Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Wed Feb 15 14:17:51 2023
| Host         : ajit-System-Product-Name running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_timing_summary_routed.rpt -rpx top_level_timing_summary_routed.rpx
| Design       : top_level
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 7 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 4 ports with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.354        0.000                      0                11001        0.054        0.000                      0                11001        0.264        0.000                       0                  4170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
TEMAC_0/inst_rgmii_rx_clk        {0.000 4.000}        8.000           125.000         
clk_in_p                         {0.000 2.500}        5.000           200.000         
  clkfbout                       {0.000 2.500}        5.000           200.000         
  clkout0                        {0.000 4.000}        8.000           125.000         
    clkfbout_1                   {0.000 4.000}        8.000           125.000         
    clkout0_1                    {0.000 4.000}        8.000           125.000         
    clkout1_1                    {2.000 6.000}        8.000           125.000         
      TEMAC_0/inst_rgmii_tx_clk  {2.000 6.000}        8.000           125.000         
  clkout1                        {0.000 5.000}        10.000          100.000         
  clkout2                        {0.000 2.500}        5.000           200.000         
rgmii_rxc                        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_p              4.294        0.000                      0                    2        0.199        0.000                      0                    2        1.100        0.000                       0                    14  
  clkfbout                                                                                                                                                        3.929        0.000                       0                     2  
  clkout0             6.028        0.000                      0                  155        0.093        0.000                      0                  155        2.000        0.000                       0                   154  
    clkfbout_1                                                                                                                                                    6.929        0.000                       0                     2  
    clkout0_1         2.530        0.000                      0                 5418        0.054        0.000                      0                 5418        3.232        0.000                       0                  1975  
    clkout1_1         5.778        0.000                      0                   33        0.122        0.000                      0                   33        3.600        0.000                       0                    39  
  clkout1             6.021        0.000                      0                 3202        0.085        0.000                      0                 3202        4.232        0.000                       0                  1071  
  clkout2             3.920        0.000                      0                   27        0.169        0.000                      0                   27        0.264        0.000                       0                    22  
rgmii_rxc             3.715        0.000                      0                 1974        0.084        0.000                      0                 1974        3.232        0.000                       0                   891  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1_1                  clkout0_1                        4.983        0.000                      0                    3        1.704        0.000                      0                    3  
clkout1                    clkout0_1                        2.531        0.000                      0                   73                                                                        
rgmii_rxc                  clkout0_1                        0.702        0.000                      0                  438        0.057        0.000                      0                  421  
clkout0_1                  TEMAC_0/inst_rgmii_tx_clk        0.354        0.000                      0                    5        0.346        0.000                      0                    5  
clkout0_1                  clkout1                          4.469        0.000                      0                   32                                                                        
TEMAC_0/inst_rgmii_rx_clk  rgmii_rxc                        0.587        0.000                      0                    5        0.405        0.000                      0                    5  
clkout0_1                  rgmii_rxc                        0.854        0.000                      0                    2        2.387        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  rgmii_rxc          rgmii_rxc                6.997        0.000                      0                    1        0.401        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_p
  To Clock:  clk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        4.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.360ns (49.380%)  route 0.369ns (50.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 9.452 - 5.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.205    example_clocks/clkin1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.298 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.529     4.827    example_clocks/lock_sync/clk
    SLICE_X152Y103       FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y103       FDRE (Prop_fdre_C_Q)         0.236     5.063 f  example_clocks/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.369     5.432    example_clocks/dcm_locked_sync
    SLICE_X152Y103       LUT2 (Prop_lut2_I1_O)        0.124     5.556 r  example_clocks/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     5.556    example_clocks/dcm_locked_edge_i_1_n_0
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.173     7.976    example_clocks/clkin1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.059 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.393     9.452    example_clocks/clkin1_bufg
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_edge_reg/C
                         clock pessimism              0.374     9.827    
                         clock uncertainty           -0.043     9.783    
    SLICE_X152Y103       FDRE (Setup_fdre_C_D)        0.066     9.849    example_clocks/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          9.849    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.236ns (54.340%)  route 0.198ns (45.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 9.452 - 5.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.205    example_clocks/clkin1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.298 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.529     4.827    example_clocks/lock_sync/clk
    SLICE_X152Y103       FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y103       FDRE (Prop_fdre_C_Q)         0.236     5.063 r  example_clocks/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.198     5.261    example_clocks/dcm_locked_sync
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.173     7.976    example_clocks/clkin1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.059 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.393     9.452    example_clocks/clkin1_bufg
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_reg_reg/C
                         clock pessimism              0.374     9.827    
                         clock uncertainty           -0.043     9.783    
    SLICE_X152Y103       FDRE (Setup_fdre_C_D)       -0.081     9.702    example_clocks/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                  4.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 example_clocks/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.146ns (51.133%)  route 0.140ns (48.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.083     1.471    example_clocks/clkin1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.497 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.676     2.173    example_clocks/clkin1_bufg
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y103       FDRE (Prop_fdre_C_Q)         0.118     2.291 r  example_clocks/dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.140     2.431    example_clocks/dcm_locked_reg
    SLICE_X152Y103       LUT2 (Prop_lut2_I0_O)        0.028     2.459 r  example_clocks/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     2.459    example_clocks/dcm_locked_edge_i_1_n_0
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.624    example_clocks/clkin1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.654 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.896     2.550    example_clocks/clkin1_bufg
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_edge_reg/C
                         clock pessimism             -0.376     2.173    
    SLICE_X152Y103       FDRE (Hold_fdre_C_D)         0.087     2.260    example_clocks/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 example_clocks/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.107ns (51.122%)  route 0.102ns (48.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.083     1.471    example_clocks/clkin1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.497 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.676     2.173    example_clocks/lock_sync/clk
    SLICE_X152Y103       FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y103       FDRE (Prop_fdre_C_Q)         0.107     2.280 r  example_clocks/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.102     2.383    example_clocks/dcm_locked_sync
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.624    example_clocks/clkin1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.654 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.896     2.550    example_clocks/clkin1_bufg
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_reg_reg/C
                         clock pessimism             -0.376     2.173    
    SLICE_X152Y103       FDRE (Hold_fdre_C_D)         0.004     2.177    example_clocks/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0        n/a            1.409         5.000       3.592      BUFGCTRL_X0Y5    example_clocks/bufg_clkin1/I0
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg1/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg2/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg4/C
Min Period        n/a     FDPE/C             n/a            0.750         5.000       4.250      SLICE_X153Y103   example_clocks/mmcm_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C             n/a            0.750         5.000       4.250      SLICE_X153Y103   example_clocks/mmcm_reset_gen/reset_sync2/C
Min Period        n/a     FDPE/C             n/a            0.750         5.000       4.250      SLICE_X153Y103   example_clocks/mmcm_reset_gen/reset_sync4/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X152Y103   example_clocks/dcm_locked_edge_reg/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X152Y103   example_clocks/dcm_locked_reg_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg4/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X153Y103   example_clocks/mmcm_reset_gen/reset_sync1/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X153Y103   example_clocks/mmcm_reset_gen/reset_sync2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X153Y103   example_clocks/mmcm_reset_gen/reset_sync4/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg2/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X152Y103   example_clocks/dcm_locked_edge_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X152Y103   example_clocks/dcm_locked_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg0/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg4/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         2.500       2.150      SLICE_X153Y103   example_clocks/mmcm_reset_gen/reset_sync0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/phy_reset_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.204ns (16.412%)  route 1.039ns (83.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 12.873 - 8.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.515     5.503    example_resets/glbl_reset_gen/clk
    SLICE_X5Y130         FDPE                                         r  example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDPE (Prop_fdpe_C_Q)         0.204     5.707 r  example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=29, routed)          1.039     6.746    example_resets/reset_out
    SLICE_X1Y152         FDRE                                         r  example_resets/phy_reset_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.222    12.873    example_resets/CLK
    SLICE_X1Y152         FDRE                                         r  example_resets/phy_reset_count_reg[0]/C
                         clock pessimism              0.349    13.223    
                         clock uncertainty           -0.064    13.158    
    SLICE_X1Y152         FDRE (Setup_fdre_C_R)       -0.385    12.773    example_resets/phy_reset_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/phy_reset_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.204ns (16.412%)  route 1.039ns (83.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 12.873 - 8.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.515     5.503    example_resets/glbl_reset_gen/clk
    SLICE_X5Y130         FDPE                                         r  example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDPE (Prop_fdpe_C_Q)         0.204     5.707 r  example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=29, routed)          1.039     6.746    example_resets/reset_out
    SLICE_X1Y152         FDRE                                         r  example_resets/phy_reset_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.222    12.873    example_resets/CLK
    SLICE_X1Y152         FDRE                                         r  example_resets/phy_reset_count_reg[1]/C
                         clock pessimism              0.349    13.223    
                         clock uncertainty           -0.064    13.158    
    SLICE_X1Y152         FDRE (Setup_fdre_C_R)       -0.385    12.773    example_resets/phy_reset_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/phy_reset_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.204ns (16.412%)  route 1.039ns (83.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 12.873 - 8.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.515     5.503    example_resets/glbl_reset_gen/clk
    SLICE_X5Y130         FDPE                                         r  example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDPE (Prop_fdpe_C_Q)         0.204     5.707 r  example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=29, routed)          1.039     6.746    example_resets/reset_out
    SLICE_X1Y152         FDRE                                         r  example_resets/phy_reset_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.222    12.873    example_resets/CLK
    SLICE_X1Y152         FDRE                                         r  example_resets/phy_reset_count_reg[2]/C
                         clock pessimism              0.349    13.223    
                         clock uncertainty           -0.064    13.158    
    SLICE_X1Y152         FDRE (Setup_fdre_C_R)       -0.385    12.773    example_resets/phy_reset_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/phy_reset_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.204ns (16.412%)  route 1.039ns (83.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 12.873 - 8.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.515     5.503    example_resets/glbl_reset_gen/clk
    SLICE_X5Y130         FDPE                                         r  example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDPE (Prop_fdpe_C_Q)         0.204     5.707 r  example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=29, routed)          1.039     6.746    example_resets/reset_out
    SLICE_X1Y152         FDRE                                         r  example_resets/phy_reset_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.222    12.873    example_resets/CLK
    SLICE_X1Y152         FDRE                                         r  example_resets/phy_reset_count_reg[3]/C
                         clock pessimism              0.349    13.223    
                         clock uncertainty           -0.064    13.158    
    SLICE_X1Y152         FDRE (Setup_fdre_C_R)       -0.385    12.773    example_resets/phy_reset_count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/phy_reset_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.204ns (16.412%)  route 1.039ns (83.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 12.873 - 8.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.515     5.503    example_resets/glbl_reset_gen/clk
    SLICE_X5Y130         FDPE                                         r  example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDPE (Prop_fdpe_C_Q)         0.204     5.707 r  example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=29, routed)          1.039     6.746    example_resets/reset_out
    SLICE_X1Y152         FDRE                                         r  example_resets/phy_reset_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.222    12.873    example_resets/CLK
    SLICE_X1Y152         FDRE                                         r  example_resets/phy_reset_count_reg[4]/C
                         clock pessimism              0.349    13.223    
                         clock uncertainty           -0.064    13.158    
    SLICE_X1Y152         FDRE (Setup_fdre_C_R)       -0.385    12.773    example_resets/phy_reset_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/phy_reset_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.204ns (16.412%)  route 1.039ns (83.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 12.873 - 8.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.515     5.503    example_resets/glbl_reset_gen/clk
    SLICE_X5Y130         FDPE                                         r  example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDPE (Prop_fdpe_C_Q)         0.204     5.707 r  example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=29, routed)          1.039     6.746    example_resets/reset_out
    SLICE_X1Y152         FDRE                                         r  example_resets/phy_reset_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.222    12.873    example_resets/CLK
    SLICE_X1Y152         FDRE                                         r  example_resets/phy_reset_count_reg[5]/C
                         clock pessimism              0.349    13.223    
                         clock uncertainty           -0.064    13.158    
    SLICE_X1Y152         FDRE (Setup_fdre_C_R)       -0.385    12.773    example_resets/phy_reset_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/phy_resetn_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.328ns (21.298%)  route 1.212ns (78.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 12.872 - 8.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.515     5.503    example_resets/glbl_reset_gen/clk
    SLICE_X5Y130         FDPE                                         r  example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDPE (Prop_fdpe_C_Q)         0.204     5.707 f  example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=29, routed)          1.212     6.919    example_resets/reset_out
    SLICE_X1Y156         LUT3 (Prop_lut3_I2_O)        0.124     7.043 r  example_resets/phy_resetn_int_i_1/O
                         net (fo=1, routed)           0.000     7.043    example_resets/phy_resetn_int_i_1_n_0
    SLICE_X1Y156         FDRE                                         r  example_resets/phy_resetn_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.221    12.872    example_resets/CLK
    SLICE_X1Y156         FDRE                                         r  example_resets/phy_resetn_int_reg/C
                         clock pessimism              0.349    13.222    
                         clock uncertainty           -0.064    13.157    
    SLICE_X1Y156         FDRE (Setup_fdre_C_D)        0.034    13.191    example_resets/phy_resetn_int_reg
  -------------------------------------------------------------------
                         required time                         13.191    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 pause_shift_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pause_val_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.302ns (25.444%)  route 0.885ns (74.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 12.805 - 8.000 ) 
    Source Clock Delay      (SCD):    5.268ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.280     5.268    gtx_clk_bufg
    SLICE_X20Y176        FDRE                                         r  pause_shift_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.259     5.527 r  pause_shift_reg[18]/Q
                         net (fo=2, routed)           0.484     6.011    pause_shift_reg_n_0_[18]
    SLICE_X20Y176        LUT3 (Prop_lut3_I0_O)        0.043     6.054 r  pause_val[15]_i_1/O
                         net (fo=16, routed)          0.400     6.455    pause_val[15]_i_1_n_0
    SLICE_X19Y178        FDRE                                         r  pause_val_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.154    12.805    gtx_clk_bufg
    SLICE_X19Y178        FDRE                                         r  pause_val_reg[14]/C
                         clock pessimism              0.422    13.228    
                         clock uncertainty           -0.064    13.163    
    SLICE_X19Y178        FDRE (Setup_fdre_C_R)       -0.304    12.859    pause_val_reg[14]
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 pause_shift_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pause_val_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.302ns (25.444%)  route 0.885ns (74.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 12.805 - 8.000 ) 
    Source Clock Delay      (SCD):    5.268ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.280     5.268    gtx_clk_bufg
    SLICE_X20Y176        FDRE                                         r  pause_shift_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.259     5.527 r  pause_shift_reg[18]/Q
                         net (fo=2, routed)           0.484     6.011    pause_shift_reg_n_0_[18]
    SLICE_X20Y176        LUT3 (Prop_lut3_I0_O)        0.043     6.054 r  pause_val[15]_i_1/O
                         net (fo=16, routed)          0.400     6.455    pause_val[15]_i_1_n_0
    SLICE_X19Y178        FDRE                                         r  pause_val_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.154    12.805    gtx_clk_bufg
    SLICE_X19Y178        FDRE                                         r  pause_val_reg[15]/C
                         clock pessimism              0.422    13.228    
                         clock uncertainty           -0.064    13.163    
    SLICE_X19Y178        FDRE (Setup_fdre_C_R)       -0.304    12.859    pause_val_reg[15]
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 tx_stats_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_stats_shift_reg[33]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.328ns (28.914%)  route 0.806ns (71.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 12.802 - 8.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.281     5.269    tx_stats_sync/clk
    SLICE_X15Y174        FDRE                                         r  tx_stats_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y174        FDRE (Prop_fdre_C_Q)         0.204     5.473 r  tx_stats_sync/data_sync_reg4/Q
                         net (fo=35, routed)          0.400     5.872    tx_stats_toggle_sync
    SLICE_X15Y175        LUT2 (Prop_lut2_I0_O)        0.124     5.996 r  tx_stats_shift[33]_i_1/O
                         net (fo=2, routed)           0.407     6.403    tx_stats_shift1
    SLICE_X15Y175        FDSE                                         r  tx_stats_shift_reg[33]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.151    12.802    gtx_clk_bufg
    SLICE_X15Y175        FDSE                                         r  tx_stats_shift_reg[33]/C
                         clock pessimism              0.422    13.225    
                         clock uncertainty           -0.064    13.160    
    SLICE_X15Y175        FDSE (Setup_fdse_C_S)       -0.304    12.856    tx_stats_shift_reg[33]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  6.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pause_shift_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pause_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.300%)  route 0.063ns (38.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.583     2.342    gtx_clk_bufg
    SLICE_X19Y181        FDRE                                         r  pause_shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y181        FDRE (Prop_fdre_C_Q)         0.100     2.442 r  pause_shift_reg[12]/Q
                         net (fo=2, routed)           0.063     2.506    pause_shift_reg_n_0_[12]
    SLICE_X18Y181        FDRE                                         r  pause_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.782     2.752    gtx_clk_bufg
    SLICE_X18Y181        FDRE                                         r  pause_shift_reg[13]/C
                         clock pessimism             -0.398     2.353    
    SLICE_X18Y181        FDRE (Hold_fdre_C_D)         0.059     2.412    pause_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pause_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pause_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.577     2.336    gtx_clk_bufg
    SLICE_X21Y176        FDRE                                         r  pause_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y176        FDRE (Prop_fdre_C_Q)         0.100     2.436 r  pause_shift_reg[0]/Q
                         net (fo=3, routed)           0.088     2.525    pause_shift_reg_n_0_[0]
    SLICE_X20Y176        LUT3 (Prop_lut3_I0_O)        0.028     2.553 r  pause_req_i_1/O
                         net (fo=1, routed)           0.000     2.553    pause_req0
    SLICE_X20Y176        FDRE                                         r  pause_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.775     2.745    gtx_clk_bufg
    SLICE_X20Y176        FDRE                                         r  pause_req_reg/C
                         clock pessimism             -0.397     2.347    
    SLICE_X20Y176        FDRE (Hold_fdre_C_D)         0.087     2.434    pause_req_reg
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pause_shift_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pause_val_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.730%)  route 0.105ns (51.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.583     2.342    gtx_clk_bufg
    SLICE_X19Y181        FDRE                                         r  pause_shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y181        FDRE (Prop_fdre_C_Q)         0.100     2.442 r  pause_shift_reg[12]/Q
                         net (fo=2, routed)           0.105     2.548    pause_shift_reg_n_0_[12]
    SLICE_X18Y180        FDRE                                         r  pause_val_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.781     2.751    gtx_clk_bufg
    SLICE_X18Y180        FDRE                                         r  pause_val_reg[11]/C
                         clock pessimism             -0.397     2.353    
    SLICE_X18Y180        FDRE (Hold_fdre_C_D)         0.059     2.412    pause_val_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pause_shift_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pause_val_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.468%)  route 0.099ns (45.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.583     2.342    gtx_clk_bufg
    SLICE_X18Y181        FDRE                                         r  pause_shift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y181        FDRE (Prop_fdre_C_Q)         0.118     2.460 r  pause_shift_reg[14]/Q
                         net (fo=2, routed)           0.099     2.559    pause_shift_reg_n_0_[14]
    SLICE_X18Y180        FDRE                                         r  pause_val_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.781     2.751    gtx_clk_bufg
    SLICE_X18Y180        FDRE                                         r  pause_val_reg[13]/C
                         clock pessimism             -0.397     2.353    
    SLICE_X18Y180        FDRE (Hold_fdre_C_D)         0.059     2.412    pause_val_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pause_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pause_val_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.566%)  route 0.098ns (49.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.580     2.339    gtx_clk_bufg
    SLICE_X17Y178        FDRE                                         r  pause_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y178        FDRE (Prop_fdre_C_Q)         0.100     2.439 r  pause_shift_reg[16]/Q
                         net (fo=2, routed)           0.098     2.537    pause_shift_reg_n_0_[16]
    SLICE_X19Y178        FDRE                                         r  pause_val_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.779     2.749    gtx_clk_bufg
    SLICE_X19Y178        FDRE                                         r  pause_val_reg[15]/C
                         clock pessimism             -0.397     2.351    
    SLICE_X19Y178        FDRE (Hold_fdre_C_D)         0.038     2.389    pause_val_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rx_stats_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_stats_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.640     2.399    gtx_clk_bufg
    SLICE_X15Y137        FDRE                                         r  rx_stats_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y137        FDRE (Prop_fdre_C_Q)         0.091     2.490 r  rx_stats_shift_reg[0]/Q
                         net (fo=1, routed)           0.052     2.542    rx_stats_shift[0]
    SLICE_X15Y137        LUT4 (Prop_lut4_I3_O)        0.066     2.608 r  rx_stats_shift[1]_i_1/O
                         net (fo=1, routed)           0.000     2.608    rx_stats_shift[1]_i_1_n_0
    SLICE_X15Y137        FDRE                                         r  rx_stats_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.859     2.829    gtx_clk_bufg
    SLICE_X15Y137        FDRE                                         r  rx_stats_shift_reg[1]/C
                         clock pessimism             -0.429     2.399    
    SLICE_X15Y137        FDRE (Hold_fdre_C_D)         0.060     2.459    rx_stats_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pause_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pause_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.713%)  route 0.114ns (53.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.581     2.340    gtx_clk_bufg
    SLICE_X21Y180        FDRE                                         r  pause_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y180        FDRE (Prop_fdre_C_Q)         0.100     2.440 r  pause_shift_reg[2]/Q
                         net (fo=2, routed)           0.114     2.555    pause_shift_reg_n_0_[2]
    SLICE_X19Y180        FDRE                                         r  pause_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.781     2.751    gtx_clk_bufg
    SLICE_X19Y180        FDRE                                         r  pause_val_reg[1]/C
                         clock pessimism             -0.378     2.372    
    SLICE_X19Y180        FDRE (Hold_fdre_C_D)         0.033     2.405    pause_val_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pause_shift_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pause_val_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.325%)  route 0.103ns (46.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.583     2.342    gtx_clk_bufg
    SLICE_X18Y181        FDRE                                         r  pause_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y181        FDRE (Prop_fdre_C_Q)         0.118     2.460 r  pause_shift_reg[13]/Q
                         net (fo=2, routed)           0.103     2.564    pause_shift_reg_n_0_[13]
    SLICE_X18Y180        FDRE                                         r  pause_val_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.781     2.751    gtx_clk_bufg
    SLICE_X18Y180        FDRE                                         r  pause_val_reg[12]/C
                         clock pessimism             -0.397     2.353    
    SLICE_X18Y180        FDRE (Hold_fdre_C_D)         0.059     2.412    pause_val_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pause_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pause_val_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.581     2.340    gtx_clk_bufg
    SLICE_X19Y179        FDRE                                         r  pause_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y179        FDRE (Prop_fdre_C_Q)         0.100     2.440 r  pause_shift_reg[15]/Q
                         net (fo=2, routed)           0.102     2.543    pause_shift_reg_n_0_[15]
    SLICE_X19Y178        FDRE                                         r  pause_val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.779     2.749    gtx_clk_bufg
    SLICE_X19Y178        FDRE                                         r  pause_val_reg[14]/C
                         clock pessimism             -0.397     2.351    
    SLICE_X19Y178        FDRE (Hold_fdre_C_D)         0.040     2.391    pause_val_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tx_stats_shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_stats_shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.480%)  route 0.095ns (42.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.580     2.339    gtx_clk_bufg
    SLICE_X19Y171        FDRE                                         r  tx_stats_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y171        FDRE (Prop_fdre_C_Q)         0.100     2.439 r  tx_stats_shift_reg[9]/Q
                         net (fo=1, routed)           0.095     2.534    tx_stats_shift[9]
    SLICE_X19Y172        LUT4 (Prop_lut4_I3_O)        0.028     2.562 r  tx_stats_shift[10]_i_1/O
                         net (fo=1, routed)           0.000     2.562    tx_stats_shift[10]_i_1_n_0
    SLICE_X19Y172        FDRE                                         r  tx_stats_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.778     2.748    gtx_clk_bufg
    SLICE_X19Y172        FDRE                                         r  tx_stats_shift_reg[10]/C
                         clock pessimism             -0.397     2.350    
    SLICE_X19Y172        FDRE (Hold_fdre_C_D)         0.060     2.410    tx_stats_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y4    example_clocks/clock_generator/clkout1_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y3  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X1Y151     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X1Y151     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync2/C
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X1Y151     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync4/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X0Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X0Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg2/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X0Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg4/C
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X6Y129     example_resets/chk_reset_gen/reset_sync1/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y3  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y3  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y3  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X20Y176    pause_shift_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X15Y174    tx_stats_sync/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X15Y174    tx_stats_sync/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X15Y174    tx_stats_sync/data_sync_reg4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X17Y176    tx_stats_toggle_sync_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X15Y137    rx_stats_shift_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X16Y139    rx_stats_sync/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X16Y139    rx_stats_sync/data_sync_reg2/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y3  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y3  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_edge_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X1Y151     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X1Y151     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X1Y151     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync2/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X1Y151     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync3/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X1Y151     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync4/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y3  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y3  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y3  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__6_rep/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.259ns (5.205%)  route 4.717ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.582ns = ( 15.582 - 8.000 ) 
    Source Clock Delay      (SCD):    8.398ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.356     8.398    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X2Y155         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259     8.657 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=303, routed)         4.717    13.373    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_reset_reg
    SLICE_X23Y181        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__6_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.155    15.582    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X23Y181        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__6_rep/C
                         clock pessimism              0.700    16.283    
                         clock uncertainty           -0.075    16.207    
    SLICE_X23Y181        FDRE (Setup_fdre_C_R)       -0.304    15.903    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__6_rep
  -------------------------------------------------------------------
                         required time                         15.903    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__7_rep/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.259ns (5.205%)  route 4.717ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.582ns = ( 15.582 - 8.000 ) 
    Source Clock Delay      (SCD):    8.398ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.356     8.398    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X2Y155         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259     8.657 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=303, routed)         4.717    13.373    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_reset_reg
    SLICE_X23Y181        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__7_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.155    15.582    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X23Y181        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__7_rep/C
                         clock pessimism              0.700    16.283    
                         clock uncertainty           -0.075    16.207    
    SLICE_X23Y181        FDRE (Setup_fdre_C_R)       -0.304    15.903    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__7_rep
  -------------------------------------------------------------------
                         required time                         15.903    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__8/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.259ns (5.205%)  route 4.717ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.582ns = ( 15.582 - 8.000 ) 
    Source Clock Delay      (SCD):    8.398ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.356     8.398    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X2Y155         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259     8.657 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=303, routed)         4.717    13.373    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_reset_reg
    SLICE_X23Y181        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__8/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.155    15.582    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X23Y181        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__8/C
                         clock pessimism              0.700    16.283    
                         clock uncertainty           -0.075    16.207    
    SLICE_X23Y181        FDRE (Setup_fdre_C_R)       -0.304    15.903    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__8
  -------------------------------------------------------------------
                         required time                         15.903    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep__7/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.259ns (5.205%)  route 4.717ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.582ns = ( 15.582 - 8.000 ) 
    Source Clock Delay      (SCD):    8.398ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.356     8.398    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X2Y155         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259     8.657 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=303, routed)         4.717    13.373    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_reset_reg
    SLICE_X23Y181        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep__7/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.155    15.582    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X23Y181        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep__7/C
                         clock pessimism              0.700    16.283    
                         clock uncertainty           -0.075    16.207    
    SLICE_X23Y181        FDRE (Setup_fdre_C_R)       -0.304    15.903    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         15.903    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.259ns (5.205%)  route 4.717ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.582ns = ( 15.582 - 8.000 ) 
    Source Clock Delay      (SCD):    8.398ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.356     8.398    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X2Y155         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259     8.657 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=303, routed)         4.717    13.373    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_reset_reg
    SLICE_X22Y181        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.155    15.582    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X22Y181        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]/C
                         clock pessimism              0.700    16.283    
                         clock uncertainty           -0.075    16.207    
    SLICE_X22Y181        FDRE (Setup_fdre_C_R)       -0.281    15.926    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.926    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.259ns (5.205%)  route 4.717ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.582ns = ( 15.582 - 8.000 ) 
    Source Clock Delay      (SCD):    8.398ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.356     8.398    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X2Y155         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259     8.657 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=303, routed)         4.717    13.373    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_reset_reg
    SLICE_X22Y181        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.155    15.582    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X22Y181        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]/C
                         clock pessimism              0.700    16.283    
                         clock uncertainty           -0.075    16.207    
    SLICE_X22Y181        FDRE (Setup_fdre_C_R)       -0.281    15.926    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.926    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep__6_rep/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.259ns (5.205%)  route 4.717ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.582ns = ( 15.582 - 8.000 ) 
    Source Clock Delay      (SCD):    8.398ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.356     8.398    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X2Y155         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259     8.657 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=303, routed)         4.717    13.373    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_reset_reg
    SLICE_X22Y181        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep__6_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.155    15.582    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X22Y181        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep__6_rep/C
                         clock pessimism              0.700    16.283    
                         clock uncertainty           -0.075    16.207    
    SLICE_X22Y181        FDRE (Setup_fdre_C_R)       -0.281    15.926    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep__6_rep
  -------------------------------------------------------------------
                         required time                         15.926    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep_rep/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.259ns (5.205%)  route 4.717ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.582ns = ( 15.582 - 8.000 ) 
    Source Clock Delay      (SCD):    8.398ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.356     8.398    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X2Y155         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259     8.657 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=303, routed)         4.717    13.373    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_reset_reg
    SLICE_X22Y181        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.155    15.582    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X22Y181        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep_rep/C
                         clock pessimism              0.700    16.283    
                         clock uncertainty           -0.075    16.207    
    SLICE_X22Y181        FDRE (Setup_fdre_C_R)       -0.281    15.926    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep_rep
  -------------------------------------------------------------------
                         required time                         15.926    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 0.259ns (5.308%)  route 4.621ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.581ns = ( 15.581 - 8.000 ) 
    Source Clock Delay      (SCD):    8.398ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.356     8.398    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X2Y155         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259     8.657 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=303, routed)         4.621    13.277    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_reset_reg
    SLICE_X23Y179        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.154    15.581    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X23Y179        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.700    16.282    
                         clock uncertainty           -0.075    16.206    
    SLICE_X23Y179        FDRE (Setup_fdre_C_R)       -0.304    15.902    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         15.902    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[1]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 0.259ns (5.308%)  route 4.621ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.581ns = ( 15.581 - 8.000 ) 
    Source Clock Delay      (SCD):    8.398ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.356     8.398    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X2Y155         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259     8.657 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=303, routed)         4.621    13.277    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_reset_reg
    SLICE_X23Y179        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[1]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.154    15.581    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X23Y179        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[1]_rep__2/C
                         clock pessimism              0.700    16.282    
                         clock uncertainty           -0.075    16.206    
    SLICE_X23Y179        FDRE (Setup_fdre_C_R)       -0.304    15.902    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         15.902    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                  2.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.890%)  route 0.097ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     2.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.589     3.602    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X17Y157        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y157        FDRE (Prop_fdre_C_Q)         0.100     3.702 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/Q
                         net (fo=2, routed)           0.097     3.799    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/D
    SLICE_X18Y158        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     2.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.790     4.294    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/WCLK
    SLICE_X18Y158        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.677     3.616    
    SLICE_X18Y158        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     3.745    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.745    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/dipa_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.577%)  route 0.098ns (49.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     2.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.577     3.590    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X40Y160        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/dipa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDRE (Prop_fdre_C_Q)         0.100     3.690 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/dipa_reg[2]/Q
                         net (fo=2, routed)           0.098     3.788    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/D
    SLICE_X38Y160        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     2.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.777     4.281    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/WCLK
    SLICE_X38Y160        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.676     3.604    
    SLICE_X38Y160        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     3.733    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.733    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.890%)  route 0.097ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     2.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.587     3.600    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X17Y162        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y162        FDRE (Prop_fdre_C_Q)         0.100     3.700 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[23]/Q
                         net (fo=2, routed)           0.097     3.797    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/D
    SLICE_X18Y163        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     2.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.786     4.290    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/WCLK
    SLICE_X18Y163        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.677     3.612    
    SLICE_X18Y163        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     3.741    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           3.797    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    3.601ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     2.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.588     3.601    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X17Y161        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y161        FDRE (Prop_fdre_C_Q)         0.100     3.701 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/Q
                         net (fo=2, routed)           0.101     3.803    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/D
    SLICE_X16Y163        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     2.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.786     4.290    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/WCLK
    SLICE_X16Y163        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.677     3.612    
    SLICE_X16Y163        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     3.741    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           3.803    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/stat_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.107ns (49.233%)  route 0.110ns (50.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     2.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.632     3.645    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/tx_axi_clk
    SLICE_X38Y149        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.107     3.752 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg4/Q
                         net (fo=6, routed)           0.110     3.863    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_refclk_7
    SLICE_X41Y150        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/stat_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     2.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.780     4.284    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/tx_axi_clk
    SLICE_X41Y150        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/stat_data_reg[7]/C
                         clock pessimism             -0.498     3.785    
    SLICE_X41Y150        FDRE (Hold_fdre_C_D)         0.004     3.789    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/stat_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.789    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.243%)  route 0.142ns (58.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     2.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.589     3.602    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X21Y156        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y156        FDRE (Prop_fdre_C_Q)         0.100     3.702 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[0]/Q
                         net (fo=2, routed)           0.142     3.845    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/D
    SLICE_X22Y156        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     2.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.789     4.293    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/WCLK
    SLICE_X22Y156        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.658     3.634    
    SLICE_X22Y156        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     3.763    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.763    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.693%)  route 0.152ns (60.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.601ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     2.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.588     3.601    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X21Y157        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y157        FDRE (Prop_fdre_C_Q)         0.100     3.701 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]/Q
                         net (fo=2, routed)           0.152     3.853    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/D
    SLICE_X22Y157        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     2.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.788     4.292    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/WCLK
    SLICE_X22Y157        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.658     3.633    
    SLICE_X22Y157        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     3.765    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.765    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.890%)  route 0.097ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     2.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.589     3.602    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X17Y157        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y157        FDRE (Prop_fdre_C_Q)         0.100     3.702 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/Q
                         net (fo=2, routed)           0.097     3.799    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/D
    SLICE_X18Y158        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     2.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.790     4.294    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/WCLK
    SLICE_X18Y158        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.677     3.616    
    SLICE_X18Y158        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.094     3.710    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -3.710    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/dipa_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.577%)  route 0.098ns (49.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     2.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.577     3.590    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X40Y160        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/dipa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDRE (Prop_fdre_C_Q)         0.100     3.690 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/dipa_reg[2]/Q
                         net (fo=2, routed)           0.098     3.788    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/D
    SLICE_X38Y160        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     2.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.777     4.281    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/WCLK
    SLICE_X38Y160        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.676     3.604    
    SLICE_X38Y160        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.094     3.698    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.890%)  route 0.097ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     2.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.587     3.600    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X17Y162        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y162        FDRE (Prop_fdre_C_Q)         0.100     3.700 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[23]/Q
                         net (fo=2, routed)           0.097     3.797    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/D
    SLICE_X18Y163        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     2.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.786     4.290    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/WCLK
    SLICE_X18Y163        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.677     3.612    
    SLICE_X18Y163        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.094     3.706    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -3.706    
                         arrival time                           3.797    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y0    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y3  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y167    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y171    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X20Y136    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg4/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X21Y136    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/increment_vector_sync_reg_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X21Y137    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y160    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y160    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y160    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y160    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X20Y161    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X20Y161    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X20Y161    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X20Y161    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X20Y162    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X20Y162    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y161    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y161    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y160    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y160    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y160    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y160    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X20Y162    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X20Y162    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X20Y162    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X20Y162    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        5.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        1.848ns  (logic 0.446ns (24.139%)  route 1.402ns (75.861%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.640ns = ( 17.640 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns = ( 10.382 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     7.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.340    10.382    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X2Y177         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_fdre_C_Q)         0.236    10.618 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.558    11.176    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X2Y179         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.190    11.490    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X1Y179         LUT6 (Prop_lut6_I4_O)        0.043    11.533 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.328    11.861    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y180         LUT2 (Prop_lut2_I0_O)        0.043    11.904 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.325    12.229    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X2Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    14.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.213    17.640    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
                         clock pessimism              0.723    18.364    
                         clock uncertainty           -0.075    18.288    
    SLICE_X2Y180         FDRE (Setup_fdre_C_R)       -0.281    18.007    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.007    
                         arrival time                         -12.229    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        1.822ns  (logic 0.446ns (24.481%)  route 1.376ns (75.519%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.639ns = ( 17.639 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns = ( 10.382 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     7.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.340    10.382    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X2Y177         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_fdre_C_Q)         0.236    10.618 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.558    11.176    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X2Y179         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.190    11.490    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X1Y179         LUT6 (Prop_lut6_I4_O)        0.043    11.533 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.328    11.861    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y180         LUT2 (Prop_lut2_I0_O)        0.043    11.904 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.299    12.203    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    14.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.212    17.639    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                         clock pessimism              0.723    18.363    
                         clock uncertainty           -0.075    18.287    
    SLICE_X3Y179         FDRE (Setup_fdre_C_R)       -0.304    17.983    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         17.983    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        1.822ns  (logic 0.446ns (24.481%)  route 1.376ns (75.519%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.639ns = ( 17.639 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns = ( 10.382 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     7.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.340    10.382    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X2Y177         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_fdre_C_Q)         0.236    10.618 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.558    11.176    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X2Y179         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.190    11.490    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X1Y179         LUT6 (Prop_lut6_I4_O)        0.043    11.533 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.328    11.861    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y180         LUT2 (Prop_lut2_I0_O)        0.043    11.904 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.299    12.203    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    14.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.212    17.639    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
                         clock pessimism              0.723    18.363    
                         clock uncertainty           -0.075    18.287    
    SLICE_X3Y179         FDRE (Setup_fdre_C_R)       -0.304    17.983    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         17.983    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        1.822ns  (logic 0.446ns (24.481%)  route 1.376ns (75.519%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.639ns = ( 17.639 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns = ( 10.382 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     7.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.340    10.382    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X2Y177         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_fdre_C_Q)         0.236    10.618 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.558    11.176    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X2Y179         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.190    11.490    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X1Y179         LUT6 (Prop_lut6_I4_O)        0.043    11.533 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.328    11.861    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y180         LUT2 (Prop_lut2_I0_O)        0.043    11.904 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.299    12.203    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    14.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.212    17.639    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/C
                         clock pessimism              0.723    18.363    
                         clock uncertainty           -0.075    18.287    
    SLICE_X3Y179         FDRE (Setup_fdre_C_R)       -0.304    17.983    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         17.983    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        1.822ns  (logic 0.446ns (24.481%)  route 1.376ns (75.519%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.639ns = ( 17.639 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns = ( 10.382 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     7.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.340    10.382    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X2Y177         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_fdre_C_Q)         0.236    10.618 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.558    11.176    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X2Y179         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.190    11.490    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X1Y179         LUT6 (Prop_lut6_I4_O)        0.043    11.533 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.328    11.861    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y180         LUT2 (Prop_lut2_I0_O)        0.043    11.904 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.299    12.203    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    14.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.212    17.639    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
                         clock pessimism              0.723    18.363    
                         clock uncertainty           -0.075    18.287    
    SLICE_X3Y179         FDRE (Setup_fdre_C_R)       -0.304    17.983    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         17.983    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        1.822ns  (logic 0.446ns (24.481%)  route 1.376ns (75.519%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.639ns = ( 17.639 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns = ( 10.382 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     7.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.340    10.382    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X2Y177         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_fdre_C_Q)         0.236    10.618 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.558    11.176    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X2Y179         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.190    11.490    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X1Y179         LUT6 (Prop_lut6_I4_O)        0.043    11.533 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.328    11.861    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y180         LUT2 (Prop_lut2_I0_O)        0.043    11.904 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.299    12.203    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    14.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.212    17.639    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism              0.723    18.363    
                         clock uncertainty           -0.075    18.287    
    SLICE_X3Y179         FDRE (Setup_fdre_C_R)       -0.304    17.983    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         17.983    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/R
                            (rising edge-triggered cell ODDR clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        1.463ns  (logic 0.204ns (13.942%)  route 1.259ns (86.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.706ns = ( 17.706 - 10.000 ) 
    Source Clock Delay      (SCD):    8.387ns = ( 10.387 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     7.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.345    10.387    TEMAC_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X1Y181         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.204    10.591 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/Q
                         net (fo=1, routed)           1.259    11.850    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/data_out
    OLOGIC_X0Y181        ODDR                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    14.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.279    17.706    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism              0.700    18.407    
                         clock uncertainty           -0.075    18.331    
    OLOGIC_X0Y181        ODDR (Setup_oddr_C_R)       -0.461    17.870    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                         17.870    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        1.478ns  (logic 0.403ns (27.273%)  route 1.075ns (72.727%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.640ns = ( 17.640 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns = ( 10.382 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     7.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.340    10.382    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X2Y177         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_fdre_C_Q)         0.236    10.618 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.558    11.176    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X2Y179         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.190    11.490    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X1Y179         LUT6 (Prop_lut6_I4_O)        0.043    11.533 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.326    11.859    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X0Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    14.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.213    17.640    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                         clock pessimism              0.723    18.364    
                         clock uncertainty           -0.075    18.288    
    SLICE_X0Y180         FDRE (Setup_fdre_C_D)       -0.019    18.269    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg
  -------------------------------------------------------------------
                         required time                         18.269    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        1.530ns  (logic 0.446ns (29.155%)  route 1.084ns (70.845%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.640ns = ( 17.640 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns = ( 10.382 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     7.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.340    10.382    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X2Y177         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_fdre_C_Q)         0.236    10.618 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.558    11.176    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X2Y179         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.190    11.490    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X1Y179         LUT6 (Prop_lut6_I4_O)        0.043    11.533 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.336    11.868    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X0Y180         LUT2 (Prop_lut2_I0_O)        0.043    11.911 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_1/O
                         net (fo=1, routed)           0.000    11.911    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int0
    SLICE_X0Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    14.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.213    17.640    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                         clock pessimism              0.723    18.364    
                         clock uncertainty           -0.075    18.288    
    SLICE_X0Y180         FDRE (Setup_fdre_C_D)        0.034    18.322    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg
  -------------------------------------------------------------------
                         required time                         18.322    
                         arrival time                         -11.911    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        1.522ns  (logic 0.416ns (27.331%)  route 1.106ns (72.669%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.640ns = ( 17.640 - 10.000 ) 
    Source Clock Delay      (SCD):    8.385ns = ( 10.385 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     7.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.343    10.385    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE (Prop_fdre_C_Q)         0.204    10.589 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/Q
                         net (fo=9, routed)           0.517    11.106    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[2]
    SLICE_X2Y179         LUT6 (Prop_lut6_I3_O)        0.126    11.232 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_5/O
                         net (fo=1, routed)           0.342    11.573    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_5_n_0
    SLICE_X1Y179         LUT6 (Prop_lut6_I5_O)        0.043    11.616 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_3/O
                         net (fo=2, routed)           0.247    11.864    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_0
    SLICE_X0Y180         LUT4 (Prop_lut4_I2_O)        0.043    11.907 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_1/O
                         net (fo=1, routed)           0.000    11.907    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_1_n_0
    SLICE_X0Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    14.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.213    17.640    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
                         clock pessimism              0.723    18.364    
                         clock uncertainty           -0.075    18.288    
    SLICE_X0Y180         FDRE (Setup_fdre_C_D)        0.033    18.321    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                  6.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.366%)  route 0.066ns (39.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 6.318 - 2.000 ) 
    Source Clock Delay      (SCD):    3.629ns = ( 5.629 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     4.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.616     5.629    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.100     5.729 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/Q
                         net (fo=2, routed)           0.066     5.795    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int
    SLICE_X0Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     4.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.814     6.318    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
                         clock pessimism             -0.688     5.629    
    SLICE_X0Y180         FDRE (Hold_fdre_C_D)         0.044     5.673    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg
  -------------------------------------------------------------------
                         required time                         -5.673    
                         arrival time                           5.795    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.709%)  route 0.097ns (49.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 6.319 - 2.000 ) 
    Source Clock Delay      (SCD):    3.629ns = ( 5.629 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     4.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.616     5.629    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.100     5.729 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/Q
                         net (fo=1, routed)           0.097     5.827    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1
    SLICE_X0Y181         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     4.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.815     6.319    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y181         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/C
                         clock pessimism             -0.676     5.642    
    SLICE_X0Y181         FDRE (Hold_fdre_C_D)         0.038     5.680    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg
  -------------------------------------------------------------------
                         required time                         -5.680    
                         arrival time                           5.827    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.263ns  (logic 0.155ns (58.831%)  route 0.108ns (41.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 6.317 - 2.000 ) 
    Source Clock Delay      (SCD):    3.628ns = ( 5.628 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     4.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.615     5.628    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE (Prop_fdre_C_Q)         0.091     5.719 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/Q
                         net (fo=8, routed)           0.108     5.828    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[4]
    SLICE_X3Y179         LUT6 (Prop_lut6_I4_O)        0.064     5.892 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     5.892    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/p_0_in[5]
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     4.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.813     6.317    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism             -0.688     5.628    
    SLICE_X3Y179         FDRE (Hold_fdre_C_D)         0.061     5.689    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.689    
                         arrival time                           5.892    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.309%)  route 0.143ns (52.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 6.317 - 2.000 ) 
    Source Clock Delay      (SCD):    3.628ns = ( 5.628 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     4.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.615     5.628    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y179         FDRE (Prop_fdre_C_Q)         0.100     5.728 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.143     5.871    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X0Y179         LUT4 (Prop_lut4_I0_O)        0.028     5.899 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_i_1/O
                         net (fo=1, routed)           0.000     5.899    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_i_1_n_0
    SLICE_X0Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     4.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.813     6.317    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                         clock pessimism             -0.688     5.628    
    SLICE_X0Y179         FDRE (Hold_fdre_C_D)         0.060     5.688    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg
  -------------------------------------------------------------------
                         required time                         -5.688    
                         arrival time                           5.899    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.294ns  (logic 0.129ns (43.867%)  route 0.165ns (56.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 6.317 - 2.000 ) 
    Source Clock Delay      (SCD):    3.628ns = ( 5.628 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     4.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.615     5.628    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE (Prop_fdre_C_Q)         0.100     5.728 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/Q
                         net (fo=10, routed)          0.165     5.894    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[1]
    SLICE_X3Y179         LUT3 (Prop_lut3_I0_O)        0.029     5.923 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     5.923    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/p_0_in[2]
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     4.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.813     6.317    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
                         clock pessimism             -0.688     5.628    
    SLICE_X3Y179         FDRE (Hold_fdre_C_D)         0.075     5.703    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.703    
                         arrival time                           5.923    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.309ns  (logic 0.146ns (47.209%)  route 0.163ns (52.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 6.318 - 2.000 ) 
    Source Clock Delay      (SCD):    3.629ns = ( 5.629 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     4.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.616     5.629    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y180         FDRE (Prop_fdre_C_Q)         0.118     5.747 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/Q
                         net (fo=11, routed)          0.163     5.911    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[0]
    SLICE_X2Y180         LUT1 (Prop_lut1_I0_O)        0.028     5.939 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     5.939    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/p_0_in[0]
    SLICE_X2Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     4.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.814     6.318    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
                         clock pessimism             -0.688     5.629    
    SLICE_X2Y180         FDRE (Hold_fdre_C_D)         0.087     5.716    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.716    
                         arrival time                           5.939    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.451%)  route 0.152ns (62.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 6.319 - 2.000 ) 
    Source Clock Delay      (SCD):    3.629ns = ( 5.629 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     4.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.616     5.629    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.091     5.720 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/Q
                         net (fo=1, routed)           0.152     5.872    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1
    SLICE_X0Y181         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     4.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.815     6.319    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y181         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
                         clock pessimism             -0.676     5.642    
    SLICE_X0Y181         FDRE (Hold_fdre_C_D)         0.004     5.646    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg
  -------------------------------------------------------------------
                         required time                         -5.646    
                         arrival time                           5.872    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.675%)  route 0.165ns (56.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 6.317 - 2.000 ) 
    Source Clock Delay      (SCD):    3.628ns = ( 5.628 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     4.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.615     5.628    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE (Prop_fdre_C_Q)         0.100     5.728 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/Q
                         net (fo=10, routed)          0.165     5.894    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[1]
    SLICE_X3Y179         LUT2 (Prop_lut2_I1_O)        0.028     5.922 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.922    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/p_0_in[1]
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     4.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.813     6.317    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                         clock pessimism             -0.688     5.628    
    SLICE_X3Y179         FDRE (Hold_fdre_C_D)         0.060     5.688    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.688    
                         arrival time                           5.922    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.315ns  (logic 0.162ns (51.426%)  route 0.153ns (48.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 6.317 - 2.000 ) 
    Source Clock Delay      (SCD):    3.628ns = ( 5.628 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     4.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.615     5.628    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE (Prop_fdre_C_Q)         0.091     5.719 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/Q
                         net (fo=9, routed)           0.153     5.872    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[2]
    SLICE_X3Y179         LUT5 (Prop_lut5_I3_O)        0.071     5.943 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     5.943    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/p_0_in[4]
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     4.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.813     6.317    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
                         clock pessimism             -0.688     5.628    
    SLICE_X3Y179         FDRE (Hold_fdre_C_D)         0.075     5.703    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.703    
                         arrival time                           5.943    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.310ns  (logic 0.157ns (50.642%)  route 0.153ns (49.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 6.317 - 2.000 ) 
    Source Clock Delay      (SCD):    3.628ns = ( 5.628 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     4.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.615     5.628    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE (Prop_fdre_C_Q)         0.091     5.719 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/Q
                         net (fo=9, routed)           0.153     5.872    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[2]
    SLICE_X3Y179         LUT4 (Prop_lut4_I0_O)        0.066     5.938 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     5.938    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/p_0_in[3]
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     4.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.813     6.317    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X3Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/C
                         clock pessimism             -0.688     5.628    
    SLICE_X3Y179         FDRE (Hold_fdre_C_D)         0.060     5.688    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.688    
                         arrival time                           5.938    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y3  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X0Y180     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X0Y180     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X3Y179     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X3Y179     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X1Y180     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X1Y180     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg2/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X1Y180     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg4/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y181     TEMAC_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y181     TEMAC_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y181     TEMAC_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y180     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y180     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y179     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y179     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y179     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y179     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y180     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y180     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y180     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y180     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y181     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y180     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y180     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y181     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y180     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y179     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y179     TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        6.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.309ns (8.543%)  route 3.308ns (91.457%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.347     5.335    TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X0Y166         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     5.558 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=167, routed)         1.829     7.387    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[2]
    SLICE_X12Y153        LUT2 (Prop_lut2_I0_O)        0.043     7.430 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_2/O
                         net (fo=4, routed)           1.048     8.478    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_2_n_0
    SLICE_X6Y154         LUT6 (Prop_lut6_I0_O)        0.043     8.521 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_1/O
                         net (fo=7, routed)           0.430     8.952    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_miim_enable14_out
    SLICE_X9Y151         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.166    14.817    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X9Y151         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[0]/C
                         clock pessimism              0.422    15.240    
                         clock uncertainty           -0.066    15.173    
    SLICE_X9Y151         FDRE (Setup_fdre_C_CE)      -0.201    14.972    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[0]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.309ns (8.543%)  route 3.308ns (91.457%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.347     5.335    TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X0Y166         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     5.558 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=167, routed)         1.829     7.387    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[2]
    SLICE_X12Y153        LUT2 (Prop_lut2_I0_O)        0.043     7.430 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_2/O
                         net (fo=4, routed)           1.048     8.478    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_2_n_0
    SLICE_X6Y154         LUT6 (Prop_lut6_I0_O)        0.043     8.521 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_1/O
                         net (fo=7, routed)           0.430     8.952    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_miim_enable14_out
    SLICE_X9Y151         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.166    14.817    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X9Y151         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[1]/C
                         clock pessimism              0.422    15.240    
                         clock uncertainty           -0.066    15.173    
    SLICE_X9Y151         FDRE (Setup_fdre_C_CE)      -0.201    14.972    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[1]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.309ns (8.543%)  route 3.308ns (91.457%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.347     5.335    TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X0Y166         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     5.558 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=167, routed)         1.829     7.387    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[2]
    SLICE_X12Y153        LUT2 (Prop_lut2_I0_O)        0.043     7.430 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_2/O
                         net (fo=4, routed)           1.048     8.478    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_2_n_0
    SLICE_X6Y154         LUT6 (Prop_lut6_I0_O)        0.043     8.521 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_1/O
                         net (fo=7, routed)           0.430     8.952    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_miim_enable14_out
    SLICE_X9Y151         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.166    14.817    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X9Y151         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[2]/C
                         clock pessimism              0.422    15.240    
                         clock uncertainty           -0.066    15.173    
    SLICE_X9Y151         FDRE (Setup_fdre_C_CE)      -0.201    14.972    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[2]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.309ns (8.543%)  route 3.308ns (91.457%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.347     5.335    TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X0Y166         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     5.558 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=167, routed)         1.829     7.387    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[2]
    SLICE_X12Y153        LUT2 (Prop_lut2_I0_O)        0.043     7.430 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_2/O
                         net (fo=4, routed)           1.048     8.478    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_2_n_0
    SLICE_X6Y154         LUT6 (Prop_lut6_I0_O)        0.043     8.521 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_1/O
                         net (fo=7, routed)           0.430     8.952    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_miim_enable14_out
    SLICE_X9Y151         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.166    14.817    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X9Y151         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[5]/C
                         clock pessimism              0.422    15.240    
                         clock uncertainty           -0.066    15.173    
    SLICE_X9Y151         FDRE (Setup_fdre_C_CE)      -0.201    14.972    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[5]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.309ns (8.549%)  route 3.306ns (91.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.347     5.335    TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X0Y166         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     5.558 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=167, routed)         1.829     7.387    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[2]
    SLICE_X12Y153        LUT2 (Prop_lut2_I0_O)        0.043     7.430 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_2/O
                         net (fo=4, routed)           1.048     8.478    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_2_n_0
    SLICE_X6Y154         LUT6 (Prop_lut6_I0_O)        0.043     8.521 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_1/O
                         net (fo=7, routed)           0.428     8.949    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_miim_enable14_out
    SLICE_X8Y153         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.166    14.817    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X8Y153         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[3]/C
                         clock pessimism              0.422    15.240    
                         clock uncertainty           -0.066    15.173    
    SLICE_X8Y153         FDRE (Setup_fdre_C_CE)      -0.178    14.995    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[3]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.309ns (8.549%)  route 3.306ns (91.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.347     5.335    TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X0Y166         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     5.558 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=167, routed)         1.829     7.387    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[2]
    SLICE_X12Y153        LUT2 (Prop_lut2_I0_O)        0.043     7.430 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_2/O
                         net (fo=4, routed)           1.048     8.478    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_2_n_0
    SLICE_X6Y154         LUT6 (Prop_lut6_I0_O)        0.043     8.521 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_1/O
                         net (fo=7, routed)           0.428     8.949    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_miim_enable14_out
    SLICE_X8Y153         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.166    14.817    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X8Y153         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[4]/C
                         clock pessimism              0.422    15.240    
                         clock uncertainty           -0.066    15.173    
    SLICE_X8Y153         FDRE (Setup_fdre_C_CE)      -0.178    14.995    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide_reg[4]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_miim_enable_reg/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.309ns (8.549%)  route 3.306ns (91.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.347     5.335    TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X0Y166         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     5.558 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=167, routed)         1.829     7.387    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[2]
    SLICE_X12Y153        LUT2 (Prop_lut2_I0_O)        0.043     7.430 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_2/O
                         net (fo=4, routed)           1.048     8.478    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_2_n_0
    SLICE_X6Y154         LUT6 (Prop_lut6_I0_O)        0.043     8.521 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_1/O
                         net (fo=7, routed)           0.428     8.949    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_miim_enable14_out
    SLICE_X8Y153         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_miim_enable_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.166    14.817    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X8Y153         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_miim_enable_reg/C
                         clock pessimism              0.422    15.240    
                         clock uncertainty           -0.066    15.173    
    SLICE_X8Y153         FDRE (Setup_fdre_C_CE)      -0.178    14.995    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_miim_enable_reg
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_rd_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.352ns (9.180%)  route 3.483ns (90.820%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.527     5.515    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X4Y148         FDSE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDSE (Prop_fdse_C_Q)         0.223     5.738 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/Q
                         net (fo=245, routed)         2.502     8.240    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/A1
    SLICE_X2Y139         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043     8.283 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/O
                         net (fo=1, routed)           0.537     8.820    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_field_dist_ram_n_1
    SLICE_X4Y142         LUT6 (Prop_lut6_I0_O)        0.043     8.863 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/ram_rd_byte[0]_i_3/O
                         net (fo=1, routed)           0.443     9.306    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/ram_rd_byte[0]_i_3_n_0
    SLICE_X4Y144         LUT5 (Prop_lut5_I4_O)        0.043     9.349 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/ram_rd_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     9.349    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses_n_9
    SLICE_X4Y144         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_rd_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.391    15.042    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X4Y144         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_rd_byte_reg[0]/C
                         clock pessimism              0.447    15.490    
                         clock uncertainty           -0.066    15.423    
    SLICE_X4Y144         FDRE (Setup_fdre_C_D)        0.034    15.457    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_rd_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         15.457    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_rd_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.352ns (9.263%)  route 3.448ns (90.737%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.527     5.515    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X4Y148         FDSE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDSE (Prop_fdse_C_Q)         0.223     5.738 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/Q
                         net (fo=245, routed)         2.382     8.120    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/A1
    SLICE_X2Y139         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043     8.163 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP/O
                         net (fo=1, routed)           0.759     8.922    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_field_dist_ram_n_1
    SLICE_X4Y142         LUT6 (Prop_lut6_I0_O)        0.043     8.965 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/ram_rd_byte[1]_i_3/O
                         net (fo=1, routed)           0.307     9.272    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/ram_rd_byte[1]_i_3_n_0
    SLICE_X4Y144         LUT5 (Prop_lut5_I4_O)        0.043     9.315 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/ram_rd_byte[1]_i_1/O
                         net (fo=1, routed)           0.000     9.315    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses_n_8
    SLICE_X4Y144         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_rd_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.391    15.042    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X4Y144         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_rd_byte_reg[1]/C
                         clock pessimism              0.447    15.490    
                         clock uncertainty           -0.066    15.423    
    SLICE_X4Y144         FDRE (Setup_fdre_C_D)        0.033    15.456    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_rd_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_crc_mode_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.455ns (13.845%)  route 2.831ns (86.155%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.347     5.335    TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X0Y166         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     5.558 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=99, routed)          1.373     6.930    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[4]
    SLICE_X2Y155         LUT4 (Prop_lut4_I2_O)        0.047     6.977 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_4/O
                         net (fo=4, routed)           0.533     7.510    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[4]
    SLICE_X6Y154         LUT6 (Prop_lut6_I1_O)        0.134     7.644 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=24, routed)          0.511     8.155    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable
    SLICE_X10Y155        LUT2 (Prop_lut2_I1_O)        0.051     8.206 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable_i_1/O
                         net (fo=5, routed)           0.415     8.621    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/man_reset.int_mgmt_host_reset_reg
    SLICE_X11Y152        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_crc_mode_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.167    14.818    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X11Y152        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_crc_mode_reg/C
                         clock pessimism              0.422    15.241    
                         clock uncertainty           -0.066    15.174    
    SLICE_X11Y152        FDRE (Setup_fdre_C_R)       -0.395    14.779    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_crc_mode_reg
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  6.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.589     2.348    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X9Y161         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.100     2.448 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[23]/Q
                         net (fo=1, routed)           0.055     2.503    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[31]_4[22]
    SLICE_X8Y161         LUT6 (Prop_lut6_I4_O)        0.028     2.531 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[23]_i_1__1/O
                         net (fo=1, routed)           0.000     2.531    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_rdack_reg_2[23]
    SLICE_X8Y161         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.790     2.760    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X8Y161         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[23]/C
                         clock pessimism             -0.400     2.359    
    SLICE_X8Y161         FDRE (Hold_fdre_C_D)         0.087     2.446    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.875%)  route 0.151ns (60.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.675     2.434    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X4Y149         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.100     2.534 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[1]/Q
                         net (fo=20, routed)          0.151     2.685    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/D
    SLICE_X2Y147         RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.897     2.867    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X2Y147         RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.398     2.468    
    SLICE_X2Y147         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.600    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.089%)  route 0.163ns (61.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.675     2.434    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X4Y149         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.100     2.534 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[0]/Q
                         net (fo=20, routed)          0.163     2.697    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/D
    SLICE_X2Y147         RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.897     2.867    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X2Y147         RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.398     2.468    
    SLICE_X2Y147         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     2.597    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.382ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.623     2.382    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
    SLICE_X3Y159         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.100     2.482 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.537    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1
    SLICE_X3Y159         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.823     2.793    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
    SLICE_X3Y159         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg/C
                         clock pessimism             -0.410     2.382    
    SLICE_X3Y159         FDRE (Hold_fdre_C_D)         0.047     2.429    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_data_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    2.382ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.623     2.382    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X7Y152         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_data_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y152         FDRE (Prop_fdre_C_Q)         0.100     2.482 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_data_int_reg[10]/Q
                         net (fo=1, routed)           0.081     2.563    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_data_int_reg[31][10]
    SLICE_X6Y152         LUT5 (Prop_lut5_I1_O)        0.028     2.591 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[10]_i_1/O
                         net (fo=1, routed)           0.000     2.591    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[10]_i_1_n_0
    SLICE_X6Y152         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.824     2.794    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X6Y152         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[10]/C
                         clock pessimism             -0.400     2.393    
    SLICE_X6Y152         FDRE (Hold_fdre_C_D)         0.087     2.480    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.100ns (36.636%)  route 0.173ns (63.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.675     2.434    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X4Y149         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.100     2.534 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[0]/Q
                         net (fo=20, routed)          0.173     2.707    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/D
    SLICE_X2Y146         RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.896     2.866    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/WCLK
    SLICE_X2Y146         RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP/CLK
                         clock pessimism             -0.398     2.467    
    SLICE_X2Y146         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     2.596    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/gen_mdio.int_ma_rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.355%)  route 0.103ns (44.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.590     2.349    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X9Y157         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/gen_mdio.int_ma_rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y157         FDRE (Prop_fdre_C_Q)         0.100     2.449 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/gen_mdio.int_ma_rx_data_reg[11]/Q
                         net (fo=1, routed)           0.103     2.553    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_rx_data[11]
    SLICE_X10Y157        LUT6 (Prop_lut6_I4_O)        0.028     2.581 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[11]_i_1/O
                         net (fo=1, routed)           0.000     2.581    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[11]_i_1_n_0
    SLICE_X10Y157        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.791     2.761    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X10Y157        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[11]/C
                         clock pessimism             -0.378     2.382    
    SLICE_X10Y157        FDRE (Hold_fdre_C_D)         0.087     2.469    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_data_int_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    2.382ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.623     2.382    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X7Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_data_int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150         FDRE (Prop_fdre_C_Q)         0.100     2.482 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_data_int_reg[24]/Q
                         net (fo=1, routed)           0.083     2.565    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_data_int_reg[31][24]
    SLICE_X6Y150         LUT4 (Prop_lut4_I2_O)        0.028     2.593 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[24]_i_1/O
                         net (fo=1, routed)           0.000     2.593    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[24]_i_1_n_0
    SLICE_X6Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.824     2.794    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X6Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[24]/C
                         clock pessimism             -0.400     2.393    
    SLICE_X6Y150         FDRE (Hold_fdre_C_D)         0.087     2.480    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.100ns (60.694%)  route 0.065ns (39.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.589     2.348    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X13Y161        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y161        FDRE (Prop_fdre_C_Q)         0.100     2.448 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[13]/Q
                         net (fo=2, routed)           0.065     2.513    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg_n_0_[13]
    SLICE_X13Y161        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.789     2.759    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X13Y161        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[5]/C
                         clock pessimism             -0.410     2.348    
    SLICE_X13Y161        FDRE (Hold_fdre_C_D)         0.047     2.395    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.589     2.348    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X13Y161        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y161        FDRE (Prop_fdre_C_Q)         0.100     2.448 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[12]/Q
                         net (fo=2, routed)           0.064     2.513    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg_n_0_[12]
    SLICE_X13Y161        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.789     2.759    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X13Y161        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[4]/C
                         clock pessimism             -0.410     2.348    
    SLICE_X13Y161        FDRE (Hold_fdre_C_D)         0.044     2.392    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3    example_clocks/clock_generator/clkout2_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X2Y169     TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X2Y170     TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X6Y158     TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/state_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X6Y158     TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/state_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X6Y158     TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/state_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X5Y156     TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.state_var_int_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         10.000      9.250      SLICE_X0Y156     TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst0_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         10.000      9.250      SLICE_X0Y156     TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst2_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y144    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y144    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y144    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y144    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y147    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y147    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y147    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y147    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y146    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y146    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X2Y140     TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X2Y140     TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X2Y140     TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X2Y146     TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X2Y146     TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y147    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y147    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y147    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X2Y146     TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X2Y146     TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        3.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.204ns (33.446%)  route 0.406ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 9.873 - 5.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.356     5.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y150         FDPE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDPE (Prop_fdpe_C_Q)         0.204     5.548 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.406     5.954    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y150         FDSE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.222     9.873    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y150         FDSE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                         clock pessimism              0.445    10.319    
                         clock uncertainty           -0.060    10.258    
    SLICE_X3Y150         FDSE (Setup_fdse_C_S)       -0.385     9.873    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.873    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.204ns (33.446%)  route 0.406ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 9.873 - 5.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.356     5.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y150         FDPE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDPE (Prop_fdpe_C_Q)         0.204     5.548 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.406     5.954    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.222     9.873    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.445    10.319    
                         clock uncertainty           -0.060    10.258    
    SLICE_X3Y150         FDRE (Setup_fdre_C_R)       -0.385     9.873    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.873    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.204ns (33.446%)  route 0.406ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 9.873 - 5.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.356     5.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y150         FDPE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDPE (Prop_fdpe_C_Q)         0.204     5.548 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.406     5.954    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.222     9.873    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                         clock pessimism              0.445    10.319    
                         clock uncertainty           -0.060    10.258    
    SLICE_X3Y150         FDRE (Setup_fdre_C_R)       -0.385     9.873    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.873    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.204ns (33.446%)  route 0.406ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 9.873 - 5.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.356     5.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y150         FDPE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDPE (Prop_fdpe_C_Q)         0.204     5.548 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.406     5.954    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.222     9.873    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                         clock pessimism              0.445    10.319    
                         clock uncertainty           -0.060    10.258    
    SLICE_X3Y150         FDRE (Setup_fdre_C_R)       -0.385     9.873    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.873    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.204ns (33.446%)  route 0.406ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 9.873 - 5.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.356     5.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y150         FDPE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDPE (Prop_fdpe_C_Q)         0.204     5.548 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.406     5.954    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.222     9.873    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism              0.445    10.319    
                         clock uncertainty           -0.060    10.258    
    SLICE_X3Y150         FDRE (Setup_fdre_C_R)       -0.385     9.873    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.873    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.204ns (33.446%)  route 0.406ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 9.873 - 5.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.356     5.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y150         FDPE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDPE (Prop_fdpe_C_Q)         0.204     5.548 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.406     5.954    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.222     9.873    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                         clock pessimism              0.445    10.319    
                         clock uncertainty           -0.060    10.258    
    SLICE_X3Y150         FDRE (Setup_fdre_C_R)       -0.385     9.873    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.873    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.204ns (33.446%)  route 0.406ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 9.873 - 5.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.356     5.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y150         FDPE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDPE (Prop_fdpe_C_Q)         0.204     5.548 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.406     5.954    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.222     9.873    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism              0.445    10.319    
                         clock uncertainty           -0.060    10.258    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.362     9.896    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.204ns (33.446%)  route 0.406ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 9.873 - 5.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.356     5.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y150         FDPE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDPE (Prop_fdpe_C_Q)         0.204     5.548 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.406     5.954    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.222     9.873    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
                         clock pessimism              0.445    10.319    
                         clock uncertainty           -0.060    10.258    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.362     9.896    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.204ns (33.446%)  route 0.406ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 9.873 - 5.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.356     5.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y150         FDPE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDPE (Prop_fdpe_C_Q)         0.204     5.548 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.406     5.954    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.222     9.873    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism              0.445    10.319    
                         clock uncertainty           -0.060    10.258    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.362     9.896    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.204ns (33.446%)  route 0.406ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 9.873 - 5.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.356     5.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y150         FDPE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDPE (Prop_fdpe_C_Q)         0.204     5.548 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.406     5.954    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.222     9.873    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                         clock pessimism              0.445    10.319    
                         clock uncertainty           -0.060    10.258    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.362     9.896    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  3.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.171ns (66.788%)  route 0.085ns (33.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.625     2.384    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.107     2.491 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.085     2.576    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[8]
    SLICE_X2Y150         LUT6 (Prop_lut6_I4_O)        0.064     2.640 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     2.640    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.825     2.795    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism             -0.410     2.384    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.087     2.471    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.452%)  route 0.102ns (50.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.625     2.384    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y150         FDSE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDSE (Prop_fdse_C_Q)         0.100     2.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/Q
                         net (fo=2, routed)           0.102     2.587    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[0]
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.825     2.795    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism             -0.410     2.384    
    SLICE_X3Y150         FDRE (Hold_fdre_C_D)         0.032     2.416    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.118ns (50.542%)  route 0.115ns (49.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.625     2.384    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.118     2.502 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/Q
                         net (fo=2, routed)           0.115     2.618    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[6]
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.825     2.795    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                         clock pessimism             -0.410     2.384    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.059     2.443    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.091ns (39.638%)  route 0.139ns (60.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.625     2.384    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.091     2.475 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/Q
                         net (fo=2, routed)           0.139     2.614    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[5]
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.825     2.795    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                         clock pessimism             -0.399     2.395    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.031     2.426    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.313%)  route 0.139ns (48.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.625     2.384    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.118     2.502 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/Q
                         net (fo=1, routed)           0.139     2.641    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[12]
    SLICE_X2Y150         LUT1 (Prop_lut1_I0_O)        0.028     2.669 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_i_1/O
                         net (fo=1, routed)           0.000     2.669    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_0
    SLICE_X2Y150         FDSE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.825     2.795    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y150         FDSE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                         clock pessimism             -0.410     2.384    
    SLICE_X2Y150         FDSE (Hold_fdse_C_D)         0.087     2.471    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.347%)  route 0.154ns (60.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.625     2.384    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.100     2.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/Q
                         net (fo=2, routed)           0.154     2.639    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[3]
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.825     2.795    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism             -0.410     2.384    
    SLICE_X3Y150         FDRE (Hold_fdre_C_D)         0.047     2.431    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.894%)  route 0.157ns (61.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.625     2.384    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.100     2.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/Q
                         net (fo=2, routed)           0.157     2.642    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[2]
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.825     2.795    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                         clock pessimism             -0.410     2.384    
    SLICE_X3Y150         FDRE (Hold_fdre_C_D)         0.043     2.427    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.107ns (48.155%)  route 0.115ns (51.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.625     2.384    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.107     2.491 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/Q
                         net (fo=2, routed)           0.115     2.607    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[9]
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.825     2.795    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism             -0.410     2.384    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)        -0.002     2.382    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.700%)  route 0.188ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.625     2.384    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.100     2.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/Q
                         net (fo=2, routed)           0.188     2.673    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[1]
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.825     2.795    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                         clock pessimism             -0.410     2.384    
    SLICE_X3Y150         FDRE (Hold_fdre_C_D)         0.041     2.425    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.107ns (40.893%)  route 0.155ns (59.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.625     2.384    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.107     2.491 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.155     2.646    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[8]
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.825     2.795    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y150         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                         clock pessimism             -0.410     2.384    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.009     2.393    TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  TEMAC_0/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    example_clocks/clock_generator/clkout3_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X2Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X2Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X3Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X3Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X2Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X2Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X1Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  TEMAC_0/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X3Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y150     TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        3.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.644ns (16.100%)  route 3.356ns (83.900%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 10.357 - 8.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.628     2.621    bridge_inst/rx_fifo_inst/rx_aclk
    SLICE_X8Y133         FDRE                                         r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.259     2.880 r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/Q
                         net (fo=5, routed)           1.272     4.152    bridge_inst/rx_fifo_inst/write_pointer[3]
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.043     4.195 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.195    bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.451 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry/CO[3]
                         net (fo=3, routed)           1.361     5.812    bridge_inst/rx_fifo_inst/read_pointer_reg1
    SLICE_X13Y136        LUT2 (Prop_lut2_I0_O)        0.043     5.855 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          0.333     6.188    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X14Y142        LUT3 (Prop_lut3_I0_O)        0.043     6.231 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[9]_i_1/O
                         net (fo=10, routed)          0.390     6.621    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/ackR
    SLICE_X13Y139        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.579    10.357    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X13Y139        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[2]/C
                         clock pessimism              0.215    10.572    
                         clock uncertainty           -0.035    10.537    
    SLICE_X13Y139        FDRE (Setup_fdre_C_CE)      -0.201    10.336    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.336    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.644ns (16.100%)  route 3.356ns (83.900%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 10.357 - 8.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.628     2.621    bridge_inst/rx_fifo_inst/rx_aclk
    SLICE_X8Y133         FDRE                                         r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.259     2.880 r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/Q
                         net (fo=5, routed)           1.272     4.152    bridge_inst/rx_fifo_inst/write_pointer[3]
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.043     4.195 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.195    bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.451 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry/CO[3]
                         net (fo=3, routed)           1.361     5.812    bridge_inst/rx_fifo_inst/read_pointer_reg1
    SLICE_X13Y136        LUT2 (Prop_lut2_I0_O)        0.043     5.855 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          0.333     6.188    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X14Y142        LUT3 (Prop_lut3_I0_O)        0.043     6.231 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[9]_i_1/O
                         net (fo=10, routed)          0.390     6.621    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/ackR
    SLICE_X13Y139        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.579    10.357    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X13Y139        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[5]/C
                         clock pessimism              0.215    10.572    
                         clock uncertainty           -0.035    10.537    
    SLICE_X13Y139        FDRE (Setup_fdre_C_CE)      -0.201    10.336    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.336    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.644ns (16.100%)  route 3.356ns (83.900%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 10.357 - 8.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.628     2.621    bridge_inst/rx_fifo_inst/rx_aclk
    SLICE_X8Y133         FDRE                                         r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.259     2.880 r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/Q
                         net (fo=5, routed)           1.272     4.152    bridge_inst/rx_fifo_inst/write_pointer[3]
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.043     4.195 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.195    bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.451 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry/CO[3]
                         net (fo=3, routed)           1.361     5.812    bridge_inst/rx_fifo_inst/read_pointer_reg1
    SLICE_X13Y136        LUT2 (Prop_lut2_I0_O)        0.043     5.855 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          0.333     6.188    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X14Y142        LUT3 (Prop_lut3_I0_O)        0.043     6.231 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[9]_i_1/O
                         net (fo=10, routed)          0.390     6.621    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/ackR
    SLICE_X13Y139        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.579    10.357    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X13Y139        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[8]/C
                         clock pessimism              0.215    10.572    
                         clock uncertainty           -0.035    10.537    
    SLICE_X13Y139        FDRE (Setup_fdre_C_CE)      -0.201    10.336    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         10.336    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.644ns (16.100%)  route 3.356ns (83.900%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 10.357 - 8.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.628     2.621    bridge_inst/rx_fifo_inst/rx_aclk
    SLICE_X8Y133         FDRE                                         r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.259     2.880 r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/Q
                         net (fo=5, routed)           1.272     4.152    bridge_inst/rx_fifo_inst/write_pointer[3]
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.043     4.195 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.195    bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.451 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry/CO[3]
                         net (fo=3, routed)           1.361     5.812    bridge_inst/rx_fifo_inst/read_pointer_reg1
    SLICE_X13Y136        LUT2 (Prop_lut2_I0_O)        0.043     5.855 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          0.333     6.188    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X14Y142        LUT3 (Prop_lut3_I0_O)        0.043     6.231 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[9]_i_1/O
                         net (fo=10, routed)          0.390     6.621    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/ackR
    SLICE_X13Y139        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.579    10.357    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X13Y139        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[9]/C
                         clock pessimism              0.215    10.572    
                         clock uncertainty           -0.035    10.537    
    SLICE_X13Y139        FDRE (Setup_fdre_C_CE)      -0.201    10.336    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.336    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.644ns (16.488%)  route 3.262ns (83.512%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 10.358 - 8.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.628     2.621    bridge_inst/rx_fifo_inst/rx_aclk
    SLICE_X8Y133         FDRE                                         r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.259     2.880 r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/Q
                         net (fo=5, routed)           1.272     4.152    bridge_inst/rx_fifo_inst/write_pointer[3]
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.043     4.195 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.195    bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.451 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry/CO[3]
                         net (fo=3, routed)           1.361     5.812    bridge_inst/rx_fifo_inst/read_pointer_reg1
    SLICE_X13Y136        LUT2 (Prop_lut2_I0_O)        0.043     5.855 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          0.333     6.188    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X14Y142        LUT3 (Prop_lut3_I0_O)        0.043     6.231 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[9]_i_1/O
                         net (fo=10, routed)          0.296     6.527    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/ackR
    SLICE_X13Y141        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.580    10.358    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X13Y141        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[4]/C
                         clock pessimism              0.215    10.573    
                         clock uncertainty           -0.035    10.538    
    SLICE_X13Y141        FDRE (Setup_fdre_C_CE)      -0.201    10.337    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.644ns (16.488%)  route 3.262ns (83.512%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 10.358 - 8.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.628     2.621    bridge_inst/rx_fifo_inst/rx_aclk
    SLICE_X8Y133         FDRE                                         r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.259     2.880 r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/Q
                         net (fo=5, routed)           1.272     4.152    bridge_inst/rx_fifo_inst/write_pointer[3]
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.043     4.195 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.195    bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.451 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry/CO[3]
                         net (fo=3, routed)           1.361     5.812    bridge_inst/rx_fifo_inst/read_pointer_reg1
    SLICE_X13Y136        LUT2 (Prop_lut2_I0_O)        0.043     5.855 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          0.333     6.188    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X14Y142        LUT3 (Prop_lut3_I0_O)        0.043     6.231 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[9]_i_1/O
                         net (fo=10, routed)          0.296     6.527    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/ackR
    SLICE_X13Y141        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.580    10.358    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X13Y141        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[6]/C
                         clock pessimism              0.215    10.573    
                         clock uncertainty           -0.035    10.538    
    SLICE_X13Y141        FDRE (Setup_fdre_C_CE)      -0.201    10.337    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.644ns (16.488%)  route 3.262ns (83.512%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 10.358 - 8.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.628     2.621    bridge_inst/rx_fifo_inst/rx_aclk
    SLICE_X8Y133         FDRE                                         r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.259     2.880 r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/Q
                         net (fo=5, routed)           1.272     4.152    bridge_inst/rx_fifo_inst/write_pointer[3]
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.043     4.195 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.195    bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.451 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry/CO[3]
                         net (fo=3, routed)           1.361     5.812    bridge_inst/rx_fifo_inst/read_pointer_reg1
    SLICE_X13Y136        LUT2 (Prop_lut2_I0_O)        0.043     5.855 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          0.333     6.188    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X14Y142        LUT3 (Prop_lut3_I0_O)        0.043     6.231 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[9]_i_1/O
                         net (fo=10, routed)          0.296     6.527    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/ackR
    SLICE_X13Y141        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.580    10.358    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X13Y141        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[7]/C
                         clock pessimism              0.215    10.573    
                         clock uncertainty           -0.035    10.538    
    SLICE_X13Y141        FDRE (Setup_fdre_C_CE)      -0.201    10.337    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.644ns (16.569%)  route 3.243ns (83.431%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 10.358 - 8.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.628     2.621    bridge_inst/rx_fifo_inst/rx_aclk
    SLICE_X8Y133         FDRE                                         r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.259     2.880 r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/Q
                         net (fo=5, routed)           1.272     4.152    bridge_inst/rx_fifo_inst/write_pointer[3]
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.043     4.195 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.195    bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.451 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry/CO[3]
                         net (fo=3, routed)           1.361     5.812    bridge_inst/rx_fifo_inst/read_pointer_reg1
    SLICE_X13Y136        LUT2 (Prop_lut2_I0_O)        0.043     5.855 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          0.333     6.188    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X14Y142        LUT3 (Prop_lut3_I0_O)        0.043     6.231 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[9]_i_1/O
                         net (fo=10, routed)          0.277     6.508    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/ackR
    SLICE_X14Y141        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.580    10.358    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X14Y141        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[0]/C
                         clock pessimism              0.215    10.573    
                         clock uncertainty           -0.035    10.538    
    SLICE_X14Y141        FDRE (Setup_fdre_C_CE)      -0.178    10.360    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.360    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.644ns (16.569%)  route 3.243ns (83.431%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 10.358 - 8.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.628     2.621    bridge_inst/rx_fifo_inst/rx_aclk
    SLICE_X8Y133         FDRE                                         r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.259     2.880 r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/Q
                         net (fo=5, routed)           1.272     4.152    bridge_inst/rx_fifo_inst/write_pointer[3]
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.043     4.195 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.195    bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.451 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry/CO[3]
                         net (fo=3, routed)           1.361     5.812    bridge_inst/rx_fifo_inst/read_pointer_reg1
    SLICE_X13Y136        LUT2 (Prop_lut2_I0_O)        0.043     5.855 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          0.333     6.188    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X14Y142        LUT3 (Prop_lut3_I0_O)        0.043     6.231 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[9]_i_1/O
                         net (fo=10, routed)          0.277     6.508    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/ackR
    SLICE_X14Y141        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.580    10.358    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X14Y141        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[1]/C
                         clock pessimism              0.215    10.573    
                         clock uncertainty           -0.035    10.538    
    SLICE_X14Y141        FDRE (Setup_fdre_C_CE)      -0.178    10.360    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.360    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.644ns (16.569%)  route 3.243ns (83.431%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 10.358 - 8.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.628     2.621    bridge_inst/rx_fifo_inst/rx_aclk
    SLICE_X8Y133         FDRE                                         r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.259     2.880 r  bridge_inst/rx_fifo_inst/write_pointer_reg[3]/Q
                         net (fo=5, routed)           1.272     4.152    bridge_inst/rx_fifo_inst/write_pointer[3]
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.043     4.195 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.195    bridge_inst/rx_fifo_inst/read_pointer_reg1_carry_i_3_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.451 r  bridge_inst/rx_fifo_inst/read_pointer_reg1_carry/CO[3]
                         net (fo=3, routed)           1.361     5.812    bridge_inst/rx_fifo_inst/read_pointer_reg1
    SLICE_X13Y136        LUT2 (Prop_lut2_I0_O)        0.043     5.855 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          0.333     6.188    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X14Y142        LUT3 (Prop_lut3_I0_O)        0.043     6.231 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[9]_i_1/O
                         net (fo=10, routed)          0.277     6.508    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/ackR
    SLICE_X14Y141        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.580    10.358    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X14Y141        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[3]/C
                         clock pessimism              0.215    10.573    
                         clock uncertainty           -0.035    10.538    
    SLICE_X14Y141        FDRE (Setup_fdre_C_CE)      -0.178    10.360    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.360    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  3.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_vlan_frame_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.308     1.255    TEMAC_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rgmii_rxc
    SLICE_X19Y138        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_vlan_frame_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y138        FDRE (Prop_fdre_C_Q)         0.100     1.355 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_vlan_frame_reg_reg/Q
                         net (fo=1, routed)           0.054     1.409    TEMAC_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_vlan_frame_reg
    SLICE_X18Y138        LUT4 (Prop_lut4_I0_O)        0.028     1.437 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector[24]_i_1/O
                         net (fo=1, routed)           0.000     1.437    TEMAC_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector[24]_i_1_n_0
    SLICE_X18Y138        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.347     1.497    TEMAC_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rgmii_rxc
    SLICE_X18Y138        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[24]/C
                         clock pessimism             -0.231     1.266    
    SLICE_X18Y138        FDRE (Hold_fdre_C_D)         0.087     1.353    TEMAC_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/rx_fifo_inst/queue_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.107ns (38.572%)  route 0.170ns (61.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.304     1.251    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X12Y135        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y135        FDRE (Prop_fdre_C_Q)         0.107     1.358 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[6]/Q
                         net (fo=1, routed)           0.170     1.529    bridge_inst/rx_fifo_inst/DIADI[6]
    RAMB18_X0Y54         RAMB18E1                                     r  bridge_inst/rx_fifo_inst/queue_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.370     1.520    bridge_inst/rx_fifo_inst/rx_aclk
    RAMB18_X0Y54         RAMB18E1                                     r  bridge_inst/rx_fifo_inst/queue_reg/CLKARDCLK
                         clock pessimism             -0.203     1.317    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.119     1.436    bridge_inst/rx_fifo_inst/queue_reg
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/rx_fifo_inst/queue_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.118ns (37.267%)  route 0.199ns (62.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.304     1.251    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X12Y135        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y135        FDRE (Prop_fdre_C_Q)         0.118     1.369 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[3]/Q
                         net (fo=1, routed)           0.199     1.568    bridge_inst/rx_fifo_inst/DIADI[3]
    RAMB18_X0Y54         RAMB18E1                                     r  bridge_inst/rx_fifo_inst/queue_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.370     1.520    bridge_inst/rx_fifo_inst/rx_aclk
    RAMB18_X0Y54         RAMB18E1                                     r  bridge_inst/rx_fifo_inst/queue_reg/CLKARDCLK
                         clock pessimism             -0.203     1.317    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.472    bridge_inst/rx_fifo_inst/queue_reg
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.550%)  route 0.159ns (61.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.309     1.256    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X13Y149        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.100     1.356 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/Q
                         net (fo=2, routed)           0.159     1.516    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/D
    SLICE_X8Y149         RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.343     1.493    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X8Y149         RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.203     1.290    
    SLICE_X8Y149         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.419    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/rx_fifo_inst/queue_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.118ns (36.637%)  route 0.204ns (63.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.304     1.251    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X14Y135        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tlast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_fdre_C_Q)         0.118     1.369 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tlast_reg/Q
                         net (fo=1, routed)           0.204     1.573    bridge_inst/rx_fifo_inst/DIADI[8]
    RAMB18_X0Y54         RAMB18E1                                     r  bridge_inst/rx_fifo_inst/queue_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.370     1.520    bridge_inst/rx_fifo_inst/rx_aclk
    RAMB18_X0Y54         RAMB18E1                                     r  bridge_inst/rx_fifo_inst/queue_reg/CLKARDCLK
                         clock pessimism             -0.203     1.317    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.155     1.472    bridge_inst/rx_fifo_inst/queue_reg
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.132ns (61.530%)  route 0.083ns (38.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.304     1.251    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/rx_axi_clk
    SLICE_X15Y134        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y134        FDRE (Prop_fdre_C_Q)         0.100     1.351 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[23]/Q
                         net (fo=1, routed)           0.083     1.434    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg_n_0_[23]
    SLICE_X14Y134        LUT4 (Prop_lut4_I0_O)        0.032     1.466 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC[31]_i_3/O
                         net (fo=1, routed)           0.000     1.466    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC[31]_i_3_n_0
    SLICE_X14Y134        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.341     1.491    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/rx_axi_clk
    SLICE_X14Y134        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[31]/C
                         clock pessimism             -0.229     1.262    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.096     1.358    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.358%)  route 0.081ns (38.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.304     1.251    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X11Y138        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y138        FDRE (Prop_fdre_C_Q)         0.100     1.351 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg/Q
                         net (fo=13, routed)          0.081     1.432    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_FIELD
    SLICE_X10Y138        LUT6 (Prop_lut6_I1_O)        0.028     1.460 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_i_1/O
                         net (fo=1, routed)           0.000     1.460    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD0
    SLICE_X10Y138        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.342     1.492    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X10Y138        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg/C
                         clock pessimism             -0.230     1.262    
    SLICE_X10Y138        FDRE (Hold_fdre_C_D)         0.087     1.349    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.357%)  route 0.183ns (64.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.309     1.256    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y149        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDRE (Prop_fdre_C_Q)         0.100     1.356 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/Q
                         net (fo=2, routed)           0.183     1.539    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/D
    SLICE_X10Y149        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.345     1.495    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X10Y149        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.203     1.292    
    SLICE_X10Y149        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     1.424    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (59.043%)  route 0.089ns (40.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.302     1.249    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/rx_axi_clk
    SLICE_X15Y132        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y132        FDRE (Prop_fdre_C_Q)         0.100     1.349 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[26]/Q
                         net (fo=10, routed)          0.089     1.438    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CRC_CODE__0[5]
    SLICE_X14Y132        LUT6 (Prop_lut6_I0_O)        0.028     1.466 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC[25]_i_1__0/O
                         net (fo=1, routed)           0.000     1.466    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC[25]_i_1__0_n_0
    SLICE_X14Y132        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.339     1.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/rx_axi_clk
    SLICE_X14Y132        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[25]/C
                         clock pessimism             -0.229     1.260    
    SLICE_X14Y132        FDRE (Hold_fdre_C_D)         0.087     1.347    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.784%)  route 0.187ns (65.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.309     1.256    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y149        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDRE (Prop_fdre_C_Q)         0.100     1.356 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.187     1.544    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X10Y149        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.345     1.495    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X10Y149        RAMD64E                                      r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.203     1.292    
    SLICE_X10Y149        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.421    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y54   bridge_inst/rx_fifo_inst/queue_reg/CLKARDCLK
Min Period        n/a     BUFR/I              n/a            1.851         8.000       6.149      BUFR_X0Y9      TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/I
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y54   bridge_inst/rx_fifo_inst/queue_reg/CLKBWRCLK
Min Period        n/a     BUFIO/I             n/a            1.249         8.000       6.751      BUFIO_X0Y9     TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y128  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y119  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y121  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y122  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y123  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X23Y144  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4_reg/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y148   TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y148   TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y148   TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y148   TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y149   TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y149   TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y149   TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y149   TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y149  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y149  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y149  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y149  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y149  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y149  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y148   TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y148   TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y148   TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y148   TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y148   TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y148   TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.704ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.538ns  (logic 0.223ns (41.485%)  route 0.315ns (58.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.637ns = ( 15.637 - 8.000 ) 
    Source Clock Delay      (SCD):    8.386ns = ( 10.386 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     7.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.344    10.386    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.223    10.609 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.315    10.923    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X1Y178         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.210    15.637    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y178         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism              0.494    16.132    
                         clock uncertainty           -0.194    15.938    
    SLICE_X1Y178         FDRE (Setup_fdre_C_D)       -0.031    15.907    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         15.907    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.428ns  (logic 0.223ns (52.140%)  route 0.205ns (47.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.637ns = ( 15.637 - 8.000 ) 
    Source Clock Delay      (SCD):    8.386ns = ( 10.386 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     7.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.344    10.386    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.223    10.609 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.205    10.813    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X1Y178         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.210    15.637    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y178         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.494    16.132    
                         clock uncertainty           -0.194    15.938    
    SLICE_X1Y178         FDRE (Setup_fdre_C_D)       -0.022    15.916    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         15.916    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.429ns  (logic 0.223ns (52.021%)  route 0.206ns (47.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.637ns = ( 15.637 - 8.000 ) 
    Source Clock Delay      (SCD):    8.385ns = ( 10.385 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     7.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.343    10.385    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y179         FDRE (Prop_fdre_C_Q)         0.223    10.608 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.206    10.813    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X0Y178         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.210    15.637    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X0Y178         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              0.494    16.132    
                         clock uncertainty           -0.194    15.938    
    SLICE_X0Y178         FDRE (Setup_fdre_C_D)       -0.022    15.916    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         15.916    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  5.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.704ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.094%)  route 0.104ns (50.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    3.629ns = ( 5.629 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     4.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.616     5.629    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.100     5.729 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.104     5.833    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X1Y178         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     2.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.812     4.316    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y178         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.420     3.895    
                         clock uncertainty            0.194     4.089    
    SLICE_X1Y178         FDRE (Hold_fdre_C_D)         0.040     4.129    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -4.129    
                         arrival time                           5.833    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.709ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.694%)  route 0.110ns (52.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    3.628ns = ( 5.628 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     4.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.615     5.628    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y179         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y179         FDRE (Prop_fdre_C_Q)         0.100     5.728 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.110     5.838    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X0Y178         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     2.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.812     4.316    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X0Y178         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.420     3.895    
                         clock uncertainty            0.194     4.089    
    SLICE_X0Y178         FDRE (Hold_fdre_C_D)         0.040     4.129    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -4.129    
                         arrival time                           5.838    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.758ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.132%)  route 0.156ns (60.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    3.629ns = ( 5.629 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     4.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.616     5.629    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y180         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.100     5.729 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.156     5.885    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X1Y178         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     2.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.812     4.316    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y178         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.420     3.895    
                         clock uncertainty            0.194     4.089    
    SLICE_X1Y178         FDRE (Hold_fdre_C_D)         0.038     4.127    TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -4.127    
                         arrival time                           5.885    
  -------------------------------------------------------------------
                         slack                                  1.758    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.531ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.460ns  (logic 0.266ns (7.688%)  route 3.194ns (92.312%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166                                      0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=117, routed)         2.913     3.136    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DPRA2
    SLICE_X38Y159        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.043     3.179 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.281     3.460    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst13_out
    SLICE_X37Y161        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X37Y161        FDRE (Setup_fdre_C_D)       -0.009     5.991    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[20]
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.380ns  (logic 0.266ns (7.870%)  route 3.114ns (92.130%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166                                      0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=117, routed)         3.114     3.337    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/DPRA2
    SLICE_X38Y161        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.043     3.380 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.380    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst__0
    SLICE_X38Y161        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y161        FDRE (Setup_fdre_C_D)        0.066     6.066    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]
  -------------------------------------------------------------------
                         required time                          6.066    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.209ns  (logic 0.266ns (8.289%)  route 2.943ns (91.711%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165                                      0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X4Y165         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=159, routed)         2.495     2.718    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DPRA0
    SLICE_X38Y162        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     2.761 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.448     3.209    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst26_out
    SLICE_X23Y162        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y162        FDRE (Setup_fdre_C_D)       -0.009     5.991    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[33]
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.164ns  (logic 0.266ns (8.408%)  route 2.898ns (91.592%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165                                      0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X4Y165         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=159, routed)         2.698     2.921    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DPRA0
    SLICE_X38Y159        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     2.964 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.199     3.164    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst14_out
    SLICE_X36Y158        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X36Y158        FDRE (Setup_fdre_C_D)       -0.019     5.981    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[21]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -3.164    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.182ns  (logic 0.266ns (8.360%)  route 2.916ns (91.640%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166                                      0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=117, routed)         2.916     3.139    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[7].RAM64X1D_inst/DPRA2
    SLICE_X38Y161        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.043     3.182 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[7].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.182    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/dopb_7
    SLICE_X38Y161        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y161        FDRE (Setup_fdre_C_D)        0.064     6.064    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]
  -------------------------------------------------------------------
                         required time                          6.064    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.089ns  (logic 0.266ns (8.611%)  route 2.823ns (91.389%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166                                      0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=117, routed)         2.823     3.046    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DPRA2
    SLICE_X38Y158        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.043     3.089 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.089    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst__0
    SLICE_X38Y158        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y158        FDRE (Setup_fdre_C_D)        0.066     6.066    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]
  -------------------------------------------------------------------
                         required time                          6.066    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.009ns  (logic 0.266ns (8.839%)  route 2.743ns (91.161%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166                                      0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=117, routed)         2.109     2.332    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/DPRA2
    SLICE_X22Y161        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.043     2.375 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.635     3.009    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst18_out
    SLICE_X37Y161        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X37Y161        FDRE (Setup_fdre_C_D)       -0.010     5.990    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[25]
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -3.009    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.946ns  (logic 0.266ns (9.029%)  route 2.680ns (90.971%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165                                      0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X4Y165         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=159, routed)         2.409     2.632    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/DPRA0
    SLICE_X38Y162        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     2.675 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.271     2.946    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst27_out
    SLICE_X37Y161        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X37Y161        FDRE (Setup_fdre_C_D)       -0.009     5.991    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[34]
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.001ns  (logic 0.266ns (8.864%)  route 2.735ns (91.136%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166                                      0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=117, routed)         2.735     2.958    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/DPRA2
    SLICE_X38Y158        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.043     3.001 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.001    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst__0
    SLICE_X38Y158        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y158        FDRE (Setup_fdre_C_D)        0.064     6.064    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[1]
  -------------------------------------------------------------------
                         required time                          6.064    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.898ns  (logic 0.266ns (9.180%)  route 2.632ns (90.820%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165                                      0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X4Y165         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=159, routed)         2.263     2.486    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/DPRA0
    SLICE_X20Y163        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     2.529 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.369     2.898    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst29_out
    SLICE_X23Y162        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y162        FDRE (Setup_fdre_C_D)       -0.019     5.981    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[36]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                  3.083    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/queue_reg_640_703_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        12.034ns  (logic 0.266ns (2.210%)  route 11.768ns (97.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.763ns = ( 15.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.644     2.637    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y144        FDRE (Prop_fdre_C_Q)         0.223     2.860 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/Q
                         net (fo=17, routed)          3.842     6.702    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/out[1]
    SLICE_X14Y141        LUT5 (Prop_lut5_I3_O)        0.043     6.745 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_data[0]_INST_0/O
                         net (fo=16, routed)          7.926    14.671    bridge_inst/tx_fifo_inst/queue_reg_640_703_0_2/DIA
    SLICE_X18Y146        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_640_703_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.336    15.763    bridge_inst/tx_fifo_inst/queue_reg_640_703_0_2/WCLK
    SLICE_X18Y146        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_640_703_0_2/RAMA/CLK
                         clock pessimism              0.000    15.763    
                         clock uncertainty           -0.196    15.567    
    SLICE_X18Y146        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.195    15.372    bridge_inst/tx_fifo_inst/queue_reg_640_703_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/queue_reg_704_767_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        11.941ns  (logic 0.266ns (2.228%)  route 11.675ns (97.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.762ns = ( 15.762 - 8.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.644     2.637    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y144        FDRE (Prop_fdre_C_Q)         0.223     2.860 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/Q
                         net (fo=17, routed)          3.842     6.702    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/out[1]
    SLICE_X14Y141        LUT5 (Prop_lut5_I3_O)        0.043     6.745 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_data[0]_INST_0/O
                         net (fo=16, routed)          7.833    14.578    bridge_inst/tx_fifo_inst/queue_reg_704_767_0_2/DIA
    SLICE_X20Y148        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_704_767_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.335    15.762    bridge_inst/tx_fifo_inst/queue_reg_704_767_0_2/WCLK
    SLICE_X20Y148        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_704_767_0_2/RAMA/CLK
                         clock pessimism              0.000    15.762    
                         clock uncertainty           -0.196    15.566    
    SLICE_X20Y148        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.195    15.371    bridge_inst/tx_fifo_inst/queue_reg_704_767_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/queue_reg_832_895_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        11.926ns  (logic 0.266ns (2.230%)  route 11.660ns (97.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.763ns = ( 15.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.644     2.637    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y144        FDRE (Prop_fdre_C_Q)         0.223     2.860 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/Q
                         net (fo=17, routed)          3.842     6.702    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/out[1]
    SLICE_X14Y141        LUT5 (Prop_lut5_I3_O)        0.043     6.745 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_data[0]_INST_0/O
                         net (fo=16, routed)          7.818    14.563    bridge_inst/tx_fifo_inst/queue_reg_832_895_0_2/DIA
    SLICE_X18Y145        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_832_895_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.336    15.763    bridge_inst/tx_fifo_inst/queue_reg_832_895_0_2/WCLK
    SLICE_X18Y145        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.000    15.763    
                         clock uncertainty           -0.196    15.567    
    SLICE_X18Y145        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.195    15.372    bridge_inst/tx_fifo_inst/queue_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -14.563    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/queue_reg_384_447_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        11.727ns  (logic 0.266ns (2.268%)  route 11.461ns (97.732%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 15.591 - 8.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.644     2.637    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y144        FDRE (Prop_fdre_C_Q)         0.223     2.860 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/Q
                         net (fo=17, routed)          3.842     6.702    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/out[1]
    SLICE_X14Y141        LUT5 (Prop_lut5_I3_O)        0.043     6.745 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_data[0]_INST_0/O
                         net (fo=16, routed)          7.619    14.364    bridge_inst/tx_fifo_inst/queue_reg_384_447_0_2/DIA
    SLICE_X16Y159        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_384_447_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.164    15.591    bridge_inst/tx_fifo_inst/queue_reg_384_447_0_2/WCLK
    SLICE_X16Y159        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_384_447_0_2/RAMA/CLK
                         clock pessimism              0.000    15.591    
                         clock uncertainty           -0.196    15.395    
    SLICE_X16Y159        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.195    15.200    bridge_inst/tx_fifo_inst/queue_reg_384_447_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/queue_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        11.895ns  (logic 0.266ns (2.236%)  route 11.629ns (97.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.763ns = ( 15.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.644     2.637    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y144        FDRE (Prop_fdre_C_Q)         0.223     2.860 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/Q
                         net (fo=17, routed)          3.842     6.702    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/out[1]
    SLICE_X14Y141        LUT5 (Prop_lut5_I3_O)        0.043     6.745 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_data[0]_INST_0/O
                         net (fo=16, routed)          7.787    14.532    bridge_inst/tx_fifo_inst/queue_reg_64_127_0_2/DIA
    SLICE_X18Y148        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.336    15.763    bridge_inst/tx_fifo_inst/queue_reg_64_127_0_2/WCLK
    SLICE_X18Y148        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.000    15.763    
                         clock uncertainty           -0.196    15.567    
    SLICE_X18Y148        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.195    15.372    bridge_inst/tx_fifo_inst/queue_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -14.532    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/queue_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        11.702ns  (logic 0.266ns (2.273%)  route 11.436ns (97.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.592ns = ( 15.592 - 8.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.644     2.637    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y144        FDRE (Prop_fdre_C_Q)         0.223     2.860 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/Q
                         net (fo=17, routed)          3.842     6.702    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/out[1]
    SLICE_X14Y141        LUT5 (Prop_lut5_I3_O)        0.043     6.745 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_data[0]_INST_0/O
                         net (fo=16, routed)          7.594    14.339    bridge_inst/tx_fifo_inst/queue_reg_128_191_0_2/DIA
    SLICE_X20Y154        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.165    15.592    bridge_inst/tx_fifo_inst/queue_reg_128_191_0_2/WCLK
    SLICE_X20Y154        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.000    15.592    
                         clock uncertainty           -0.196    15.396    
    SLICE_X20Y154        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.195    15.201    bridge_inst/tx_fifo_inst/queue_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -14.339    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/queue_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        11.686ns  (logic 0.266ns (2.276%)  route 11.420ns (97.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.592ns = ( 15.592 - 8.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.644     2.637    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y144        FDRE (Prop_fdre_C_Q)         0.223     2.860 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/Q
                         net (fo=17, routed)          3.842     6.702    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/out[1]
    SLICE_X14Y141        LUT5 (Prop_lut5_I3_O)        0.043     6.745 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_data[0]_INST_0/O
                         net (fo=16, routed)          7.578    14.323    bridge_inst/tx_fifo_inst/queue_reg_0_63_0_2/DIA
    SLICE_X20Y153        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.165    15.592    bridge_inst/tx_fifo_inst/queue_reg_0_63_0_2/WCLK
    SLICE_X20Y153        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.000    15.592    
                         clock uncertainty           -0.196    15.396    
    SLICE_X20Y153        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.195    15.201    bridge_inst/tx_fifo_inst/queue_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/queue_reg_448_511_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        11.675ns  (logic 0.266ns (2.278%)  route 11.409ns (97.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 15.591 - 8.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.644     2.637    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y144        FDRE (Prop_fdre_C_Q)         0.223     2.860 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/Q
                         net (fo=17, routed)          3.842     6.702    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/out[1]
    SLICE_X14Y141        LUT5 (Prop_lut5_I3_O)        0.043     6.745 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_data[0]_INST_0/O
                         net (fo=16, routed)          7.567    14.312    bridge_inst/tx_fifo_inst/queue_reg_448_511_0_2/DIA
    SLICE_X14Y158        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_448_511_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.164    15.591    bridge_inst/tx_fifo_inst/queue_reg_448_511_0_2/WCLK
    SLICE_X14Y158        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_448_511_0_2/RAMA/CLK
                         clock pessimism              0.000    15.591    
                         clock uncertainty           -0.196    15.395    
    SLICE_X14Y158        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.195    15.200    bridge_inst/tx_fifo_inst/queue_reg_448_511_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/queue_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        11.666ns  (logic 0.266ns (2.280%)  route 11.400ns (97.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.592ns = ( 15.592 - 8.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.644     2.637    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y144        FDRE (Prop_fdre_C_Q)         0.223     2.860 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/Q
                         net (fo=17, routed)          3.842     6.702    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/out[1]
    SLICE_X14Y141        LUT5 (Prop_lut5_I3_O)        0.043     6.745 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_data[0]_INST_0/O
                         net (fo=16, routed)          7.557    14.303    bridge_inst/tx_fifo_inst/queue_reg_256_319_0_2/DIA
    SLICE_X20Y155        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.165    15.592    bridge_inst/tx_fifo_inst/queue_reg_256_319_0_2/WCLK
    SLICE_X20Y155        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.000    15.592    
                         clock uncertainty           -0.196    15.396    
    SLICE_X20Y155        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.195    15.201    bridge_inst/tx_fifo_inst/queue_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/queue_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        11.644ns  (logic 0.266ns (2.284%)  route 11.378ns (97.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.592ns = ( 15.592 - 8.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.644     2.637    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/clk
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y144        FDRE (Prop_fdre_C_Q)         0.223     2.860 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/Q
                         net (fo=17, routed)          3.842     6.702    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/out[1]
    SLICE_X14Y141        LUT5 (Prop_lut5_I3_O)        0.043     6.745 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_data[0]_INST_0/O
                         net (fo=16, routed)          7.536    14.281    bridge_inst/tx_fifo_inst/queue_reg_320_383_0_2/DIA
    SLICE_X20Y151        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.265    12.916    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.165    15.592    bridge_inst/tx_fifo_inst/queue_reg_320_383_0_2/WCLK
    SLICE_X20Y151        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.000    15.592    
                         clock uncertainty           -0.196    15.396    
    SLICE_X20Y151        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.195    15.201    bridge_inst/tx_fifo_inst/queue_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -14.281    
  -------------------------------------------------------------------
                         slack                                  0.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 bridge_inst/rx_fifo_inst/queue_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/queue_reg_64_127_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 1.044ns (15.780%)  route 5.572ns (84.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.514ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     1.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.603     2.381    bridge_inst/rx_fifo_inst/rx_aclk
    RAMB18_X0Y54         RAMB18E1                                     r  bridge_inst/rx_fifo_inst/queue_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      1.008     3.389 r  bridge_inst/rx_fifo_inst/queue_reg/DOBDO[5]
                         net (fo=2, routed)           0.571     3.960    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_data[5]
    SLICE_X13Y139        LUT5 (Prop_lut5_I0_O)        0.036     3.996 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_data[5]_INST_0/O
                         net (fo=16, routed)          5.001     8.997    bridge_inst/tx_fifo_inst/queue_reg_64_127_3_5/DIC
    SLICE_X14Y148        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_64_127_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.472     8.514    bridge_inst/tx_fifo_inst/queue_reg_64_127_3_5/WCLK
    SLICE_X14Y148        RAMD64E                                      r  bridge_inst/tx_fifo_inst/queue_reg_64_127_3_5/RAMC/CLK
                         clock pessimism              0.000     8.514    
                         clock uncertainty            0.196     8.710    
    SLICE_X14Y148        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.230     8.940    bridge_inst/tx_fifo_inst/queue_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -8.940    
                         arrival time                           8.997    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/write_pointer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 0.314ns (4.947%)  route 6.034ns (95.053%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        6.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.330ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     1.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.523     2.301    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X2Y149         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.206     2.507 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=359, routed)         1.453     3.960    bridge_inst/rx_fifo_inst/rx_reset
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.036     3.996 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          1.323     5.320    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X17Y144        LUT4 (Prop_lut4_I3_O)        0.036     5.356 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_ack[0]_INST_0/O
                         net (fo=2, routed)           1.785     7.141    bridge_inst/tx_fifo_inst/tx_pipe_pipe_read_ack
    SLICE_X36Y153        LUT2 (Prop_lut2_I0_O)        0.036     7.177 r  bridge_inst/tx_fifo_inst/write_pointer[9]_i_1__0/O
                         net (fo=36, routed)          1.472     8.649    bridge_inst/tx_fifo_inst/write_pointer_reg0
    SLICE_X37Y151        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.288     8.330    bridge_inst/tx_fifo_inst/tx_aclk
    SLICE_X37Y151        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_reg[1]/C
                         clock pessimism              0.000     8.330    
                         clock uncertainty            0.196     8.526    
    SLICE_X37Y151        FDRE (Hold_fdre_C_CE)        0.028     8.554    bridge_inst/tx_fifo_inst/write_pointer_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.554    
                         arrival time                           8.649    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/write_pointer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 0.314ns (4.947%)  route 6.034ns (95.053%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        6.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.330ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     1.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.523     2.301    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X2Y149         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.206     2.507 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=359, routed)         1.453     3.960    bridge_inst/rx_fifo_inst/rx_reset
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.036     3.996 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          1.323     5.320    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X17Y144        LUT4 (Prop_lut4_I3_O)        0.036     5.356 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_ack[0]_INST_0/O
                         net (fo=2, routed)           1.785     7.141    bridge_inst/tx_fifo_inst/tx_pipe_pipe_read_ack
    SLICE_X36Y153        LUT2 (Prop_lut2_I0_O)        0.036     7.177 r  bridge_inst/tx_fifo_inst/write_pointer[9]_i_1__0/O
                         net (fo=36, routed)          1.472     8.649    bridge_inst/tx_fifo_inst/write_pointer_reg0
    SLICE_X37Y151        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.288     8.330    bridge_inst/tx_fifo_inst/tx_aclk
    SLICE_X37Y151        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_reg[2]/C
                         clock pessimism              0.000     8.330    
                         clock uncertainty            0.196     8.526    
    SLICE_X37Y151        FDRE (Hold_fdre_C_CE)        0.028     8.554    bridge_inst/tx_fifo_inst/write_pointer_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.554    
                         arrival time                           8.649    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/write_pointer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 0.314ns (4.947%)  route 6.034ns (95.053%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        6.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.330ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     1.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.523     2.301    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X2Y149         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.206     2.507 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=359, routed)         1.453     3.960    bridge_inst/rx_fifo_inst/rx_reset
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.036     3.996 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          1.323     5.320    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X17Y144        LUT4 (Prop_lut4_I3_O)        0.036     5.356 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_ack[0]_INST_0/O
                         net (fo=2, routed)           1.785     7.141    bridge_inst/tx_fifo_inst/tx_pipe_pipe_read_ack
    SLICE_X36Y153        LUT2 (Prop_lut2_I0_O)        0.036     7.177 r  bridge_inst/tx_fifo_inst/write_pointer[9]_i_1__0/O
                         net (fo=36, routed)          1.472     8.649    bridge_inst/tx_fifo_inst/write_pointer_reg0
    SLICE_X37Y151        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.288     8.330    bridge_inst/tx_fifo_inst/tx_aclk
    SLICE_X37Y151        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_reg[3]/C
                         clock pessimism              0.000     8.330    
                         clock uncertainty            0.196     8.526    
    SLICE_X37Y151        FDRE (Hold_fdre_C_CE)        0.028     8.554    bridge_inst/tx_fifo_inst/write_pointer_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.554    
                         arrival time                           8.649    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/write_pointer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 0.314ns (4.927%)  route 6.059ns (95.073%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        6.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.330ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     1.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.523     2.301    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X2Y149         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.206     2.507 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=359, routed)         1.453     3.960    bridge_inst/rx_fifo_inst/rx_reset
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.036     3.996 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          1.323     5.320    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X17Y144        LUT4 (Prop_lut4_I3_O)        0.036     5.356 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_ack[0]_INST_0/O
                         net (fo=2, routed)           1.785     7.141    bridge_inst/tx_fifo_inst/tx_pipe_pipe_read_ack
    SLICE_X36Y153        LUT2 (Prop_lut2_I0_O)        0.036     7.177 r  bridge_inst/tx_fifo_inst/write_pointer[9]_i_1__0/O
                         net (fo=36, routed)          1.497     8.674    bridge_inst/tx_fifo_inst/write_pointer_reg0
    SLICE_X36Y151        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.288     8.330    bridge_inst/tx_fifo_inst/tx_aclk
    SLICE_X36Y151        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_reg[6]/C
                         clock pessimism              0.000     8.330    
                         clock uncertainty            0.196     8.526    
    SLICE_X36Y151        FDRE (Hold_fdre_C_CE)        0.028     8.554    bridge_inst/tx_fifo_inst/write_pointer_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.554    
                         arrival time                           8.674    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/write_pointer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 0.314ns (4.927%)  route 6.059ns (95.073%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        6.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.330ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     1.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.523     2.301    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X2Y149         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.206     2.507 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=359, routed)         1.453     3.960    bridge_inst/rx_fifo_inst/rx_reset
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.036     3.996 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          1.323     5.320    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X17Y144        LUT4 (Prop_lut4_I3_O)        0.036     5.356 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_ack[0]_INST_0/O
                         net (fo=2, routed)           1.785     7.141    bridge_inst/tx_fifo_inst/tx_pipe_pipe_read_ack
    SLICE_X36Y153        LUT2 (Prop_lut2_I0_O)        0.036     7.177 r  bridge_inst/tx_fifo_inst/write_pointer[9]_i_1__0/O
                         net (fo=36, routed)          1.497     8.674    bridge_inst/tx_fifo_inst/write_pointer_reg0
    SLICE_X36Y151        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.288     8.330    bridge_inst/tx_fifo_inst/tx_aclk
    SLICE_X36Y151        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_reg[7]/C
                         clock pessimism              0.000     8.330    
                         clock uncertainty            0.196     8.526    
    SLICE_X36Y151        FDRE (Hold_fdre_C_CE)        0.028     8.554    bridge_inst/tx_fifo_inst/write_pointer_reg[7]
  -------------------------------------------------------------------
                         required time                         -8.554    
                         arrival time                           8.674    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/write_pointer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 0.314ns (4.927%)  route 6.059ns (95.073%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        6.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.330ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     1.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.523     2.301    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X2Y149         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.206     2.507 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=359, routed)         1.453     3.960    bridge_inst/rx_fifo_inst/rx_reset
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.036     3.996 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          1.323     5.320    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X17Y144        LUT4 (Prop_lut4_I3_O)        0.036     5.356 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_ack[0]_INST_0/O
                         net (fo=2, routed)           1.785     7.141    bridge_inst/tx_fifo_inst/tx_pipe_pipe_read_ack
    SLICE_X36Y153        LUT2 (Prop_lut2_I0_O)        0.036     7.177 r  bridge_inst/tx_fifo_inst/write_pointer[9]_i_1__0/O
                         net (fo=36, routed)          1.497     8.674    bridge_inst/tx_fifo_inst/write_pointer_reg0
    SLICE_X36Y151        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.288     8.330    bridge_inst/tx_fifo_inst/tx_aclk
    SLICE_X36Y151        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_reg[8]/C
                         clock pessimism              0.000     8.330    
                         clock uncertainty            0.196     8.526    
    SLICE_X36Y151        FDRE (Hold_fdre_C_CE)        0.028     8.554    bridge_inst/tx_fifo_inst/write_pointer_reg[8]
  -------------------------------------------------------------------
                         required time                         -8.554    
                         arrival time                           8.674    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/write_pointer_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 0.314ns (4.927%)  route 6.059ns (95.073%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        6.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.330ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     1.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.523     2.301    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X2Y149         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.206     2.507 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=359, routed)         1.453     3.960    bridge_inst/rx_fifo_inst/rx_reset
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.036     3.996 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          1.323     5.320    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X17Y144        LUT4 (Prop_lut4_I3_O)        0.036     5.356 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_ack[0]_INST_0/O
                         net (fo=2, routed)           1.785     7.141    bridge_inst/tx_fifo_inst/tx_pipe_pipe_read_ack
    SLICE_X36Y153        LUT2 (Prop_lut2_I0_O)        0.036     7.177 r  bridge_inst/tx_fifo_inst/write_pointer[9]_i_1__0/O
                         net (fo=36, routed)          1.497     8.674    bridge_inst/tx_fifo_inst/write_pointer_reg0
    SLICE_X36Y151        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.288     8.330    bridge_inst/tx_fifo_inst/tx_aclk
    SLICE_X36Y151        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_reg[9]/C
                         clock pessimism              0.000     8.330    
                         clock uncertainty            0.196     8.526    
    SLICE_X36Y151        FDRE (Hold_fdre_C_CE)        0.028     8.554    bridge_inst/tx_fifo_inst/write_pointer_reg[9]
  -------------------------------------------------------------------
                         required time                         -8.554    
                         arrival time                           8.674    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/write_pointer_next_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 0.314ns (4.917%)  route 6.072ns (95.083%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        6.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.328ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     1.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.523     2.301    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X2Y149         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.206     2.507 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=359, routed)         1.453     3.960    bridge_inst/rx_fifo_inst/rx_reset
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.036     3.996 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          1.323     5.320    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X17Y144        LUT4 (Prop_lut4_I3_O)        0.036     5.356 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_ack[0]_INST_0/O
                         net (fo=2, routed)           1.785     7.141    bridge_inst/tx_fifo_inst/tx_pipe_pipe_read_ack
    SLICE_X36Y153        LUT2 (Prop_lut2_I0_O)        0.036     7.177 r  bridge_inst/tx_fifo_inst/write_pointer[9]_i_1__0/O
                         net (fo=36, routed)          1.510     8.688    bridge_inst/tx_fifo_inst/write_pointer_reg0
    SLICE_X38Y152        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_next_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.286     8.328    bridge_inst/tx_fifo_inst/tx_aclk
    SLICE_X38Y152        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_next_reg[6]/C
                         clock pessimism              0.000     8.328    
                         clock uncertainty            0.196     8.524    
    SLICE_X38Y152        FDRE (Hold_fdre_C_CE)        0.040     8.564    bridge_inst/tx_fifo_inst/write_pointer_next_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.564    
                         arrival time                           8.688    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bridge_inst/tx_fifo_inst/write_pointer_next_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 0.314ns (4.917%)  route 6.072ns (95.083%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        6.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.328ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     1.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.523     2.301    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X2Y149         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.206     2.507 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=359, routed)         1.453     3.960    bridge_inst/rx_fifo_inst/rx_reset
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.036     3.996 r  bridge_inst/rx_fifo_inst/rx_pipe_pipe_write_req_INST_0/O
                         net (fo=16, routed)          1.323     5.320    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/rx_pipe_pipe_write_req[0]
    SLICE_X17Y144        LUT4 (Prop_lut4_I3_O)        0.036     5.356 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_ack[0]_INST_0/O
                         net (fo=2, routed)           1.785     7.141    bridge_inst/tx_fifo_inst/tx_pipe_pipe_read_ack
    SLICE_X36Y153        LUT2 (Prop_lut2_I0_O)        0.036     7.177 r  bridge_inst/tx_fifo_inst/write_pointer[9]_i_1__0/O
                         net (fo=36, routed)          1.510     8.688    bridge_inst/tx_fifo_inst/write_pointer_reg0
    SLICE_X38Y152        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_next_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.286     8.328    bridge_inst/tx_fifo_inst/tx_aclk
    SLICE_X38Y152        FDRE                                         r  bridge_inst/tx_fifo_inst/write_pointer_next_reg[7]/C
                         clock pessimism              0.000     8.328    
                         clock uncertainty            0.196     8.524    
    SLICE_X38Y152        FDRE (Hold_fdre_C_CE)        0.040     8.564    bridge_inst/tx_fifo_inst/write_pointer_next_reg[7]
  -------------------------------------------------------------------
                         required time                         -8.564    
                         arrival time                           8.688    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  TEMAC_0/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 10.951 - 6.000 ) 
    Source Clock Delay      (SCD):    4.348ns = ( 8.348 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     5.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     5.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     6.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.837 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     7.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.504 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.844     8.348    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y171        ODDR                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        ODDR (Prop_oddr_C_Q)         0.221     8.569 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.569    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    L28                  OBUF (Prop_obuf_I_O)         1.505    10.073 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.073    rgmii_txd[3]
    L28                                                               r  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AD12                                              0.000     6.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     6.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     6.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     7.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     8.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.413 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     8.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.013 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     9.652    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     9.844 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     9.844    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107    10.951 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.951    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.420    11.372    
                         clock uncertainty           -0.194    11.178    
                         output delay                -0.750    10.428    
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port clocked by TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.723ns  (logic 1.723ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 10.951 - 6.000 ) 
    Source Clock Delay      (SCD):    4.349ns = ( 8.349 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     5.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     5.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     6.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.837 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     7.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.504 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.845     8.349    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y170        ODDR                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.221     8.570 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.570    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    M29                  OBUF (Prop_obuf_I_O)         1.502    10.072 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.072    rgmii_txd[2]
    M29                                                               r  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AD12                                              0.000     6.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     6.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     6.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     7.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     8.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.413 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     8.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.013 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     9.652    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     9.844 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     9.844    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107    10.951 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.951    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.420    11.372    
                         clock uncertainty           -0.194    11.178    
                         output delay                -0.750    10.428    
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.713ns  (logic 1.713ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 10.951 - 6.000 ) 
    Source Clock Delay      (SCD):    4.351ns = ( 8.351 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     5.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     5.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     6.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.837 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     7.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.504 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.847     8.351    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y167        ODDR                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        ODDR (Prop_oddr_C_Q)         0.221     8.572 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     8.572    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    M27                  OBUF (Prop_obuf_I_O)         1.492    10.064 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    10.064    rgmii_tx_ctl
    M27                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AD12                                              0.000     6.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     6.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     6.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     7.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     8.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.413 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     8.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.013 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     9.652    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     9.844 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     9.844    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107    10.951 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.951    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.420    11.372    
                         clock uncertainty           -0.194    11.178    
                         output delay                -0.750    10.428    
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[0]
                            (output port clocked by TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 10.951 - 6.000 ) 
    Source Clock Delay      (SCD):    4.351ns = ( 8.351 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     5.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     5.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     6.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.837 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     7.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.504 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.847     8.351    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y168        ODDR                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        ODDR (Prop_oddr_C_Q)         0.221     8.572 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.572    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    N27                  OBUF (Prop_obuf_I_O)         1.485    10.057 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.057    rgmii_txd[0]
    N27                                                               r  rgmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AD12                                              0.000     6.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     6.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     6.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     7.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     8.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.413 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     8.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.013 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     9.652    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     9.844 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     9.844    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107    10.951 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.951    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.420    11.372    
                         clock uncertainty           -0.194    11.178    
                         output delay                -0.750    10.428    
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.695ns  (logic 1.695ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 10.951 - 6.000 ) 
    Source Clock Delay      (SCD):    4.353ns = ( 8.353 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     5.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     5.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     6.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.837 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     7.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.504 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.849     8.353    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y164        ODDR                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.221     8.574 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.574    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    N25                  OBUF (Prop_obuf_I_O)         1.474    10.047 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.047    rgmii_txd[1]
    N25                                                               r  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AD12                                              0.000     6.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     6.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     6.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     7.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     8.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.413 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     8.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.013 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     9.652    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     9.844 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     9.844    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107    10.951 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.951    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.420    11.372    
                         clock uncertainty           -0.194    11.178    
                         output delay                -0.750    10.428    
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  0.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.255ns  (logic 1.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 8.090 - 2.000 ) 
    Source Clock Delay      (SCD):    3.654ns = ( 7.654 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     4.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     5.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     6.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.413 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     6.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.013 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.641     7.654    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y164        ODDR                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.192     7.846 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.846    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    N25                  OBUF (Prop_obuf_I_O)         1.063     8.909 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     8.909    rgmii_txd[1]
    N25                                                               r  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AD12                                              0.000     2.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     4.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847     6.351    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     6.572 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.572    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.090 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.090    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.420     7.670    
                         clock uncertainty            0.194     7.864    
                         output delay                 0.700     8.564    
  -------------------------------------------------------------------
                         required time                         -8.564    
                         arrival time                           8.909    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[0]
                            (output port clocked by TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.266ns  (logic 1.266ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 8.090 - 2.000 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 7.652 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     4.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     5.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     6.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.413 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     6.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.013 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.639     7.652    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y168        ODDR                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        ODDR (Prop_oddr_C_Q)         0.192     7.844 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.844    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    N27                  OBUF (Prop_obuf_I_O)         1.074     8.919 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     8.919    rgmii_txd[0]
    N27                                                               r  rgmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AD12                                              0.000     2.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     4.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847     6.351    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     6.572 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.572    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.090 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.090    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.420     7.670    
                         clock uncertainty            0.194     7.864    
                         output delay                 0.700     8.564    
  -------------------------------------------------------------------
                         required time                         -8.564    
                         arrival time                           8.919    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.273ns  (logic 1.273ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 8.090 - 2.000 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 7.652 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     4.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     5.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     6.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.413 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     6.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.013 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.639     7.652    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y167        ODDR                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        ODDR (Prop_oddr_C_Q)         0.192     7.844 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     7.844    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    M27                  OBUF (Prop_obuf_I_O)         1.081     8.925 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     8.925    rgmii_tx_ctl
    M27                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AD12                                              0.000     2.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     4.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847     6.351    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     6.572 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.572    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.090 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.090    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.420     7.670    
                         clock uncertainty            0.194     7.864    
                         output delay                 0.700     8.564    
  -------------------------------------------------------------------
                         required time                         -8.564    
                         arrival time                           8.925    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port clocked by TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.283ns  (logic 1.283ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 8.090 - 2.000 ) 
    Source Clock Delay      (SCD):    3.650ns = ( 7.650 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     4.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     5.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     6.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.413 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     6.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.013 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.637     7.650    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y170        ODDR                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.192     7.842 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.842    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    M29                  OBUF (Prop_obuf_I_O)         1.091     8.934 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     8.934    rgmii_txd[2]
    M29                                                               r  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AD12                                              0.000     2.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     4.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847     6.351    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     6.572 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.572    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.090 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.090    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.420     7.670    
                         clock uncertainty            0.194     7.864    
                         output delay                 0.700     8.564    
  -------------------------------------------------------------------
                         required time                         -8.564    
                         arrival time                           8.934    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.285ns  (logic 1.285ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 8.090 - 2.000 ) 
    Source Clock Delay      (SCD):    3.649ns = ( 7.649 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     4.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     5.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     6.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.413 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     6.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.013 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.636     7.649    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y171        ODDR                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        ODDR (Prop_oddr_C_Q)         0.192     7.841 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.841    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    L28                  OBUF (Prop_obuf_I_O)         1.093     8.935 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     8.935    rgmii_txd[3]
    L28                                                               r  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AD12                                              0.000     2.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.814     4.784    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 f  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847     6.351    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     6.572 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.572    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.090 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.090    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.420     7.670    
                         clock uncertainty            0.194     7.864    
                         output delay                 0.700     8.564    
  -------------------------------------------------------------------
                         required time                         -8.564    
                         arrival time                           8.935    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        4.469ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.565ns  (logic 0.302ns (19.297%)  route 1.263ns (80.703%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y161                                     0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y161        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.263     1.522    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y164        LUT6 (Prop_lut6_I4_O)        0.043     1.565 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.565    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[28]_i_1__0_n_0
    SLICE_X19Y164        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y164        FDRE (Setup_fdre_C_D)        0.034     6.034    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[28]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.489ns  (logic 0.302ns (20.283%)  route 1.187ns (79.717%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y161                                     0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y161        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.187     1.446    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y162        LUT6 (Prop_lut6_I4_O)        0.043     1.489 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[26]_i_1__0_n_0
    SLICE_X19Y162        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y162        FDRE (Setup_fdre_C_D)        0.034     6.034    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.481ns  (logic 0.302ns (20.386%)  route 1.179ns (79.614%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y161                                     0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y161        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.179     1.438    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X15Y162        LUT6 (Prop_lut6_I4_O)        0.043     1.481 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.481    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[21]_i_1__0_n_0
    SLICE_X15Y162        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)        0.034     6.034    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[21]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.480ns  (logic 0.302ns (20.409%)  route 1.178ns (79.591%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y161                                     0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y161        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.178     1.437    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y158        LUT6 (Prop_lut6_I4_O)        0.043     1.480 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.480    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[22]_i_1__0_n_0
    SLICE_X19Y158        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y158        FDRE (Setup_fdre_C_D)        0.034     6.034    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[22]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.469ns  (logic 0.302ns (20.562%)  route 1.167ns (79.438%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y161                                     0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y161        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.167     1.426    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y160        LUT6 (Prop_lut6_I4_O)        0.043     1.469 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[29]_i_1__0/O
                         net (fo=1, routed)           0.000     1.469    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[29]_i_1__0_n_0
    SLICE_X19Y160        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y160        FDRE (Setup_fdre_C_D)        0.034     6.034    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[29]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.468ns  (logic 0.302ns (20.576%)  route 1.166ns (79.424%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y161                                     0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y161        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.166     1.425    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y160        LUT6 (Prop_lut6_I4_O)        0.043     1.468 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.468    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[30]_i_1__0_n_0
    SLICE_X19Y160        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y160        FDRE (Setup_fdre_C_D)        0.034     6.034    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[30]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.399ns  (logic 0.302ns (21.587%)  route 1.097ns (78.413%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y161                                     0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y161        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.097     1.356    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y162        LUT6 (Prop_lut6_I4_O)        0.043     1.399 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.399    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[5]_i_1__0_n_0
    SLICE_X19Y162        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y162        FDRE (Setup_fdre_C_D)        0.034     6.034    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.399    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.357ns  (logic 0.302ns (22.259%)  route 1.055ns (77.741%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y161                                     0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y161        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.055     1.314    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y158        LUT6 (Prop_lut6_I4_O)        0.043     1.357 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.357    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[15]_i_1__0_n_0
    SLICE_X19Y158        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y158        FDRE (Setup_fdre_C_D)        0.034     6.034    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.357    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.321ns  (logic 0.327ns (24.750%)  route 0.994ns (75.250%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y159                                     0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[48]/C
    SLICE_X19Y159        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[48]/Q
                         net (fo=2, routed)           0.994     1.198    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[48]
    SLICE_X36Y160        LUT6 (Prop_lut6_I1_O)        0.123     1.321 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.321    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0_n_0
    SLICE_X36Y160        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X36Y160        FDRE (Setup_fdre_C_D)        0.034     6.034    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.321    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.284ns  (logic 0.302ns (23.529%)  route 0.982ns (76.471%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y161                                     0.000     0.000 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y161        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.982     1.241    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y160        LUT6 (Prop_lut6_I4_O)        0.043     1.284 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.284    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__0_n_0
    SLICE_X19Y160        FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y160        FDRE (Setup_fdre_C_D)        0.034     6.034    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.284    
  -------------------------------------------------------------------
                         slack                                  4.750    





---------------------------------------------------------------------------------------------------
From Clock:  TEMAC_0/inst_rgmii_rx_clk
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - TEMAC_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.313ns  (logic 2.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 13.428 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U30                                               0.000     2.500 r  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000     2.500    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     3.330 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.330    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.813 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.813    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X0Y119        IDDR                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.118     5.428    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y119        IDDR                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.428    
                         clock uncertainty           -0.025     5.403    
    ILOGIC_X0Y119        IDDR (Setup_iddr_C_D)       -0.003     5.400    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.400    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - TEMAC_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.301ns  (logic 2.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 13.425 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    R28                                               0.000     2.500 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    R28                  IBUF (Prop_ibuf_I_O)         0.818     3.318 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.318    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.801 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.801    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y128        IDDR                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     5.425    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y128        IDDR                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.425    
                         clock uncertainty           -0.025     5.400    
    ILOGIC_X0Y128        IDDR (Setup_iddr_C_D)       -0.003     5.397    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.397    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 rgmii_rxd[3]
                            (input port clocked by TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - TEMAC_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.294ns  (logic 2.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 13.423 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U28                                               0.000     2.500 r  rgmii_rxd[3] (IN)
                         net (fo=0)                   0.000     2.500    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    U28                  IBUF (Prop_ibuf_I_O)         0.811     3.311 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.311    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    IDELAY_X0Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.794 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.794    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_out
    ILOGIC_X0Y123        IDDR                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.113     5.423    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y123        IDDR                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.423    
                         clock uncertainty           -0.025     5.398    
    ILOGIC_X0Y123        IDDR (Setup_iddr_C_D)       -0.003     5.395    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.395    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 rgmii_rxd[2]
                            (input port clocked by TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - TEMAC_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.279ns  (logic 2.279ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 13.425 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    T25                                               0.000     2.500 r  rgmii_rxd[2] (IN)
                         net (fo=0)                   0.000     2.500    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    T25                  IBUF (Prop_ibuf_I_O)         0.795     3.295 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.295    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_out
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.779 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.779    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_5_out
    ILOGIC_X0Y122        IDDR                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     5.425    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y122        IDDR                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.425    
                         clock uncertainty           -0.025     5.400    
    ILOGIC_X0Y122        IDDR (Setup_iddr_C_D)       -0.003     5.397    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.397    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - TEMAC_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.277ns  (logic 2.277ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 13.425 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U25                                               0.000     2.500 r  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000     2.500    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         0.793     3.293 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.293    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.777 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.777    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X0Y121        IDDR                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     5.425    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y121        IDDR                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.425    
                         clock uncertainty           -0.025     5.400    
    ILOGIC_X0Y121        IDDR (Setup_iddr_C_D)       -0.003     5.397    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.397    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  0.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - TEMAC_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.444ns  (logic 2.444ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U25                                               0.000    -6.800 r  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000    -6.800    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.124    -5.676 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.676    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.356 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.356    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X0Y121        IDDR                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -4.922    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y121        IDDR                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.922    
                         clock uncertainty            0.025    -4.897    
    ILOGIC_X0Y121        IDDR (Hold_iddr_C_D)         0.135    -4.762    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.762    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rgmii_rxd[2]
                            (input port clocked by TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - TEMAC_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.446ns  (logic 2.446ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    T25                                               0.000    -6.800 r  rgmii_rxd[2] (IN)
                         net (fo=0)                   0.000    -6.800    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.126    -5.674 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.674    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_out
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.354 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.354    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_5_out
    ILOGIC_X0Y122        IDDR                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -4.922    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y122        IDDR                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.922    
                         clock uncertainty            0.025    -4.897    
    ILOGIC_X0Y122        IDDR (Hold_iddr_C_D)         0.135    -4.762    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.762    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 rgmii_rxd[3]
                            (input port clocked by TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - TEMAC_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.461ns  (logic 2.461ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U28                                               0.000    -6.800 r  rgmii_rxd[3] (IN)
                         net (fo=0)                   0.000    -6.800    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.142    -5.658 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.658    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    IDELAY_X0Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.339 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.339    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_out
    ILOGIC_X0Y123        IDDR                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.330    -4.925    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y123        IDDR                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.925    
                         clock uncertainty            0.025    -4.900    
    ILOGIC_X0Y123        IDDR (Hold_iddr_C_D)         0.135    -4.765    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.765    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - TEMAC_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.468ns  (logic 2.468ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    R28                                               0.000    -6.800 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    R28                  IBUF (Prop_ibuf_I_O)         1.149    -5.651 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.651    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.332 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -4.332    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y128        IDDR                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -4.922    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y128        IDDR                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.922    
                         clock uncertainty            0.025    -4.897    
    ILOGIC_X0Y128        IDDR (Hold_iddr_C_D)         0.135    -4.762    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.762    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - TEMAC_0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 2.480ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 7.082 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TEMAC_0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    U30                                               0.000    -2.800 r  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000    -2.800    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         1.160    -1.640 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.640    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.320 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.320    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X0Y119        IDDR                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    U27                                               0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -2.749 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.395    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -1.255 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.337    -0.918    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y119        IDDR                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.918    
                         clock uncertainty            0.025    -0.893    
    ILOGIC_X0Y119        IDDR (Hold_iddr_C_D)         0.135    -0.758    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.437    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 bridge_inst/tx_fifo_inst/TX_FIFO_pipe_write_ack_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].update_ack_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.266ns (31.512%)  route 0.578ns (68.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 10.362 - 8.000 ) 
    Source Clock Delay      (SCD):    8.502ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.460     8.502    bridge_inst/tx_fifo_inst/tx_aclk
    SLICE_X37Y144        FDRE                                         r  bridge_inst/tx_fifo_inst/TX_FIFO_pipe_write_ack_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y144        FDRE (Prop_fdre_C_Q)         0.223     8.725 r  bridge_inst/tx_fifo_inst/TX_FIFO_pipe_write_ack_reg_reg/Q
                         net (fo=2, routed)           0.578     9.303    loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].rxB/tx_pipe_pipe_read_req[0]
    SLICE_X19Y144        LUT5 (Prop_lut5_I4_O)        0.043     9.346 r  loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].rxB/wackv/O
                         net (fo=1, routed)           0.000     9.346    loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/sa_in
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].update_ack_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.584    10.362    loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/clk
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].update_ack_reg[0]/C
                         clock pessimism              0.000    10.362    
                         clock uncertainty           -0.196    10.166    
    SLICE_X19Y144        FDRE (Setup_fdre_C_D)        0.034    10.200    loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].update_ack_reg[0]
  -------------------------------------------------------------------
                         required time                         10.200    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 bridge_inst/tx_fifo_inst/TX_FIFO_pipe_write_ack_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].rxB/fsm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.266ns (31.625%)  route 0.575ns (68.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 10.362 - 8.000 ) 
    Source Clock Delay      (SCD):    8.502ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         1.419     5.407    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        1.460     8.502    bridge_inst/tx_fifo_inst/tx_aclk
    SLICE_X37Y144        FDRE                                         r  bridge_inst/tx_fifo_inst/TX_FIFO_pipe_write_ack_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y144        FDRE (Prop_fdre_C_Q)         0.223     8.725 f  bridge_inst/tx_fifo_inst/TX_FIFO_pipe_write_ack_reg_reg/Q
                         net (fo=2, routed)           0.575     9.300    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_req[0]
    SLICE_X19Y144        LUT5 (Prop_lut5_I4_O)        0.043     9.343 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/fsm_state_i_1/O
                         net (fo=1, routed)           0.000     9.343    loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].rxB/fsm_state_reg_0
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].rxB/fsm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.584    10.362    loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].rxB/clk
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].rxB/fsm_state_reg/C
                         clock pessimism              0.000    10.362    
                         clock uncertainty           -0.196    10.166    
    SLICE_X19Y144        FDRE (Setup_fdre_C_D)        0.034    10.200    loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].rxB/fsm_state_reg
  -------------------------------------------------------------------
                         required time                         10.200    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  0.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 bridge_inst/tx_fifo_inst/TX_FIFO_pipe_write_ack_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].rxB/fsm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.128ns (25.697%)  route 0.370ns (74.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     2.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.632     3.645    bridge_inst/tx_fifo_inst/tx_aclk
    SLICE_X37Y144        FDRE                                         r  bridge_inst/tx_fifo_inst/TX_FIFO_pipe_write_ack_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y144        FDRE (Prop_fdre_C_Q)         0.100     3.745 f  bridge_inst/tx_fifo_inst/TX_FIFO_pipe_write_ack_reg_reg/Q
                         net (fo=2, routed)           0.370     4.116    loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/tx_pipe_pipe_read_req[0]
    SLICE_X19Y144        LUT5 (Prop_lut5_I4_O)        0.028     4.144 r  loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/fsm_state_i_1/O
                         net (fo=1, routed)           0.000     4.144    loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].rxB/fsm_state_reg_0
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].rxB/fsm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.349     1.499    loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].rxB/clk
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].rxB/fsm_state_reg/C
                         clock pessimism              0.000     1.499    
                         clock uncertainty            0.196     1.695    
    SLICE_X19Y144        FDRE (Hold_fdre_C_D)         0.061     1.756    loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].rxB/fsm_state_reg
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           4.144    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 bridge_inst/tx_fifo_inst/TX_FIFO_pipe_write_ack_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].update_ack_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.128ns (25.594%)  route 0.372ns (74.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=152, routed)         0.604     2.363    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1973, routed)        0.632     3.645    bridge_inst/tx_fifo_inst/tx_aclk
    SLICE_X37Y144        FDRE                                         r  bridge_inst/tx_fifo_inst/TX_FIFO_pipe_write_ack_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y144        FDRE (Prop_fdre_C_Q)         0.100     3.745 r  bridge_inst/tx_fifo_inst/TX_FIFO_pipe_write_ack_reg_reg/Q
                         net (fo=2, routed)           0.372     4.118    loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].rxB/tx_pipe_pipe_read_req[0]
    SLICE_X19Y144        LUT5 (Prop_lut5_I4_O)        0.028     4.146 r  loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].rxB/wackv/O
                         net (fo=1, routed)           0.000     4.146    loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/sa_in
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].update_ack_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.349     1.499    loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/clk
    SLICE_X19Y144        FDRE                                         r  loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].update_ack_reg[0]/C
                         clock pessimism              0.000     1.499    
                         clock uncertainty            0.196     1.695    
    SLICE_X19Y144        FDRE (Hold_fdre_C_D)         0.061     1.756    loopback_module/loopback_Daemon_instance/data_path.OutportGroup_0.tx_pipe_write_0/BufGen[0].update_ack_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           4.146    
  -------------------------------------------------------------------
                         slack                                  2.389    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        6.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.259ns (35.278%)  route 0.475ns (64.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 10.294 - 8.000 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.571     2.564    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y133         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.259     2.823 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.475     3.298    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X3Y133         FDCE                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.516    10.294    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y133         FDCE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.249    10.543    
                         clock uncertainty           -0.035    10.508    
    SLICE_X3Y133         FDCE (Recov_fdce_C_CLR)     -0.212    10.296    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         10.296    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  6.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.118ns (34.386%)  route 0.225ns (65.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.271     1.218    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y133         FDRE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.118     1.336 f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.225     1.561    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X3Y133         FDCE                                         f  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=884, routed)         0.305     1.455    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y133         FDCE                                         r  TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.226     1.229    
    SLICE_X3Y133         FDCE (Remov_fdce_C_CLR)     -0.069     1.160    TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.401    





