2023-11-26 12:50:10:1701031810858 | INFO  | Process Limits
	 Virual Memory -> 65536 MB
	 Time Limit -> no limit
	 Stack Size -> no limit
	 Data Segment -> no limit
	 File Size -> no limit
	 Lock Limit -> no limit
	 CPU Time Limit -> no limit
	 RSS  -> no limit
	 Threads  -> 4096 
Available Cores : 32

2023-11-26 12:50:10:1701031810858 | INFO  | Share License key => -7665171475581239136 for master run  Old Key => -7665171475581239136
2023-11-26 12:50:12:1701031812137 | INFO  | registerSyncPoint: check_cdc cmdPtr: 0x2ba8a000
2023-11-26 12:50:12:1701031812137 | INFO  | registerSyncPoint: check_glitch cmdPtr: 0x2ba90000
2023-11-26 12:50:12:1701031812137 | INFO  | registerSyncPoint: check_rdc cmdPtr: 0x12421980
2023-11-26 12:50:12:1701031812137 | INFO  | registerSyncPoint: finish_distributed_run cmdPtr: 0x2b941c00
2023-11-26 12:50:12:1701031812137 | INFO  | registerSyncPoint: write_abstract_model cmdPtr: 0x2c2d0800
2023-11-26 12:50:12:1701031812137 | INFO  | registerSyncPoint: write_constr_abstract_model cmdPtr: 0x2baba000
2023-11-26 12:50:13:1701031813912 | INFO  | restoreDesignForChildModes child: 0  designShare: 0 isDesignReadProcess: 0 designExists:0
2023-11-26 12:50:13:1701031813912 | INFO  | .. don't restore design
2023-11-26 12:50:16:1701031816666 | INFO  | saveDesignForChildModes: MM not enabled
2023-11-26 12:50:16:1701031816962 | ERROR | handleTclCmd: read_file -top $design -format sverilog -sva \
-aep all -vcs {-f ../RTL/filelist +define+INLINE_SVA \
   ../sva/bridge_top_sva.sv}
 status: 1 insidesource: 1 sh_continue_on_error: false isChildMode: 0
2023-11-26 12:50:16:1701031816963 | ERROR | handleTclCmd: source -echo -verbose fpv_run_bridge.tcl status: 1 insidesource: 0 sh_continue_on_error: false isChildMode: 0
