
swamplaunch_chip.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa18  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  0800ace8  0800ace8  0001ace8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b104  0800b104  0001b104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b10c  0800b10c  0001b10c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800b110  0800b110  0001b110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  24000000  0800b114  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004298  240001dc  0800b2f0  000201dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24004474  0800b2f0  00024474  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  0002020a  2**0
                  CONTENTS, READONLY
 11 .debug_info   00018f5f  00000000  00000000  0002024d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00003828  00000000  00000000  000391ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001308  00000000  00000000  0003c9d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00000e7d  00000000  00000000  0003dce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000359a8  00000000  00000000  0003eb5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00018ed4  00000000  00000000  00074505  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0014f20a  00000000  00000000  0008d3d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00005cac  00000000  00000000  001dc5e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006c  00000000  00000000  001e2290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001dc 	.word	0x240001dc
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800acd0 	.word	0x0800acd0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001e0 	.word	0x240001e0
 800030c:	0800acd0 	.word	0x0800acd0

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b970 	b.w	80006b8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9e08      	ldr	r6, [sp, #32]
 80003f6:	460d      	mov	r5, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	460f      	mov	r7, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4694      	mov	ip, r2
 8000404:	d965      	bls.n	80004d2 <__udivmoddi4+0xe2>
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	b143      	cbz	r3, 800041e <__udivmoddi4+0x2e>
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	f1c3 0220 	rsb	r2, r3, #32
 8000414:	409f      	lsls	r7, r3
 8000416:	fa20 f202 	lsr.w	r2, r0, r2
 800041a:	4317      	orrs	r7, r2
 800041c:	409c      	lsls	r4, r3
 800041e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000422:	fa1f f58c 	uxth.w	r5, ip
 8000426:	fbb7 f1fe 	udiv	r1, r7, lr
 800042a:	0c22      	lsrs	r2, r4, #16
 800042c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000430:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000434:	fb01 f005 	mul.w	r0, r1, r5
 8000438:	4290      	cmp	r0, r2
 800043a:	d90a      	bls.n	8000452 <__udivmoddi4+0x62>
 800043c:	eb1c 0202 	adds.w	r2, ip, r2
 8000440:	f101 37ff 	add.w	r7, r1, #4294967295
 8000444:	f080 811c 	bcs.w	8000680 <__udivmoddi4+0x290>
 8000448:	4290      	cmp	r0, r2
 800044a:	f240 8119 	bls.w	8000680 <__udivmoddi4+0x290>
 800044e:	3902      	subs	r1, #2
 8000450:	4462      	add	r2, ip
 8000452:	1a12      	subs	r2, r2, r0
 8000454:	b2a4      	uxth	r4, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000462:	fb00 f505 	mul.w	r5, r0, r5
 8000466:	42a5      	cmp	r5, r4
 8000468:	d90a      	bls.n	8000480 <__udivmoddi4+0x90>
 800046a:	eb1c 0404 	adds.w	r4, ip, r4
 800046e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000472:	f080 8107 	bcs.w	8000684 <__udivmoddi4+0x294>
 8000476:	42a5      	cmp	r5, r4
 8000478:	f240 8104 	bls.w	8000684 <__udivmoddi4+0x294>
 800047c:	4464      	add	r4, ip
 800047e:	3802      	subs	r0, #2
 8000480:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000484:	1b64      	subs	r4, r4, r5
 8000486:	2100      	movs	r1, #0
 8000488:	b11e      	cbz	r6, 8000492 <__udivmoddi4+0xa2>
 800048a:	40dc      	lsrs	r4, r3
 800048c:	2300      	movs	r3, #0
 800048e:	e9c6 4300 	strd	r4, r3, [r6]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0xbc>
 800049a:	2e00      	cmp	r6, #0
 800049c:	f000 80ed 	beq.w	800067a <__udivmoddi4+0x28a>
 80004a0:	2100      	movs	r1, #0
 80004a2:	e9c6 0500 	strd	r0, r5, [r6]
 80004a6:	4608      	mov	r0, r1
 80004a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ac:	fab3 f183 	clz	r1, r3
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d149      	bne.n	8000548 <__udivmoddi4+0x158>
 80004b4:	42ab      	cmp	r3, r5
 80004b6:	d302      	bcc.n	80004be <__udivmoddi4+0xce>
 80004b8:	4282      	cmp	r2, r0
 80004ba:	f200 80f8 	bhi.w	80006ae <__udivmoddi4+0x2be>
 80004be:	1a84      	subs	r4, r0, r2
 80004c0:	eb65 0203 	sbc.w	r2, r5, r3
 80004c4:	2001      	movs	r0, #1
 80004c6:	4617      	mov	r7, r2
 80004c8:	2e00      	cmp	r6, #0
 80004ca:	d0e2      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	e9c6 4700 	strd	r4, r7, [r6]
 80004d0:	e7df      	b.n	8000492 <__udivmoddi4+0xa2>
 80004d2:	b902      	cbnz	r2, 80004d6 <__udivmoddi4+0xe6>
 80004d4:	deff      	udf	#255	; 0xff
 80004d6:	fab2 f382 	clz	r3, r2
 80004da:	2b00      	cmp	r3, #0
 80004dc:	f040 8090 	bne.w	8000600 <__udivmoddi4+0x210>
 80004e0:	1a8a      	subs	r2, r1, r2
 80004e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e6:	fa1f fe8c 	uxth.w	lr, ip
 80004ea:	2101      	movs	r1, #1
 80004ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80004f0:	fb07 2015 	mls	r0, r7, r5, r2
 80004f4:	0c22      	lsrs	r2, r4, #16
 80004f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80004fa:	fb0e f005 	mul.w	r0, lr, r5
 80004fe:	4290      	cmp	r0, r2
 8000500:	d908      	bls.n	8000514 <__udivmoddi4+0x124>
 8000502:	eb1c 0202 	adds.w	r2, ip, r2
 8000506:	f105 38ff 	add.w	r8, r5, #4294967295
 800050a:	d202      	bcs.n	8000512 <__udivmoddi4+0x122>
 800050c:	4290      	cmp	r0, r2
 800050e:	f200 80cb 	bhi.w	80006a8 <__udivmoddi4+0x2b8>
 8000512:	4645      	mov	r5, r8
 8000514:	1a12      	subs	r2, r2, r0
 8000516:	b2a4      	uxth	r4, r4
 8000518:	fbb2 f0f7 	udiv	r0, r2, r7
 800051c:	fb07 2210 	mls	r2, r7, r0, r2
 8000520:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000524:	fb0e fe00 	mul.w	lr, lr, r0
 8000528:	45a6      	cmp	lr, r4
 800052a:	d908      	bls.n	800053e <__udivmoddi4+0x14e>
 800052c:	eb1c 0404 	adds.w	r4, ip, r4
 8000530:	f100 32ff 	add.w	r2, r0, #4294967295
 8000534:	d202      	bcs.n	800053c <__udivmoddi4+0x14c>
 8000536:	45a6      	cmp	lr, r4
 8000538:	f200 80bb 	bhi.w	80006b2 <__udivmoddi4+0x2c2>
 800053c:	4610      	mov	r0, r2
 800053e:	eba4 040e 	sub.w	r4, r4, lr
 8000542:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000546:	e79f      	b.n	8000488 <__udivmoddi4+0x98>
 8000548:	f1c1 0720 	rsb	r7, r1, #32
 800054c:	408b      	lsls	r3, r1
 800054e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000552:	ea4c 0c03 	orr.w	ip, ip, r3
 8000556:	fa05 f401 	lsl.w	r4, r5, r1
 800055a:	fa20 f307 	lsr.w	r3, r0, r7
 800055e:	40fd      	lsrs	r5, r7
 8000560:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000564:	4323      	orrs	r3, r4
 8000566:	fbb5 f8f9 	udiv	r8, r5, r9
 800056a:	fa1f fe8c 	uxth.w	lr, ip
 800056e:	fb09 5518 	mls	r5, r9, r8, r5
 8000572:	0c1c      	lsrs	r4, r3, #16
 8000574:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000578:	fb08 f50e 	mul.w	r5, r8, lr
 800057c:	42a5      	cmp	r5, r4
 800057e:	fa02 f201 	lsl.w	r2, r2, r1
 8000582:	fa00 f001 	lsl.w	r0, r0, r1
 8000586:	d90b      	bls.n	80005a0 <__udivmoddi4+0x1b0>
 8000588:	eb1c 0404 	adds.w	r4, ip, r4
 800058c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000590:	f080 8088 	bcs.w	80006a4 <__udivmoddi4+0x2b4>
 8000594:	42a5      	cmp	r5, r4
 8000596:	f240 8085 	bls.w	80006a4 <__udivmoddi4+0x2b4>
 800059a:	f1a8 0802 	sub.w	r8, r8, #2
 800059e:	4464      	add	r4, ip
 80005a0:	1b64      	subs	r4, r4, r5
 80005a2:	b29d      	uxth	r5, r3
 80005a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80005a8:	fb09 4413 	mls	r4, r9, r3, r4
 80005ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80005b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80005b4:	45a6      	cmp	lr, r4
 80005b6:	d908      	bls.n	80005ca <__udivmoddi4+0x1da>
 80005b8:	eb1c 0404 	adds.w	r4, ip, r4
 80005bc:	f103 35ff 	add.w	r5, r3, #4294967295
 80005c0:	d26c      	bcs.n	800069c <__udivmoddi4+0x2ac>
 80005c2:	45a6      	cmp	lr, r4
 80005c4:	d96a      	bls.n	800069c <__udivmoddi4+0x2ac>
 80005c6:	3b02      	subs	r3, #2
 80005c8:	4464      	add	r4, ip
 80005ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80005ce:	fba3 9502 	umull	r9, r5, r3, r2
 80005d2:	eba4 040e 	sub.w	r4, r4, lr
 80005d6:	42ac      	cmp	r4, r5
 80005d8:	46c8      	mov	r8, r9
 80005da:	46ae      	mov	lr, r5
 80005dc:	d356      	bcc.n	800068c <__udivmoddi4+0x29c>
 80005de:	d053      	beq.n	8000688 <__udivmoddi4+0x298>
 80005e0:	b156      	cbz	r6, 80005f8 <__udivmoddi4+0x208>
 80005e2:	ebb0 0208 	subs.w	r2, r0, r8
 80005e6:	eb64 040e 	sbc.w	r4, r4, lr
 80005ea:	fa04 f707 	lsl.w	r7, r4, r7
 80005ee:	40ca      	lsrs	r2, r1
 80005f0:	40cc      	lsrs	r4, r1
 80005f2:	4317      	orrs	r7, r2
 80005f4:	e9c6 7400 	strd	r7, r4, [r6]
 80005f8:	4618      	mov	r0, r3
 80005fa:	2100      	movs	r1, #0
 80005fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000600:	f1c3 0120 	rsb	r1, r3, #32
 8000604:	fa02 fc03 	lsl.w	ip, r2, r3
 8000608:	fa20 f201 	lsr.w	r2, r0, r1
 800060c:	fa25 f101 	lsr.w	r1, r5, r1
 8000610:	409d      	lsls	r5, r3
 8000612:	432a      	orrs	r2, r5
 8000614:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000618:	fa1f fe8c 	uxth.w	lr, ip
 800061c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000620:	fb07 1510 	mls	r5, r7, r0, r1
 8000624:	0c11      	lsrs	r1, r2, #16
 8000626:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800062a:	fb00 f50e 	mul.w	r5, r0, lr
 800062e:	428d      	cmp	r5, r1
 8000630:	fa04 f403 	lsl.w	r4, r4, r3
 8000634:	d908      	bls.n	8000648 <__udivmoddi4+0x258>
 8000636:	eb1c 0101 	adds.w	r1, ip, r1
 800063a:	f100 38ff 	add.w	r8, r0, #4294967295
 800063e:	d22f      	bcs.n	80006a0 <__udivmoddi4+0x2b0>
 8000640:	428d      	cmp	r5, r1
 8000642:	d92d      	bls.n	80006a0 <__udivmoddi4+0x2b0>
 8000644:	3802      	subs	r0, #2
 8000646:	4461      	add	r1, ip
 8000648:	1b49      	subs	r1, r1, r5
 800064a:	b292      	uxth	r2, r2
 800064c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000650:	fb07 1115 	mls	r1, r7, r5, r1
 8000654:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000658:	fb05 f10e 	mul.w	r1, r5, lr
 800065c:	4291      	cmp	r1, r2
 800065e:	d908      	bls.n	8000672 <__udivmoddi4+0x282>
 8000660:	eb1c 0202 	adds.w	r2, ip, r2
 8000664:	f105 38ff 	add.w	r8, r5, #4294967295
 8000668:	d216      	bcs.n	8000698 <__udivmoddi4+0x2a8>
 800066a:	4291      	cmp	r1, r2
 800066c:	d914      	bls.n	8000698 <__udivmoddi4+0x2a8>
 800066e:	3d02      	subs	r5, #2
 8000670:	4462      	add	r2, ip
 8000672:	1a52      	subs	r2, r2, r1
 8000674:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000678:	e738      	b.n	80004ec <__udivmoddi4+0xfc>
 800067a:	4631      	mov	r1, r6
 800067c:	4630      	mov	r0, r6
 800067e:	e708      	b.n	8000492 <__udivmoddi4+0xa2>
 8000680:	4639      	mov	r1, r7
 8000682:	e6e6      	b.n	8000452 <__udivmoddi4+0x62>
 8000684:	4610      	mov	r0, r2
 8000686:	e6fb      	b.n	8000480 <__udivmoddi4+0x90>
 8000688:	4548      	cmp	r0, r9
 800068a:	d2a9      	bcs.n	80005e0 <__udivmoddi4+0x1f0>
 800068c:	ebb9 0802 	subs.w	r8, r9, r2
 8000690:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000694:	3b01      	subs	r3, #1
 8000696:	e7a3      	b.n	80005e0 <__udivmoddi4+0x1f0>
 8000698:	4645      	mov	r5, r8
 800069a:	e7ea      	b.n	8000672 <__udivmoddi4+0x282>
 800069c:	462b      	mov	r3, r5
 800069e:	e794      	b.n	80005ca <__udivmoddi4+0x1da>
 80006a0:	4640      	mov	r0, r8
 80006a2:	e7d1      	b.n	8000648 <__udivmoddi4+0x258>
 80006a4:	46d0      	mov	r8, sl
 80006a6:	e77b      	b.n	80005a0 <__udivmoddi4+0x1b0>
 80006a8:	3d02      	subs	r5, #2
 80006aa:	4462      	add	r2, ip
 80006ac:	e732      	b.n	8000514 <__udivmoddi4+0x124>
 80006ae:	4608      	mov	r0, r1
 80006b0:	e70a      	b.n	80004c8 <__udivmoddi4+0xd8>
 80006b2:	4464      	add	r4, ip
 80006b4:	3802      	subs	r0, #2
 80006b6:	e742      	b.n	800053e <__udivmoddi4+0x14e>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80006bc:	b480      	push	{r7}
 80006be:	b085      	sub	sp, #20
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	60f8      	str	r0, [r7, #12]
 80006c4:	60b9      	str	r1, [r7, #8]
 80006c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	4a07      	ldr	r2, [pc, #28]	; (80006e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80006cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80006ce:	68bb      	ldr	r3, [r7, #8]
 80006d0:	4a06      	ldr	r2, [pc, #24]	; (80006ec <vApplicationGetIdleTaskMemory+0x30>)
 80006d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	2280      	movs	r2, #128	; 0x80
 80006d8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80006da:	bf00      	nop
 80006dc:	3714      	adds	r7, #20
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	24000200 	.word	0x24000200
 80006ec:	240002a0 	.word	0x240002a0

080006f0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006f0:	b5b0      	push	{r4, r5, r7, lr}
 80006f2:	b08e      	sub	sp, #56	; 0x38
 80006f4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80006f6:	4b14      	ldr	r3, [pc, #80]	; (8000748 <MX_FREERTOS_Init+0x58>)
 80006f8:	f107 041c 	add.w	r4, r7, #28
 80006fc:	461d      	mov	r5, r3
 80006fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000700:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000702:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000706:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800070a:	f107 031c 	add.w	r3, r7, #28
 800070e:	2100      	movs	r1, #0
 8000710:	4618      	mov	r0, r3
 8000712:	f006 fa3e 	bl	8006b92 <osThreadCreate>
 8000716:	4603      	mov	r3, r0
 8000718:	4a0c      	ldr	r2, [pc, #48]	; (800074c <MX_FREERTOS_Init+0x5c>)
 800071a:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, Task2_init, osPriorityNormal, 0, 128);
 800071c:	4b0c      	ldr	r3, [pc, #48]	; (8000750 <MX_FREERTOS_Init+0x60>)
 800071e:	463c      	mov	r4, r7
 8000720:	461d      	mov	r5, r3
 8000722:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000724:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000726:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800072a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 800072e:	463b      	mov	r3, r7
 8000730:	2100      	movs	r1, #0
 8000732:	4618      	mov	r0, r3
 8000734:	f006 fa2d 	bl	8006b92 <osThreadCreate>
 8000738:	4603      	mov	r3, r0
 800073a:	4a06      	ldr	r2, [pc, #24]	; (8000754 <MX_FREERTOS_Init+0x64>)
 800073c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800073e:	bf00      	nop
 8000740:	3738      	adds	r7, #56	; 0x38
 8000742:	46bd      	mov	sp, r7
 8000744:	bdb0      	pop	{r4, r5, r7, pc}
 8000746:	bf00      	nop
 8000748:	0800acf4 	.word	0x0800acf4
 800074c:	240001f8 	.word	0x240001f8
 8000750:	0800ad1c 	.word	0x0800ad1c
 8000754:	240001fc 	.word	0x240001fc

08000758 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000760:	2001      	movs	r0, #1
 8000762:	f006 fa62 	bl	8006c2a <osDelay>
 8000766:	e7fb      	b.n	8000760 <StartDefaultTask+0x8>

08000768 <Task2_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task2_init */
void Task2_init(void const * argument)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b0a2      	sub	sp, #136	; 0x88
 800076c:	af04      	add	r7, sp, #16
 800076e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task2_init */
	icm20948_init();
 8000770:	f000 f878 	bl	8000864 <icm20948_init>
  {
//	  icm20948_gyro_read(&my_gyro);
//	  icm20948_accel_read(&my_accel);
//	  ak09916_mag_read(&my_mag);

	  icm20948_accel_read_g(&my_accel);
 8000774:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000778:	4618      	mov	r0, r3
 800077a:	f000 f931 	bl	80009e0 <icm20948_accel_read_g>
//	  y_val = my_accel.y / 2048;
//	  z_val = my_accel.z / 2048;

//	  sprintf(tx_buffer, "x: %.2f\t\ty: %.2f\t\tz: %.2f\n", x_val, y_val, z_val);
//	  sprintf(tx_buffer, "%6.2f,%6.2f,%6.2f\n", x_val, y_val, z_val);
	  sprintf(tx_buffer, "%6.2f,%6.2f,%6.2f\n", my_accel.x, my_accel.y, my_accel.z);
 800077e:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8000782:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8000786:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800078a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800078e:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 8000792:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000796:	f107 0008 	add.w	r0, r7, #8
 800079a:	ed8d 6b02 	vstr	d6, [sp, #8]
 800079e:	ed8d 7b00 	vstr	d7, [sp]
 80007a2:	ec53 2b15 	vmov	r2, r3, d5
 80007a6:	490a      	ldr	r1, [pc, #40]	; (80007d0 <Task2_init+0x68>)
 80007a8:	f008 f966 	bl	8008a78 <siprintf>
	  HAL_UART_Transmit(&huart5, (uint8_t *)tx_buffer, strlen(tx_buffer), 1000);
 80007ac:	f107 0308 	add.w	r3, r7, #8
 80007b0:	4618      	mov	r0, r3
 80007b2:	f7ff fdfd 	bl	80003b0 <strlen>
 80007b6:	4603      	mov	r3, r0
 80007b8:	b29a      	uxth	r2, r3
 80007ba:	f107 0108 	add.w	r1, r7, #8
 80007be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007c2:	4804      	ldr	r0, [pc, #16]	; (80007d4 <Task2_init+0x6c>)
 80007c4:	f004 ffad 	bl	8005722 <HAL_UART_Transmit>
//	  sprintf(tx_buffer, "%c%c%c%c",0x1B,0x5B,0x32,0x4A);
//	  HAL_UART_Transmit(&huart5, (uint8_t *)tx_buffer, strlen(tx_buffer), 1000);
	  osDelay(10);
 80007c8:	200a      	movs	r0, #10
 80007ca:	f006 fa2e 	bl	8006c2a <osDelay>
	  icm20948_accel_read_g(&my_accel);
 80007ce:	e7d1      	b.n	8000774 <Task2_init+0xc>
 80007d0:	0800ad38 	.word	0x0800ad38
 80007d4:	2400053c 	.word	0x2400053c

080007d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b088      	sub	sp, #32
 80007dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007de:	f107 030c 	add.w	r3, r7, #12
 80007e2:	2200      	movs	r2, #0
 80007e4:	601a      	str	r2, [r3, #0]
 80007e6:	605a      	str	r2, [r3, #4]
 80007e8:	609a      	str	r2, [r3, #8]
 80007ea:	60da      	str	r2, [r3, #12]
 80007ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ee:	4b1b      	ldr	r3, [pc, #108]	; (800085c <MX_GPIO_Init+0x84>)
 80007f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007f4:	4a19      	ldr	r2, [pc, #100]	; (800085c <MX_GPIO_Init+0x84>)
 80007f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007fa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80007fe:	4b17      	ldr	r3, [pc, #92]	; (800085c <MX_GPIO_Init+0x84>)
 8000800:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000808:	60bb      	str	r3, [r7, #8]
 800080a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800080c:	4b13      	ldr	r3, [pc, #76]	; (800085c <MX_GPIO_Init+0x84>)
 800080e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000812:	4a12      	ldr	r2, [pc, #72]	; (800085c <MX_GPIO_Init+0x84>)
 8000814:	f043 0302 	orr.w	r3, r3, #2
 8000818:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800081c:	4b0f      	ldr	r3, [pc, #60]	; (800085c <MX_GPIO_Init+0x84>)
 800081e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000822:	f003 0302 	and.w	r3, r3, #2
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800082a:	2201      	movs	r2, #1
 800082c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000830:	480b      	ldr	r0, [pc, #44]	; (8000860 <MX_GPIO_Init+0x88>)
 8000832:	f001 fbf1 	bl	8002018 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000836:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800083a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083c:	2301      	movs	r3, #1
 800083e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000840:	2300      	movs	r3, #0
 8000842:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000844:	2302      	movs	r3, #2
 8000846:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000848:	f107 030c 	add.w	r3, r7, #12
 800084c:	4619      	mov	r1, r3
 800084e:	4804      	ldr	r0, [pc, #16]	; (8000860 <MX_GPIO_Init+0x88>)
 8000850:	f001 fa3a 	bl	8001cc8 <HAL_GPIO_Init>

}
 8000854:	bf00      	nop
 8000856:	3720      	adds	r7, #32
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	58024400 	.word	0x58024400
 8000860:	58020400 	.word	0x58020400

08000864 <icm20948_init>:
static uint8_t* read_multiple_ak09916_reg(uint8_t reg, uint8_t len);


/* Main Functions */
void icm20948_init()
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
	while(!icm20948_who_am_i());
 8000868:	bf00      	nop
 800086a:	f000 f8e7 	bl	8000a3c <icm20948_who_am_i>
 800086e:	4603      	mov	r3, r0
 8000870:	f083 0301 	eor.w	r3, r3, #1
 8000874:	b2db      	uxtb	r3, r3
 8000876:	2b00      	cmp	r3, #0
 8000878:	d1f7      	bne.n	800086a <icm20948_init+0x6>

	icm20948_device_reset();
 800087a:	f000 f8f2 	bl	8000a62 <icm20948_device_reset>
	HAL_Delay(100);
 800087e:	2064      	movs	r0, #100	; 0x64
 8000880:	f001 f91a 	bl	8001ab8 <HAL_Delay>

	icm20948_wakeup();
 8000884:	f000 f8f9 	bl	8000a7a <icm20948_wakeup>

	icm20948_clock_source(1);
 8000888:	2001      	movs	r0, #1
 800088a:	f000 f927 	bl	8000adc <icm20948_clock_source>
	icm20948_odr_align_enable();
 800088e:	f000 f93e 	bl	8000b0e <icm20948_odr_align_enable>
	
	icm20948_spi_slave_enable();
 8000892:	f000 f90c 	bl	8000aae <icm20948_spi_slave_enable>
	
	icm20948_gyro_low_pass_filter(0);
 8000896:	2000      	movs	r0, #0
 8000898:	f000 f942 	bl	8000b20 <icm20948_gyro_low_pass_filter>
	icm20948_accel_low_pass_filter(0);
 800089c:	2000      	movs	r0, #0
 800089e:	f000 f95c 	bl	8000b5a <icm20948_accel_low_pass_filter>

	icm20948_gyro_sample_rate_divider(0);
 80008a2:	2000      	movs	r0, #0
 80008a4:	f000 f976 	bl	8000b94 <icm20948_gyro_sample_rate_divider>
	icm20948_accel_sample_rate_divider(0);
 80008a8:	2000      	movs	r0, #0
 80008aa:	f000 f982 	bl	8000bb2 <icm20948_accel_sample_rate_divider>

	icm20948_gyro_calibration();
 80008ae:	f000 f99f 	bl	8000bf0 <icm20948_gyro_calibration>
	icm20948_accel_calibration();
 80008b2:	f000 fa39 	bl	8000d28 <icm20948_accel_calibration>

	icm20948_gyro_full_scale_select(_2000dps);
 80008b6:	2003      	movs	r0, #3
 80008b8:	f000 fb44 	bl	8000f44 <icm20948_gyro_full_scale_select>
	icm20948_accel_full_scale_select(_16g);
 80008bc:	2003      	movs	r0, #3
 80008be:	f000 fb8b 	bl	8000fd8 <icm20948_accel_full_scale_select>
}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}

080008c6 <icm20948_gyro_read>:
	ak09916_soft_reset();
	ak09916_operation_mode_setting(continuous_measurement_100hz);
}

void icm20948_gyro_read(axises* data)
{
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b084      	sub	sp, #16
 80008ca:	af00      	add	r7, sp, #0
 80008cc:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_icm20948_reg(ub_0, B0_GYRO_XOUT_H, 6);
 80008ce:	2206      	movs	r2, #6
 80008d0:	2133      	movs	r1, #51	; 0x33
 80008d2:	2000      	movs	r0, #0
 80008d4:	f000 fc4c 	bl	8001170 <read_multiple_icm20948_reg>
 80008d8:	60f8      	str	r0, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	021b      	lsls	r3, r3, #8
 80008e0:	b21a      	sxth	r2, r3
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	3301      	adds	r3, #1
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	b21b      	sxth	r3, r3
 80008ea:	4313      	orrs	r3, r2
 80008ec:	b21b      	sxth	r3, r3
 80008ee:	ee07 3a90 	vmov	s15, r3
 80008f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	edc3 7a00 	vstr	s15, [r3]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	3302      	adds	r3, #2
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	021b      	lsls	r3, r3, #8
 8000904:	b21a      	sxth	r2, r3
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	3303      	adds	r3, #3
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	b21b      	sxth	r3, r3
 800090e:	4313      	orrs	r3, r2
 8000910:	b21b      	sxth	r3, r3
 8000912:	ee07 3a90 	vmov	s15, r3
 8000916:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	edc3 7a01 	vstr	s15, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]);
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	3304      	adds	r3, #4
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	021b      	lsls	r3, r3, #8
 8000928:	b21a      	sxth	r2, r3
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	3305      	adds	r3, #5
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	b21b      	sxth	r3, r3
 8000932:	4313      	orrs	r3, r2
 8000934:	b21b      	sxth	r3, r3
 8000936:	ee07 3a90 	vmov	s15, r3
 800093a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8000944:	bf00      	nop
 8000946:	3710      	adds	r7, #16
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}

0800094c <icm20948_accel_read>:

void icm20948_accel_read(axises* data)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b084      	sub	sp, #16
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_icm20948_reg(ub_0, B0_ACCEL_XOUT_H, 6);
 8000954:	2206      	movs	r2, #6
 8000956:	212d      	movs	r1, #45	; 0x2d
 8000958:	2000      	movs	r0, #0
 800095a:	f000 fc09 	bl	8001170 <read_multiple_icm20948_reg>
 800095e:	60f8      	str	r0, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	021b      	lsls	r3, r3, #8
 8000966:	b21a      	sxth	r2, r3
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	3301      	adds	r3, #1
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	b21b      	sxth	r3, r3
 8000970:	4313      	orrs	r3, r2
 8000972:	b21b      	sxth	r3, r3
 8000974:	ee07 3a90 	vmov	s15, r3
 8000978:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	edc3 7a00 	vstr	s15, [r3]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	3302      	adds	r3, #2
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	021b      	lsls	r3, r3, #8
 800098a:	b21a      	sxth	r2, r3
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	3303      	adds	r3, #3
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	b21b      	sxth	r3, r3
 8000994:	4313      	orrs	r3, r2
 8000996:	b21b      	sxth	r3, r3
 8000998:	ee07 3a90 	vmov	s15, r3
 800099c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	edc3 7a01 	vstr	s15, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]) + accel_scale_factor; 
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	3304      	adds	r3, #4
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	021b      	lsls	r3, r3, #8
 80009ae:	b21a      	sxth	r2, r3
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	3305      	adds	r3, #5
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	b21b      	sxth	r3, r3
 80009b8:	4313      	orrs	r3, r2
 80009ba:	b21b      	sxth	r3, r3
 80009bc:	ee07 3a90 	vmov	s15, r3
 80009c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80009c4:	4b05      	ldr	r3, [pc, #20]	; (80009dc <icm20948_accel_read+0x90>)
 80009c6:	edd3 7a00 	vldr	s15, [r3]
 80009ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	edc3 7a02 	vstr	s15, [r3, #8]
	// Add scale factor because calibraiton function offset gravity acceleration.
}
 80009d4:	bf00      	nop
 80009d6:	3710      	adds	r7, #16
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	240004a4 	.word	0x240004a4

080009e0 <icm20948_accel_read_g>:
	data->y /= gyro_scale_factor;
	data->z /= gyro_scale_factor;
}

void icm20948_accel_read_g(axises* data)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
	icm20948_accel_read(data);
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f7ff ffaf 	bl	800094c <icm20948_accel_read>

	data->x /= accel_scale_factor;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	edd3 6a00 	vldr	s13, [r3]
 80009f4:	4b10      	ldr	r3, [pc, #64]	; (8000a38 <icm20948_accel_read_g+0x58>)
 80009f6:	ed93 7a00 	vldr	s14, [r3]
 80009fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	edc3 7a00 	vstr	s15, [r3]
	data->y /= accel_scale_factor;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	edd3 6a01 	vldr	s13, [r3, #4]
 8000a0a:	4b0b      	ldr	r3, [pc, #44]	; (8000a38 <icm20948_accel_read_g+0x58>)
 8000a0c:	ed93 7a00 	vldr	s14, [r3]
 8000a10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	edc3 7a01 	vstr	s15, [r3, #4]
	data->z /= accel_scale_factor;
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	edd3 6a02 	vldr	s13, [r3, #8]
 8000a20:	4b05      	ldr	r3, [pc, #20]	; (8000a38 <icm20948_accel_read_g+0x58>)
 8000a22:	ed93 7a00 	vldr	s14, [r3]
 8000a26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8000a30:	bf00      	nop
 8000a32:	3708      	adds	r7, #8
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	240004a4 	.word	0x240004a4

08000a3c <icm20948_who_am_i>:
}	


/* Sub Functions */
bool icm20948_who_am_i()
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
	uint8_t icm20948_id = read_single_icm20948_reg(ub_0, B0_WHO_AM_I);
 8000a42:	2100      	movs	r1, #0
 8000a44:	2000      	movs	r0, #0
 8000a46:	f000 fb3f 	bl	80010c8 <read_single_icm20948_reg>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	71fb      	strb	r3, [r7, #7]

	if(icm20948_id == ICM20948_ID)
 8000a4e:	79fb      	ldrb	r3, [r7, #7]
 8000a50:	2bea      	cmp	r3, #234	; 0xea
 8000a52:	d101      	bne.n	8000a58 <icm20948_who_am_i+0x1c>
		return true;
 8000a54:	2301      	movs	r3, #1
 8000a56:	e000      	b.n	8000a5a <icm20948_who_am_i+0x1e>
	else
		return false;
 8000a58:	2300      	movs	r3, #0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3708      	adds	r7, #8
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}

08000a62 <icm20948_device_reset>:
	else
		return false;
}

void icm20948_device_reset()
{
 8000a62:	b580      	push	{r7, lr}
 8000a64:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, 0x80 | 0x41);
 8000a66:	22c1      	movs	r2, #193	; 0xc1
 8000a68:	2106      	movs	r1, #6
 8000a6a:	2000      	movs	r0, #0
 8000a6c:	f000 fb5c 	bl	8001128 <write_single_icm20948_reg>
	HAL_Delay(100);
 8000a70:	2064      	movs	r0, #100	; 0x64
 8000a72:	f001 f821 	bl	8001ab8 <HAL_Delay>
}
 8000a76:	bf00      	nop
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <icm20948_wakeup>:
	write_single_ak09916_reg(MAG_CNTL3, 0x01);
	HAL_Delay(100);
}

void icm20948_wakeup()
{
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b082      	sub	sp, #8
 8000a7e:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8000a80:	2106      	movs	r1, #6
 8000a82:	2000      	movs	r0, #0
 8000a84:	f000 fb20 	bl	80010c8 <read_single_icm20948_reg>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	71fb      	strb	r3, [r7, #7]
	new_val &= 0xBF;
 8000a8c:	79fb      	ldrb	r3, [r7, #7]
 8000a8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000a92:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	461a      	mov	r2, r3
 8000a98:	2106      	movs	r1, #6
 8000a9a:	2000      	movs	r0, #0
 8000a9c:	f000 fb44 	bl	8001128 <write_single_icm20948_reg>
	HAL_Delay(100);
 8000aa0:	2064      	movs	r0, #100	; 0x64
 8000aa2:	f001 f809 	bl	8001ab8 <HAL_Delay>
}
 8000aa6:	bf00      	nop
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}

08000aae <icm20948_spi_slave_enable>:
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
	HAL_Delay(100);
}

void icm20948_spi_slave_enable()
{
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	b082      	sub	sp, #8
 8000ab2:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8000ab4:	2103      	movs	r1, #3
 8000ab6:	2000      	movs	r0, #0
 8000ab8:	f000 fb06 	bl	80010c8 <read_single_icm20948_reg>
 8000abc:	4603      	mov	r3, r0
 8000abe:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x10;
 8000ac0:	79fb      	ldrb	r3, [r7, #7]
 8000ac2:	f043 0310 	orr.w	r3, r3, #16
 8000ac6:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8000ac8:	79fb      	ldrb	r3, [r7, #7]
 8000aca:	461a      	mov	r2, r3
 8000acc:	2103      	movs	r1, #3
 8000ace:	2000      	movs	r0, #0
 8000ad0:	f000 fb2a 	bl	8001128 <write_single_icm20948_reg>
}
 8000ad4:	bf00      	nop
 8000ad6:	3708      	adds	r7, #8
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}

08000adc <icm20948_clock_source>:

	write_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL, new_val);	
}

void icm20948_clock_source(uint8_t source)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8000ae6:	2106      	movs	r1, #6
 8000ae8:	2000      	movs	r0, #0
 8000aea:	f000 faed 	bl	80010c8 <read_single_icm20948_reg>
 8000aee:	4603      	mov	r3, r0
 8000af0:	73fb      	strb	r3, [r7, #15]
	new_val |= source;
 8000af2:	7bfa      	ldrb	r2, [r7, #15]
 8000af4:	79fb      	ldrb	r3, [r7, #7]
 8000af6:	4313      	orrs	r3, r2
 8000af8:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 8000afa:	7bfb      	ldrb	r3, [r7, #15]
 8000afc:	461a      	mov	r2, r3
 8000afe:	2106      	movs	r1, #6
 8000b00:	2000      	movs	r0, #0
 8000b02:	f000 fb11 	bl	8001128 <write_single_icm20948_reg>
}
 8000b06:	bf00      	nop
 8000b08:	3710      	adds	r7, #16
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <icm20948_odr_align_enable>:

void icm20948_odr_align_enable()
{
 8000b0e:	b580      	push	{r7, lr}
 8000b10:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_2, B2_ODR_ALIGN_EN, 0x01);
 8000b12:	2201      	movs	r2, #1
 8000b14:	2109      	movs	r1, #9
 8000b16:	2020      	movs	r0, #32
 8000b18:	f000 fb06 	bl	8001128 <write_single_icm20948_reg>
}
 8000b1c:	bf00      	nop
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <icm20948_gyro_low_pass_filter>:

void icm20948_gyro_low_pass_filter(uint8_t config)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	4603      	mov	r3, r0
 8000b28:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	2020      	movs	r0, #32
 8000b2e:	f000 facb 	bl	80010c8 <read_single_icm20948_reg>
 8000b32:	4603      	mov	r3, r0
 8000b34:	73fb      	strb	r3, [r7, #15]
	new_val |= config << 3;
 8000b36:	79fb      	ldrb	r3, [r7, #7]
 8000b38:	00db      	lsls	r3, r3, #3
 8000b3a:	b25a      	sxtb	r2, r3
 8000b3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	b25b      	sxtb	r3, r3
 8000b44:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8000b46:	7bfb      	ldrb	r3, [r7, #15]
 8000b48:	461a      	mov	r2, r3
 8000b4a:	2101      	movs	r1, #1
 8000b4c:	2020      	movs	r0, #32
 8000b4e:	f000 faeb 	bl	8001128 <write_single_icm20948_reg>
}
 8000b52:	bf00      	nop
 8000b54:	3710      	adds	r7, #16
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}

08000b5a <icm20948_accel_low_pass_filter>:

void icm20948_accel_low_pass_filter(uint8_t config)
{
 8000b5a:	b580      	push	{r7, lr}
 8000b5c:	b084      	sub	sp, #16
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	4603      	mov	r3, r0
 8000b62:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 8000b64:	2114      	movs	r1, #20
 8000b66:	2020      	movs	r0, #32
 8000b68:	f000 faae 	bl	80010c8 <read_single_icm20948_reg>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	73fb      	strb	r3, [r7, #15]
	new_val |= config << 3;
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	00db      	lsls	r3, r3, #3
 8000b74:	b25a      	sxtb	r2, r3
 8000b76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	b25b      	sxtb	r3, r3
 8000b7e:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8000b80:	7bfb      	ldrb	r3, [r7, #15]
 8000b82:	461a      	mov	r2, r3
 8000b84:	2101      	movs	r1, #1
 8000b86:	2020      	movs	r0, #32
 8000b88:	f000 face 	bl	8001128 <write_single_icm20948_reg>
}
 8000b8c:	bf00      	nop
 8000b8e:	3710      	adds	r7, #16
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}

08000b94 <icm20948_gyro_sample_rate_divider>:

void icm20948_gyro_sample_rate_divider(uint8_t divider)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	71fb      	strb	r3, [r7, #7]
	write_single_icm20948_reg(ub_2, B2_GYRO_SMPLRT_DIV, divider);
 8000b9e:	79fb      	ldrb	r3, [r7, #7]
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	2020      	movs	r0, #32
 8000ba6:	f000 fabf 	bl	8001128 <write_single_icm20948_reg>
}
 8000baa:	bf00      	nop
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}

08000bb2 <icm20948_accel_sample_rate_divider>:

void icm20948_accel_sample_rate_divider(uint16_t divider)
{
 8000bb2:	b580      	push	{r7, lr}
 8000bb4:	b084      	sub	sp, #16
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	4603      	mov	r3, r0
 8000bba:	80fb      	strh	r3, [r7, #6]
	uint8_t divider_1 = (uint8_t)(divider >> 8);
 8000bbc:	88fb      	ldrh	r3, [r7, #6]
 8000bbe:	0a1b      	lsrs	r3, r3, #8
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	73fb      	strb	r3, [r7, #15]
	uint8_t divider_2 = (uint8_t)(0x0F & divider);
 8000bc4:	88fb      	ldrh	r3, [r7, #6]
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	f003 030f 	and.w	r3, r3, #15
 8000bcc:	73bb      	strb	r3, [r7, #14]

	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_1, divider_1);
 8000bce:	7bfb      	ldrb	r3, [r7, #15]
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	2110      	movs	r1, #16
 8000bd4:	2020      	movs	r0, #32
 8000bd6:	f000 faa7 	bl	8001128 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_2, divider_2);
 8000bda:	7bbb      	ldrb	r3, [r7, #14]
 8000bdc:	461a      	mov	r2, r3
 8000bde:	2111      	movs	r1, #17
 8000be0:	2020      	movs	r0, #32
 8000be2:	f000 faa1 	bl	8001128 <write_single_icm20948_reg>
}
 8000be6:	bf00      	nop
 8000be8:	3710      	adds	r7, #16
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
	...

08000bf0 <icm20948_gyro_calibration>:
	write_single_ak09916_reg(MAG_CNTL2, mode);
	HAL_Delay(100);
}

void icm20948_gyro_calibration()
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b08a      	sub	sp, #40	; 0x28
 8000bf4:	af00      	add	r7, sp, #0
	axises temp;
	int32_t gyro_bias[3] = {0};
 8000bf6:	f107 030c 	add.w	r3, r7, #12
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
 8000bfe:	605a      	str	r2, [r3, #4]
 8000c00:	609a      	str	r2, [r3, #8]
	uint8_t gyro_offset[6] = {0};
 8000c02:	2300      	movs	r3, #0
 8000c04:	607b      	str	r3, [r7, #4]
 8000c06:	2300      	movs	r3, #0
 8000c08:	813b      	strh	r3, [r7, #8]

	for(int i = 0; i < 100; i++)
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	627b      	str	r3, [r7, #36]	; 0x24
 8000c0e:	e031      	b.n	8000c74 <icm20948_gyro_calibration+0x84>
	{
		icm20948_gyro_read(&temp);
 8000c10:	f107 0318 	add.w	r3, r7, #24
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff fe56 	bl	80008c6 <icm20948_gyro_read>
		gyro_bias[0] += temp.x;
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	ee07 3a90 	vmov	s15, r3
 8000c20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c24:	edd7 7a06 	vldr	s15, [r7, #24]
 8000c28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c30:	ee17 3a90 	vmov	r3, s15
 8000c34:	60fb      	str	r3, [r7, #12]
		gyro_bias[1] += temp.y;
 8000c36:	693b      	ldr	r3, [r7, #16]
 8000c38:	ee07 3a90 	vmov	s15, r3
 8000c3c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c40:	edd7 7a07 	vldr	s15, [r7, #28]
 8000c44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c4c:	ee17 3a90 	vmov	r3, s15
 8000c50:	613b      	str	r3, [r7, #16]
		gyro_bias[2] += temp.z;
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	ee07 3a90 	vmov	s15, r3
 8000c58:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c5c:	edd7 7a08 	vldr	s15, [r7, #32]
 8000c60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c68:	ee17 3a90 	vmov	r3, s15
 8000c6c:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < 100; i++)
 8000c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c70:	3301      	adds	r3, #1
 8000c72:	627b      	str	r3, [r7, #36]	; 0x24
 8000c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c76:	2b63      	cmp	r3, #99	; 0x63
 8000c78:	ddca      	ble.n	8000c10 <icm20948_gyro_calibration+0x20>
	}

	gyro_bias[0] /= 100;
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	4a29      	ldr	r2, [pc, #164]	; (8000d24 <icm20948_gyro_calibration+0x134>)
 8000c7e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c82:	1152      	asrs	r2, r2, #5
 8000c84:	17db      	asrs	r3, r3, #31
 8000c86:	1ad3      	subs	r3, r2, r3
 8000c88:	60fb      	str	r3, [r7, #12]
	gyro_bias[1] /= 100;
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	4a25      	ldr	r2, [pc, #148]	; (8000d24 <icm20948_gyro_calibration+0x134>)
 8000c8e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c92:	1152      	asrs	r2, r2, #5
 8000c94:	17db      	asrs	r3, r3, #31
 8000c96:	1ad3      	subs	r3, r2, r3
 8000c98:	613b      	str	r3, [r7, #16]
	gyro_bias[2] /= 100;
 8000c9a:	697b      	ldr	r3, [r7, #20]
 8000c9c:	4a21      	ldr	r2, [pc, #132]	; (8000d24 <icm20948_gyro_calibration+0x134>)
 8000c9e:	fb82 1203 	smull	r1, r2, r2, r3
 8000ca2:	1152      	asrs	r2, r2, #5
 8000ca4:	17db      	asrs	r3, r3, #31
 8000ca6:	1ad3      	subs	r3, r2, r3
 8000ca8:	617b      	str	r3, [r7, #20]

	// Construct the gyro biases for push to the hardware gyro bias registers,
	// which are reset to zero upon device startup.
	// Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format.
	// Biases are additive, so change sign on calculated average gyro biases
	gyro_offset[0] = (-gyro_bias[0] / 4  >> 8) & 0xFF; 
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	425b      	negs	r3, r3
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	da00      	bge.n	8000cb4 <icm20948_gyro_calibration+0xc4>
 8000cb2:	3303      	adds	r3, #3
 8000cb4:	109b      	asrs	r3, r3, #2
 8000cb6:	121b      	asrs	r3, r3, #8
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	713b      	strb	r3, [r7, #4]
	gyro_offset[1] = (-gyro_bias[0] / 4)       & 0xFF; 
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	425b      	negs	r3, r3
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	da00      	bge.n	8000cc6 <icm20948_gyro_calibration+0xd6>
 8000cc4:	3303      	adds	r3, #3
 8000cc6:	109b      	asrs	r3, r3, #2
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	717b      	strb	r3, [r7, #5]
	gyro_offset[2] = (-gyro_bias[1] / 4  >> 8) & 0xFF;
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	425b      	negs	r3, r3
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	da00      	bge.n	8000cd6 <icm20948_gyro_calibration+0xe6>
 8000cd4:	3303      	adds	r3, #3
 8000cd6:	109b      	asrs	r3, r3, #2
 8000cd8:	121b      	asrs	r3, r3, #8
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	71bb      	strb	r3, [r7, #6]
	gyro_offset[3] = (-gyro_bias[1] / 4)       & 0xFF;
 8000cde:	693b      	ldr	r3, [r7, #16]
 8000ce0:	425b      	negs	r3, r3
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	da00      	bge.n	8000ce8 <icm20948_gyro_calibration+0xf8>
 8000ce6:	3303      	adds	r3, #3
 8000ce8:	109b      	asrs	r3, r3, #2
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	71fb      	strb	r3, [r7, #7]
	gyro_offset[4] = (-gyro_bias[2] / 4  >> 8) & 0xFF;
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	425b      	negs	r3, r3
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	da00      	bge.n	8000cf8 <icm20948_gyro_calibration+0x108>
 8000cf6:	3303      	adds	r3, #3
 8000cf8:	109b      	asrs	r3, r3, #2
 8000cfa:	121b      	asrs	r3, r3, #8
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	723b      	strb	r3, [r7, #8]
	gyro_offset[5] = (-gyro_bias[2] / 4)       & 0xFF;
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	425b      	negs	r3, r3
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	da00      	bge.n	8000d0a <icm20948_gyro_calibration+0x11a>
 8000d08:	3303      	adds	r3, #3
 8000d0a:	109b      	asrs	r3, r3, #2
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	727b      	strb	r3, [r7, #9]
	
	write_multiple_icm20948_reg(ub_2, B2_XG_OFFS_USRH, gyro_offset, 6);
 8000d10:	1d3a      	adds	r2, r7, #4
 8000d12:	2306      	movs	r3, #6
 8000d14:	2103      	movs	r1, #3
 8000d16:	2020      	movs	r0, #32
 8000d18:	f000 fa5a 	bl	80011d0 <write_multiple_icm20948_reg>
}
 8000d1c:	bf00      	nop
 8000d1e:	3728      	adds	r7, #40	; 0x28
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	51eb851f 	.word	0x51eb851f

08000d28 <icm20948_accel_calibration>:

void icm20948_accel_calibration()
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b090      	sub	sp, #64	; 0x40
 8000d2c:	af00      	add	r7, sp, #0
	axises temp;
	uint8_t* temp2;
	uint8_t* temp3;
	uint8_t* temp4;
	
	int32_t accel_bias[3] = {0};
 8000d2e:	f107 0318 	add.w	r3, r7, #24
 8000d32:	2200      	movs	r2, #0
 8000d34:	601a      	str	r2, [r3, #0]
 8000d36:	605a      	str	r2, [r3, #4]
 8000d38:	609a      	str	r2, [r3, #8]
	int32_t accel_bias_reg[3] = {0};
 8000d3a:	f107 030c 	add.w	r3, r7, #12
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
 8000d42:	605a      	str	r2, [r3, #4]
 8000d44:	609a      	str	r2, [r3, #8]
	uint8_t accel_offset[6] = {0};
 8000d46:	2300      	movs	r3, #0
 8000d48:	607b      	str	r3, [r7, #4]
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	813b      	strh	r3, [r7, #8]

	for(int i = 0; i < 100; i++)
 8000d4e:	2300      	movs	r3, #0
 8000d50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000d52:	e031      	b.n	8000db8 <icm20948_accel_calibration+0x90>
	{
		icm20948_accel_read(&temp);
 8000d54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f7ff fdf7 	bl	800094c <icm20948_accel_read>
		accel_bias[0] += temp.x;
 8000d5e:	69bb      	ldr	r3, [r7, #24]
 8000d60:	ee07 3a90 	vmov	s15, r3
 8000d64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d68:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000d6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d74:	ee17 3a90 	vmov	r3, s15
 8000d78:	61bb      	str	r3, [r7, #24]
		accel_bias[1] += temp.y;
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	ee07 3a90 	vmov	s15, r3
 8000d80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d84:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000d88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d90:	ee17 3a90 	vmov	r3, s15
 8000d94:	61fb      	str	r3, [r7, #28]
		accel_bias[2] += temp.z;
 8000d96:	6a3b      	ldr	r3, [r7, #32]
 8000d98:	ee07 3a90 	vmov	s15, r3
 8000d9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000da0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000da4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000da8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000dac:	ee17 3a90 	vmov	r3, s15
 8000db0:	623b      	str	r3, [r7, #32]
	for(int i = 0; i < 100; i++)
 8000db2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000db4:	3301      	adds	r3, #1
 8000db6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000db8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000dba:	2b63      	cmp	r3, #99	; 0x63
 8000dbc:	ddca      	ble.n	8000d54 <icm20948_accel_calibration+0x2c>
	}

	accel_bias[0] /= 100;
 8000dbe:	69bb      	ldr	r3, [r7, #24]
 8000dc0:	4a5e      	ldr	r2, [pc, #376]	; (8000f3c <icm20948_accel_calibration+0x214>)
 8000dc2:	fb82 1203 	smull	r1, r2, r2, r3
 8000dc6:	1152      	asrs	r2, r2, #5
 8000dc8:	17db      	asrs	r3, r3, #31
 8000dca:	1ad3      	subs	r3, r2, r3
 8000dcc:	61bb      	str	r3, [r7, #24]
	accel_bias[1] /= 100;
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	4a5a      	ldr	r2, [pc, #360]	; (8000f3c <icm20948_accel_calibration+0x214>)
 8000dd2:	fb82 1203 	smull	r1, r2, r2, r3
 8000dd6:	1152      	asrs	r2, r2, #5
 8000dd8:	17db      	asrs	r3, r3, #31
 8000dda:	1ad3      	subs	r3, r2, r3
 8000ddc:	61fb      	str	r3, [r7, #28]
	accel_bias[2] /= 100;
 8000dde:	6a3b      	ldr	r3, [r7, #32]
 8000de0:	4a56      	ldr	r2, [pc, #344]	; (8000f3c <icm20948_accel_calibration+0x214>)
 8000de2:	fb82 1203 	smull	r1, r2, r2, r3
 8000de6:	1152      	asrs	r2, r2, #5
 8000de8:	17db      	asrs	r3, r3, #31
 8000dea:	1ad3      	subs	r3, r2, r3
 8000dec:	623b      	str	r3, [r7, #32]

	uint8_t mask_bit[3] = {0, 0, 0};
 8000dee:	4a54      	ldr	r2, [pc, #336]	; (8000f40 <icm20948_accel_calibration+0x218>)
 8000df0:	463b      	mov	r3, r7
 8000df2:	6812      	ldr	r2, [r2, #0]
 8000df4:	4611      	mov	r1, r2
 8000df6:	8019      	strh	r1, [r3, #0]
 8000df8:	3302      	adds	r3, #2
 8000dfa:	0c12      	lsrs	r2, r2, #16
 8000dfc:	701a      	strb	r2, [r3, #0]

	temp2 = read_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, 2);
 8000dfe:	2202      	movs	r2, #2
 8000e00:	2114      	movs	r1, #20
 8000e02:	2010      	movs	r0, #16
 8000e04:	f000 f9b4 	bl	8001170 <read_multiple_icm20948_reg>
 8000e08:	63b8      	str	r0, [r7, #56]	; 0x38
	accel_bias_reg[0] = (int32_t)(temp2[0] << 8 | temp2[1]);
 8000e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	021b      	lsls	r3, r3, #8
 8000e10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000e12:	3201      	adds	r2, #1
 8000e14:	7812      	ldrb	r2, [r2, #0]
 8000e16:	4313      	orrs	r3, r2
 8000e18:	60fb      	str	r3, [r7, #12]
	mask_bit[0] = temp2[1] & 0x01;
 8000e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	f003 0301 	and.w	r3, r3, #1
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	703b      	strb	r3, [r7, #0]

	temp3 = read_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, 2);
 8000e28:	2202      	movs	r2, #2
 8000e2a:	2117      	movs	r1, #23
 8000e2c:	2010      	movs	r0, #16
 8000e2e:	f000 f99f 	bl	8001170 <read_multiple_icm20948_reg>
 8000e32:	6378      	str	r0, [r7, #52]	; 0x34
	accel_bias_reg[1] = (int32_t)(temp3[0] << 8 | temp3[1]);
 8000e34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	021b      	lsls	r3, r3, #8
 8000e3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000e3c:	3201      	adds	r2, #1
 8000e3e:	7812      	ldrb	r2, [r2, #0]
 8000e40:	4313      	orrs	r3, r2
 8000e42:	613b      	str	r3, [r7, #16]
	mask_bit[1] = temp3[1] & 0x01;
 8000e44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e46:	3301      	adds	r3, #1
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	707b      	strb	r3, [r7, #1]

	temp4 = read_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, 2);
 8000e52:	2202      	movs	r2, #2
 8000e54:	211a      	movs	r1, #26
 8000e56:	2010      	movs	r0, #16
 8000e58:	f000 f98a 	bl	8001170 <read_multiple_icm20948_reg>
 8000e5c:	6338      	str	r0, [r7, #48]	; 0x30
	accel_bias_reg[2] = (int32_t)(temp4[0] << 8 | temp4[1]);
 8000e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	021b      	lsls	r3, r3, #8
 8000e64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000e66:	3201      	adds	r2, #1
 8000e68:	7812      	ldrb	r2, [r2, #0]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	617b      	str	r3, [r7, #20]
	mask_bit[2] = temp4[1] & 0x01;
 8000e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e70:	3301      	adds	r3, #1
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	f003 0301 	and.w	r3, r3, #1
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	70bb      	strb	r3, [r7, #2]

	accel_bias_reg[0] -= (accel_bias[0] / 8);
 8000e7c:	68fa      	ldr	r2, [r7, #12]
 8000e7e:	69bb      	ldr	r3, [r7, #24]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	da00      	bge.n	8000e86 <icm20948_accel_calibration+0x15e>
 8000e84:	3307      	adds	r3, #7
 8000e86:	10db      	asrs	r3, r3, #3
 8000e88:	425b      	negs	r3, r3
 8000e8a:	4413      	add	r3, r2
 8000e8c:	60fb      	str	r3, [r7, #12]
	accel_bias_reg[1] -= (accel_bias[1] / 8);
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	69fb      	ldr	r3, [r7, #28]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	da00      	bge.n	8000e98 <icm20948_accel_calibration+0x170>
 8000e96:	3307      	adds	r3, #7
 8000e98:	10db      	asrs	r3, r3, #3
 8000e9a:	425b      	negs	r3, r3
 8000e9c:	4413      	add	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]
	accel_bias_reg[2] -= (accel_bias[2] / 8);
 8000ea0:	697a      	ldr	r2, [r7, #20]
 8000ea2:	6a3b      	ldr	r3, [r7, #32]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	da00      	bge.n	8000eaa <icm20948_accel_calibration+0x182>
 8000ea8:	3307      	adds	r3, #7
 8000eaa:	10db      	asrs	r3, r3, #3
 8000eac:	425b      	negs	r3, r3
 8000eae:	4413      	add	r3, r2
 8000eb0:	617b      	str	r3, [r7, #20]

	accel_offset[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	121b      	asrs	r3, r3, #8
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	713b      	strb	r3, [r7, #4]
  	accel_offset[1] = (accel_bias_reg[0])      & 0xFE;
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	f023 0301 	bic.w	r3, r3, #1
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	717b      	strb	r3, [r7, #5]
	accel_offset[1] = accel_offset[1] | mask_bit[0];
 8000ec6:	797a      	ldrb	r2, [r7, #5]
 8000ec8:	783b      	ldrb	r3, [r7, #0]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	717b      	strb	r3, [r7, #5]

	accel_offset[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	121b      	asrs	r3, r3, #8
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	71bb      	strb	r3, [r7, #6]
  	accel_offset[3] = (accel_bias_reg[1])      & 0xFE;
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	f023 0301 	bic.w	r3, r3, #1
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	71fb      	strb	r3, [r7, #7]
	accel_offset[3] = accel_offset[3] | mask_bit[1];
 8000ee4:	79fa      	ldrb	r2, [r7, #7]
 8000ee6:	787b      	ldrb	r3, [r7, #1]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	71fb      	strb	r3, [r7, #7]

	accel_offset[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	121b      	asrs	r3, r3, #8
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	723b      	strb	r3, [r7, #8]
	accel_offset[5] = (accel_bias_reg[2])      & 0xFE;
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	f023 0301 	bic.w	r3, r3, #1
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	727b      	strb	r3, [r7, #9]
	accel_offset[5] = accel_offset[5] | mask_bit[2];
 8000f02:	7a7a      	ldrb	r2, [r7, #9]
 8000f04:	78bb      	ldrb	r3, [r7, #2]
 8000f06:	4313      	orrs	r3, r2
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	727b      	strb	r3, [r7, #9]
	
	write_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, &accel_offset[0], 2);
 8000f0c:	1d3a      	adds	r2, r7, #4
 8000f0e:	2302      	movs	r3, #2
 8000f10:	2114      	movs	r1, #20
 8000f12:	2010      	movs	r0, #16
 8000f14:	f000 f95c 	bl	80011d0 <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, &accel_offset[2], 2);
 8000f18:	1d3b      	adds	r3, r7, #4
 8000f1a:	1c9a      	adds	r2, r3, #2
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	2117      	movs	r1, #23
 8000f20:	2010      	movs	r0, #16
 8000f22:	f000 f955 	bl	80011d0 <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, &accel_offset[4], 2);
 8000f26:	1d3b      	adds	r3, r7, #4
 8000f28:	1d1a      	adds	r2, r3, #4
 8000f2a:	2302      	movs	r3, #2
 8000f2c:	211a      	movs	r1, #26
 8000f2e:	2010      	movs	r0, #16
 8000f30:	f000 f94e 	bl	80011d0 <write_multiple_icm20948_reg>
}
 8000f34:	bf00      	nop
 8000f36:	3740      	adds	r7, #64	; 0x40
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	51eb851f 	.word	0x51eb851f
 8000f40:	0800ad4c 	.word	0x0800ad4c

08000f44 <icm20948_gyro_full_scale_select>:

void icm20948_gyro_full_scale_select(gyro_full_scale full_scale)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 8000f4e:	2101      	movs	r1, #1
 8000f50:	2020      	movs	r0, #32
 8000f52:	f000 f8b9 	bl	80010c8 <read_single_icm20948_reg>
 8000f56:	4603      	mov	r3, r0
 8000f58:	73fb      	strb	r3, [r7, #15]
	
	switch(full_scale)
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	2b03      	cmp	r3, #3
 8000f5e:	d827      	bhi.n	8000fb0 <icm20948_gyro_full_scale_select+0x6c>
 8000f60:	a201      	add	r2, pc, #4	; (adr r2, 8000f68 <icm20948_gyro_full_scale_select+0x24>)
 8000f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f66:	bf00      	nop
 8000f68:	08000f79 	.word	0x08000f79
 8000f6c:	08000f81 	.word	0x08000f81
 8000f70:	08000f91 	.word	0x08000f91
 8000f74:	08000fa1 	.word	0x08000fa1
	{
		case _250dps :
			new_val |= 0x00;
			gyro_scale_factor = 131.0;
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <icm20948_gyro_full_scale_select+0x80>)
 8000f7a:	4a13      	ldr	r2, [pc, #76]	; (8000fc8 <icm20948_gyro_full_scale_select+0x84>)
 8000f7c:	601a      	str	r2, [r3, #0]
			break;
 8000f7e:	e017      	b.n	8000fb0 <icm20948_gyro_full_scale_select+0x6c>
		case _500dps :
			new_val |= 0x02;
 8000f80:	7bfb      	ldrb	r3, [r7, #15]
 8000f82:	f043 0302 	orr.w	r3, r3, #2
 8000f86:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 65.5;
 8000f88:	4b0e      	ldr	r3, [pc, #56]	; (8000fc4 <icm20948_gyro_full_scale_select+0x80>)
 8000f8a:	4a10      	ldr	r2, [pc, #64]	; (8000fcc <icm20948_gyro_full_scale_select+0x88>)
 8000f8c:	601a      	str	r2, [r3, #0]
			break;
 8000f8e:	e00f      	b.n	8000fb0 <icm20948_gyro_full_scale_select+0x6c>
		case _1000dps :
			new_val |= 0x04;
 8000f90:	7bfb      	ldrb	r3, [r7, #15]
 8000f92:	f043 0304 	orr.w	r3, r3, #4
 8000f96:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 32.8;
 8000f98:	4b0a      	ldr	r3, [pc, #40]	; (8000fc4 <icm20948_gyro_full_scale_select+0x80>)
 8000f9a:	4a0d      	ldr	r2, [pc, #52]	; (8000fd0 <icm20948_gyro_full_scale_select+0x8c>)
 8000f9c:	601a      	str	r2, [r3, #0]
			break;
 8000f9e:	e007      	b.n	8000fb0 <icm20948_gyro_full_scale_select+0x6c>
		case _2000dps :
			new_val |= 0x06;
 8000fa0:	7bfb      	ldrb	r3, [r7, #15]
 8000fa2:	f043 0306 	orr.w	r3, r3, #6
 8000fa6:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 16.4;
 8000fa8:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <icm20948_gyro_full_scale_select+0x80>)
 8000faa:	4a0a      	ldr	r2, [pc, #40]	; (8000fd4 <icm20948_gyro_full_scale_select+0x90>)
 8000fac:	601a      	str	r2, [r3, #0]
			break;
 8000fae:	bf00      	nop
	}

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8000fb0:	7bfb      	ldrb	r3, [r7, #15]
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	2101      	movs	r1, #1
 8000fb6:	2020      	movs	r0, #32
 8000fb8:	f000 f8b6 	bl	8001128 <write_single_icm20948_reg>
}
 8000fbc:	bf00      	nop
 8000fbe:	3710      	adds	r7, #16
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	240004a0 	.word	0x240004a0
 8000fc8:	43030000 	.word	0x43030000
 8000fcc:	42830000 	.word	0x42830000
 8000fd0:	42033333 	.word	0x42033333
 8000fd4:	41833333 	.word	0x41833333

08000fd8 <icm20948_accel_full_scale_select>:

void icm20948_accel_full_scale_select(accel_full_scale full_scale)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	4603      	mov	r3, r0
 8000fe0:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 8000fe2:	2114      	movs	r1, #20
 8000fe4:	2020      	movs	r0, #32
 8000fe6:	f000 f86f 	bl	80010c8 <read_single_icm20948_reg>
 8000fea:	4603      	mov	r3, r0
 8000fec:	73fb      	strb	r3, [r7, #15]
	
	switch(full_scale)
 8000fee:	79fb      	ldrb	r3, [r7, #7]
 8000ff0:	2b03      	cmp	r3, #3
 8000ff2:	d82b      	bhi.n	800104c <icm20948_accel_full_scale_select+0x74>
 8000ff4:	a201      	add	r2, pc, #4	; (adr r2, 8000ffc <icm20948_accel_full_scale_select+0x24>)
 8000ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ffa:	bf00      	nop
 8000ffc:	0800100d 	.word	0x0800100d
 8001000:	08001017 	.word	0x08001017
 8001004:	08001029 	.word	0x08001029
 8001008:	0800103b 	.word	0x0800103b
	{
		case _2g :
			new_val |= 0x00;
			accel_scale_factor = 16384;
 800100c:	4b14      	ldr	r3, [pc, #80]	; (8001060 <icm20948_accel_full_scale_select+0x88>)
 800100e:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 8001012:	601a      	str	r2, [r3, #0]
			break;
 8001014:	e01a      	b.n	800104c <icm20948_accel_full_scale_select+0x74>
		case _4g :
			new_val |= 0x02;
 8001016:	7bfb      	ldrb	r3, [r7, #15]
 8001018:	f043 0302 	orr.w	r3, r3, #2
 800101c:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 8192;
 800101e:	4b10      	ldr	r3, [pc, #64]	; (8001060 <icm20948_accel_full_scale_select+0x88>)
 8001020:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 8001024:	601a      	str	r2, [r3, #0]
			break;
 8001026:	e011      	b.n	800104c <icm20948_accel_full_scale_select+0x74>
		case _8g :
			new_val |= 0x04;
 8001028:	7bfb      	ldrb	r3, [r7, #15]
 800102a:	f043 0304 	orr.w	r3, r3, #4
 800102e:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 4096;
 8001030:	4b0b      	ldr	r3, [pc, #44]	; (8001060 <icm20948_accel_full_scale_select+0x88>)
 8001032:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8001036:	601a      	str	r2, [r3, #0]
			break;
 8001038:	e008      	b.n	800104c <icm20948_accel_full_scale_select+0x74>
		case _16g :
			new_val |= 0x06;
 800103a:	7bfb      	ldrb	r3, [r7, #15]
 800103c:	f043 0306 	orr.w	r3, r3, #6
 8001040:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 2048;
 8001042:	4b07      	ldr	r3, [pc, #28]	; (8001060 <icm20948_accel_full_scale_select+0x88>)
 8001044:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 8001048:	601a      	str	r2, [r3, #0]
			break;
 800104a:	bf00      	nop
	}

	write_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG, new_val);
 800104c:	7bfb      	ldrb	r3, [r7, #15]
 800104e:	461a      	mov	r2, r3
 8001050:	2114      	movs	r1, #20
 8001052:	2020      	movs	r0, #32
 8001054:	f000 f868 	bl	8001128 <write_single_icm20948_reg>
}
 8001058:	bf00      	nop
 800105a:	3710      	adds	r7, #16
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	240004a4 	.word	0x240004a4

08001064 <cs_high>:


/* Static Functions */
static void cs_high()
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, SET);	
 8001068:	2201      	movs	r2, #1
 800106a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800106e:	4802      	ldr	r0, [pc, #8]	; (8001078 <cs_high+0x14>)
 8001070:	f000 ffd2 	bl	8002018 <HAL_GPIO_WritePin>
}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}
 8001078:	58020400 	.word	0x58020400

0800107c <cs_low>:

static void cs_low()
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, RESET);
 8001080:	2200      	movs	r2, #0
 8001082:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001086:	4802      	ldr	r0, [pc, #8]	; (8001090 <cs_low+0x14>)
 8001088:	f000 ffc6 	bl	8002018 <HAL_GPIO_WritePin>
}
 800108c:	bf00      	nop
 800108e:	bd80      	pop	{r7, pc}
 8001090:	58020400 	.word	0x58020400

08001094 <select_user_bank>:

static void select_user_bank(userbank ub)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	71fb      	strb	r3, [r7, #7]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | REG_BANK_SEL;
 800109e:	237f      	movs	r3, #127	; 0x7f
 80010a0:	733b      	strb	r3, [r7, #12]
	write_reg[1] = ub;
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	737b      	strb	r3, [r7, #13]

	cs_low();
 80010a6:	f7ff ffe9 	bl	800107c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
 80010aa:	f107 010c 	add.w	r1, r7, #12
 80010ae:	230a      	movs	r3, #10
 80010b0:	2202      	movs	r2, #2
 80010b2:	4804      	ldr	r0, [pc, #16]	; (80010c4 <select_user_bank+0x30>)
 80010b4:	f003 fe70 	bl	8004d98 <HAL_SPI_Transmit>
	cs_high();
 80010b8:	f7ff ffd4 	bl	8001064 <cs_high>
}
 80010bc:	bf00      	nop
 80010be:	3710      	adds	r7, #16
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	240004b0 	.word	0x240004b0

080010c8 <read_single_icm20948_reg>:

static uint8_t read_single_icm20948_reg(userbank ub, uint8_t reg)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	460a      	mov	r2, r1
 80010d2:	71fb      	strb	r3, [r7, #7]
 80010d4:	4613      	mov	r3, r2
 80010d6:	71bb      	strb	r3, [r7, #6]
	uint8_t read_reg = READ | reg;
 80010d8:	79bb      	ldrb	r3, [r7, #6]
 80010da:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	73fb      	strb	r3, [r7, #15]
	uint8_t reg_val = 0x00;
 80010e2:	2300      	movs	r3, #0
 80010e4:	73bb      	strb	r3, [r7, #14]
	select_user_bank(ub);
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff ffd3 	bl	8001094 <select_user_bank>

	cs_low();
 80010ee:	f7ff ffc5 	bl	800107c <cs_low>

	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 100000);
 80010f2:	f107 010f 	add.w	r1, r7, #15
 80010f6:	4b0a      	ldr	r3, [pc, #40]	; (8001120 <read_single_icm20948_reg+0x58>)
 80010f8:	2201      	movs	r2, #1
 80010fa:	480a      	ldr	r0, [pc, #40]	; (8001124 <read_single_icm20948_reg+0x5c>)
 80010fc:	f003 fe4c 	bl	8004d98 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, &reg_val, 1, 1000);
 8001100:	f107 010e 	add.w	r1, r7, #14
 8001104:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001108:	2201      	movs	r2, #1
 800110a:	4806      	ldr	r0, [pc, #24]	; (8001124 <read_single_icm20948_reg+0x5c>)
 800110c:	f004 f840 	bl	8005190 <HAL_SPI_Receive>

//	HAL_SPI_TransmitReceive(ICM20948_SPI, &read_reg, &reg_val, 1, HAL_MAX_DELAY);

	cs_high();
 8001110:	f7ff ffa8 	bl	8001064 <cs_high>

	return reg_val;
 8001114:	7bbb      	ldrb	r3, [r7, #14]
}
 8001116:	4618      	mov	r0, r3
 8001118:	3710      	adds	r7, #16
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	000186a0 	.word	0x000186a0
 8001124:	240004b0 	.word	0x240004b0

08001128 <write_single_icm20948_reg>:

static void write_single_icm20948_reg(userbank ub, uint8_t reg, uint8_t val)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
 8001132:	460b      	mov	r3, r1
 8001134:	71bb      	strb	r3, [r7, #6]
 8001136:	4613      	mov	r3, r2
 8001138:	717b      	strb	r3, [r7, #5]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | reg;
 800113a:	79bb      	ldrb	r3, [r7, #6]
 800113c:	733b      	strb	r3, [r7, #12]
	write_reg[1] = val;
 800113e:	797b      	ldrb	r3, [r7, #5]
 8001140:	737b      	strb	r3, [r7, #13]

	select_user_bank(ub);
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff ffa5 	bl	8001094 <select_user_bank>

	cs_low();
 800114a:	f7ff ff97 	bl	800107c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 1000);
 800114e:	f107 010c 	add.w	r1, r7, #12
 8001152:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001156:	2202      	movs	r2, #2
 8001158:	4804      	ldr	r0, [pc, #16]	; (800116c <write_single_icm20948_reg+0x44>)
 800115a:	f003 fe1d 	bl	8004d98 <HAL_SPI_Transmit>
	cs_high();
 800115e:	f7ff ff81 	bl	8001064 <cs_high>
}
 8001162:	bf00      	nop
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	240004b0 	.word	0x240004b0

08001170 <read_multiple_icm20948_reg>:

static uint8_t* read_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t len)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	71fb      	strb	r3, [r7, #7]
 800117a:	460b      	mov	r3, r1
 800117c:	71bb      	strb	r3, [r7, #6]
 800117e:	4613      	mov	r3, r2
 8001180:	717b      	strb	r3, [r7, #5]
	uint8_t read_reg = READ | reg;
 8001182:	79bb      	ldrb	r3, [r7, #6]
 8001184:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001188:	b2db      	uxtb	r3, r3
 800118a:	73fb      	strb	r3, [r7, #15]
	static uint8_t reg_val[6];
	select_user_bank(ub);
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff ff80 	bl	8001094 <select_user_bank>

	cs_low();
 8001194:	f7ff ff72 	bl	800107c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 8001198:	f107 010f 	add.w	r1, r7, #15
 800119c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011a0:	2201      	movs	r2, #1
 80011a2:	4809      	ldr	r0, [pc, #36]	; (80011c8 <read_multiple_icm20948_reg+0x58>)
 80011a4:	f003 fdf8 	bl	8004d98 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, reg_val, len, 1000);
 80011a8:	797b      	ldrb	r3, [r7, #5]
 80011aa:	b29a      	uxth	r2, r3
 80011ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011b0:	4906      	ldr	r1, [pc, #24]	; (80011cc <read_multiple_icm20948_reg+0x5c>)
 80011b2:	4805      	ldr	r0, [pc, #20]	; (80011c8 <read_multiple_icm20948_reg+0x58>)
 80011b4:	f003 ffec 	bl	8005190 <HAL_SPI_Receive>
	cs_high();
 80011b8:	f7ff ff54 	bl	8001064 <cs_high>

	return reg_val;
 80011bc:	4b03      	ldr	r3, [pc, #12]	; (80011cc <read_multiple_icm20948_reg+0x5c>)
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3710      	adds	r7, #16
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	240004b0 	.word	0x240004b0
 80011cc:	240004a8 	.word	0x240004a8

080011d0 <write_multiple_icm20948_reg>:

static void write_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t* val, uint8_t len)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	603a      	str	r2, [r7, #0]
 80011d8:	461a      	mov	r2, r3
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]
 80011de:	460b      	mov	r3, r1
 80011e0:	71bb      	strb	r3, [r7, #6]
 80011e2:	4613      	mov	r3, r2
 80011e4:	717b      	strb	r3, [r7, #5]
	uint8_t write_reg = WRITE | reg;
 80011e6:	79bb      	ldrb	r3, [r7, #6]
 80011e8:	73fb      	strb	r3, [r7, #15]
	select_user_bank(ub);
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff ff51 	bl	8001094 <select_user_bank>

	cs_low();
 80011f2:	f7ff ff43 	bl	800107c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &write_reg, 1, 1000);
 80011f6:	f107 010f 	add.w	r1, r7, #15
 80011fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011fe:	2201      	movs	r2, #1
 8001200:	4808      	ldr	r0, [pc, #32]	; (8001224 <write_multiple_icm20948_reg+0x54>)
 8001202:	f003 fdc9 	bl	8004d98 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(ICM20948_SPI, val, len, 1000);
 8001206:	797b      	ldrb	r3, [r7, #5]
 8001208:	b29a      	uxth	r2, r3
 800120a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800120e:	6839      	ldr	r1, [r7, #0]
 8001210:	4804      	ldr	r0, [pc, #16]	; (8001224 <write_multiple_icm20948_reg+0x54>)
 8001212:	f003 fdc1 	bl	8004d98 <HAL_SPI_Transmit>
	cs_high();
 8001216:	f7ff ff25 	bl	8001064 <cs_high>
}
 800121a:	bf00      	nop
 800121c:	3710      	adds	r7, #16
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	240004b0 	.word	0x240004b0

08001228 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800122c:	f000 fbb2 	bl	8001994 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001230:	f000 f80c 	bl	800124c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001234:	f7ff fad0 	bl	80007d8 <MX_GPIO_Init>
  MX_SPI2_Init();
 8001238:	f000 f87c 	bl	8001334 <MX_SPI2_Init>
  MX_UART5_Init();
 800123c:	f000 facc 	bl	80017d8 <MX_UART5_Init>
//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001240:	f7ff fa56 	bl	80006f0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001244:	f005 fc9e 	bl	8006b84 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // OS takes over
  // this while is never reached
  while (1)
 8001248:	e7fe      	b.n	8001248 <main+0x20>
	...

0800124c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b09c      	sub	sp, #112	; 0x70
 8001250:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001252:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001256:	224c      	movs	r2, #76	; 0x4c
 8001258:	2100      	movs	r1, #0
 800125a:	4618      	mov	r0, r3
 800125c:	f007 fc6f 	bl	8008b3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001260:	1d3b      	adds	r3, r7, #4
 8001262:	2220      	movs	r2, #32
 8001264:	2100      	movs	r1, #0
 8001266:	4618      	mov	r0, r3
 8001268:	f007 fc69 	bl	8008b3e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800126c:	2002      	movs	r0, #2
 800126e:	f000 feed 	bl	800204c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001272:	2300      	movs	r3, #0
 8001274:	603b      	str	r3, [r7, #0]
 8001276:	4b2b      	ldr	r3, [pc, #172]	; (8001324 <SystemClock_Config+0xd8>)
 8001278:	699b      	ldr	r3, [r3, #24]
 800127a:	4a2a      	ldr	r2, [pc, #168]	; (8001324 <SystemClock_Config+0xd8>)
 800127c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001280:	6193      	str	r3, [r2, #24]
 8001282:	4b28      	ldr	r3, [pc, #160]	; (8001324 <SystemClock_Config+0xd8>)
 8001284:	699b      	ldr	r3, [r3, #24]
 8001286:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800128a:	603b      	str	r3, [r7, #0]
 800128c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800128e:	bf00      	nop
 8001290:	4b24      	ldr	r3, [pc, #144]	; (8001324 <SystemClock_Config+0xd8>)
 8001292:	699b      	ldr	r3, [r3, #24]
 8001294:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001298:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800129c:	d1f8      	bne.n	8001290 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800129e:	2301      	movs	r3, #1
 80012a0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012a8:	2302      	movs	r3, #2
 80012aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012ac:	2302      	movs	r3, #2
 80012ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012b0:	2301      	movs	r3, #1
 80012b2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 80012b4:	2322      	movs	r3, #34	; 0x22
 80012b6:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80012b8:	2301      	movs	r3, #1
 80012ba:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80012bc:	2303      	movs	r3, #3
 80012be:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80012c0:	2302      	movs	r3, #2
 80012c2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80012c4:	230c      	movs	r3, #12
 80012c6:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80012c8:	2300      	movs	r3, #0
 80012ca:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012d4:	4618      	mov	r0, r3
 80012d6:	f000 ff13 	bl	8002100 <HAL_RCC_OscConfig>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80012e0:	f000 f822 	bl	8001328 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e4:	233f      	movs	r3, #63	; 0x3f
 80012e6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012e8:	2303      	movs	r3, #3
 80012ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80012ec:	2300      	movs	r3, #0
 80012ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80012f0:	2308      	movs	r3, #8
 80012f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80012f4:	2340      	movs	r3, #64	; 0x40
 80012f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80012f8:	2340      	movs	r3, #64	; 0x40
 80012fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80012fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001300:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001302:	2340      	movs	r3, #64	; 0x40
 8001304:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001306:	1d3b      	adds	r3, r7, #4
 8001308:	2103      	movs	r1, #3
 800130a:	4618      	mov	r0, r3
 800130c:	f001 fad2 	bl	80028b4 <HAL_RCC_ClockConfig>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <SystemClock_Config+0xce>
  {
    Error_Handler();
 8001316:	f000 f807 	bl	8001328 <Error_Handler>
  }
}
 800131a:	bf00      	nop
 800131c:	3770      	adds	r7, #112	; 0x70
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	58024800 	.word	0x58024800

08001328 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800132c:	b672      	cpsid	i
}
 800132e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001330:	e7fe      	b.n	8001330 <Error_Handler+0x8>
	...

08001334 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001338:	4b29      	ldr	r3, [pc, #164]	; (80013e0 <MX_SPI2_Init+0xac>)
 800133a:	4a2a      	ldr	r2, [pc, #168]	; (80013e4 <MX_SPI2_Init+0xb0>)
 800133c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800133e:	4b28      	ldr	r3, [pc, #160]	; (80013e0 <MX_SPI2_Init+0xac>)
 8001340:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001344:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001346:	4b26      	ldr	r3, [pc, #152]	; (80013e0 <MX_SPI2_Init+0xac>)
 8001348:	2200      	movs	r2, #0
 800134a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800134c:	4b24      	ldr	r3, [pc, #144]	; (80013e0 <MX_SPI2_Init+0xac>)
 800134e:	2207      	movs	r2, #7
 8001350:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001352:	4b23      	ldr	r3, [pc, #140]	; (80013e0 <MX_SPI2_Init+0xac>)
 8001354:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001358:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800135a:	4b21      	ldr	r3, [pc, #132]	; (80013e0 <MX_SPI2_Init+0xac>)
 800135c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001360:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001362:	4b1f      	ldr	r3, [pc, #124]	; (80013e0 <MX_SPI2_Init+0xac>)
 8001364:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001368:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800136a:	4b1d      	ldr	r3, [pc, #116]	; (80013e0 <MX_SPI2_Init+0xac>)
 800136c:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8001370:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001372:	4b1b      	ldr	r3, [pc, #108]	; (80013e0 <MX_SPI2_Init+0xac>)
 8001374:	2200      	movs	r2, #0
 8001376:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001378:	4b19      	ldr	r3, [pc, #100]	; (80013e0 <MX_SPI2_Init+0xac>)
 800137a:	2200      	movs	r2, #0
 800137c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800137e:	4b18      	ldr	r3, [pc, #96]	; (80013e0 <MX_SPI2_Init+0xac>)
 8001380:	2200      	movs	r2, #0
 8001382:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001384:	4b16      	ldr	r3, [pc, #88]	; (80013e0 <MX_SPI2_Init+0xac>)
 8001386:	2200      	movs	r2, #0
 8001388:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800138a:	4b15      	ldr	r3, [pc, #84]	; (80013e0 <MX_SPI2_Init+0xac>)
 800138c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001390:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001392:	4b13      	ldr	r3, [pc, #76]	; (80013e0 <MX_SPI2_Init+0xac>)
 8001394:	2200      	movs	r2, #0
 8001396:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001398:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <MX_SPI2_Init+0xac>)
 800139a:	2200      	movs	r2, #0
 800139c:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800139e:	4b10      	ldr	r3, [pc, #64]	; (80013e0 <MX_SPI2_Init+0xac>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80013a4:	4b0e      	ldr	r3, [pc, #56]	; (80013e0 <MX_SPI2_Init+0xac>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80013aa:	4b0d      	ldr	r3, [pc, #52]	; (80013e0 <MX_SPI2_Init+0xac>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80013b0:	4b0b      	ldr	r3, [pc, #44]	; (80013e0 <MX_SPI2_Init+0xac>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80013b6:	4b0a      	ldr	r3, [pc, #40]	; (80013e0 <MX_SPI2_Init+0xac>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_ENABLE;
 80013bc:	4b08      	ldr	r3, [pc, #32]	; (80013e0 <MX_SPI2_Init+0xac>)
 80013be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80013c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80013c4:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <MX_SPI2_Init+0xac>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80013ca:	4805      	ldr	r0, [pc, #20]	; (80013e0 <MX_SPI2_Init+0xac>)
 80013cc:	f003 fbc0 	bl	8004b50 <HAL_SPI_Init>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_SPI2_Init+0xa6>
  {
    Error_Handler();
 80013d6:	f7ff ffa7 	bl	8001328 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	240004b0 	.word	0x240004b0
 80013e4:	40003800 	.word	0x40003800

080013e8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b0b8      	sub	sp, #224	; 0xe0
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001400:	f107 0310 	add.w	r3, r7, #16
 8001404:	22b8      	movs	r2, #184	; 0xb8
 8001406:	2100      	movs	r1, #0
 8001408:	4618      	mov	r0, r3
 800140a:	f007 fb98 	bl	8008b3e <memset>
  if(spiHandle->Instance==SPI2)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a2f      	ldr	r2, [pc, #188]	; (80014d0 <HAL_SPI_MspInit+0xe8>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d156      	bne.n	80014c6 <HAL_SPI_MspInit+0xde>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001418:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800141c:	f04f 0300 	mov.w	r3, #0
 8001420:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8001424:	2301      	movs	r3, #1
 8001426:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 8001428:	230c      	movs	r3, #12
 800142a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 800142c:	2302      	movs	r3, #2
 800142e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001430:	2302      	movs	r3, #2
 8001432:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001434:	2302      	movs	r3, #2
 8001436:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001438:	23c0      	movs	r3, #192	; 0xc0
 800143a:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800143c:	2300      	movs	r3, #0
 800143e:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 8001440:	2300      	movs	r3, #0
 8001442:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8001444:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001448:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800144a:	f107 0310 	add.w	r3, r7, #16
 800144e:	4618      	mov	r0, r3
 8001450:	f001 fdbc 	bl	8002fcc <HAL_RCCEx_PeriphCLKConfig>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <HAL_SPI_MspInit+0x76>
    {
      Error_Handler();
 800145a:	f7ff ff65 	bl	8001328 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800145e:	4b1d      	ldr	r3, [pc, #116]	; (80014d4 <HAL_SPI_MspInit+0xec>)
 8001460:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001464:	4a1b      	ldr	r2, [pc, #108]	; (80014d4 <HAL_SPI_MspInit+0xec>)
 8001466:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800146a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800146e:	4b19      	ldr	r3, [pc, #100]	; (80014d4 <HAL_SPI_MspInit+0xec>)
 8001470:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001474:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001478:	60fb      	str	r3, [r7, #12]
 800147a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800147c:	4b15      	ldr	r3, [pc, #84]	; (80014d4 <HAL_SPI_MspInit+0xec>)
 800147e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001482:	4a14      	ldr	r2, [pc, #80]	; (80014d4 <HAL_SPI_MspInit+0xec>)
 8001484:	f043 0302 	orr.w	r3, r3, #2
 8001488:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800148c:	4b11      	ldr	r3, [pc, #68]	; (80014d4 <HAL_SPI_MspInit+0xec>)
 800148e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	60bb      	str	r3, [r7, #8]
 8001498:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800149a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800149e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a2:	2302      	movs	r3, #2
 80014a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a8:	2300      	movs	r3, #0
 80014aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ae:	2300      	movs	r3, #0
 80014b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014b4:	2305      	movs	r3, #5
 80014b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ba:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80014be:	4619      	mov	r1, r3
 80014c0:	4805      	ldr	r0, [pc, #20]	; (80014d8 <HAL_SPI_MspInit+0xf0>)
 80014c2:	f000 fc01 	bl	8001cc8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80014c6:	bf00      	nop
 80014c8:	37e0      	adds	r7, #224	; 0xe0
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40003800 	.word	0x40003800
 80014d4:	58024400 	.word	0x58024400
 80014d8:	58020400 	.word	0x58020400

080014dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e2:	4b0c      	ldr	r3, [pc, #48]	; (8001514 <HAL_MspInit+0x38>)
 80014e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80014e8:	4a0a      	ldr	r2, [pc, #40]	; (8001514 <HAL_MspInit+0x38>)
 80014ea:	f043 0302 	orr.w	r3, r3, #2
 80014ee:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80014f2:	4b08      	ldr	r3, [pc, #32]	; (8001514 <HAL_MspInit+0x38>)
 80014f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80014f8:	f003 0302 	and.w	r3, r3, #2
 80014fc:	607b      	str	r3, [r7, #4]
 80014fe:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001500:	2200      	movs	r2, #0
 8001502:	210f      	movs	r1, #15
 8001504:	f06f 0001 	mvn.w	r0, #1
 8001508:	f000 fbb7 	bl	8001c7a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800150c:	bf00      	nop
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	58024400 	.word	0x58024400

08001518 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800151c:	e7fe      	b.n	800151c <NMI_Handler+0x4>

0800151e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800151e:	b480      	push	{r7}
 8001520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001522:	e7fe      	b.n	8001522 <HardFault_Handler+0x4>

08001524 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001528:	e7fe      	b.n	8001528 <MemManage_Handler+0x4>

0800152a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800152a:	b480      	push	{r7}
 800152c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800152e:	e7fe      	b.n	800152e <BusFault_Handler+0x4>

08001530 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001534:	e7fe      	b.n	8001534 <UsageFault_Handler+0x4>

08001536 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001536:	b480      	push	{r7}
 8001538:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001548:	f000 fa96 	bl	8001a78 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800154c:	f006 f91c 	bl	8007788 <xTaskGetSchedulerState>
 8001550:	4603      	mov	r3, r0
 8001552:	2b01      	cmp	r3, #1
 8001554:	d001      	beq.n	800155a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001556:	f006 fb57 	bl	8007c08 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}

0800155e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800155e:	b480      	push	{r7}
 8001560:	af00      	add	r7, sp, #0
  return 1;
 8001562:	2301      	movs	r3, #1
}
 8001564:	4618      	mov	r0, r3
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr

0800156e <_kill>:

int _kill(int pid, int sig)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	b082      	sub	sp, #8
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
 8001576:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001578:	f007 fb8a 	bl	8008c90 <__errno>
 800157c:	4603      	mov	r3, r0
 800157e:	2216      	movs	r2, #22
 8001580:	601a      	str	r2, [r3, #0]
  return -1;
 8001582:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001586:	4618      	mov	r0, r3
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <_exit>:

void _exit (int status)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	b082      	sub	sp, #8
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001596:	f04f 31ff 	mov.w	r1, #4294967295
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f7ff ffe7 	bl	800156e <_kill>
  while (1) {}    /* Make sure we hang here */
 80015a0:	e7fe      	b.n	80015a0 <_exit+0x12>

080015a2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b086      	sub	sp, #24
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	60f8      	str	r0, [r7, #12]
 80015aa:	60b9      	str	r1, [r7, #8]
 80015ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
 80015b2:	e00a      	b.n	80015ca <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015b4:	f3af 8000 	nop.w
 80015b8:	4601      	mov	r1, r0
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	1c5a      	adds	r2, r3, #1
 80015be:	60ba      	str	r2, [r7, #8]
 80015c0:	b2ca      	uxtb	r2, r1
 80015c2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	3301      	adds	r3, #1
 80015c8:	617b      	str	r3, [r7, #20]
 80015ca:	697a      	ldr	r2, [r7, #20]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	dbf0      	blt.n	80015b4 <_read+0x12>
  }

  return len;
 80015d2:	687b      	ldr	r3, [r7, #4]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3718      	adds	r7, #24
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b086      	sub	sp, #24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e8:	2300      	movs	r3, #0
 80015ea:	617b      	str	r3, [r7, #20]
 80015ec:	e009      	b.n	8001602 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	1c5a      	adds	r2, r3, #1
 80015f2:	60ba      	str	r2, [r7, #8]
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	3301      	adds	r3, #1
 8001600:	617b      	str	r3, [r7, #20]
 8001602:	697a      	ldr	r2, [r7, #20]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	429a      	cmp	r2, r3
 8001608:	dbf1      	blt.n	80015ee <_write+0x12>
  }
  return len;
 800160a:	687b      	ldr	r3, [r7, #4]
}
 800160c:	4618      	mov	r0, r3
 800160e:	3718      	adds	r7, #24
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}

08001614 <_close>:

int _close(int file)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800161c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001620:	4618      	mov	r0, r3
 8001622:	370c      	adds	r7, #12
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr

0800162c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800163c:	605a      	str	r2, [r3, #4]
  return 0;
 800163e:	2300      	movs	r3, #0
}
 8001640:	4618      	mov	r0, r3
 8001642:	370c      	adds	r7, #12
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr

0800164c <_isatty>:

int _isatty(int file)
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001654:	2301      	movs	r3, #1
}
 8001656:	4618      	mov	r0, r3
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001662:	b480      	push	{r7}
 8001664:	b085      	sub	sp, #20
 8001666:	af00      	add	r7, sp, #0
 8001668:	60f8      	str	r0, [r7, #12]
 800166a:	60b9      	str	r1, [r7, #8]
 800166c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800166e:	2300      	movs	r3, #0
}
 8001670:	4618      	mov	r0, r3
 8001672:	3714      	adds	r7, #20
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr

0800167c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b086      	sub	sp, #24
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001684:	4a14      	ldr	r2, [pc, #80]	; (80016d8 <_sbrk+0x5c>)
 8001686:	4b15      	ldr	r3, [pc, #84]	; (80016dc <_sbrk+0x60>)
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001690:	4b13      	ldr	r3, [pc, #76]	; (80016e0 <_sbrk+0x64>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d102      	bne.n	800169e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001698:	4b11      	ldr	r3, [pc, #68]	; (80016e0 <_sbrk+0x64>)
 800169a:	4a12      	ldr	r2, [pc, #72]	; (80016e4 <_sbrk+0x68>)
 800169c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800169e:	4b10      	ldr	r3, [pc, #64]	; (80016e0 <_sbrk+0x64>)
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4413      	add	r3, r2
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d207      	bcs.n	80016bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016ac:	f007 faf0 	bl	8008c90 <__errno>
 80016b0:	4603      	mov	r3, r0
 80016b2:	220c      	movs	r2, #12
 80016b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016b6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ba:	e009      	b.n	80016d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016bc:	4b08      	ldr	r3, [pc, #32]	; (80016e0 <_sbrk+0x64>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016c2:	4b07      	ldr	r3, [pc, #28]	; (80016e0 <_sbrk+0x64>)
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4413      	add	r3, r2
 80016ca:	4a05      	ldr	r2, [pc, #20]	; (80016e0 <_sbrk+0x64>)
 80016cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016ce:	68fb      	ldr	r3, [r7, #12]
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3718      	adds	r7, #24
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	24050000 	.word	0x24050000
 80016dc:	00000400 	.word	0x00000400
 80016e0:	24000538 	.word	0x24000538
 80016e4:	24004478 	.word	0x24004478

080016e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80016ec:	4b32      	ldr	r3, [pc, #200]	; (80017b8 <SystemInit+0xd0>)
 80016ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016f2:	4a31      	ldr	r2, [pc, #196]	; (80017b8 <SystemInit+0xd0>)
 80016f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80016fc:	4b2f      	ldr	r3, [pc, #188]	; (80017bc <SystemInit+0xd4>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 030f 	and.w	r3, r3, #15
 8001704:	2b06      	cmp	r3, #6
 8001706:	d807      	bhi.n	8001718 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001708:	4b2c      	ldr	r3, [pc, #176]	; (80017bc <SystemInit+0xd4>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f023 030f 	bic.w	r3, r3, #15
 8001710:	4a2a      	ldr	r2, [pc, #168]	; (80017bc <SystemInit+0xd4>)
 8001712:	f043 0307 	orr.w	r3, r3, #7
 8001716:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001718:	4b29      	ldr	r3, [pc, #164]	; (80017c0 <SystemInit+0xd8>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a28      	ldr	r2, [pc, #160]	; (80017c0 <SystemInit+0xd8>)
 800171e:	f043 0301 	orr.w	r3, r3, #1
 8001722:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001724:	4b26      	ldr	r3, [pc, #152]	; (80017c0 <SystemInit+0xd8>)
 8001726:	2200      	movs	r2, #0
 8001728:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800172a:	4b25      	ldr	r3, [pc, #148]	; (80017c0 <SystemInit+0xd8>)
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	4924      	ldr	r1, [pc, #144]	; (80017c0 <SystemInit+0xd8>)
 8001730:	4b24      	ldr	r3, [pc, #144]	; (80017c4 <SystemInit+0xdc>)
 8001732:	4013      	ands	r3, r2
 8001734:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001736:	4b21      	ldr	r3, [pc, #132]	; (80017bc <SystemInit+0xd4>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0308 	and.w	r3, r3, #8
 800173e:	2b00      	cmp	r3, #0
 8001740:	d007      	beq.n	8001752 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001742:	4b1e      	ldr	r3, [pc, #120]	; (80017bc <SystemInit+0xd4>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f023 030f 	bic.w	r3, r3, #15
 800174a:	4a1c      	ldr	r2, [pc, #112]	; (80017bc <SystemInit+0xd4>)
 800174c:	f043 0307 	orr.w	r3, r3, #7
 8001750:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001752:	4b1b      	ldr	r3, [pc, #108]	; (80017c0 <SystemInit+0xd8>)
 8001754:	2200      	movs	r2, #0
 8001756:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001758:	4b19      	ldr	r3, [pc, #100]	; (80017c0 <SystemInit+0xd8>)
 800175a:	2200      	movs	r2, #0
 800175c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800175e:	4b18      	ldr	r3, [pc, #96]	; (80017c0 <SystemInit+0xd8>)
 8001760:	2200      	movs	r2, #0
 8001762:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001764:	4b16      	ldr	r3, [pc, #88]	; (80017c0 <SystemInit+0xd8>)
 8001766:	4a18      	ldr	r2, [pc, #96]	; (80017c8 <SystemInit+0xe0>)
 8001768:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800176a:	4b15      	ldr	r3, [pc, #84]	; (80017c0 <SystemInit+0xd8>)
 800176c:	4a17      	ldr	r2, [pc, #92]	; (80017cc <SystemInit+0xe4>)
 800176e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001770:	4b13      	ldr	r3, [pc, #76]	; (80017c0 <SystemInit+0xd8>)
 8001772:	4a17      	ldr	r2, [pc, #92]	; (80017d0 <SystemInit+0xe8>)
 8001774:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001776:	4b12      	ldr	r3, [pc, #72]	; (80017c0 <SystemInit+0xd8>)
 8001778:	2200      	movs	r2, #0
 800177a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800177c:	4b10      	ldr	r3, [pc, #64]	; (80017c0 <SystemInit+0xd8>)
 800177e:	4a14      	ldr	r2, [pc, #80]	; (80017d0 <SystemInit+0xe8>)
 8001780:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001782:	4b0f      	ldr	r3, [pc, #60]	; (80017c0 <SystemInit+0xd8>)
 8001784:	2200      	movs	r2, #0
 8001786:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001788:	4b0d      	ldr	r3, [pc, #52]	; (80017c0 <SystemInit+0xd8>)
 800178a:	4a11      	ldr	r2, [pc, #68]	; (80017d0 <SystemInit+0xe8>)
 800178c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800178e:	4b0c      	ldr	r3, [pc, #48]	; (80017c0 <SystemInit+0xd8>)
 8001790:	2200      	movs	r2, #0
 8001792:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001794:	4b0a      	ldr	r3, [pc, #40]	; (80017c0 <SystemInit+0xd8>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a09      	ldr	r2, [pc, #36]	; (80017c0 <SystemInit+0xd8>)
 800179a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800179e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80017a0:	4b07      	ldr	r3, [pc, #28]	; (80017c0 <SystemInit+0xd8>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80017a6:	4b0b      	ldr	r3, [pc, #44]	; (80017d4 <SystemInit+0xec>)
 80017a8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80017ac:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80017ae:	bf00      	nop
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	e000ed00 	.word	0xe000ed00
 80017bc:	52002000 	.word	0x52002000
 80017c0:	58024400 	.word	0x58024400
 80017c4:	eaf6ed7f 	.word	0xeaf6ed7f
 80017c8:	02020200 	.word	0x02020200
 80017cc:	01ff0000 	.word	0x01ff0000
 80017d0:	01010280 	.word	0x01010280
 80017d4:	52004000 	.word	0x52004000

080017d8 <MX_UART5_Init>:

UART_HandleTypeDef huart5;

/* UART5 init function */
void MX_UART5_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80017dc:	4b22      	ldr	r3, [pc, #136]	; (8001868 <MX_UART5_Init+0x90>)
 80017de:	4a23      	ldr	r2, [pc, #140]	; (800186c <MX_UART5_Init+0x94>)
 80017e0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 80017e2:	4b21      	ldr	r3, [pc, #132]	; (8001868 <MX_UART5_Init+0x90>)
 80017e4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80017e8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80017ea:	4b1f      	ldr	r3, [pc, #124]	; (8001868 <MX_UART5_Init+0x90>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80017f0:	4b1d      	ldr	r3, [pc, #116]	; (8001868 <MX_UART5_Init+0x90>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80017f6:	4b1c      	ldr	r3, [pc, #112]	; (8001868 <MX_UART5_Init+0x90>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80017fc:	4b1a      	ldr	r3, [pc, #104]	; (8001868 <MX_UART5_Init+0x90>)
 80017fe:	220c      	movs	r2, #12
 8001800:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001802:	4b19      	ldr	r3, [pc, #100]	; (8001868 <MX_UART5_Init+0x90>)
 8001804:	2200      	movs	r2, #0
 8001806:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001808:	4b17      	ldr	r3, [pc, #92]	; (8001868 <MX_UART5_Init+0x90>)
 800180a:	2200      	movs	r2, #0
 800180c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800180e:	4b16      	ldr	r3, [pc, #88]	; (8001868 <MX_UART5_Init+0x90>)
 8001810:	2200      	movs	r2, #0
 8001812:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001814:	4b14      	ldr	r3, [pc, #80]	; (8001868 <MX_UART5_Init+0x90>)
 8001816:	2200      	movs	r2, #0
 8001818:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800181a:	4b13      	ldr	r3, [pc, #76]	; (8001868 <MX_UART5_Init+0x90>)
 800181c:	2200      	movs	r2, #0
 800181e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001820:	4811      	ldr	r0, [pc, #68]	; (8001868 <MX_UART5_Init+0x90>)
 8001822:	f003 ff2e 	bl	8005682 <HAL_UART_Init>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 800182c:	f7ff fd7c 	bl	8001328 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001830:	2100      	movs	r1, #0
 8001832:	480d      	ldr	r0, [pc, #52]	; (8001868 <MX_UART5_Init+0x90>)
 8001834:	f005 f8c3 	bl	80069be <HAL_UARTEx_SetTxFifoThreshold>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 800183e:	f7ff fd73 	bl	8001328 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001842:	2100      	movs	r1, #0
 8001844:	4808      	ldr	r0, [pc, #32]	; (8001868 <MX_UART5_Init+0x90>)
 8001846:	f005 f8f8 	bl	8006a3a <HAL_UARTEx_SetRxFifoThreshold>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8001850:	f7ff fd6a 	bl	8001328 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8001854:	4804      	ldr	r0, [pc, #16]	; (8001868 <MX_UART5_Init+0x90>)
 8001856:	f005 f879 	bl	800694c <HAL_UARTEx_DisableFifoMode>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8001860:	f7ff fd62 	bl	8001328 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001864:	bf00      	nop
 8001866:	bd80      	pop	{r7, pc}
 8001868:	2400053c 	.word	0x2400053c
 800186c:	40005000 	.word	0x40005000

08001870 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b0b8      	sub	sp, #224	; 0xe0
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001878:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	605a      	str	r2, [r3, #4]
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	60da      	str	r2, [r3, #12]
 8001886:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001888:	f107 0310 	add.w	r3, r7, #16
 800188c:	22b8      	movs	r2, #184	; 0xb8
 800188e:	2100      	movs	r1, #0
 8001890:	4618      	mov	r0, r3
 8001892:	f007 f954 	bl	8008b3e <memset>
  if(uartHandle->Instance==UART5)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a26      	ldr	r2, [pc, #152]	; (8001934 <HAL_UART_MspInit+0xc4>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d145      	bne.n	800192c <HAL_UART_MspInit+0xbc>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80018a0:	f04f 0202 	mov.w	r2, #2
 80018a4:	f04f 0300 	mov.w	r3, #0
 80018a8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80018ac:	2300      	movs	r3, #0
 80018ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018b2:	f107 0310 	add.w	r3, r7, #16
 80018b6:	4618      	mov	r0, r3
 80018b8:	f001 fb88 	bl	8002fcc <HAL_RCCEx_PeriphCLKConfig>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80018c2:	f7ff fd31 	bl	8001328 <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80018c6:	4b1c      	ldr	r3, [pc, #112]	; (8001938 <HAL_UART_MspInit+0xc8>)
 80018c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80018cc:	4a1a      	ldr	r2, [pc, #104]	; (8001938 <HAL_UART_MspInit+0xc8>)
 80018ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80018d2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80018d6:	4b18      	ldr	r3, [pc, #96]	; (8001938 <HAL_UART_MspInit+0xc8>)
 80018d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80018dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018e0:	60fb      	str	r3, [r7, #12]
 80018e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e4:	4b14      	ldr	r3, [pc, #80]	; (8001938 <HAL_UART_MspInit+0xc8>)
 80018e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018ea:	4a13      	ldr	r2, [pc, #76]	; (8001938 <HAL_UART_MspInit+0xc8>)
 80018ec:	f043 0302 	orr.w	r3, r3, #2
 80018f0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80018f4:	4b10      	ldr	r3, [pc, #64]	; (8001938 <HAL_UART_MspInit+0xc8>)
 80018f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	60bb      	str	r3, [r7, #8]
 8001900:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PB5     ------> UART5_RX
    PB6     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001902:	2360      	movs	r3, #96	; 0x60
 8001904:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001908:	2302      	movs	r3, #2
 800190a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190e:	2300      	movs	r3, #0
 8001910:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001914:	2300      	movs	r3, #0
 8001916:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 800191a:	230e      	movs	r3, #14
 800191c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001920:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001924:	4619      	mov	r1, r3
 8001926:	4805      	ldr	r0, [pc, #20]	; (800193c <HAL_UART_MspInit+0xcc>)
 8001928:	f000 f9ce 	bl	8001cc8 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 800192c:	bf00      	nop
 800192e:	37e0      	adds	r7, #224	; 0xe0
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40005000 	.word	0x40005000
 8001938:	58024400 	.word	0x58024400
 800193c:	58020400 	.word	0x58020400

08001940 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001940:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001978 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001944:	f7ff fed0 	bl	80016e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001948:	480c      	ldr	r0, [pc, #48]	; (800197c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800194a:	490d      	ldr	r1, [pc, #52]	; (8001980 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800194c:	4a0d      	ldr	r2, [pc, #52]	; (8001984 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800194e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001950:	e002      	b.n	8001958 <LoopCopyDataInit>

08001952 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001952:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001954:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001956:	3304      	adds	r3, #4

08001958 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001958:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800195a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800195c:	d3f9      	bcc.n	8001952 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800195e:	4a0a      	ldr	r2, [pc, #40]	; (8001988 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001960:	4c0a      	ldr	r4, [pc, #40]	; (800198c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001962:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001964:	e001      	b.n	800196a <LoopFillZerobss>

08001966 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001966:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001968:	3204      	adds	r2, #4

0800196a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800196a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800196c:	d3fb      	bcc.n	8001966 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800196e:	f007 f995 	bl	8008c9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001972:	f7ff fc59 	bl	8001228 <main>
  bx  lr
 8001976:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001978:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800197c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001980:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8001984:	0800b114 	.word	0x0800b114
  ldr r2, =_sbss
 8001988:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 800198c:	24004474 	.word	0x24004474

08001990 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001990:	e7fe      	b.n	8001990 <ADC3_IRQHandler>
	...

08001994 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800199a:	2003      	movs	r0, #3
 800199c:	f000 f962 	bl	8001c64 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80019a0:	f001 f93e 	bl	8002c20 <HAL_RCC_GetSysClockFreq>
 80019a4:	4602      	mov	r2, r0
 80019a6:	4b15      	ldr	r3, [pc, #84]	; (80019fc <HAL_Init+0x68>)
 80019a8:	699b      	ldr	r3, [r3, #24]
 80019aa:	0a1b      	lsrs	r3, r3, #8
 80019ac:	f003 030f 	and.w	r3, r3, #15
 80019b0:	4913      	ldr	r1, [pc, #76]	; (8001a00 <HAL_Init+0x6c>)
 80019b2:	5ccb      	ldrb	r3, [r1, r3]
 80019b4:	f003 031f 	and.w	r3, r3, #31
 80019b8:	fa22 f303 	lsr.w	r3, r2, r3
 80019bc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80019be:	4b0f      	ldr	r3, [pc, #60]	; (80019fc <HAL_Init+0x68>)
 80019c0:	699b      	ldr	r3, [r3, #24]
 80019c2:	f003 030f 	and.w	r3, r3, #15
 80019c6:	4a0e      	ldr	r2, [pc, #56]	; (8001a00 <HAL_Init+0x6c>)
 80019c8:	5cd3      	ldrb	r3, [r2, r3]
 80019ca:	f003 031f 	and.w	r3, r3, #31
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	fa22 f303 	lsr.w	r3, r2, r3
 80019d4:	4a0b      	ldr	r2, [pc, #44]	; (8001a04 <HAL_Init+0x70>)
 80019d6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80019d8:	4a0b      	ldr	r2, [pc, #44]	; (8001a08 <HAL_Init+0x74>)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019de:	200f      	movs	r0, #15
 80019e0:	f000 f814 	bl	8001a0c <HAL_InitTick>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e002      	b.n	80019f4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80019ee:	f7ff fd75 	bl	80014dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3708      	adds	r7, #8
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	58024400 	.word	0x58024400
 8001a00:	0800ad58 	.word	0x0800ad58
 8001a04:	24000004 	.word	0x24000004
 8001a08:	24000000 	.word	0x24000000

08001a0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001a14:	4b15      	ldr	r3, [pc, #84]	; (8001a6c <HAL_InitTick+0x60>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d101      	bne.n	8001a20 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e021      	b.n	8001a64 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001a20:	4b13      	ldr	r3, [pc, #76]	; (8001a70 <HAL_InitTick+0x64>)
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	4b11      	ldr	r3, [pc, #68]	; (8001a6c <HAL_InitTick+0x60>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	4619      	mov	r1, r3
 8001a2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a36:	4618      	mov	r0, r3
 8001a38:	f000 f939 	bl	8001cae <HAL_SYSTICK_Config>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e00e      	b.n	8001a64 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2b0f      	cmp	r3, #15
 8001a4a:	d80a      	bhi.n	8001a62 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	6879      	ldr	r1, [r7, #4]
 8001a50:	f04f 30ff 	mov.w	r0, #4294967295
 8001a54:	f000 f911 	bl	8001c7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a58:	4a06      	ldr	r2, [pc, #24]	; (8001a74 <HAL_InitTick+0x68>)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	e000      	b.n	8001a64 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3708      	adds	r7, #8
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	2400000c 	.word	0x2400000c
 8001a70:	24000000 	.word	0x24000000
 8001a74:	24000008 	.word	0x24000008

08001a78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a7c:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <HAL_IncTick+0x20>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	461a      	mov	r2, r3
 8001a82:	4b06      	ldr	r3, [pc, #24]	; (8001a9c <HAL_IncTick+0x24>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4413      	add	r3, r2
 8001a88:	4a04      	ldr	r2, [pc, #16]	; (8001a9c <HAL_IncTick+0x24>)
 8001a8a:	6013      	str	r3, [r2, #0]
}
 8001a8c:	bf00      	nop
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	2400000c 	.word	0x2400000c
 8001a9c:	240005d0 	.word	0x240005d0

08001aa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  return uwTick;
 8001aa4:	4b03      	ldr	r3, [pc, #12]	; (8001ab4 <HAL_GetTick+0x14>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	240005d0 	.word	0x240005d0

08001ab8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ac0:	f7ff ffee 	bl	8001aa0 <HAL_GetTick>
 8001ac4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad0:	d005      	beq.n	8001ade <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ad2:	4b0a      	ldr	r3, [pc, #40]	; (8001afc <HAL_Delay+0x44>)
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	4413      	add	r3, r2
 8001adc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ade:	bf00      	nop
 8001ae0:	f7ff ffde 	bl	8001aa0 <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	68fa      	ldr	r2, [r7, #12]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d8f7      	bhi.n	8001ae0 <HAL_Delay+0x28>
  {
  }
}
 8001af0:	bf00      	nop
 8001af2:	bf00      	nop
 8001af4:	3710      	adds	r7, #16
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	2400000c 	.word	0x2400000c

08001b00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b085      	sub	sp, #20
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f003 0307 	and.w	r3, r3, #7
 8001b0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b10:	4b0b      	ldr	r3, [pc, #44]	; (8001b40 <__NVIC_SetPriorityGrouping+0x40>)
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b16:	68ba      	ldr	r2, [r7, #8]
 8001b18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b28:	4b06      	ldr	r3, [pc, #24]	; (8001b44 <__NVIC_SetPriorityGrouping+0x44>)
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b2e:	4a04      	ldr	r2, [pc, #16]	; (8001b40 <__NVIC_SetPriorityGrouping+0x40>)
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	60d3      	str	r3, [r2, #12]
}
 8001b34:	bf00      	nop
 8001b36:	3714      	adds	r7, #20
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	e000ed00 	.word	0xe000ed00
 8001b44:	05fa0000 	.word	0x05fa0000

08001b48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b4c:	4b04      	ldr	r3, [pc, #16]	; (8001b60 <__NVIC_GetPriorityGrouping+0x18>)
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	0a1b      	lsrs	r3, r3, #8
 8001b52:	f003 0307 	and.w	r3, r3, #7
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	e000ed00 	.word	0xe000ed00

08001b64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	6039      	str	r1, [r7, #0]
 8001b6e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001b70:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	db0a      	blt.n	8001b8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	b2da      	uxtb	r2, r3
 8001b7c:	490c      	ldr	r1, [pc, #48]	; (8001bb0 <__NVIC_SetPriority+0x4c>)
 8001b7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b82:	0112      	lsls	r2, r2, #4
 8001b84:	b2d2      	uxtb	r2, r2
 8001b86:	440b      	add	r3, r1
 8001b88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b8c:	e00a      	b.n	8001ba4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	b2da      	uxtb	r2, r3
 8001b92:	4908      	ldr	r1, [pc, #32]	; (8001bb4 <__NVIC_SetPriority+0x50>)
 8001b94:	88fb      	ldrh	r3, [r7, #6]
 8001b96:	f003 030f 	and.w	r3, r3, #15
 8001b9a:	3b04      	subs	r3, #4
 8001b9c:	0112      	lsls	r2, r2, #4
 8001b9e:	b2d2      	uxtb	r2, r2
 8001ba0:	440b      	add	r3, r1
 8001ba2:	761a      	strb	r2, [r3, #24]
}
 8001ba4:	bf00      	nop
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr
 8001bb0:	e000e100 	.word	0xe000e100
 8001bb4:	e000ed00 	.word	0xe000ed00

08001bb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b089      	sub	sp, #36	; 0x24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	60b9      	str	r1, [r7, #8]
 8001bc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	f003 0307 	and.w	r3, r3, #7
 8001bca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	f1c3 0307 	rsb	r3, r3, #7
 8001bd2:	2b04      	cmp	r3, #4
 8001bd4:	bf28      	it	cs
 8001bd6:	2304      	movcs	r3, #4
 8001bd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	3304      	adds	r3, #4
 8001bde:	2b06      	cmp	r3, #6
 8001be0:	d902      	bls.n	8001be8 <NVIC_EncodePriority+0x30>
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	3b03      	subs	r3, #3
 8001be6:	e000      	b.n	8001bea <NVIC_EncodePriority+0x32>
 8001be8:	2300      	movs	r3, #0
 8001bea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bec:	f04f 32ff 	mov.w	r2, #4294967295
 8001bf0:	69bb      	ldr	r3, [r7, #24]
 8001bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf6:	43da      	mvns	r2, r3
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	401a      	ands	r2, r3
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c00:	f04f 31ff 	mov.w	r1, #4294967295
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	fa01 f303 	lsl.w	r3, r1, r3
 8001c0a:	43d9      	mvns	r1, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c10:	4313      	orrs	r3, r2
         );
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3724      	adds	r7, #36	; 0x24
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
	...

08001c20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3b01      	subs	r3, #1
 8001c2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c30:	d301      	bcc.n	8001c36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c32:	2301      	movs	r3, #1
 8001c34:	e00f      	b.n	8001c56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c36:	4a0a      	ldr	r2, [pc, #40]	; (8001c60 <SysTick_Config+0x40>)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	3b01      	subs	r3, #1
 8001c3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c3e:	210f      	movs	r1, #15
 8001c40:	f04f 30ff 	mov.w	r0, #4294967295
 8001c44:	f7ff ff8e 	bl	8001b64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c48:	4b05      	ldr	r3, [pc, #20]	; (8001c60 <SysTick_Config+0x40>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c4e:	4b04      	ldr	r3, [pc, #16]	; (8001c60 <SysTick_Config+0x40>)
 8001c50:	2207      	movs	r2, #7
 8001c52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	e000e010 	.word	0xe000e010

08001c64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f7ff ff47 	bl	8001b00 <__NVIC_SetPriorityGrouping>
}
 8001c72:	bf00      	nop
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b086      	sub	sp, #24
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	4603      	mov	r3, r0
 8001c82:	60b9      	str	r1, [r7, #8]
 8001c84:	607a      	str	r2, [r7, #4]
 8001c86:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c88:	f7ff ff5e 	bl	8001b48 <__NVIC_GetPriorityGrouping>
 8001c8c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	68b9      	ldr	r1, [r7, #8]
 8001c92:	6978      	ldr	r0, [r7, #20]
 8001c94:	f7ff ff90 	bl	8001bb8 <NVIC_EncodePriority>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c9e:	4611      	mov	r1, r2
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7ff ff5f 	bl	8001b64 <__NVIC_SetPriority>
}
 8001ca6:	bf00      	nop
 8001ca8:	3718      	adds	r7, #24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b082      	sub	sp, #8
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f7ff ffb2 	bl	8001c20 <SysTick_Config>
 8001cbc:	4603      	mov	r3, r0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
	...

08001cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b089      	sub	sp, #36	; 0x24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001cd6:	4b86      	ldr	r3, [pc, #536]	; (8001ef0 <HAL_GPIO_Init+0x228>)
 8001cd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001cda:	e18c      	b.n	8001ff6 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	2101      	movs	r1, #1
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce8:	4013      	ands	r3, r2
 8001cea:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	f000 817e 	beq.w	8001ff0 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f003 0303 	and.w	r3, r3, #3
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d005      	beq.n	8001d0c <HAL_GPIO_Init+0x44>
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f003 0303 	and.w	r3, r3, #3
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d130      	bne.n	8001d6e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	2203      	movs	r2, #3
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	43db      	mvns	r3, r3
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	4013      	ands	r3, r2
 8001d22:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	68da      	ldr	r2, [r3, #12]
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	005b      	lsls	r3, r3, #1
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	69ba      	ldr	r2, [r7, #24]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	69ba      	ldr	r2, [r7, #24]
 8001d3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d42:	2201      	movs	r2, #1
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4a:	43db      	mvns	r3, r3
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	4013      	ands	r3, r2
 8001d50:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	091b      	lsrs	r3, r3, #4
 8001d58:	f003 0201 	and.w	r2, r3, #1
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d62:	69ba      	ldr	r2, [r7, #24]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f003 0303 	and.w	r3, r3, #3
 8001d76:	2b03      	cmp	r3, #3
 8001d78:	d017      	beq.n	8001daa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d80:	69fb      	ldr	r3, [r7, #28]
 8001d82:	005b      	lsls	r3, r3, #1
 8001d84:	2203      	movs	r2, #3
 8001d86:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8a:	43db      	mvns	r3, r3
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	4013      	ands	r3, r2
 8001d90:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	689a      	ldr	r2, [r3, #8]
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9e:	69ba      	ldr	r2, [r7, #24]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f003 0303 	and.w	r3, r3, #3
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d123      	bne.n	8001dfe <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	08da      	lsrs	r2, r3, #3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	3208      	adds	r2, #8
 8001dbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	220f      	movs	r2, #15
 8001dce:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd2:	43db      	mvns	r3, r3
 8001dd4:	69ba      	ldr	r2, [r7, #24]
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	691a      	ldr	r2, [r3, #16]
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	f003 0307 	and.w	r3, r3, #7
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	69ba      	ldr	r2, [r7, #24]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	08da      	lsrs	r2, r3, #3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	3208      	adds	r2, #8
 8001df8:	69b9      	ldr	r1, [r7, #24]
 8001dfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	005b      	lsls	r3, r3, #1
 8001e08:	2203      	movs	r2, #3
 8001e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0e:	43db      	mvns	r3, r3
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	4013      	ands	r3, r2
 8001e14:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f003 0203 	and.w	r2, r3, #3
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	fa02 f303 	lsl.w	r3, r2, r3
 8001e26:	69ba      	ldr	r2, [r7, #24]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	69ba      	ldr	r2, [r7, #24]
 8001e30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	f000 80d8 	beq.w	8001ff0 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e40:	4b2c      	ldr	r3, [pc, #176]	; (8001ef4 <HAL_GPIO_Init+0x22c>)
 8001e42:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001e46:	4a2b      	ldr	r2, [pc, #172]	; (8001ef4 <HAL_GPIO_Init+0x22c>)
 8001e48:	f043 0302 	orr.w	r3, r3, #2
 8001e4c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001e50:	4b28      	ldr	r3, [pc, #160]	; (8001ef4 <HAL_GPIO_Init+0x22c>)
 8001e52:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e5e:	4a26      	ldr	r2, [pc, #152]	; (8001ef8 <HAL_GPIO_Init+0x230>)
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	089b      	lsrs	r3, r3, #2
 8001e64:	3302      	adds	r3, #2
 8001e66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	f003 0303 	and.w	r3, r3, #3
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	220f      	movs	r2, #15
 8001e76:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a1d      	ldr	r2, [pc, #116]	; (8001efc <HAL_GPIO_Init+0x234>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d04a      	beq.n	8001f20 <HAL_GPIO_Init+0x258>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a1c      	ldr	r2, [pc, #112]	; (8001f00 <HAL_GPIO_Init+0x238>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d02b      	beq.n	8001eea <HAL_GPIO_Init+0x222>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a1b      	ldr	r2, [pc, #108]	; (8001f04 <HAL_GPIO_Init+0x23c>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d025      	beq.n	8001ee6 <HAL_GPIO_Init+0x21e>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a1a      	ldr	r2, [pc, #104]	; (8001f08 <HAL_GPIO_Init+0x240>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d01f      	beq.n	8001ee2 <HAL_GPIO_Init+0x21a>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a19      	ldr	r2, [pc, #100]	; (8001f0c <HAL_GPIO_Init+0x244>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d019      	beq.n	8001ede <HAL_GPIO_Init+0x216>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a18      	ldr	r2, [pc, #96]	; (8001f10 <HAL_GPIO_Init+0x248>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d013      	beq.n	8001eda <HAL_GPIO_Init+0x212>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a17      	ldr	r2, [pc, #92]	; (8001f14 <HAL_GPIO_Init+0x24c>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d00d      	beq.n	8001ed6 <HAL_GPIO_Init+0x20e>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a16      	ldr	r2, [pc, #88]	; (8001f18 <HAL_GPIO_Init+0x250>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d007      	beq.n	8001ed2 <HAL_GPIO_Init+0x20a>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a15      	ldr	r2, [pc, #84]	; (8001f1c <HAL_GPIO_Init+0x254>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d101      	bne.n	8001ece <HAL_GPIO_Init+0x206>
 8001eca:	2309      	movs	r3, #9
 8001ecc:	e029      	b.n	8001f22 <HAL_GPIO_Init+0x25a>
 8001ece:	230a      	movs	r3, #10
 8001ed0:	e027      	b.n	8001f22 <HAL_GPIO_Init+0x25a>
 8001ed2:	2307      	movs	r3, #7
 8001ed4:	e025      	b.n	8001f22 <HAL_GPIO_Init+0x25a>
 8001ed6:	2306      	movs	r3, #6
 8001ed8:	e023      	b.n	8001f22 <HAL_GPIO_Init+0x25a>
 8001eda:	2305      	movs	r3, #5
 8001edc:	e021      	b.n	8001f22 <HAL_GPIO_Init+0x25a>
 8001ede:	2304      	movs	r3, #4
 8001ee0:	e01f      	b.n	8001f22 <HAL_GPIO_Init+0x25a>
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e01d      	b.n	8001f22 <HAL_GPIO_Init+0x25a>
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	e01b      	b.n	8001f22 <HAL_GPIO_Init+0x25a>
 8001eea:	2301      	movs	r3, #1
 8001eec:	e019      	b.n	8001f22 <HAL_GPIO_Init+0x25a>
 8001eee:	bf00      	nop
 8001ef0:	58000080 	.word	0x58000080
 8001ef4:	58024400 	.word	0x58024400
 8001ef8:	58000400 	.word	0x58000400
 8001efc:	58020000 	.word	0x58020000
 8001f00:	58020400 	.word	0x58020400
 8001f04:	58020800 	.word	0x58020800
 8001f08:	58020c00 	.word	0x58020c00
 8001f0c:	58021000 	.word	0x58021000
 8001f10:	58021400 	.word	0x58021400
 8001f14:	58021800 	.word	0x58021800
 8001f18:	58021c00 	.word	0x58021c00
 8001f1c:	58022400 	.word	0x58022400
 8001f20:	2300      	movs	r3, #0
 8001f22:	69fa      	ldr	r2, [r7, #28]
 8001f24:	f002 0203 	and.w	r2, r2, #3
 8001f28:	0092      	lsls	r2, r2, #2
 8001f2a:	4093      	lsls	r3, r2
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f32:	4938      	ldr	r1, [pc, #224]	; (8002014 <HAL_GPIO_Init+0x34c>)
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	089b      	lsrs	r3, r3, #2
 8001f38:	3302      	adds	r3, #2
 8001f3a:	69ba      	ldr	r2, [r7, #24]
 8001f3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	43db      	mvns	r3, r3
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	4013      	ands	r3, r2
 8001f50:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001f5e:	69ba      	ldr	r2, [r7, #24]
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001f66:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001f6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	69ba      	ldr	r2, [r7, #24]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d003      	beq.n	8001f94 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8001f8c:	69ba      	ldr	r2, [r7, #24]
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001f94:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d003      	beq.n	8001fc0 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	69ba      	ldr	r2, [r7, #24]
 8001fc4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	43db      	mvns	r3, r3
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d003      	beq.n	8001fea <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	69ba      	ldr	r2, [r7, #24]
 8001fee:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	fa22 f303 	lsr.w	r3, r2, r3
 8002000:	2b00      	cmp	r3, #0
 8002002:	f47f ae6b 	bne.w	8001cdc <HAL_GPIO_Init+0x14>
  }
}
 8002006:	bf00      	nop
 8002008:	bf00      	nop
 800200a:	3724      	adds	r7, #36	; 0x24
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr
 8002014:	58000400 	.word	0x58000400

08002018 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	460b      	mov	r3, r1
 8002022:	807b      	strh	r3, [r7, #2]
 8002024:	4613      	mov	r3, r2
 8002026:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002028:	787b      	ldrb	r3, [r7, #1]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d003      	beq.n	8002036 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800202e:	887a      	ldrh	r2, [r7, #2]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002034:	e003      	b.n	800203e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002036:	887b      	ldrh	r3, [r7, #2]
 8002038:	041a      	lsls	r2, r3, #16
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	619a      	str	r2, [r3, #24]
}
 800203e:	bf00      	nop
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
	...

0800204c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002054:	4b29      	ldr	r3, [pc, #164]	; (80020fc <HAL_PWREx_ConfigSupply+0xb0>)
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	f003 0307 	and.w	r3, r3, #7
 800205c:	2b06      	cmp	r3, #6
 800205e:	d00a      	beq.n	8002076 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002060:	4b26      	ldr	r3, [pc, #152]	; (80020fc <HAL_PWREx_ConfigSupply+0xb0>)
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	429a      	cmp	r2, r3
 800206c:	d001      	beq.n	8002072 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e03f      	b.n	80020f2 <HAL_PWREx_ConfigSupply+0xa6>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002072:	2300      	movs	r3, #0
 8002074:	e03d      	b.n	80020f2 <HAL_PWREx_ConfigSupply+0xa6>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002076:	4b21      	ldr	r3, [pc, #132]	; (80020fc <HAL_PWREx_ConfigSupply+0xb0>)
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800207e:	491f      	ldr	r1, [pc, #124]	; (80020fc <HAL_PWREx_ConfigSupply+0xb0>)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	4313      	orrs	r3, r2
 8002084:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002086:	f7ff fd0b 	bl	8001aa0 <HAL_GetTick>
 800208a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800208c:	e009      	b.n	80020a2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800208e:	f7ff fd07 	bl	8001aa0 <HAL_GetTick>
 8002092:	4602      	mov	r2, r0
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800209c:	d901      	bls.n	80020a2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e027      	b.n	80020f2 <HAL_PWREx_ConfigSupply+0xa6>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80020a2:	4b16      	ldr	r3, [pc, #88]	; (80020fc <HAL_PWREx_ConfigSupply+0xb0>)
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80020aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020ae:	d1ee      	bne.n	800208e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2b1e      	cmp	r3, #30
 80020b4:	d008      	beq.n	80020c8 <HAL_PWREx_ConfigSupply+0x7c>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2b2e      	cmp	r3, #46	; 0x2e
 80020ba:	d005      	beq.n	80020c8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2b1d      	cmp	r3, #29
 80020c0:	d002      	beq.n	80020c8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2b2d      	cmp	r3, #45	; 0x2d
 80020c6:	d113      	bne.n	80020f0 <HAL_PWREx_ConfigSupply+0xa4>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80020c8:	f7ff fcea 	bl	8001aa0 <HAL_GetTick>
 80020cc:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80020ce:	e009      	b.n	80020e4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80020d0:	f7ff fce6 	bl	8001aa0 <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020de:	d901      	bls.n	80020e4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e006      	b.n	80020f2 <HAL_PWREx_ConfigSupply+0xa6>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80020e4:	4b05      	ldr	r3, [pc, #20]	; (80020fc <HAL_PWREx_ConfigSupply+0xb0>)
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	f003 0311 	and.w	r3, r3, #17
 80020ec:	2b11      	cmp	r3, #17
 80020ee:	d1ef      	bne.n	80020d0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80020f0:	2300      	movs	r3, #0
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	58024800 	.word	0x58024800

08002100 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b08c      	sub	sp, #48	; 0x30
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e3c8      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b00      	cmp	r3, #0
 800211c:	f000 8087 	beq.w	800222e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002120:	4b88      	ldr	r3, [pc, #544]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 8002122:	691b      	ldr	r3, [r3, #16]
 8002124:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002128:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800212a:	4b86      	ldr	r3, [pc, #536]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 800212c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800212e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002132:	2b10      	cmp	r3, #16
 8002134:	d007      	beq.n	8002146 <HAL_RCC_OscConfig+0x46>
 8002136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002138:	2b18      	cmp	r3, #24
 800213a:	d110      	bne.n	800215e <HAL_RCC_OscConfig+0x5e>
 800213c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800213e:	f003 0303 	and.w	r3, r3, #3
 8002142:	2b02      	cmp	r3, #2
 8002144:	d10b      	bne.n	800215e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002146:	4b7f      	ldr	r3, [pc, #508]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d06c      	beq.n	800222c <HAL_RCC_OscConfig+0x12c>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d168      	bne.n	800222c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e3a2      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002166:	d106      	bne.n	8002176 <HAL_RCC_OscConfig+0x76>
 8002168:	4b76      	ldr	r3, [pc, #472]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a75      	ldr	r2, [pc, #468]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 800216e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002172:	6013      	str	r3, [r2, #0]
 8002174:	e02e      	b.n	80021d4 <HAL_RCC_OscConfig+0xd4>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d10c      	bne.n	8002198 <HAL_RCC_OscConfig+0x98>
 800217e:	4b71      	ldr	r3, [pc, #452]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a70      	ldr	r2, [pc, #448]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 8002184:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002188:	6013      	str	r3, [r2, #0]
 800218a:	4b6e      	ldr	r3, [pc, #440]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a6d      	ldr	r2, [pc, #436]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 8002190:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002194:	6013      	str	r3, [r2, #0]
 8002196:	e01d      	b.n	80021d4 <HAL_RCC_OscConfig+0xd4>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021a0:	d10c      	bne.n	80021bc <HAL_RCC_OscConfig+0xbc>
 80021a2:	4b68      	ldr	r3, [pc, #416]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a67      	ldr	r2, [pc, #412]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 80021a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021ac:	6013      	str	r3, [r2, #0]
 80021ae:	4b65      	ldr	r3, [pc, #404]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a64      	ldr	r2, [pc, #400]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 80021b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021b8:	6013      	str	r3, [r2, #0]
 80021ba:	e00b      	b.n	80021d4 <HAL_RCC_OscConfig+0xd4>
 80021bc:	4b61      	ldr	r3, [pc, #388]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a60      	ldr	r2, [pc, #384]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 80021c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021c6:	6013      	str	r3, [r2, #0]
 80021c8:	4b5e      	ldr	r3, [pc, #376]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a5d      	ldr	r2, [pc, #372]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 80021ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d013      	beq.n	8002204 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021dc:	f7ff fc60 	bl	8001aa0 <HAL_GetTick>
 80021e0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80021e2:	e008      	b.n	80021f6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021e4:	f7ff fc5c 	bl	8001aa0 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b64      	cmp	r3, #100	; 0x64
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e356      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80021f6:	4b53      	ldr	r3, [pc, #332]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0f0      	beq.n	80021e4 <HAL_RCC_OscConfig+0xe4>
 8002202:	e014      	b.n	800222e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002204:	f7ff fc4c 	bl	8001aa0 <HAL_GetTick>
 8002208:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800220a:	e008      	b.n	800221e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800220c:	f7ff fc48 	bl	8001aa0 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b64      	cmp	r3, #100	; 0x64
 8002218:	d901      	bls.n	800221e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e342      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800221e:	4b49      	ldr	r3, [pc, #292]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d1f0      	bne.n	800220c <HAL_RCC_OscConfig+0x10c>
 800222a:	e000      	b.n	800222e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800222c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0302 	and.w	r3, r3, #2
 8002236:	2b00      	cmp	r3, #0
 8002238:	f000 808c 	beq.w	8002354 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800223c:	4b41      	ldr	r3, [pc, #260]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 800223e:	691b      	ldr	r3, [r3, #16]
 8002240:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002244:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002246:	4b3f      	ldr	r3, [pc, #252]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 8002248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800224a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800224c:	6a3b      	ldr	r3, [r7, #32]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d007      	beq.n	8002262 <HAL_RCC_OscConfig+0x162>
 8002252:	6a3b      	ldr	r3, [r7, #32]
 8002254:	2b18      	cmp	r3, #24
 8002256:	d137      	bne.n	80022c8 <HAL_RCC_OscConfig+0x1c8>
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	f003 0303 	and.w	r3, r3, #3
 800225e:	2b00      	cmp	r3, #0
 8002260:	d132      	bne.n	80022c8 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002262:	4b38      	ldr	r3, [pc, #224]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0304 	and.w	r3, r3, #4
 800226a:	2b00      	cmp	r3, #0
 800226c:	d005      	beq.n	800227a <HAL_RCC_OscConfig+0x17a>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d101      	bne.n	800227a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e314      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800227a:	4b32      	ldr	r3, [pc, #200]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f023 0219 	bic.w	r2, r3, #25
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	492f      	ldr	r1, [pc, #188]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 8002288:	4313      	orrs	r3, r2
 800228a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800228c:	f7ff fc08 	bl	8001aa0 <HAL_GetTick>
 8002290:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002292:	e008      	b.n	80022a6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002294:	f7ff fc04 	bl	8001aa0 <HAL_GetTick>
 8002298:	4602      	mov	r2, r0
 800229a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d901      	bls.n	80022a6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e2fe      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022a6:	4b27      	ldr	r3, [pc, #156]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0304 	and.w	r3, r3, #4
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d0f0      	beq.n	8002294 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022b2:	4b24      	ldr	r3, [pc, #144]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	691b      	ldr	r3, [r3, #16]
 80022be:	061b      	lsls	r3, r3, #24
 80022c0:	4920      	ldr	r1, [pc, #128]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 80022c2:	4313      	orrs	r3, r2
 80022c4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022c6:	e045      	b.n	8002354 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d026      	beq.n	800231e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80022d0:	4b1c      	ldr	r3, [pc, #112]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f023 0219 	bic.w	r2, r3, #25
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	4919      	ldr	r1, [pc, #100]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 80022de:	4313      	orrs	r3, r2
 80022e0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e2:	f7ff fbdd 	bl	8001aa0 <HAL_GetTick>
 80022e6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022e8:	e008      	b.n	80022fc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022ea:	f7ff fbd9 	bl	8001aa0 <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d901      	bls.n	80022fc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80022f8:	2303      	movs	r3, #3
 80022fa:	e2d3      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022fc:	4b11      	ldr	r3, [pc, #68]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0304 	and.w	r3, r3, #4
 8002304:	2b00      	cmp	r3, #0
 8002306:	d0f0      	beq.n	80022ea <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002308:	4b0e      	ldr	r3, [pc, #56]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	691b      	ldr	r3, [r3, #16]
 8002314:	061b      	lsls	r3, r3, #24
 8002316:	490b      	ldr	r1, [pc, #44]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 8002318:	4313      	orrs	r3, r2
 800231a:	604b      	str	r3, [r1, #4]
 800231c:	e01a      	b.n	8002354 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800231e:	4b09      	ldr	r3, [pc, #36]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a08      	ldr	r2, [pc, #32]	; (8002344 <HAL_RCC_OscConfig+0x244>)
 8002324:	f023 0301 	bic.w	r3, r3, #1
 8002328:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800232a:	f7ff fbb9 	bl	8001aa0 <HAL_GetTick>
 800232e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002330:	e00a      	b.n	8002348 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002332:	f7ff fbb5 	bl	8001aa0 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	2b02      	cmp	r3, #2
 800233e:	d903      	bls.n	8002348 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e2af      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
 8002344:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002348:	4b96      	ldr	r3, [pc, #600]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0304 	and.w	r3, r3, #4
 8002350:	2b00      	cmp	r3, #0
 8002352:	d1ee      	bne.n	8002332 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0310 	and.w	r3, r3, #16
 800235c:	2b00      	cmp	r3, #0
 800235e:	d06a      	beq.n	8002436 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002360:	4b90      	ldr	r3, [pc, #576]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 8002362:	691b      	ldr	r3, [r3, #16]
 8002364:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002368:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800236a:	4b8e      	ldr	r3, [pc, #568]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 800236c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800236e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	2b08      	cmp	r3, #8
 8002374:	d007      	beq.n	8002386 <HAL_RCC_OscConfig+0x286>
 8002376:	69bb      	ldr	r3, [r7, #24]
 8002378:	2b18      	cmp	r3, #24
 800237a:	d11b      	bne.n	80023b4 <HAL_RCC_OscConfig+0x2b4>
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	f003 0303 	and.w	r3, r3, #3
 8002382:	2b01      	cmp	r3, #1
 8002384:	d116      	bne.n	80023b4 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002386:	4b87      	ldr	r3, [pc, #540]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800238e:	2b00      	cmp	r3, #0
 8002390:	d005      	beq.n	800239e <HAL_RCC_OscConfig+0x29e>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	69db      	ldr	r3, [r3, #28]
 8002396:	2b80      	cmp	r3, #128	; 0x80
 8002398:	d001      	beq.n	800239e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e282      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800239e:	4b81      	ldr	r3, [pc, #516]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a1b      	ldr	r3, [r3, #32]
 80023aa:	061b      	lsls	r3, r3, #24
 80023ac:	497d      	ldr	r1, [pc, #500]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80023b2:	e040      	b.n	8002436 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	69db      	ldr	r3, [r3, #28]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d023      	beq.n	8002404 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80023bc:	4b79      	ldr	r3, [pc, #484]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a78      	ldr	r2, [pc, #480]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 80023c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c8:	f7ff fb6a 	bl	8001aa0 <HAL_GetTick>
 80023cc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80023d0:	f7ff fb66 	bl	8001aa0 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e260      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80023e2:	4b70      	ldr	r3, [pc, #448]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0f0      	beq.n	80023d0 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80023ee:	4b6d      	ldr	r3, [pc, #436]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a1b      	ldr	r3, [r3, #32]
 80023fa:	061b      	lsls	r3, r3, #24
 80023fc:	4969      	ldr	r1, [pc, #420]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 80023fe:	4313      	orrs	r3, r2
 8002400:	60cb      	str	r3, [r1, #12]
 8002402:	e018      	b.n	8002436 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002404:	4b67      	ldr	r3, [pc, #412]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a66      	ldr	r2, [pc, #408]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 800240a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800240e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002410:	f7ff fb46 	bl	8001aa0 <HAL_GetTick>
 8002414:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002418:	f7ff fb42 	bl	8001aa0 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e23c      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800242a:	4b5e      	ldr	r3, [pc, #376]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1f0      	bne.n	8002418 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0308 	and.w	r3, r3, #8
 800243e:	2b00      	cmp	r3, #0
 8002440:	d036      	beq.n	80024b0 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	695b      	ldr	r3, [r3, #20]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d019      	beq.n	800247e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800244a:	4b56      	ldr	r3, [pc, #344]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 800244c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800244e:	4a55      	ldr	r2, [pc, #340]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 8002450:	f043 0301 	orr.w	r3, r3, #1
 8002454:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002456:	f7ff fb23 	bl	8001aa0 <HAL_GetTick>
 800245a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800245c:	e008      	b.n	8002470 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800245e:	f7ff fb1f 	bl	8001aa0 <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	2b02      	cmp	r3, #2
 800246a:	d901      	bls.n	8002470 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e219      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002470:	4b4c      	ldr	r3, [pc, #304]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 8002472:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002474:	f003 0302 	and.w	r3, r3, #2
 8002478:	2b00      	cmp	r3, #0
 800247a:	d0f0      	beq.n	800245e <HAL_RCC_OscConfig+0x35e>
 800247c:	e018      	b.n	80024b0 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800247e:	4b49      	ldr	r3, [pc, #292]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 8002480:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002482:	4a48      	ldr	r2, [pc, #288]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 8002484:	f023 0301 	bic.w	r3, r3, #1
 8002488:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800248a:	f7ff fb09 	bl	8001aa0 <HAL_GetTick>
 800248e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002490:	e008      	b.n	80024a4 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002492:	f7ff fb05 	bl	8001aa0 <HAL_GetTick>
 8002496:	4602      	mov	r2, r0
 8002498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d901      	bls.n	80024a4 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e1ff      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80024a4:	4b3f      	ldr	r3, [pc, #252]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 80024a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024a8:	f003 0302 	and.w	r3, r3, #2
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d1f0      	bne.n	8002492 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 0320 	and.w	r3, r3, #32
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d036      	beq.n	800252a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	699b      	ldr	r3, [r3, #24]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d019      	beq.n	80024f8 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80024c4:	4b37      	ldr	r3, [pc, #220]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a36      	ldr	r2, [pc, #216]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 80024ca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024ce:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80024d0:	f7ff fae6 	bl	8001aa0 <HAL_GetTick>
 80024d4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80024d6:	e008      	b.n	80024ea <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80024d8:	f7ff fae2 	bl	8001aa0 <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	2b02      	cmp	r3, #2
 80024e4:	d901      	bls.n	80024ea <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e1dc      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80024ea:	4b2e      	ldr	r3, [pc, #184]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d0f0      	beq.n	80024d8 <HAL_RCC_OscConfig+0x3d8>
 80024f6:	e018      	b.n	800252a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80024f8:	4b2a      	ldr	r3, [pc, #168]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a29      	ldr	r2, [pc, #164]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 80024fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002502:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002504:	f7ff facc 	bl	8001aa0 <HAL_GetTick>
 8002508:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800250a:	e008      	b.n	800251e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800250c:	f7ff fac8 	bl	8001aa0 <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	2b02      	cmp	r3, #2
 8002518:	d901      	bls.n	800251e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e1c2      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800251e:	4b21      	ldr	r3, [pc, #132]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002526:	2b00      	cmp	r3, #0
 8002528:	d1f0      	bne.n	800250c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0304 	and.w	r3, r3, #4
 8002532:	2b00      	cmp	r3, #0
 8002534:	f000 8086 	beq.w	8002644 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002538:	4b1b      	ldr	r3, [pc, #108]	; (80025a8 <HAL_RCC_OscConfig+0x4a8>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a1a      	ldr	r2, [pc, #104]	; (80025a8 <HAL_RCC_OscConfig+0x4a8>)
 800253e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002542:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002544:	f7ff faac 	bl	8001aa0 <HAL_GetTick>
 8002548:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800254a:	e008      	b.n	800255e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800254c:	f7ff faa8 	bl	8001aa0 <HAL_GetTick>
 8002550:	4602      	mov	r2, r0
 8002552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	2b64      	cmp	r3, #100	; 0x64
 8002558:	d901      	bls.n	800255e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e1a2      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800255e:	4b12      	ldr	r3, [pc, #72]	; (80025a8 <HAL_RCC_OscConfig+0x4a8>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002566:	2b00      	cmp	r3, #0
 8002568:	d0f0      	beq.n	800254c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	2b01      	cmp	r3, #1
 8002570:	d106      	bne.n	8002580 <HAL_RCC_OscConfig+0x480>
 8002572:	4b0c      	ldr	r3, [pc, #48]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 8002574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002576:	4a0b      	ldr	r2, [pc, #44]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 8002578:	f043 0301 	orr.w	r3, r3, #1
 800257c:	6713      	str	r3, [r2, #112]	; 0x70
 800257e:	e032      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e6>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d111      	bne.n	80025ac <HAL_RCC_OscConfig+0x4ac>
 8002588:	4b06      	ldr	r3, [pc, #24]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 800258a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800258c:	4a05      	ldr	r2, [pc, #20]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 800258e:	f023 0301 	bic.w	r3, r3, #1
 8002592:	6713      	str	r3, [r2, #112]	; 0x70
 8002594:	4b03      	ldr	r3, [pc, #12]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 8002596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002598:	4a02      	ldr	r2, [pc, #8]	; (80025a4 <HAL_RCC_OscConfig+0x4a4>)
 800259a:	f023 0304 	bic.w	r3, r3, #4
 800259e:	6713      	str	r3, [r2, #112]	; 0x70
 80025a0:	e021      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e6>
 80025a2:	bf00      	nop
 80025a4:	58024400 	.word	0x58024400
 80025a8:	58024800 	.word	0x58024800
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	2b05      	cmp	r3, #5
 80025b2:	d10c      	bne.n	80025ce <HAL_RCC_OscConfig+0x4ce>
 80025b4:	4b83      	ldr	r3, [pc, #524]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 80025b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025b8:	4a82      	ldr	r2, [pc, #520]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 80025ba:	f043 0304 	orr.w	r3, r3, #4
 80025be:	6713      	str	r3, [r2, #112]	; 0x70
 80025c0:	4b80      	ldr	r3, [pc, #512]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 80025c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025c4:	4a7f      	ldr	r2, [pc, #508]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 80025c6:	f043 0301 	orr.w	r3, r3, #1
 80025ca:	6713      	str	r3, [r2, #112]	; 0x70
 80025cc:	e00b      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e6>
 80025ce:	4b7d      	ldr	r3, [pc, #500]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 80025d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025d2:	4a7c      	ldr	r2, [pc, #496]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 80025d4:	f023 0301 	bic.w	r3, r3, #1
 80025d8:	6713      	str	r3, [r2, #112]	; 0x70
 80025da:	4b7a      	ldr	r3, [pc, #488]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 80025dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025de:	4a79      	ldr	r2, [pc, #484]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 80025e0:	f023 0304 	bic.w	r3, r3, #4
 80025e4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d015      	beq.n	800261a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ee:	f7ff fa57 	bl	8001aa0 <HAL_GetTick>
 80025f2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80025f4:	e00a      	b.n	800260c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025f6:	f7ff fa53 	bl	8001aa0 <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	f241 3288 	movw	r2, #5000	; 0x1388
 8002604:	4293      	cmp	r3, r2
 8002606:	d901      	bls.n	800260c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e14b      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800260c:	4b6d      	ldr	r3, [pc, #436]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 800260e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002610:	f003 0302 	and.w	r3, r3, #2
 8002614:	2b00      	cmp	r3, #0
 8002616:	d0ee      	beq.n	80025f6 <HAL_RCC_OscConfig+0x4f6>
 8002618:	e014      	b.n	8002644 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800261a:	f7ff fa41 	bl	8001aa0 <HAL_GetTick>
 800261e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002620:	e00a      	b.n	8002638 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002622:	f7ff fa3d 	bl	8001aa0 <HAL_GetTick>
 8002626:	4602      	mov	r2, r0
 8002628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002630:	4293      	cmp	r3, r2
 8002632:	d901      	bls.n	8002638 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e135      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002638:	4b62      	ldr	r3, [pc, #392]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 800263a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1ee      	bne.n	8002622 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002648:	2b00      	cmp	r3, #0
 800264a:	f000 812a 	beq.w	80028a2 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800264e:	4b5d      	ldr	r3, [pc, #372]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002656:	2b18      	cmp	r3, #24
 8002658:	f000 80ba 	beq.w	80027d0 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002660:	2b02      	cmp	r3, #2
 8002662:	f040 8095 	bne.w	8002790 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002666:	4b57      	ldr	r3, [pc, #348]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a56      	ldr	r2, [pc, #344]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 800266c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002670:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002672:	f7ff fa15 	bl	8001aa0 <HAL_GetTick>
 8002676:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002678:	e008      	b.n	800268c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800267a:	f7ff fa11 	bl	8001aa0 <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d901      	bls.n	800268c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e10b      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800268c:	4b4d      	ldr	r3, [pc, #308]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d1f0      	bne.n	800267a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002698:	4b4a      	ldr	r3, [pc, #296]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 800269a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800269c:	4b4a      	ldr	r3, [pc, #296]	; (80027c8 <HAL_RCC_OscConfig+0x6c8>)
 800269e:	4013      	ands	r3, r2
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80026a8:	0112      	lsls	r2, r2, #4
 80026aa:	430a      	orrs	r2, r1
 80026ac:	4945      	ldr	r1, [pc, #276]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	628b      	str	r3, [r1, #40]	; 0x28
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b6:	3b01      	subs	r3, #1
 80026b8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026c0:	3b01      	subs	r3, #1
 80026c2:	025b      	lsls	r3, r3, #9
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	431a      	orrs	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026cc:	3b01      	subs	r3, #1
 80026ce:	041b      	lsls	r3, r3, #16
 80026d0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80026d4:	431a      	orrs	r2, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026da:	3b01      	subs	r3, #1
 80026dc:	061b      	lsls	r3, r3, #24
 80026de:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80026e2:	4938      	ldr	r1, [pc, #224]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80026e8:	4b36      	ldr	r3, [pc, #216]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 80026ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ec:	4a35      	ldr	r2, [pc, #212]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 80026ee:	f023 0301 	bic.w	r3, r3, #1
 80026f2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80026f4:	4b33      	ldr	r3, [pc, #204]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 80026f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026f8:	4b34      	ldr	r3, [pc, #208]	; (80027cc <HAL_RCC_OscConfig+0x6cc>)
 80026fa:	4013      	ands	r3, r2
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002700:	00d2      	lsls	r2, r2, #3
 8002702:	4930      	ldr	r1, [pc, #192]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 8002704:	4313      	orrs	r3, r2
 8002706:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002708:	4b2e      	ldr	r3, [pc, #184]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 800270a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800270c:	f023 020c 	bic.w	r2, r3, #12
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002714:	492b      	ldr	r1, [pc, #172]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 8002716:	4313      	orrs	r3, r2
 8002718:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800271a:	4b2a      	ldr	r3, [pc, #168]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 800271c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800271e:	f023 0202 	bic.w	r2, r3, #2
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002726:	4927      	ldr	r1, [pc, #156]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 8002728:	4313      	orrs	r3, r2
 800272a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800272c:	4b25      	ldr	r3, [pc, #148]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 800272e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002730:	4a24      	ldr	r2, [pc, #144]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 8002732:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002736:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002738:	4b22      	ldr	r3, [pc, #136]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 800273a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800273c:	4a21      	ldr	r2, [pc, #132]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 800273e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002742:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002744:	4b1f      	ldr	r3, [pc, #124]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 8002746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002748:	4a1e      	ldr	r2, [pc, #120]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 800274a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800274e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002750:	4b1c      	ldr	r3, [pc, #112]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 8002752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002754:	4a1b      	ldr	r2, [pc, #108]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 8002756:	f043 0301 	orr.w	r3, r3, #1
 800275a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800275c:	4b19      	ldr	r3, [pc, #100]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a18      	ldr	r2, [pc, #96]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 8002762:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002766:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002768:	f7ff f99a 	bl	8001aa0 <HAL_GetTick>
 800276c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800276e:	e008      	b.n	8002782 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002770:	f7ff f996 	bl	8001aa0 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	2b02      	cmp	r3, #2
 800277c:	d901      	bls.n	8002782 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e090      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002782:	4b10      	ldr	r3, [pc, #64]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d0f0      	beq.n	8002770 <HAL_RCC_OscConfig+0x670>
 800278e:	e088      	b.n	80028a2 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002790:	4b0c      	ldr	r3, [pc, #48]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a0b      	ldr	r2, [pc, #44]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 8002796:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800279a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800279c:	f7ff f980 	bl	8001aa0 <HAL_GetTick>
 80027a0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80027a2:	e008      	b.n	80027b6 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027a4:	f7ff f97c 	bl	8001aa0 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d901      	bls.n	80027b6 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e076      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80027b6:	4b03      	ldr	r3, [pc, #12]	; (80027c4 <HAL_RCC_OscConfig+0x6c4>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d1f0      	bne.n	80027a4 <HAL_RCC_OscConfig+0x6a4>
 80027c2:	e06e      	b.n	80028a2 <HAL_RCC_OscConfig+0x7a2>
 80027c4:	58024400 	.word	0x58024400
 80027c8:	fffffc0c 	.word	0xfffffc0c
 80027cc:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80027d0:	4b36      	ldr	r3, [pc, #216]	; (80028ac <HAL_RCC_OscConfig+0x7ac>)
 80027d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027d4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80027d6:	4b35      	ldr	r3, [pc, #212]	; (80028ac <HAL_RCC_OscConfig+0x7ac>)
 80027d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027da:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d031      	beq.n	8002848 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	f003 0203 	and.w	r2, r3, #3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d12a      	bne.n	8002848 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	091b      	lsrs	r3, r3, #4
 80027f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027fe:	429a      	cmp	r2, r3
 8002800:	d122      	bne.n	8002848 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800280e:	429a      	cmp	r2, r3
 8002810:	d11a      	bne.n	8002848 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	0a5b      	lsrs	r3, r3, #9
 8002816:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800281e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002820:	429a      	cmp	r2, r3
 8002822:	d111      	bne.n	8002848 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	0c1b      	lsrs	r3, r3, #16
 8002828:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002830:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002832:	429a      	cmp	r2, r3
 8002834:	d108      	bne.n	8002848 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	0e1b      	lsrs	r3, r3, #24
 800283a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002842:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002844:	429a      	cmp	r2, r3
 8002846:	d001      	beq.n	800284c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e02b      	b.n	80028a4 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800284c:	4b17      	ldr	r3, [pc, #92]	; (80028ac <HAL_RCC_OscConfig+0x7ac>)
 800284e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002850:	08db      	lsrs	r3, r3, #3
 8002852:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002856:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800285c:	693a      	ldr	r2, [r7, #16]
 800285e:	429a      	cmp	r2, r3
 8002860:	d01f      	beq.n	80028a2 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002862:	4b12      	ldr	r3, [pc, #72]	; (80028ac <HAL_RCC_OscConfig+0x7ac>)
 8002864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002866:	4a11      	ldr	r2, [pc, #68]	; (80028ac <HAL_RCC_OscConfig+0x7ac>)
 8002868:	f023 0301 	bic.w	r3, r3, #1
 800286c:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800286e:	f7ff f917 	bl	8001aa0 <HAL_GetTick>
 8002872:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002874:	bf00      	nop
 8002876:	f7ff f913 	bl	8001aa0 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287e:	4293      	cmp	r3, r2
 8002880:	d0f9      	beq.n	8002876 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002882:	4b0a      	ldr	r3, [pc, #40]	; (80028ac <HAL_RCC_OscConfig+0x7ac>)
 8002884:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002886:	4b0a      	ldr	r3, [pc, #40]	; (80028b0 <HAL_RCC_OscConfig+0x7b0>)
 8002888:	4013      	ands	r3, r2
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800288e:	00d2      	lsls	r2, r2, #3
 8002890:	4906      	ldr	r1, [pc, #24]	; (80028ac <HAL_RCC_OscConfig+0x7ac>)
 8002892:	4313      	orrs	r3, r2
 8002894:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002896:	4b05      	ldr	r3, [pc, #20]	; (80028ac <HAL_RCC_OscConfig+0x7ac>)
 8002898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800289a:	4a04      	ldr	r2, [pc, #16]	; (80028ac <HAL_RCC_OscConfig+0x7ac>)
 800289c:	f043 0301 	orr.w	r3, r3, #1
 80028a0:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80028a2:	2300      	movs	r3, #0
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3730      	adds	r7, #48	; 0x30
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	58024400 	.word	0x58024400
 80028b0:	ffff0007 	.word	0xffff0007

080028b4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b086      	sub	sp, #24
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d101      	bne.n	80028c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e19c      	b.n	8002c02 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028c8:	4b8a      	ldr	r3, [pc, #552]	; (8002af4 <HAL_RCC_ClockConfig+0x240>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 030f 	and.w	r3, r3, #15
 80028d0:	683a      	ldr	r2, [r7, #0]
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d910      	bls.n	80028f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028d6:	4b87      	ldr	r3, [pc, #540]	; (8002af4 <HAL_RCC_ClockConfig+0x240>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f023 020f 	bic.w	r2, r3, #15
 80028de:	4985      	ldr	r1, [pc, #532]	; (8002af4 <HAL_RCC_ClockConfig+0x240>)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028e6:	4b83      	ldr	r3, [pc, #524]	; (8002af4 <HAL_RCC_ClockConfig+0x240>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 030f 	and.w	r3, r3, #15
 80028ee:	683a      	ldr	r2, [r7, #0]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d001      	beq.n	80028f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e184      	b.n	8002c02 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0304 	and.w	r3, r3, #4
 8002900:	2b00      	cmp	r3, #0
 8002902:	d010      	beq.n	8002926 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	691a      	ldr	r2, [r3, #16]
 8002908:	4b7b      	ldr	r3, [pc, #492]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 800290a:	699b      	ldr	r3, [r3, #24]
 800290c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002910:	429a      	cmp	r2, r3
 8002912:	d908      	bls.n	8002926 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002914:	4b78      	ldr	r3, [pc, #480]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	691b      	ldr	r3, [r3, #16]
 8002920:	4975      	ldr	r1, [pc, #468]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002922:	4313      	orrs	r3, r2
 8002924:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0308 	and.w	r3, r3, #8
 800292e:	2b00      	cmp	r3, #0
 8002930:	d010      	beq.n	8002954 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	695a      	ldr	r2, [r3, #20]
 8002936:	4b70      	ldr	r3, [pc, #448]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002938:	69db      	ldr	r3, [r3, #28]
 800293a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800293e:	429a      	cmp	r2, r3
 8002940:	d908      	bls.n	8002954 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002942:	4b6d      	ldr	r3, [pc, #436]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002944:	69db      	ldr	r3, [r3, #28]
 8002946:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	695b      	ldr	r3, [r3, #20]
 800294e:	496a      	ldr	r1, [pc, #424]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002950:	4313      	orrs	r3, r2
 8002952:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0310 	and.w	r3, r3, #16
 800295c:	2b00      	cmp	r3, #0
 800295e:	d010      	beq.n	8002982 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	699a      	ldr	r2, [r3, #24]
 8002964:	4b64      	ldr	r3, [pc, #400]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002966:	69db      	ldr	r3, [r3, #28]
 8002968:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800296c:	429a      	cmp	r2, r3
 800296e:	d908      	bls.n	8002982 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002970:	4b61      	ldr	r3, [pc, #388]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002972:	69db      	ldr	r3, [r3, #28]
 8002974:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	495e      	ldr	r1, [pc, #376]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 800297e:	4313      	orrs	r3, r2
 8002980:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0320 	and.w	r3, r3, #32
 800298a:	2b00      	cmp	r3, #0
 800298c:	d010      	beq.n	80029b0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	69da      	ldr	r2, [r3, #28]
 8002992:	4b59      	ldr	r3, [pc, #356]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002994:	6a1b      	ldr	r3, [r3, #32]
 8002996:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800299a:	429a      	cmp	r2, r3
 800299c:	d908      	bls.n	80029b0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800299e:	4b56      	ldr	r3, [pc, #344]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 80029a0:	6a1b      	ldr	r3, [r3, #32]
 80029a2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	69db      	ldr	r3, [r3, #28]
 80029aa:	4953      	ldr	r1, [pc, #332]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 80029ac:	4313      	orrs	r3, r2
 80029ae:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d010      	beq.n	80029de <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	68da      	ldr	r2, [r3, #12]
 80029c0:	4b4d      	ldr	r3, [pc, #308]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 80029c2:	699b      	ldr	r3, [r3, #24]
 80029c4:	f003 030f 	and.w	r3, r3, #15
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d908      	bls.n	80029de <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029cc:	4b4a      	ldr	r3, [pc, #296]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	f023 020f 	bic.w	r2, r3, #15
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	4947      	ldr	r1, [pc, #284]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d055      	beq.n	8002a96 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80029ea:	4b43      	ldr	r3, [pc, #268]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 80029ec:	699b      	ldr	r3, [r3, #24]
 80029ee:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	4940      	ldr	r1, [pc, #256]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d107      	bne.n	8002a14 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a04:	4b3c      	ldr	r3, [pc, #240]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d121      	bne.n	8002a54 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e0f6      	b.n	8002c02 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	2b03      	cmp	r3, #3
 8002a1a:	d107      	bne.n	8002a2c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a1c:	4b36      	ldr	r3, [pc, #216]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d115      	bne.n	8002a54 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e0ea      	b.n	8002c02 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d107      	bne.n	8002a44 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002a34:	4b30      	ldr	r3, [pc, #192]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d109      	bne.n	8002a54 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e0de      	b.n	8002c02 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a44:	4b2c      	ldr	r3, [pc, #176]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0304 	and.w	r3, r3, #4
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d101      	bne.n	8002a54 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e0d6      	b.n	8002c02 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a54:	4b28      	ldr	r3, [pc, #160]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002a56:	691b      	ldr	r3, [r3, #16]
 8002a58:	f023 0207 	bic.w	r2, r3, #7
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	4925      	ldr	r1, [pc, #148]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a66:	f7ff f81b 	bl	8001aa0 <HAL_GetTick>
 8002a6a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a6c:	e00a      	b.n	8002a84 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a6e:	f7ff f817 	bl	8001aa0 <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d901      	bls.n	8002a84 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e0be      	b.n	8002c02 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a84:	4b1c      	ldr	r3, [pc, #112]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002a86:	691b      	ldr	r3, [r3, #16]
 8002a88:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	00db      	lsls	r3, r3, #3
 8002a92:	429a      	cmp	r2, r3
 8002a94:	d1eb      	bne.n	8002a6e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0302 	and.w	r3, r3, #2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d010      	beq.n	8002ac4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	68da      	ldr	r2, [r3, #12]
 8002aa6:	4b14      	ldr	r3, [pc, #80]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002aa8:	699b      	ldr	r3, [r3, #24]
 8002aaa:	f003 030f 	and.w	r3, r3, #15
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d208      	bcs.n	8002ac4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ab2:	4b11      	ldr	r3, [pc, #68]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	f023 020f 	bic.w	r2, r3, #15
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	490e      	ldr	r1, [pc, #56]	; (8002af8 <HAL_RCC_ClockConfig+0x244>)
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ac4:	4b0b      	ldr	r3, [pc, #44]	; (8002af4 <HAL_RCC_ClockConfig+0x240>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 030f 	and.w	r3, r3, #15
 8002acc:	683a      	ldr	r2, [r7, #0]
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d214      	bcs.n	8002afc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ad2:	4b08      	ldr	r3, [pc, #32]	; (8002af4 <HAL_RCC_ClockConfig+0x240>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f023 020f 	bic.w	r2, r3, #15
 8002ada:	4906      	ldr	r1, [pc, #24]	; (8002af4 <HAL_RCC_ClockConfig+0x240>)
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ae2:	4b04      	ldr	r3, [pc, #16]	; (8002af4 <HAL_RCC_ClockConfig+0x240>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 030f 	and.w	r3, r3, #15
 8002aea:	683a      	ldr	r2, [r7, #0]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d005      	beq.n	8002afc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e086      	b.n	8002c02 <HAL_RCC_ClockConfig+0x34e>
 8002af4:	52002000 	.word	0x52002000
 8002af8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0304 	and.w	r3, r3, #4
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d010      	beq.n	8002b2a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	691a      	ldr	r2, [r3, #16]
 8002b0c:	4b3f      	ldr	r3, [pc, #252]	; (8002c0c <HAL_RCC_ClockConfig+0x358>)
 8002b0e:	699b      	ldr	r3, [r3, #24]
 8002b10:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d208      	bcs.n	8002b2a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002b18:	4b3c      	ldr	r3, [pc, #240]	; (8002c0c <HAL_RCC_ClockConfig+0x358>)
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	691b      	ldr	r3, [r3, #16]
 8002b24:	4939      	ldr	r1, [pc, #228]	; (8002c0c <HAL_RCC_ClockConfig+0x358>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0308 	and.w	r3, r3, #8
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d010      	beq.n	8002b58 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	695a      	ldr	r2, [r3, #20]
 8002b3a:	4b34      	ldr	r3, [pc, #208]	; (8002c0c <HAL_RCC_ClockConfig+0x358>)
 8002b3c:	69db      	ldr	r3, [r3, #28]
 8002b3e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d208      	bcs.n	8002b58 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002b46:	4b31      	ldr	r3, [pc, #196]	; (8002c0c <HAL_RCC_ClockConfig+0x358>)
 8002b48:	69db      	ldr	r3, [r3, #28]
 8002b4a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	492e      	ldr	r1, [pc, #184]	; (8002c0c <HAL_RCC_ClockConfig+0x358>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0310 	and.w	r3, r3, #16
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d010      	beq.n	8002b86 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	699a      	ldr	r2, [r3, #24]
 8002b68:	4b28      	ldr	r3, [pc, #160]	; (8002c0c <HAL_RCC_ClockConfig+0x358>)
 8002b6a:	69db      	ldr	r3, [r3, #28]
 8002b6c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d208      	bcs.n	8002b86 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002b74:	4b25      	ldr	r3, [pc, #148]	; (8002c0c <HAL_RCC_ClockConfig+0x358>)
 8002b76:	69db      	ldr	r3, [r3, #28]
 8002b78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	699b      	ldr	r3, [r3, #24]
 8002b80:	4922      	ldr	r1, [pc, #136]	; (8002c0c <HAL_RCC_ClockConfig+0x358>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0320 	and.w	r3, r3, #32
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d010      	beq.n	8002bb4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	69da      	ldr	r2, [r3, #28]
 8002b96:	4b1d      	ldr	r3, [pc, #116]	; (8002c0c <HAL_RCC_ClockConfig+0x358>)
 8002b98:	6a1b      	ldr	r3, [r3, #32]
 8002b9a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d208      	bcs.n	8002bb4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002ba2:	4b1a      	ldr	r3, [pc, #104]	; (8002c0c <HAL_RCC_ClockConfig+0x358>)
 8002ba4:	6a1b      	ldr	r3, [r3, #32]
 8002ba6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	69db      	ldr	r3, [r3, #28]
 8002bae:	4917      	ldr	r1, [pc, #92]	; (8002c0c <HAL_RCC_ClockConfig+0x358>)
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002bb4:	f000 f834 	bl	8002c20 <HAL_RCC_GetSysClockFreq>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	4b14      	ldr	r3, [pc, #80]	; (8002c0c <HAL_RCC_ClockConfig+0x358>)
 8002bbc:	699b      	ldr	r3, [r3, #24]
 8002bbe:	0a1b      	lsrs	r3, r3, #8
 8002bc0:	f003 030f 	and.w	r3, r3, #15
 8002bc4:	4912      	ldr	r1, [pc, #72]	; (8002c10 <HAL_RCC_ClockConfig+0x35c>)
 8002bc6:	5ccb      	ldrb	r3, [r1, r3]
 8002bc8:	f003 031f 	and.w	r3, r3, #31
 8002bcc:	fa22 f303 	lsr.w	r3, r2, r3
 8002bd0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002bd2:	4b0e      	ldr	r3, [pc, #56]	; (8002c0c <HAL_RCC_ClockConfig+0x358>)
 8002bd4:	699b      	ldr	r3, [r3, #24]
 8002bd6:	f003 030f 	and.w	r3, r3, #15
 8002bda:	4a0d      	ldr	r2, [pc, #52]	; (8002c10 <HAL_RCC_ClockConfig+0x35c>)
 8002bdc:	5cd3      	ldrb	r3, [r2, r3]
 8002bde:	f003 031f 	and.w	r3, r3, #31
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	fa22 f303 	lsr.w	r3, r2, r3
 8002be8:	4a0a      	ldr	r2, [pc, #40]	; (8002c14 <HAL_RCC_ClockConfig+0x360>)
 8002bea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002bec:	4a0a      	ldr	r2, [pc, #40]	; (8002c18 <HAL_RCC_ClockConfig+0x364>)
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002bf2:	4b0a      	ldr	r3, [pc, #40]	; (8002c1c <HAL_RCC_ClockConfig+0x368>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7fe ff08 	bl	8001a0c <HAL_InitTick>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3718      	adds	r7, #24
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	58024400 	.word	0x58024400
 8002c10:	0800ad58 	.word	0x0800ad58
 8002c14:	24000004 	.word	0x24000004
 8002c18:	24000000 	.word	0x24000000
 8002c1c:	24000008 	.word	0x24000008

08002c20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b089      	sub	sp, #36	; 0x24
 8002c24:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c26:	4bb3      	ldr	r3, [pc, #716]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002c2e:	2b18      	cmp	r3, #24
 8002c30:	f200 8155 	bhi.w	8002ede <HAL_RCC_GetSysClockFreq+0x2be>
 8002c34:	a201      	add	r2, pc, #4	; (adr r2, 8002c3c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c3a:	bf00      	nop
 8002c3c:	08002ca1 	.word	0x08002ca1
 8002c40:	08002edf 	.word	0x08002edf
 8002c44:	08002edf 	.word	0x08002edf
 8002c48:	08002edf 	.word	0x08002edf
 8002c4c:	08002edf 	.word	0x08002edf
 8002c50:	08002edf 	.word	0x08002edf
 8002c54:	08002edf 	.word	0x08002edf
 8002c58:	08002edf 	.word	0x08002edf
 8002c5c:	08002cc7 	.word	0x08002cc7
 8002c60:	08002edf 	.word	0x08002edf
 8002c64:	08002edf 	.word	0x08002edf
 8002c68:	08002edf 	.word	0x08002edf
 8002c6c:	08002edf 	.word	0x08002edf
 8002c70:	08002edf 	.word	0x08002edf
 8002c74:	08002edf 	.word	0x08002edf
 8002c78:	08002edf 	.word	0x08002edf
 8002c7c:	08002ccd 	.word	0x08002ccd
 8002c80:	08002edf 	.word	0x08002edf
 8002c84:	08002edf 	.word	0x08002edf
 8002c88:	08002edf 	.word	0x08002edf
 8002c8c:	08002edf 	.word	0x08002edf
 8002c90:	08002edf 	.word	0x08002edf
 8002c94:	08002edf 	.word	0x08002edf
 8002c98:	08002edf 	.word	0x08002edf
 8002c9c:	08002cd3 	.word	0x08002cd3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ca0:	4b94      	ldr	r3, [pc, #592]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0320 	and.w	r3, r3, #32
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d009      	beq.n	8002cc0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002cac:	4b91      	ldr	r3, [pc, #580]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	08db      	lsrs	r3, r3, #3
 8002cb2:	f003 0303 	and.w	r3, r3, #3
 8002cb6:	4a90      	ldr	r2, [pc, #576]	; (8002ef8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002cb8:	fa22 f303 	lsr.w	r3, r2, r3
 8002cbc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002cbe:	e111      	b.n	8002ee4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002cc0:	4b8d      	ldr	r3, [pc, #564]	; (8002ef8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002cc2:	61bb      	str	r3, [r7, #24]
      break;
 8002cc4:	e10e      	b.n	8002ee4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002cc6:	4b8d      	ldr	r3, [pc, #564]	; (8002efc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002cc8:	61bb      	str	r3, [r7, #24]
      break;
 8002cca:	e10b      	b.n	8002ee4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002ccc:	4b8c      	ldr	r3, [pc, #560]	; (8002f00 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002cce:	61bb      	str	r3, [r7, #24]
      break;
 8002cd0:	e108      	b.n	8002ee4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002cd2:	4b88      	ldr	r3, [pc, #544]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd6:	f003 0303 	and.w	r3, r3, #3
 8002cda:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002cdc:	4b85      	ldr	r3, [pc, #532]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce0:	091b      	lsrs	r3, r3, #4
 8002ce2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ce6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002ce8:	4b82      	ldr	r3, [pc, #520]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cec:	f003 0301 	and.w	r3, r3, #1
 8002cf0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002cf2:	4b80      	ldr	r3, [pc, #512]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cf6:	08db      	lsrs	r3, r3, #3
 8002cf8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002cfc:	68fa      	ldr	r2, [r7, #12]
 8002cfe:	fb02 f303 	mul.w	r3, r2, r3
 8002d02:	ee07 3a90 	vmov	s15, r3
 8002d06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d0a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	f000 80e1 	beq.w	8002ed8 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	f000 8083 	beq.w	8002e24 <HAL_RCC_GetSysClockFreq+0x204>
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	f200 80a1 	bhi.w	8002e68 <HAL_RCC_GetSysClockFreq+0x248>
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d003      	beq.n	8002d34 <HAL_RCC_GetSysClockFreq+0x114>
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d056      	beq.n	8002de0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002d32:	e099      	b.n	8002e68 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d34:	4b6f      	ldr	r3, [pc, #444]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0320 	and.w	r3, r3, #32
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d02d      	beq.n	8002d9c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002d40:	4b6c      	ldr	r3, [pc, #432]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	08db      	lsrs	r3, r3, #3
 8002d46:	f003 0303 	and.w	r3, r3, #3
 8002d4a:	4a6b      	ldr	r2, [pc, #428]	; (8002ef8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d50:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	ee07 3a90 	vmov	s15, r3
 8002d58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	ee07 3a90 	vmov	s15, r3
 8002d62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d6a:	4b62      	ldr	r3, [pc, #392]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d72:	ee07 3a90 	vmov	s15, r3
 8002d76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002d7e:	eddf 5a61 	vldr	s11, [pc, #388]	; 8002f04 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002d82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002d86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002d8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d96:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002d9a:	e087      	b.n	8002eac <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	ee07 3a90 	vmov	s15, r3
 8002da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002da6:	eddf 6a58 	vldr	s13, [pc, #352]	; 8002f08 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002daa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002dae:	4b51      	ldr	r3, [pc, #324]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002db6:	ee07 3a90 	vmov	s15, r3
 8002dba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002dbe:	ed97 6a02 	vldr	s12, [r7, #8]
 8002dc2:	eddf 5a50 	vldr	s11, [pc, #320]	; 8002f04 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002dc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002dca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002dce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002dd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002dd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dda:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002dde:	e065      	b.n	8002eac <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	ee07 3a90 	vmov	s15, r3
 8002de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dea:	eddf 6a48 	vldr	s13, [pc, #288]	; 8002f0c <HAL_RCC_GetSysClockFreq+0x2ec>
 8002dee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002df2:	4b40      	ldr	r3, [pc, #256]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dfa:	ee07 3a90 	vmov	s15, r3
 8002dfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e02:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e06:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8002f04 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002e0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002e16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e1e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002e22:	e043      	b.n	8002eac <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	ee07 3a90 	vmov	s15, r3
 8002e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e2e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002f10 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002e32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e36:	4b2f      	ldr	r3, [pc, #188]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e3e:	ee07 3a90 	vmov	s15, r3
 8002e42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e46:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e4a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8002f04 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002e4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002e5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e62:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002e66:	e021      	b.n	8002eac <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	ee07 3a90 	vmov	s15, r3
 8002e6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e72:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002f0c <HAL_RCC_GetSysClockFreq+0x2ec>
 8002e76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e7a:	4b1e      	ldr	r3, [pc, #120]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e82:	ee07 3a90 	vmov	s15, r3
 8002e86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e8e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8002f04 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002e92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002e9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ea2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ea6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002eaa:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002eac:	4b11      	ldr	r3, [pc, #68]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb0:	0a5b      	lsrs	r3, r3, #9
 8002eb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	ee07 3a90 	vmov	s15, r3
 8002ec0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002ec4:	edd7 6a07 	vldr	s13, [r7, #28]
 8002ec8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ecc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ed0:	ee17 3a90 	vmov	r3, s15
 8002ed4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002ed6:	e005      	b.n	8002ee4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	61bb      	str	r3, [r7, #24]
      break;
 8002edc:	e002      	b.n	8002ee4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002ede:	4b07      	ldr	r3, [pc, #28]	; (8002efc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002ee0:	61bb      	str	r3, [r7, #24]
      break;
 8002ee2:	bf00      	nop
  }

  return sysclockfreq;
 8002ee4:	69bb      	ldr	r3, [r7, #24]
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3724      	adds	r7, #36	; 0x24
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	58024400 	.word	0x58024400
 8002ef8:	03d09000 	.word	0x03d09000
 8002efc:	003d0900 	.word	0x003d0900
 8002f00:	00f42400 	.word	0x00f42400
 8002f04:	46000000 	.word	0x46000000
 8002f08:	4c742400 	.word	0x4c742400
 8002f0c:	4a742400 	.word	0x4a742400
 8002f10:	4b742400 	.word	0x4b742400

08002f14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002f1a:	f7ff fe81 	bl	8002c20 <HAL_RCC_GetSysClockFreq>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	4b10      	ldr	r3, [pc, #64]	; (8002f64 <HAL_RCC_GetHCLKFreq+0x50>)
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	0a1b      	lsrs	r3, r3, #8
 8002f26:	f003 030f 	and.w	r3, r3, #15
 8002f2a:	490f      	ldr	r1, [pc, #60]	; (8002f68 <HAL_RCC_GetHCLKFreq+0x54>)
 8002f2c:	5ccb      	ldrb	r3, [r1, r3]
 8002f2e:	f003 031f 	and.w	r3, r3, #31
 8002f32:	fa22 f303 	lsr.w	r3, r2, r3
 8002f36:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002f38:	4b0a      	ldr	r3, [pc, #40]	; (8002f64 <HAL_RCC_GetHCLKFreq+0x50>)
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	f003 030f 	and.w	r3, r3, #15
 8002f40:	4a09      	ldr	r2, [pc, #36]	; (8002f68 <HAL_RCC_GetHCLKFreq+0x54>)
 8002f42:	5cd3      	ldrb	r3, [r2, r3]
 8002f44:	f003 031f 	and.w	r3, r3, #31
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f4e:	4a07      	ldr	r2, [pc, #28]	; (8002f6c <HAL_RCC_GetHCLKFreq+0x58>)
 8002f50:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002f52:	4a07      	ldr	r2, [pc, #28]	; (8002f70 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002f58:	4b04      	ldr	r3, [pc, #16]	; (8002f6c <HAL_RCC_GetHCLKFreq+0x58>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3708      	adds	r7, #8
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	58024400 	.word	0x58024400
 8002f68:	0800ad58 	.word	0x0800ad58
 8002f6c:	24000004 	.word	0x24000004
 8002f70:	24000000 	.word	0x24000000

08002f74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002f78:	f7ff ffcc 	bl	8002f14 <HAL_RCC_GetHCLKFreq>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	4b06      	ldr	r3, [pc, #24]	; (8002f98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f80:	69db      	ldr	r3, [r3, #28]
 8002f82:	091b      	lsrs	r3, r3, #4
 8002f84:	f003 0307 	and.w	r3, r3, #7
 8002f88:	4904      	ldr	r1, [pc, #16]	; (8002f9c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f8a:	5ccb      	ldrb	r3, [r1, r3]
 8002f8c:	f003 031f 	and.w	r3, r3, #31
 8002f90:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	58024400 	.word	0x58024400
 8002f9c:	0800ad58 	.word	0x0800ad58

08002fa0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002fa4:	f7ff ffb6 	bl	8002f14 <HAL_RCC_GetHCLKFreq>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	4b06      	ldr	r3, [pc, #24]	; (8002fc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fac:	69db      	ldr	r3, [r3, #28]
 8002fae:	0a1b      	lsrs	r3, r3, #8
 8002fb0:	f003 0307 	and.w	r3, r3, #7
 8002fb4:	4904      	ldr	r1, [pc, #16]	; (8002fc8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002fb6:	5ccb      	ldrb	r3, [r1, r3]
 8002fb8:	f003 031f 	and.w	r3, r3, #31
 8002fbc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	58024400 	.word	0x58024400
 8002fc8:	0800ad58 	.word	0x0800ad58

08002fcc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fd0:	b0c6      	sub	sp, #280	; 0x118
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002fd8:	2300      	movs	r3, #0
 8002fda:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002fde:	2300      	movs	r3, #0
 8002fe0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002fe4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fec:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8002ff0:	2500      	movs	r5, #0
 8002ff2:	ea54 0305 	orrs.w	r3, r4, r5
 8002ff6:	d049      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002ff8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002ffc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ffe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003002:	d02f      	beq.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003004:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003008:	d828      	bhi.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800300a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800300e:	d01a      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003010:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003014:	d822      	bhi.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003016:	2b00      	cmp	r3, #0
 8003018:	d003      	beq.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800301a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800301e:	d007      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003020:	e01c      	b.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003022:	4bab      	ldr	r3, [pc, #684]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003026:	4aaa      	ldr	r2, [pc, #680]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003028:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800302c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800302e:	e01a      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003030:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003034:	3308      	adds	r3, #8
 8003036:	2102      	movs	r1, #2
 8003038:	4618      	mov	r0, r3
 800303a:	f001 fc25 	bl	8004888 <RCCEx_PLL2_Config>
 800303e:	4603      	mov	r3, r0
 8003040:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003044:	e00f      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003046:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800304a:	3328      	adds	r3, #40	; 0x28
 800304c:	2102      	movs	r1, #2
 800304e:	4618      	mov	r0, r3
 8003050:	f001 fccc 	bl	80049ec <RCCEx_PLL3_Config>
 8003054:	4603      	mov	r3, r0
 8003056:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800305a:	e004      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003062:	e000      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003064:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003066:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800306a:	2b00      	cmp	r3, #0
 800306c:	d10a      	bne.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800306e:	4b98      	ldr	r3, [pc, #608]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003070:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003072:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003076:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800307a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800307c:	4a94      	ldr	r2, [pc, #592]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800307e:	430b      	orrs	r3, r1
 8003080:	6513      	str	r3, [r2, #80]	; 0x50
 8003082:	e003      	b.n	800308c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003084:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003088:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800308c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003094:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8003098:	f04f 0900 	mov.w	r9, #0
 800309c:	ea58 0309 	orrs.w	r3, r8, r9
 80030a0:	d047      	beq.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80030a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80030a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030a8:	2b04      	cmp	r3, #4
 80030aa:	d82a      	bhi.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80030ac:	a201      	add	r2, pc, #4	; (adr r2, 80030b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80030ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030b2:	bf00      	nop
 80030b4:	080030c9 	.word	0x080030c9
 80030b8:	080030d7 	.word	0x080030d7
 80030bc:	080030ed 	.word	0x080030ed
 80030c0:	0800310b 	.word	0x0800310b
 80030c4:	0800310b 	.word	0x0800310b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030c8:	4b81      	ldr	r3, [pc, #516]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80030ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030cc:	4a80      	ldr	r2, [pc, #512]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80030ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030d2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80030d4:	e01a      	b.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80030d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80030da:	3308      	adds	r3, #8
 80030dc:	2100      	movs	r1, #0
 80030de:	4618      	mov	r0, r3
 80030e0:	f001 fbd2 	bl	8004888 <RCCEx_PLL2_Config>
 80030e4:	4603      	mov	r3, r0
 80030e6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80030ea:	e00f      	b.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80030ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80030f0:	3328      	adds	r3, #40	; 0x28
 80030f2:	2100      	movs	r1, #0
 80030f4:	4618      	mov	r0, r3
 80030f6:	f001 fc79 	bl	80049ec <RCCEx_PLL3_Config>
 80030fa:	4603      	mov	r3, r0
 80030fc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003100:	e004      	b.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003108:	e000      	b.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800310a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800310c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003110:	2b00      	cmp	r3, #0
 8003112:	d10a      	bne.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003114:	4b6e      	ldr	r3, [pc, #440]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003116:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003118:	f023 0107 	bic.w	r1, r3, #7
 800311c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003122:	4a6b      	ldr	r2, [pc, #428]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003124:	430b      	orrs	r3, r1
 8003126:	6513      	str	r3, [r2, #80]	; 0x50
 8003128:	e003      	b.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800312a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800312e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003132:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800313a:	f402 6a80 	and.w	sl, r2, #1024	; 0x400
 800313e:	f04f 0b00 	mov.w	fp, #0
 8003142:	ea5a 030b 	orrs.w	r3, sl, fp
 8003146:	d05b      	beq.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003148:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800314c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003150:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8003154:	d03b      	beq.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x202>
 8003156:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800315a:	d834      	bhi.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800315c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003160:	d037      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8003162:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003166:	d82e      	bhi.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003168:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800316c:	d033      	beq.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800316e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003172:	d828      	bhi.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003174:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003178:	d01a      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800317a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800317e:	d822      	bhi.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003180:	2b00      	cmp	r3, #0
 8003182:	d003      	beq.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8003184:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003188:	d007      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800318a:	e01c      	b.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800318c:	4b50      	ldr	r3, [pc, #320]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800318e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003190:	4a4f      	ldr	r2, [pc, #316]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003192:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003196:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003198:	e01e      	b.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800319a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800319e:	3308      	adds	r3, #8
 80031a0:	2100      	movs	r1, #0
 80031a2:	4618      	mov	r0, r3
 80031a4:	f001 fb70 	bl	8004888 <RCCEx_PLL2_Config>
 80031a8:	4603      	mov	r3, r0
 80031aa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80031ae:	e013      	b.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80031b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80031b4:	3328      	adds	r3, #40	; 0x28
 80031b6:	2100      	movs	r1, #0
 80031b8:	4618      	mov	r0, r3
 80031ba:	f001 fc17 	bl	80049ec <RCCEx_PLL3_Config>
 80031be:	4603      	mov	r3, r0
 80031c0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80031c4:	e008      	b.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80031cc:	e004      	b.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80031ce:	bf00      	nop
 80031d0:	e002      	b.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80031d2:	bf00      	nop
 80031d4:	e000      	b.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80031d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031d8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d10b      	bne.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80031e0:	4b3b      	ldr	r3, [pc, #236]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80031e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031e4:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 80031e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80031ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80031f0:	4a37      	ldr	r2, [pc, #220]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80031f2:	430b      	orrs	r3, r1
 80031f4:	6593      	str	r3, [r2, #88]	; 0x58
 80031f6:	e003      	b.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031f8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80031fc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003200:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003208:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800320c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8003210:	2300      	movs	r3, #0
 8003212:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8003216:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800321a:	460b      	mov	r3, r1
 800321c:	4313      	orrs	r3, r2
 800321e:	d05d      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003220:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003224:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003228:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800322c:	d03b      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800322e:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8003232:	d834      	bhi.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003234:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003238:	d037      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800323a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800323e:	d82e      	bhi.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003240:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003244:	d033      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8003246:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800324a:	d828      	bhi.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800324c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003250:	d01a      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8003252:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003256:	d822      	bhi.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003258:	2b00      	cmp	r3, #0
 800325a:	d003      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800325c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003260:	d007      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8003262:	e01c      	b.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003264:	4b1a      	ldr	r3, [pc, #104]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003268:	4a19      	ldr	r2, [pc, #100]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800326a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800326e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003270:	e01e      	b.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003272:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003276:	3308      	adds	r3, #8
 8003278:	2100      	movs	r1, #0
 800327a:	4618      	mov	r0, r3
 800327c:	f001 fb04 	bl	8004888 <RCCEx_PLL2_Config>
 8003280:	4603      	mov	r3, r0
 8003282:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003286:	e013      	b.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003288:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800328c:	3328      	adds	r3, #40	; 0x28
 800328e:	2100      	movs	r1, #0
 8003290:	4618      	mov	r0, r3
 8003292:	f001 fbab 	bl	80049ec <RCCEx_PLL3_Config>
 8003296:	4603      	mov	r3, r0
 8003298:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800329c:	e008      	b.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80032a4:	e004      	b.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80032a6:	bf00      	nop
 80032a8:	e002      	b.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80032aa:	bf00      	nop
 80032ac:	e000      	b.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80032ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032b0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d10d      	bne.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80032b8:	4b05      	ldr	r3, [pc, #20]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80032ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032bc:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 80032c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80032c4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80032c8:	4a01      	ldr	r2, [pc, #4]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80032ca:	430b      	orrs	r3, r1
 80032cc:	6593      	str	r3, [r2, #88]	; 0x58
 80032ce:	e005      	b.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x310>
 80032d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032d4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80032d8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80032dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80032e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032e4:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 80032e8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80032ec:	2300      	movs	r3, #0
 80032ee:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80032f2:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 80032f6:	460b      	mov	r3, r1
 80032f8:	4313      	orrs	r3, r2
 80032fa:	d03a      	beq.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80032fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003302:	2b30      	cmp	r3, #48	; 0x30
 8003304:	d01f      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8003306:	2b30      	cmp	r3, #48	; 0x30
 8003308:	d819      	bhi.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x372>
 800330a:	2b20      	cmp	r3, #32
 800330c:	d00c      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800330e:	2b20      	cmp	r3, #32
 8003310:	d815      	bhi.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8003312:	2b00      	cmp	r3, #0
 8003314:	d019      	beq.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003316:	2b10      	cmp	r3, #16
 8003318:	d111      	bne.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800331a:	4baa      	ldr	r3, [pc, #680]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800331c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800331e:	4aa9      	ldr	r2, [pc, #676]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003320:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003324:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003326:	e011      	b.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003328:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800332c:	3308      	adds	r3, #8
 800332e:	2102      	movs	r1, #2
 8003330:	4618      	mov	r0, r3
 8003332:	f001 faa9 	bl	8004888 <RCCEx_PLL2_Config>
 8003336:	4603      	mov	r3, r0
 8003338:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800333c:	e006      	b.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003344:	e002      	b.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8003346:	bf00      	nop
 8003348:	e000      	b.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800334a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800334c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003350:	2b00      	cmp	r3, #0
 8003352:	d10a      	bne.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003354:	4b9b      	ldr	r3, [pc, #620]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003356:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003358:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800335c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003362:	4a98      	ldr	r2, [pc, #608]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003364:	430b      	orrs	r3, r1
 8003366:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003368:	e003      	b.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800336a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800336e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003372:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800337a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800337e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003382:	2300      	movs	r3, #0
 8003384:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8003388:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800338c:	460b      	mov	r3, r1
 800338e:	4313      	orrs	r3, r2
 8003390:	d051      	beq.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003392:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003396:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003398:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800339c:	d035      	beq.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800339e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033a2:	d82e      	bhi.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80033a4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80033a8:	d031      	beq.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x442>
 80033aa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80033ae:	d828      	bhi.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80033b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033b4:	d01a      	beq.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x420>
 80033b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033ba:	d822      	bhi.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d003      	beq.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80033c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033c4:	d007      	beq.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80033c6:	e01c      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033c8:	4b7e      	ldr	r3, [pc, #504]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80033ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033cc:	4a7d      	ldr	r2, [pc, #500]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80033ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033d2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80033d4:	e01c      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80033d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80033da:	3308      	adds	r3, #8
 80033dc:	2100      	movs	r1, #0
 80033de:	4618      	mov	r0, r3
 80033e0:	f001 fa52 	bl	8004888 <RCCEx_PLL2_Config>
 80033e4:	4603      	mov	r3, r0
 80033e6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80033ea:	e011      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80033ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80033f0:	3328      	adds	r3, #40	; 0x28
 80033f2:	2100      	movs	r1, #0
 80033f4:	4618      	mov	r0, r3
 80033f6:	f001 faf9 	bl	80049ec <RCCEx_PLL3_Config>
 80033fa:	4603      	mov	r3, r0
 80033fc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003400:	e006      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003408:	e002      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800340a:	bf00      	nop
 800340c:	e000      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800340e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003410:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003414:	2b00      	cmp	r3, #0
 8003416:	d10a      	bne.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003418:	4b6a      	ldr	r3, [pc, #424]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800341a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800341c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8003420:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003426:	4a67      	ldr	r2, [pc, #412]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003428:	430b      	orrs	r3, r1
 800342a:	6513      	str	r3, [r2, #80]	; 0x50
 800342c:	e003      	b.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800342e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003432:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003436:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800343a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800343e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8003442:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003446:	2300      	movs	r3, #0
 8003448:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800344c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8003450:	460b      	mov	r3, r1
 8003452:	4313      	orrs	r3, r2
 8003454:	d053      	beq.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003456:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800345a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800345c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003460:	d033      	beq.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8003462:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003466:	d82c      	bhi.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003468:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800346c:	d02f      	beq.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x502>
 800346e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003472:	d826      	bhi.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003474:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003478:	d02b      	beq.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800347a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800347e:	d820      	bhi.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003480:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003484:	d012      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8003486:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800348a:	d81a      	bhi.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800348c:	2b00      	cmp	r3, #0
 800348e:	d022      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8003490:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003494:	d115      	bne.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003496:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800349a:	3308      	adds	r3, #8
 800349c:	2101      	movs	r1, #1
 800349e:	4618      	mov	r0, r3
 80034a0:	f001 f9f2 	bl	8004888 <RCCEx_PLL2_Config>
 80034a4:	4603      	mov	r3, r0
 80034a6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80034aa:	e015      	b.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80034ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80034b0:	3328      	adds	r3, #40	; 0x28
 80034b2:	2101      	movs	r1, #1
 80034b4:	4618      	mov	r0, r3
 80034b6:	f001 fa99 	bl	80049ec <RCCEx_PLL3_Config>
 80034ba:	4603      	mov	r3, r0
 80034bc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80034c0:	e00a      	b.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80034c8:	e006      	b.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80034ca:	bf00      	nop
 80034cc:	e004      	b.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80034ce:	bf00      	nop
 80034d0:	e002      	b.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80034d2:	bf00      	nop
 80034d4:	e000      	b.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80034d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034d8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d10a      	bne.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80034e0:	4b38      	ldr	r3, [pc, #224]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80034e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034e4:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 80034e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80034ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034ee:	4a35      	ldr	r2, [pc, #212]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80034f0:	430b      	orrs	r3, r1
 80034f2:	6513      	str	r3, [r2, #80]	; 0x50
 80034f4:	e003      	b.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034f6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80034fa:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80034fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003506:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800350a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800350e:	2300      	movs	r3, #0
 8003510:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8003514:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003518:	460b      	mov	r3, r1
 800351a:	4313      	orrs	r3, r2
 800351c:	d058      	beq.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800351e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003522:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003526:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800352a:	d033      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800352c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003530:	d82c      	bhi.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003532:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003536:	d02f      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8003538:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800353c:	d826      	bhi.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800353e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003542:	d02b      	beq.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8003544:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003548:	d820      	bhi.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800354a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800354e:	d012      	beq.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8003550:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003554:	d81a      	bhi.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003556:	2b00      	cmp	r3, #0
 8003558:	d022      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800355a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800355e:	d115      	bne.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003560:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003564:	3308      	adds	r3, #8
 8003566:	2101      	movs	r1, #1
 8003568:	4618      	mov	r0, r3
 800356a:	f001 f98d 	bl	8004888 <RCCEx_PLL2_Config>
 800356e:	4603      	mov	r3, r0
 8003570:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003574:	e015      	b.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003576:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800357a:	3328      	adds	r3, #40	; 0x28
 800357c:	2101      	movs	r1, #1
 800357e:	4618      	mov	r0, r3
 8003580:	f001 fa34 	bl	80049ec <RCCEx_PLL3_Config>
 8003584:	4603      	mov	r3, r0
 8003586:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800358a:	e00a      	b.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003592:	e006      	b.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003594:	bf00      	nop
 8003596:	e004      	b.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003598:	bf00      	nop
 800359a:	e002      	b.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800359c:	bf00      	nop
 800359e:	e000      	b.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80035a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035a2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d10e      	bne.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80035aa:	4b06      	ldr	r3, [pc, #24]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80035ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ae:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 80035b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80035b6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80035ba:	4a02      	ldr	r2, [pc, #8]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80035bc:	430b      	orrs	r3, r1
 80035be:	6593      	str	r3, [r2, #88]	; 0x58
 80035c0:	e006      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80035c2:	bf00      	nop
 80035c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035c8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80035cc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80035d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80035d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d8:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 80035dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80035e0:	2300      	movs	r3, #0
 80035e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80035e6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 80035ea:	460b      	mov	r3, r1
 80035ec:	4313      	orrs	r3, r2
 80035ee:	d037      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80035f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80035f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80035fa:	d00e      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80035fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003600:	d816      	bhi.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8003602:	2b00      	cmp	r3, #0
 8003604:	d018      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8003606:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800360a:	d111      	bne.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800360c:	4bc4      	ldr	r3, [pc, #784]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800360e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003610:	4ac3      	ldr	r2, [pc, #780]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003612:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003616:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003618:	e00f      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800361a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800361e:	3308      	adds	r3, #8
 8003620:	2101      	movs	r1, #1
 8003622:	4618      	mov	r0, r3
 8003624:	f001 f930 	bl	8004888 <RCCEx_PLL2_Config>
 8003628:	4603      	mov	r3, r0
 800362a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800362e:	e004      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003636:	e000      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8003638:	bf00      	nop
    }

    if (ret == HAL_OK)
 800363a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800363e:	2b00      	cmp	r3, #0
 8003640:	d10a      	bne.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003642:	4bb7      	ldr	r3, [pc, #732]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003644:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003646:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800364a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800364e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003650:	4ab3      	ldr	r2, [pc, #716]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003652:	430b      	orrs	r3, r1
 8003654:	6513      	str	r3, [r2, #80]	; 0x50
 8003656:	e003      	b.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003658:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800365c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003660:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003668:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800366c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003670:	2300      	movs	r3, #0
 8003672:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003676:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800367a:	460b      	mov	r3, r1
 800367c:	4313      	orrs	r3, r2
 800367e:	d039      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003680:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003684:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003686:	2b03      	cmp	r3, #3
 8003688:	d81c      	bhi.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800368a:	a201      	add	r2, pc, #4	; (adr r2, 8003690 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800368c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003690:	080036cd 	.word	0x080036cd
 8003694:	080036a1 	.word	0x080036a1
 8003698:	080036af 	.word	0x080036af
 800369c:	080036cd 	.word	0x080036cd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036a0:	4b9f      	ldr	r3, [pc, #636]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80036a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a4:	4a9e      	ldr	r2, [pc, #632]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80036a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036aa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80036ac:	e00f      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80036ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80036b2:	3308      	adds	r3, #8
 80036b4:	2102      	movs	r1, #2
 80036b6:	4618      	mov	r0, r3
 80036b8:	f001 f8e6 	bl	8004888 <RCCEx_PLL2_Config>
 80036bc:	4603      	mov	r3, r0
 80036be:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80036c2:	e004      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80036ca:	e000      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80036cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036ce:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d10a      	bne.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80036d6:	4b92      	ldr	r3, [pc, #584]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80036d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036da:	f023 0103 	bic.w	r1, r3, #3
 80036de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80036e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036e4:	4a8e      	ldr	r2, [pc, #568]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80036e6:	430b      	orrs	r3, r1
 80036e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036ea:	e003      	b.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036ec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80036f0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80036f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80036f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036fc:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8003700:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003704:	2300      	movs	r3, #0
 8003706:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800370a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800370e:	460b      	mov	r3, r1
 8003710:	4313      	orrs	r3, r2
 8003712:	f000 8099 	beq.w	8003848 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003716:	4b83      	ldr	r3, [pc, #524]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a82      	ldr	r2, [pc, #520]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800371c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003720:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003722:	f7fe f9bd 	bl	8001aa0 <HAL_GetTick>
 8003726:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800372a:	e00b      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800372c:	f7fe f9b8 	bl	8001aa0 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	2b64      	cmp	r3, #100	; 0x64
 800373a:	d903      	bls.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003742:	e005      	b.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003744:	4b77      	ldr	r3, [pc, #476]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800374c:	2b00      	cmp	r3, #0
 800374e:	d0ed      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8003750:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003754:	2b00      	cmp	r3, #0
 8003756:	d173      	bne.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003758:	4b71      	ldr	r3, [pc, #452]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800375a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800375c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003760:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003764:	4053      	eors	r3, r2
 8003766:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800376a:	2b00      	cmp	r3, #0
 800376c:	d015      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800376e:	4b6c      	ldr	r3, [pc, #432]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003770:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003772:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003776:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800377a:	4b69      	ldr	r3, [pc, #420]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800377c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800377e:	4a68      	ldr	r2, [pc, #416]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003780:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003784:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003786:	4b66      	ldr	r3, [pc, #408]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800378a:	4a65      	ldr	r2, [pc, #404]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800378c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003790:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003792:	4a63      	ldr	r2, [pc, #396]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003794:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003798:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800379a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800379e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80037a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037a6:	d118      	bne.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a8:	f7fe f97a 	bl	8001aa0 <HAL_GetTick>
 80037ac:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80037b0:	e00d      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037b2:	f7fe f975 	bl	8001aa0 <HAL_GetTick>
 80037b6:	4602      	mov	r2, r0
 80037b8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80037bc:	1ad2      	subs	r2, r2, r3
 80037be:	f241 3388 	movw	r3, #5000	; 0x1388
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d903      	bls.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
            break;
 80037cc:	e005      	b.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80037ce:	4b54      	ldr	r3, [pc, #336]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80037d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d0eb      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80037da:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d129      	bne.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80037e6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80037ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037f2:	d10e      	bne.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x846>
 80037f4:	4b4a      	ldr	r3, [pc, #296]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80037f6:	691b      	ldr	r3, [r3, #16]
 80037f8:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 80037fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003800:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003804:	091a      	lsrs	r2, r3, #4
 8003806:	4b48      	ldr	r3, [pc, #288]	; (8003928 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003808:	4013      	ands	r3, r2
 800380a:	4a45      	ldr	r2, [pc, #276]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800380c:	430b      	orrs	r3, r1
 800380e:	6113      	str	r3, [r2, #16]
 8003810:	e005      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8003812:	4b43      	ldr	r3, [pc, #268]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	4a42      	ldr	r2, [pc, #264]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003818:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800381c:	6113      	str	r3, [r2, #16]
 800381e:	4b40      	ldr	r3, [pc, #256]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003820:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8003822:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003826:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800382a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800382e:	4a3c      	ldr	r2, [pc, #240]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003830:	430b      	orrs	r3, r1
 8003832:	6713      	str	r3, [r2, #112]	; 0x70
 8003834:	e008      	b.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003836:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800383a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 800383e:	e003      	b.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003840:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003844:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003848:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800384c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003850:	f002 0301 	and.w	r3, r2, #1
 8003854:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003858:	2300      	movs	r3, #0
 800385a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800385e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8003862:	460b      	mov	r3, r1
 8003864:	4313      	orrs	r3, r2
 8003866:	f000 808f 	beq.w	8003988 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800386a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800386e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003870:	2b28      	cmp	r3, #40	; 0x28
 8003872:	d871      	bhi.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8003874:	a201      	add	r2, pc, #4	; (adr r2, 800387c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8003876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800387a:	bf00      	nop
 800387c:	08003961 	.word	0x08003961
 8003880:	08003959 	.word	0x08003959
 8003884:	08003959 	.word	0x08003959
 8003888:	08003959 	.word	0x08003959
 800388c:	08003959 	.word	0x08003959
 8003890:	08003959 	.word	0x08003959
 8003894:	08003959 	.word	0x08003959
 8003898:	08003959 	.word	0x08003959
 800389c:	0800392d 	.word	0x0800392d
 80038a0:	08003959 	.word	0x08003959
 80038a4:	08003959 	.word	0x08003959
 80038a8:	08003959 	.word	0x08003959
 80038ac:	08003959 	.word	0x08003959
 80038b0:	08003959 	.word	0x08003959
 80038b4:	08003959 	.word	0x08003959
 80038b8:	08003959 	.word	0x08003959
 80038bc:	08003943 	.word	0x08003943
 80038c0:	08003959 	.word	0x08003959
 80038c4:	08003959 	.word	0x08003959
 80038c8:	08003959 	.word	0x08003959
 80038cc:	08003959 	.word	0x08003959
 80038d0:	08003959 	.word	0x08003959
 80038d4:	08003959 	.word	0x08003959
 80038d8:	08003959 	.word	0x08003959
 80038dc:	08003961 	.word	0x08003961
 80038e0:	08003959 	.word	0x08003959
 80038e4:	08003959 	.word	0x08003959
 80038e8:	08003959 	.word	0x08003959
 80038ec:	08003959 	.word	0x08003959
 80038f0:	08003959 	.word	0x08003959
 80038f4:	08003959 	.word	0x08003959
 80038f8:	08003959 	.word	0x08003959
 80038fc:	08003961 	.word	0x08003961
 8003900:	08003959 	.word	0x08003959
 8003904:	08003959 	.word	0x08003959
 8003908:	08003959 	.word	0x08003959
 800390c:	08003959 	.word	0x08003959
 8003910:	08003959 	.word	0x08003959
 8003914:	08003959 	.word	0x08003959
 8003918:	08003959 	.word	0x08003959
 800391c:	08003961 	.word	0x08003961
 8003920:	58024400 	.word	0x58024400
 8003924:	58024800 	.word	0x58024800
 8003928:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800392c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003930:	3308      	adds	r3, #8
 8003932:	2101      	movs	r1, #1
 8003934:	4618      	mov	r0, r3
 8003936:	f000 ffa7 	bl	8004888 <RCCEx_PLL2_Config>
 800393a:	4603      	mov	r3, r0
 800393c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003940:	e00f      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003942:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003946:	3328      	adds	r3, #40	; 0x28
 8003948:	2101      	movs	r1, #1
 800394a:	4618      	mov	r0, r3
 800394c:	f001 f84e 	bl	80049ec <RCCEx_PLL3_Config>
 8003950:	4603      	mov	r3, r0
 8003952:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003956:	e004      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800395e:	e000      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8003960:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003962:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003966:	2b00      	cmp	r3, #0
 8003968:	d10a      	bne.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800396a:	4bbf      	ldr	r3, [pc, #764]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800396c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800396e:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8003972:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003976:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003978:	4abb      	ldr	r2, [pc, #748]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800397a:	430b      	orrs	r3, r1
 800397c:	6553      	str	r3, [r2, #84]	; 0x54
 800397e:	e003      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003980:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003984:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003988:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800398c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003990:	f002 0302 	and.w	r3, r2, #2
 8003994:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003998:	2300      	movs	r3, #0
 800399a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800399e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 80039a2:	460b      	mov	r3, r1
 80039a4:	4313      	orrs	r3, r2
 80039a6:	d041      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80039a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80039ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039ae:	2b05      	cmp	r3, #5
 80039b0:	d824      	bhi.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80039b2:	a201      	add	r2, pc, #4	; (adr r2, 80039b8 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80039b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039b8:	08003a05 	.word	0x08003a05
 80039bc:	080039d1 	.word	0x080039d1
 80039c0:	080039e7 	.word	0x080039e7
 80039c4:	08003a05 	.word	0x08003a05
 80039c8:	08003a05 	.word	0x08003a05
 80039cc:	08003a05 	.word	0x08003a05
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80039d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80039d4:	3308      	adds	r3, #8
 80039d6:	2101      	movs	r1, #1
 80039d8:	4618      	mov	r0, r3
 80039da:	f000 ff55 	bl	8004888 <RCCEx_PLL2_Config>
 80039de:	4603      	mov	r3, r0
 80039e0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80039e4:	e00f      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80039ea:	3328      	adds	r3, #40	; 0x28
 80039ec:	2101      	movs	r1, #1
 80039ee:	4618      	mov	r0, r3
 80039f0:	f000 fffc 	bl	80049ec <RCCEx_PLL3_Config>
 80039f4:	4603      	mov	r3, r0
 80039f6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80039fa:	e004      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003a02:	e000      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8003a04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a06:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d10a      	bne.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003a0e:	4b96      	ldr	r3, [pc, #600]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003a10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a12:	f023 0107 	bic.w	r1, r3, #7
 8003a16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003a1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a1c:	4a92      	ldr	r2, [pc, #584]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003a1e:	430b      	orrs	r3, r1
 8003a20:	6553      	str	r3, [r2, #84]	; 0x54
 8003a22:	e003      	b.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a24:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003a28:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a34:	f002 0304 	and.w	r3, r2, #4
 8003a38:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003a42:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003a46:	460b      	mov	r3, r1
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	d044      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003a4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a54:	2b05      	cmp	r3, #5
 8003a56:	d825      	bhi.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8003a58:	a201      	add	r2, pc, #4	; (adr r2, 8003a60 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8003a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a5e:	bf00      	nop
 8003a60:	08003aad 	.word	0x08003aad
 8003a64:	08003a79 	.word	0x08003a79
 8003a68:	08003a8f 	.word	0x08003a8f
 8003a6c:	08003aad 	.word	0x08003aad
 8003a70:	08003aad 	.word	0x08003aad
 8003a74:	08003aad 	.word	0x08003aad
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a78:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003a7c:	3308      	adds	r3, #8
 8003a7e:	2101      	movs	r1, #1
 8003a80:	4618      	mov	r0, r3
 8003a82:	f000 ff01 	bl	8004888 <RCCEx_PLL2_Config>
 8003a86:	4603      	mov	r3, r0
 8003a88:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003a8c:	e00f      	b.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003a92:	3328      	adds	r3, #40	; 0x28
 8003a94:	2101      	movs	r1, #1
 8003a96:	4618      	mov	r0, r3
 8003a98:	f000 ffa8 	bl	80049ec <RCCEx_PLL3_Config>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003aa2:	e004      	b.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003aaa:	e000      	b.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8003aac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003aae:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d10b      	bne.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ab6:	4b6c      	ldr	r3, [pc, #432]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aba:	f023 0107 	bic.w	r1, r3, #7
 8003abe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ac6:	4a68      	ldr	r2, [pc, #416]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003ac8:	430b      	orrs	r3, r1
 8003aca:	6593      	str	r3, [r2, #88]	; 0x58
 8003acc:	e003      	b.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ace:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003ad2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003ad6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ade:	f002 0320 	and.w	r3, r2, #32
 8003ae2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8003aec:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8003af0:	460b      	mov	r3, r1
 8003af2:	4313      	orrs	r3, r2
 8003af4:	d055      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003af6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003afa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003afe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b02:	d033      	beq.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8003b04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b08:	d82c      	bhi.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003b0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b0e:	d02f      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8003b10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b14:	d826      	bhi.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003b16:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003b1a:	d02b      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8003b1c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003b20:	d820      	bhi.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003b22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b26:	d012      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8003b28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b2c:	d81a      	bhi.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d022      	beq.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8003b32:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b36:	d115      	bne.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003b38:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003b3c:	3308      	adds	r3, #8
 8003b3e:	2100      	movs	r1, #0
 8003b40:	4618      	mov	r0, r3
 8003b42:	f000 fea1 	bl	8004888 <RCCEx_PLL2_Config>
 8003b46:	4603      	mov	r3, r0
 8003b48:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003b4c:	e015      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003b52:	3328      	adds	r3, #40	; 0x28
 8003b54:	2102      	movs	r1, #2
 8003b56:	4618      	mov	r0, r3
 8003b58:	f000 ff48 	bl	80049ec <RCCEx_PLL3_Config>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003b62:	e00a      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003b6a:	e006      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003b6c:	bf00      	nop
 8003b6e:	e004      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003b70:	bf00      	nop
 8003b72:	e002      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003b74:	bf00      	nop
 8003b76:	e000      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003b78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b7a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d10b      	bne.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b82:	4b39      	ldr	r3, [pc, #228]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003b84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b86:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8003b8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003b8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b92:	4a35      	ldr	r2, [pc, #212]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003b94:	430b      	orrs	r3, r1
 8003b96:	6553      	str	r3, [r2, #84]	; 0x54
 8003b98:	e003      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b9a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003b9e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003ba2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003baa:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8003bae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003bb8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8003bbc:	460b      	mov	r3, r1
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	d058      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003bc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003bc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003bca:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003bce:	d033      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8003bd0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003bd4:	d82c      	bhi.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003bd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bda:	d02f      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8003bdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003be0:	d826      	bhi.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003be2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003be6:	d02b      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8003be8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003bec:	d820      	bhi.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003bee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bf2:	d012      	beq.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8003bf4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bf8:	d81a      	bhi.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d022      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8003bfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c02:	d115      	bne.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003c08:	3308      	adds	r3, #8
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f000 fe3b 	bl	8004888 <RCCEx_PLL2_Config>
 8003c12:	4603      	mov	r3, r0
 8003c14:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003c18:	e015      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003c1e:	3328      	adds	r3, #40	; 0x28
 8003c20:	2102      	movs	r1, #2
 8003c22:	4618      	mov	r0, r3
 8003c24:	f000 fee2 	bl	80049ec <RCCEx_PLL3_Config>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003c2e:	e00a      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003c36:	e006      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003c38:	bf00      	nop
 8003c3a:	e004      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003c3c:	bf00      	nop
 8003c3e:	e002      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003c40:	bf00      	nop
 8003c42:	e000      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003c44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c46:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d10e      	bne.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003c4e:	4b06      	ldr	r3, [pc, #24]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c52:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8003c56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003c5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c5e:	4a02      	ldr	r2, [pc, #8]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003c60:	430b      	orrs	r3, r1
 8003c62:	6593      	str	r3, [r2, #88]	; 0x58
 8003c64:	e006      	b.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8003c66:	bf00      	nop
 8003c68:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c6c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003c70:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003c74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c7c:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8003c80:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003c84:	2300      	movs	r3, #0
 8003c86:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003c8a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4313      	orrs	r3, r2
 8003c92:	d055      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003c94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003c98:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003c9c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003ca0:	d033      	beq.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8003ca2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003ca6:	d82c      	bhi.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003ca8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cac:	d02f      	beq.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8003cae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cb2:	d826      	bhi.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003cb4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003cb8:	d02b      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8003cba:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003cbe:	d820      	bhi.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003cc0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003cc4:	d012      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8003cc6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003cca:	d81a      	bhi.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d022      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8003cd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cd4:	d115      	bne.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003cd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003cda:	3308      	adds	r3, #8
 8003cdc:	2100      	movs	r1, #0
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f000 fdd2 	bl	8004888 <RCCEx_PLL2_Config>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003cea:	e015      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003cec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003cf0:	3328      	adds	r3, #40	; 0x28
 8003cf2:	2102      	movs	r1, #2
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f000 fe79 	bl	80049ec <RCCEx_PLL3_Config>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003d00:	e00a      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003d08:	e006      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003d0a:	bf00      	nop
 8003d0c:	e004      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003d0e:	bf00      	nop
 8003d10:	e002      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003d12:	bf00      	nop
 8003d14:	e000      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003d16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d18:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d10b      	bne.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003d20:	4ba0      	ldr	r3, [pc, #640]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003d22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d24:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8003d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003d2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d30:	4a9c      	ldr	r2, [pc, #624]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003d32:	430b      	orrs	r3, r1
 8003d34:	6593      	str	r3, [r2, #88]	; 0x58
 8003d36:	e003      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d38:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003d3c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8003d40:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d48:	f002 0308 	and.w	r3, r2, #8
 8003d4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003d50:	2300      	movs	r3, #0
 8003d52:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8003d56:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	d01e      	beq.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8003d60:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003d64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d6c:	d10c      	bne.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003d6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003d72:	3328      	adds	r3, #40	; 0x28
 8003d74:	2102      	movs	r1, #2
 8003d76:	4618      	mov	r0, r3
 8003d78:	f000 fe38 	bl	80049ec <RCCEx_PLL3_Config>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d002      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8003d88:	4b86      	ldr	r3, [pc, #536]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003d8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d8c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003d90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003d94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d98:	4a82      	ldr	r2, [pc, #520]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003d9a:	430b      	orrs	r3, r1
 8003d9c:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003d9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da6:	f002 0310 	and.w	r3, r2, #16
 8003daa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003dae:	2300      	movs	r3, #0
 8003db0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003db4:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8003db8:	460b      	mov	r3, r1
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	d01e      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003dbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003dc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003dca:	d10c      	bne.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003dcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003dd0:	3328      	adds	r3, #40	; 0x28
 8003dd2:	2102      	movs	r1, #2
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f000 fe09 	bl	80049ec <RCCEx_PLL3_Config>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d002      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003de6:	4b6f      	ldr	r3, [pc, #444]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003de8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003dee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003df2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003df6:	4a6b      	ldr	r2, [pc, #428]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003df8:	430b      	orrs	r3, r1
 8003dfa:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003dfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e04:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8003e08:	67bb      	str	r3, [r7, #120]	; 0x78
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003e0e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8003e12:	460b      	mov	r3, r1
 8003e14:	4313      	orrs	r3, r2
 8003e16:	d03e      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003e18:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003e1c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003e20:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003e24:	d022      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8003e26:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003e2a:	d81b      	bhi.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d003      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8003e30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e34:	d00b      	beq.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8003e36:	e015      	b.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e38:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003e3c:	3308      	adds	r3, #8
 8003e3e:	2100      	movs	r1, #0
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 fd21 	bl	8004888 <RCCEx_PLL2_Config>
 8003e46:	4603      	mov	r3, r0
 8003e48:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003e4c:	e00f      	b.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003e52:	3328      	adds	r3, #40	; 0x28
 8003e54:	2102      	movs	r1, #2
 8003e56:	4618      	mov	r0, r3
 8003e58:	f000 fdc8 	bl	80049ec <RCCEx_PLL3_Config>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003e62:	e004      	b.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003e6a:	e000      	b.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8003e6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e6e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d10b      	bne.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003e76:	4b4b      	ldr	r3, [pc, #300]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003e78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e7a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8003e7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003e82:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003e86:	4a47      	ldr	r2, [pc, #284]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003e88:	430b      	orrs	r3, r1
 8003e8a:	6593      	str	r3, [r2, #88]	; 0x58
 8003e8c:	e003      	b.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e8e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003e92:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003e96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e9e:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8003ea2:	673b      	str	r3, [r7, #112]	; 0x70
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	677b      	str	r3, [r7, #116]	; 0x74
 8003ea8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8003eac:	460b      	mov	r3, r1
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	d03b      	beq.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003eb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003eb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003eba:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003ebe:	d01f      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8003ec0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003ec4:	d818      	bhi.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8003ec6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003eca:	d003      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8003ecc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003ed0:	d007      	beq.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8003ed2:	e011      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ed4:	4b33      	ldr	r3, [pc, #204]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed8:	4a32      	ldr	r2, [pc, #200]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003eda:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ede:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003ee0:	e00f      	b.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ee2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003ee6:	3328      	adds	r3, #40	; 0x28
 8003ee8:	2101      	movs	r1, #1
 8003eea:	4618      	mov	r0, r3
 8003eec:	f000 fd7e 	bl	80049ec <RCCEx_PLL3_Config>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8003ef6:	e004      	b.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003efe:	e000      	b.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8003f00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f02:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d10b      	bne.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f0a:	4b26      	ldr	r3, [pc, #152]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003f0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f0e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003f12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003f16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f1a:	4a22      	ldr	r2, [pc, #136]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003f1c:	430b      	orrs	r3, r1
 8003f1e:	6553      	str	r3, [r2, #84]	; 0x54
 8003f20:	e003      	b.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f22:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003f26:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003f2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f32:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8003f36:	66bb      	str	r3, [r7, #104]	; 0x68
 8003f38:	2300      	movs	r3, #0
 8003f3a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003f3c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8003f40:	460b      	mov	r3, r1
 8003f42:	4313      	orrs	r3, r2
 8003f44:	d034      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003f46:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003f4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d003      	beq.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8003f50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f54:	d007      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8003f56:	e011      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f58:	4b12      	ldr	r3, [pc, #72]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f5c:	4a11      	ldr	r2, [pc, #68]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003f5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f62:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003f64:	e00e      	b.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003f66:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003f6a:	3308      	adds	r3, #8
 8003f6c:	2102      	movs	r1, #2
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f000 fc8a 	bl	8004888 <RCCEx_PLL2_Config>
 8003f74:	4603      	mov	r3, r0
 8003f76:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003f7a:	e003      	b.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003f82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f84:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d10d      	bne.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003f8c:	4b05      	ldr	r3, [pc, #20]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003f8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f90:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003f94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003f98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f9a:	4a02      	ldr	r2, [pc, #8]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003f9c:	430b      	orrs	r3, r1
 8003f9e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fa0:	e006      	b.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8003fa2:	bf00      	nop
 8003fa4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fa8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003fac:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003fb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb8:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8003fbc:	663b      	str	r3, [r7, #96]	; 0x60
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	667b      	str	r3, [r7, #100]	; 0x64
 8003fc2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8003fc6:	460b      	mov	r3, r1
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	d00c      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003fcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003fd0:	3328      	adds	r3, #40	; 0x28
 8003fd2:	2102      	movs	r1, #2
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f000 fd09 	bl	80049ec <RCCEx_PLL3_Config>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d002      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003fe6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fee:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8003ff2:	65bb      	str	r3, [r7, #88]	; 0x58
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ff8:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	4313      	orrs	r3, r2
 8004000:	d036      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004002:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004006:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004008:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800400c:	d018      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800400e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004012:	d811      	bhi.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004014:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004018:	d014      	beq.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800401a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800401e:	d80b      	bhi.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004020:	2b00      	cmp	r3, #0
 8004022:	d011      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8004024:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004028:	d106      	bne.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800402a:	4bb7      	ldr	r3, [pc, #732]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800402c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800402e:	4ab6      	ldr	r2, [pc, #728]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004030:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004034:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004036:	e008      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800403e:	e004      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004040:	bf00      	nop
 8004042:	e002      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004044:	bf00      	nop
 8004046:	e000      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004048:	bf00      	nop
    }

    if (ret == HAL_OK)
 800404a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800404e:	2b00      	cmp	r3, #0
 8004050:	d10a      	bne.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004052:	4bad      	ldr	r3, [pc, #692]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004056:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800405a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800405e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004060:	4aa9      	ldr	r2, [pc, #676]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004062:	430b      	orrs	r3, r1
 8004064:	6553      	str	r3, [r2, #84]	; 0x54
 8004066:	e003      	b.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004068:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800406c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004070:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004078:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800407c:	653b      	str	r3, [r7, #80]	; 0x50
 800407e:	2300      	movs	r3, #0
 8004080:	657b      	str	r3, [r7, #84]	; 0x54
 8004082:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8004086:	460b      	mov	r3, r1
 8004088:	4313      	orrs	r3, r2
 800408a:	d009      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800408c:	4b9e      	ldr	r3, [pc, #632]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800408e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004090:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8004094:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004098:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800409a:	4a9b      	ldr	r2, [pc, #620]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800409c:	430b      	orrs	r3, r1
 800409e:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80040a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80040a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040a8:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 80040ac:	64bb      	str	r3, [r7, #72]	; 0x48
 80040ae:	2300      	movs	r3, #0
 80040b0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040b2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 80040b6:	460b      	mov	r3, r1
 80040b8:	4313      	orrs	r3, r2
 80040ba:	d009      	beq.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80040bc:	4b92      	ldr	r3, [pc, #584]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80040be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040c0:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 80040c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80040c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80040ca:	4a8f      	ldr	r2, [pc, #572]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80040cc:	430b      	orrs	r3, r1
 80040ce:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80040d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80040d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d8:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 80040dc:	643b      	str	r3, [r7, #64]	; 0x40
 80040de:	2300      	movs	r3, #0
 80040e0:	647b      	str	r3, [r7, #68]	; 0x44
 80040e2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 80040e6:	460b      	mov	r3, r1
 80040e8:	4313      	orrs	r3, r2
 80040ea:	d00e      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80040ec:	4b86      	ldr	r3, [pc, #536]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	4a85      	ldr	r2, [pc, #532]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80040f2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80040f6:	6113      	str	r3, [r2, #16]
 80040f8:	4b83      	ldr	r3, [pc, #524]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80040fa:	6919      	ldr	r1, [r3, #16]
 80040fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004100:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004104:	4a80      	ldr	r2, [pc, #512]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004106:	430b      	orrs	r3, r1
 8004108:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800410a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800410e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004112:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8004116:	63bb      	str	r3, [r7, #56]	; 0x38
 8004118:	2300      	movs	r3, #0
 800411a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800411c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8004120:	460b      	mov	r3, r1
 8004122:	4313      	orrs	r3, r2
 8004124:	d009      	beq.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004126:	4b78      	ldr	r3, [pc, #480]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800412a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800412e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004132:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004134:	4a74      	ldr	r2, [pc, #464]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004136:	430b      	orrs	r3, r1
 8004138:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800413a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800413e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004142:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8004146:	633b      	str	r3, [r7, #48]	; 0x30
 8004148:	2300      	movs	r3, #0
 800414a:	637b      	str	r3, [r7, #52]	; 0x34
 800414c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8004150:	460b      	mov	r3, r1
 8004152:	4313      	orrs	r3, r2
 8004154:	d00a      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004156:	4b6c      	ldr	r3, [pc, #432]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004158:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800415a:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800415e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004166:	4a68      	ldr	r2, [pc, #416]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004168:	430b      	orrs	r3, r1
 800416a:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800416c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004174:	2100      	movs	r1, #0
 8004176:	62b9      	str	r1, [r7, #40]	; 0x28
 8004178:	f003 0301 	and.w	r3, r3, #1
 800417c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800417e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8004182:	460b      	mov	r3, r1
 8004184:	4313      	orrs	r3, r2
 8004186:	d011      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004188:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800418c:	3308      	adds	r3, #8
 800418e:	2100      	movs	r1, #0
 8004190:	4618      	mov	r0, r3
 8004192:	f000 fb79 	bl	8004888 <RCCEx_PLL2_Config>
 8004196:	4603      	mov	r3, r0
 8004198:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800419c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d003      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041a4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80041a8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80041ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80041b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b4:	2100      	movs	r1, #0
 80041b6:	6239      	str	r1, [r7, #32]
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	627b      	str	r3, [r7, #36]	; 0x24
 80041be:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80041c2:	460b      	mov	r3, r1
 80041c4:	4313      	orrs	r3, r2
 80041c6:	d011      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80041c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80041cc:	3308      	adds	r3, #8
 80041ce:	2101      	movs	r1, #1
 80041d0:	4618      	mov	r0, r3
 80041d2:	f000 fb59 	bl	8004888 <RCCEx_PLL2_Config>
 80041d6:	4603      	mov	r3, r0
 80041d8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 80041dc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d003      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041e4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80041e8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80041ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80041f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f4:	2100      	movs	r1, #0
 80041f6:	61b9      	str	r1, [r7, #24]
 80041f8:	f003 0304 	and.w	r3, r3, #4
 80041fc:	61fb      	str	r3, [r7, #28]
 80041fe:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004202:	460b      	mov	r3, r1
 8004204:	4313      	orrs	r3, r2
 8004206:	d011      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004208:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800420c:	3308      	adds	r3, #8
 800420e:	2102      	movs	r1, #2
 8004210:	4618      	mov	r0, r3
 8004212:	f000 fb39 	bl	8004888 <RCCEx_PLL2_Config>
 8004216:	4603      	mov	r3, r0
 8004218:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800421c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004220:	2b00      	cmp	r3, #0
 8004222:	d003      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004224:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004228:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800422c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004234:	2100      	movs	r1, #0
 8004236:	6139      	str	r1, [r7, #16]
 8004238:	f003 0308 	and.w	r3, r3, #8
 800423c:	617b      	str	r3, [r7, #20]
 800423e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004242:	460b      	mov	r3, r1
 8004244:	4313      	orrs	r3, r2
 8004246:	d011      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004248:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800424c:	3328      	adds	r3, #40	; 0x28
 800424e:	2100      	movs	r1, #0
 8004250:	4618      	mov	r0, r3
 8004252:	f000 fbcb 	bl	80049ec <RCCEx_PLL3_Config>
 8004256:	4603      	mov	r3, r0
 8004258:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  
    if (ret == HAL_OK)
 800425c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004260:	2b00      	cmp	r3, #0
 8004262:	d003      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004264:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004268:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800426c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004274:	2100      	movs	r1, #0
 8004276:	60b9      	str	r1, [r7, #8]
 8004278:	f003 0310 	and.w	r3, r3, #16
 800427c:	60fb      	str	r3, [r7, #12]
 800427e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004282:	460b      	mov	r3, r1
 8004284:	4313      	orrs	r3, r2
 8004286:	d011      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004288:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800428c:	3328      	adds	r3, #40	; 0x28
 800428e:	2101      	movs	r1, #1
 8004290:	4618      	mov	r0, r3
 8004292:	f000 fbab 	bl	80049ec <RCCEx_PLL3_Config>
 8004296:	4603      	mov	r3, r0
 8004298:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800429c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d003      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042a4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80042a8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80042ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80042b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b4:	2100      	movs	r1, #0
 80042b6:	6039      	str	r1, [r7, #0]
 80042b8:	f003 0320 	and.w	r3, r3, #32
 80042bc:	607b      	str	r3, [r7, #4]
 80042be:	e9d7 1200 	ldrd	r1, r2, [r7]
 80042c2:	460b      	mov	r3, r1
 80042c4:	4313      	orrs	r3, r2
 80042c6:	d011      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80042c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80042cc:	3328      	adds	r3, #40	; 0x28
 80042ce:	2102      	movs	r1, #2
 80042d0:	4618      	mov	r0, r3
 80042d2:	f000 fb8b 	bl	80049ec <RCCEx_PLL3_Config>
 80042d6:	4603      	mov	r3, r0
 80042d8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 80042dc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d003      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042e4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80042e8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }

  if (status == HAL_OK)
 80042ec:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d101      	bne.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80042f4:	2300      	movs	r3, #0
 80042f6:	e000      	b.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8004300:	46bd      	mov	sp, r7
 8004302:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004306:	bf00      	nop
 8004308:	58024400 	.word	0x58024400

0800430c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004310:	f7fe fe00 	bl	8002f14 <HAL_RCC_GetHCLKFreq>
 8004314:	4602      	mov	r2, r0
 8004316:	4b06      	ldr	r3, [pc, #24]	; (8004330 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	091b      	lsrs	r3, r3, #4
 800431c:	f003 0307 	and.w	r3, r3, #7
 8004320:	4904      	ldr	r1, [pc, #16]	; (8004334 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004322:	5ccb      	ldrb	r3, [r1, r3]
 8004324:	f003 031f 	and.w	r3, r3, #31
 8004328:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800432c:	4618      	mov	r0, r3
 800432e:	bd80      	pop	{r7, pc}
 8004330:	58024400 	.word	0x58024400
 8004334:	0800ad58 	.word	0x0800ad58

08004338 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004338:	b480      	push	{r7}
 800433a:	b089      	sub	sp, #36	; 0x24
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004340:	4ba1      	ldr	r3, [pc, #644]	; (80045c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004344:	f003 0303 	and.w	r3, r3, #3
 8004348:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800434a:	4b9f      	ldr	r3, [pc, #636]	; (80045c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800434c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800434e:	0b1b      	lsrs	r3, r3, #12
 8004350:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004354:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004356:	4b9c      	ldr	r3, [pc, #624]	; (80045c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800435a:	091b      	lsrs	r3, r3, #4
 800435c:	f003 0301 	and.w	r3, r3, #1
 8004360:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004362:	4b99      	ldr	r3, [pc, #612]	; (80045c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004366:	08db      	lsrs	r3, r3, #3
 8004368:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800436c:	693a      	ldr	r2, [r7, #16]
 800436e:	fb02 f303 	mul.w	r3, r2, r3
 8004372:	ee07 3a90 	vmov	s15, r3
 8004376:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800437a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	2b00      	cmp	r3, #0
 8004382:	f000 8111 	beq.w	80045a8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	2b02      	cmp	r3, #2
 800438a:	f000 8083 	beq.w	8004494 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	2b02      	cmp	r3, #2
 8004392:	f200 80a1 	bhi.w	80044d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004396:	69bb      	ldr	r3, [r7, #24]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d003      	beq.n	80043a4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800439c:	69bb      	ldr	r3, [r7, #24]
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d056      	beq.n	8004450 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80043a2:	e099      	b.n	80044d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80043a4:	4b88      	ldr	r3, [pc, #544]	; (80045c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0320 	and.w	r3, r3, #32
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d02d      	beq.n	800440c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80043b0:	4b85      	ldr	r3, [pc, #532]	; (80045c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	08db      	lsrs	r3, r3, #3
 80043b6:	f003 0303 	and.w	r3, r3, #3
 80043ba:	4a84      	ldr	r2, [pc, #528]	; (80045cc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80043bc:	fa22 f303 	lsr.w	r3, r2, r3
 80043c0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	ee07 3a90 	vmov	s15, r3
 80043c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	ee07 3a90 	vmov	s15, r3
 80043d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043da:	4b7b      	ldr	r3, [pc, #492]	; (80045c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80043dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043e2:	ee07 3a90 	vmov	s15, r3
 80043e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80043ee:	eddf 5a78 	vldr	s11, [pc, #480]	; 80045d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80043f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80043fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004402:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004406:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800440a:	e087      	b.n	800451c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	ee07 3a90 	vmov	s15, r3
 8004412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004416:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80045d4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800441a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800441e:	4b6a      	ldr	r3, [pc, #424]	; (80045c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004422:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004426:	ee07 3a90 	vmov	s15, r3
 800442a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800442e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004432:	eddf 5a67 	vldr	s11, [pc, #412]	; 80045d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004436:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800443a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800443e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004442:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004446:	ee67 7a27 	vmul.f32	s15, s14, s15
 800444a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800444e:	e065      	b.n	800451c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	ee07 3a90 	vmov	s15, r3
 8004456:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800445a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80045d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800445e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004462:	4b59      	ldr	r3, [pc, #356]	; (80045c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004466:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800446a:	ee07 3a90 	vmov	s15, r3
 800446e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004472:	ed97 6a03 	vldr	s12, [r7, #12]
 8004476:	eddf 5a56 	vldr	s11, [pc, #344]	; 80045d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800447a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800447e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004482:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004486:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800448a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800448e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004492:	e043      	b.n	800451c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	ee07 3a90 	vmov	s15, r3
 800449a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800449e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80045dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80044a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044a6:	4b48      	ldr	r3, [pc, #288]	; (80045c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044ae:	ee07 3a90 	vmov	s15, r3
 80044b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80044ba:	eddf 5a45 	vldr	s11, [pc, #276]	; 80045d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80044be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80044ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80044d6:	e021      	b.n	800451c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	ee07 3a90 	vmov	s15, r3
 80044de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044e2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80045d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80044e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044ea:	4b37      	ldr	r3, [pc, #220]	; (80045c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044f2:	ee07 3a90 	vmov	s15, r3
 80044f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80044fe:	eddf 5a34 	vldr	s11, [pc, #208]	; 80045d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004502:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004506:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800450a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800450e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004512:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004516:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800451a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800451c:	4b2a      	ldr	r3, [pc, #168]	; (80045c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800451e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004520:	0a5b      	lsrs	r3, r3, #9
 8004522:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004526:	ee07 3a90 	vmov	s15, r3
 800452a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800452e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004532:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004536:	edd7 6a07 	vldr	s13, [r7, #28]
 800453a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800453e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004542:	ee17 2a90 	vmov	r2, s15
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800454a:	4b1f      	ldr	r3, [pc, #124]	; (80045c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800454c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800454e:	0c1b      	lsrs	r3, r3, #16
 8004550:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004554:	ee07 3a90 	vmov	s15, r3
 8004558:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800455c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004560:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004564:	edd7 6a07 	vldr	s13, [r7, #28]
 8004568:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800456c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004570:	ee17 2a90 	vmov	r2, s15
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004578:	4b13      	ldr	r3, [pc, #76]	; (80045c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800457a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800457c:	0e1b      	lsrs	r3, r3, #24
 800457e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004582:	ee07 3a90 	vmov	s15, r3
 8004586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800458a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800458e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004592:	edd7 6a07 	vldr	s13, [r7, #28]
 8004596:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800459a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800459e:	ee17 2a90 	vmov	r2, s15
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80045a6:	e008      	b.n	80045ba <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	609a      	str	r2, [r3, #8]
}
 80045ba:	bf00      	nop
 80045bc:	3724      	adds	r7, #36	; 0x24
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	58024400 	.word	0x58024400
 80045cc:	03d09000 	.word	0x03d09000
 80045d0:	46000000 	.word	0x46000000
 80045d4:	4c742400 	.word	0x4c742400
 80045d8:	4a742400 	.word	0x4a742400
 80045dc:	4b742400 	.word	0x4b742400

080045e0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b089      	sub	sp, #36	; 0x24
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80045e8:	4ba1      	ldr	r3, [pc, #644]	; (8004870 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80045ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ec:	f003 0303 	and.w	r3, r3, #3
 80045f0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80045f2:	4b9f      	ldr	r3, [pc, #636]	; (8004870 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80045f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f6:	0d1b      	lsrs	r3, r3, #20
 80045f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045fc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80045fe:	4b9c      	ldr	r3, [pc, #624]	; (8004870 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004602:	0a1b      	lsrs	r3, r3, #8
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800460a:	4b99      	ldr	r3, [pc, #612]	; (8004870 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800460c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800460e:	08db      	lsrs	r3, r3, #3
 8004610:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	fb02 f303 	mul.w	r3, r2, r3
 800461a:	ee07 3a90 	vmov	s15, r3
 800461e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004622:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	2b00      	cmp	r3, #0
 800462a:	f000 8111 	beq.w	8004850 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	2b02      	cmp	r3, #2
 8004632:	f000 8083 	beq.w	800473c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004636:	69bb      	ldr	r3, [r7, #24]
 8004638:	2b02      	cmp	r3, #2
 800463a:	f200 80a1 	bhi.w	8004780 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d003      	beq.n	800464c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004644:	69bb      	ldr	r3, [r7, #24]
 8004646:	2b01      	cmp	r3, #1
 8004648:	d056      	beq.n	80046f8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800464a:	e099      	b.n	8004780 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800464c:	4b88      	ldr	r3, [pc, #544]	; (8004870 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0320 	and.w	r3, r3, #32
 8004654:	2b00      	cmp	r3, #0
 8004656:	d02d      	beq.n	80046b4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004658:	4b85      	ldr	r3, [pc, #532]	; (8004870 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	08db      	lsrs	r3, r3, #3
 800465e:	f003 0303 	and.w	r3, r3, #3
 8004662:	4a84      	ldr	r2, [pc, #528]	; (8004874 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004664:	fa22 f303 	lsr.w	r3, r2, r3
 8004668:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	ee07 3a90 	vmov	s15, r3
 8004670:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	ee07 3a90 	vmov	s15, r3
 800467a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800467e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004682:	4b7b      	ldr	r3, [pc, #492]	; (8004870 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004686:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800468a:	ee07 3a90 	vmov	s15, r3
 800468e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004692:	ed97 6a03 	vldr	s12, [r7, #12]
 8004696:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004878 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800469a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800469e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80046a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046ae:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80046b2:	e087      	b.n	80047c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	ee07 3a90 	vmov	s15, r3
 80046ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046be:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800487c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80046c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046c6:	4b6a      	ldr	r3, [pc, #424]	; (8004870 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80046c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046ce:	ee07 3a90 	vmov	s15, r3
 80046d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80046da:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004878 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80046de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80046ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80046f6:	e065      	b.n	80047c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	ee07 3a90 	vmov	s15, r3
 80046fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004702:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004880 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004706:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800470a:	4b59      	ldr	r3, [pc, #356]	; (8004870 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800470c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004712:	ee07 3a90 	vmov	s15, r3
 8004716:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800471a:	ed97 6a03 	vldr	s12, [r7, #12]
 800471e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004878 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004722:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004726:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800472a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800472e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004732:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004736:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800473a:	e043      	b.n	80047c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	ee07 3a90 	vmov	s15, r3
 8004742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004746:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004884 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800474a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800474e:	4b48      	ldr	r3, [pc, #288]	; (8004870 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004752:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004756:	ee07 3a90 	vmov	s15, r3
 800475a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800475e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004762:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004878 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004766:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800476a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800476e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004772:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004776:	ee67 7a27 	vmul.f32	s15, s14, s15
 800477a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800477e:	e021      	b.n	80047c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	ee07 3a90 	vmov	s15, r3
 8004786:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800478a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004880 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800478e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004792:	4b37      	ldr	r3, [pc, #220]	; (8004870 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004796:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800479a:	ee07 3a90 	vmov	s15, r3
 800479e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80047a6:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004878 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80047aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80047b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80047c2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80047c4:	4b2a      	ldr	r3, [pc, #168]	; (8004870 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c8:	0a5b      	lsrs	r3, r3, #9
 80047ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80047ce:	ee07 3a90 	vmov	s15, r3
 80047d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80047da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80047de:	edd7 6a07 	vldr	s13, [r7, #28]
 80047e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80047e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047ea:	ee17 2a90 	vmov	r2, s15
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80047f2:	4b1f      	ldr	r3, [pc, #124]	; (8004870 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f6:	0c1b      	lsrs	r3, r3, #16
 80047f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80047fc:	ee07 3a90 	vmov	s15, r3
 8004800:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004804:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004808:	ee37 7a87 	vadd.f32	s14, s15, s14
 800480c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004810:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004814:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004818:	ee17 2a90 	vmov	r2, s15
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004820:	4b13      	ldr	r3, [pc, #76]	; (8004870 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004824:	0e1b      	lsrs	r3, r3, #24
 8004826:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800482a:	ee07 3a90 	vmov	s15, r3
 800482e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004832:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004836:	ee37 7a87 	vadd.f32	s14, s15, s14
 800483a:	edd7 6a07 	vldr	s13, [r7, #28]
 800483e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004842:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004846:	ee17 2a90 	vmov	r2, s15
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800484e:	e008      	b.n	8004862 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	609a      	str	r2, [r3, #8]
}
 8004862:	bf00      	nop
 8004864:	3724      	adds	r7, #36	; 0x24
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	58024400 	.word	0x58024400
 8004874:	03d09000 	.word	0x03d09000
 8004878:	46000000 	.word	0x46000000
 800487c:	4c742400 	.word	0x4c742400
 8004880:	4a742400 	.word	0x4a742400
 8004884:	4b742400 	.word	0x4b742400

08004888 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004892:	2300      	movs	r3, #0
 8004894:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004896:	4b53      	ldr	r3, [pc, #332]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 8004898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800489a:	f003 0303 	and.w	r3, r3, #3
 800489e:	2b03      	cmp	r3, #3
 80048a0:	d101      	bne.n	80048a6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e099      	b.n	80049da <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80048a6:	4b4f      	ldr	r3, [pc, #316]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a4e      	ldr	r2, [pc, #312]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 80048ac:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80048b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048b2:	f7fd f8f5 	bl	8001aa0 <HAL_GetTick>
 80048b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80048b8:	e008      	b.n	80048cc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80048ba:	f7fd f8f1 	bl	8001aa0 <HAL_GetTick>
 80048be:	4602      	mov	r2, r0
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	1ad3      	subs	r3, r2, r3
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d901      	bls.n	80048cc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e086      	b.n	80049da <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80048cc:	4b45      	ldr	r3, [pc, #276]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d1f0      	bne.n	80048ba <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80048d8:	4b42      	ldr	r3, [pc, #264]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 80048da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048dc:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	031b      	lsls	r3, r3, #12
 80048e6:	493f      	ldr	r1, [pc, #252]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	628b      	str	r3, [r1, #40]	; 0x28
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	3b01      	subs	r3, #1
 80048f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	3b01      	subs	r3, #1
 80048fc:	025b      	lsls	r3, r3, #9
 80048fe:	b29b      	uxth	r3, r3
 8004900:	431a      	orrs	r2, r3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	3b01      	subs	r3, #1
 8004908:	041b      	lsls	r3, r3, #16
 800490a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800490e:	431a      	orrs	r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	691b      	ldr	r3, [r3, #16]
 8004914:	3b01      	subs	r3, #1
 8004916:	061b      	lsls	r3, r3, #24
 8004918:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800491c:	4931      	ldr	r1, [pc, #196]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 800491e:	4313      	orrs	r3, r2
 8004920:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004922:	4b30      	ldr	r3, [pc, #192]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 8004924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004926:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	695b      	ldr	r3, [r3, #20]
 800492e:	492d      	ldr	r1, [pc, #180]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 8004930:	4313      	orrs	r3, r2
 8004932:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004934:	4b2b      	ldr	r3, [pc, #172]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 8004936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004938:	f023 0220 	bic.w	r2, r3, #32
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	699b      	ldr	r3, [r3, #24]
 8004940:	4928      	ldr	r1, [pc, #160]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 8004942:	4313      	orrs	r3, r2
 8004944:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004946:	4b27      	ldr	r3, [pc, #156]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 8004948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800494a:	4a26      	ldr	r2, [pc, #152]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 800494c:	f023 0310 	bic.w	r3, r3, #16
 8004950:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004952:	4b24      	ldr	r3, [pc, #144]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 8004954:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004956:	4b24      	ldr	r3, [pc, #144]	; (80049e8 <RCCEx_PLL2_Config+0x160>)
 8004958:	4013      	ands	r3, r2
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	69d2      	ldr	r2, [r2, #28]
 800495e:	00d2      	lsls	r2, r2, #3
 8004960:	4920      	ldr	r1, [pc, #128]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 8004962:	4313      	orrs	r3, r2
 8004964:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004966:	4b1f      	ldr	r3, [pc, #124]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 8004968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800496a:	4a1e      	ldr	r2, [pc, #120]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 800496c:	f043 0310 	orr.w	r3, r3, #16
 8004970:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d106      	bne.n	8004986 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004978:	4b1a      	ldr	r3, [pc, #104]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 800497a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800497c:	4a19      	ldr	r2, [pc, #100]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 800497e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004982:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004984:	e00f      	b.n	80049a6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	2b01      	cmp	r3, #1
 800498a:	d106      	bne.n	800499a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800498c:	4b15      	ldr	r3, [pc, #84]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 800498e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004990:	4a14      	ldr	r2, [pc, #80]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 8004992:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004996:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004998:	e005      	b.n	80049a6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800499a:	4b12      	ldr	r3, [pc, #72]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 800499c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800499e:	4a11      	ldr	r2, [pc, #68]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 80049a0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80049a4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80049a6:	4b0f      	ldr	r3, [pc, #60]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a0e      	ldr	r2, [pc, #56]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 80049ac:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80049b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049b2:	f7fd f875 	bl	8001aa0 <HAL_GetTick>
 80049b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80049b8:	e008      	b.n	80049cc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80049ba:	f7fd f871 	bl	8001aa0 <HAL_GetTick>
 80049be:	4602      	mov	r2, r0
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	1ad3      	subs	r3, r2, r3
 80049c4:	2b02      	cmp	r3, #2
 80049c6:	d901      	bls.n	80049cc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80049c8:	2303      	movs	r3, #3
 80049ca:	e006      	b.n	80049da <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80049cc:	4b05      	ldr	r3, [pc, #20]	; (80049e4 <RCCEx_PLL2_Config+0x15c>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d0f0      	beq.n	80049ba <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80049d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3710      	adds	r7, #16
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}
 80049e2:	bf00      	nop
 80049e4:	58024400 	.word	0x58024400
 80049e8:	ffff0007 	.word	0xffff0007

080049ec <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049f6:	2300      	movs	r3, #0
 80049f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80049fa:	4b53      	ldr	r3, [pc, #332]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 80049fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049fe:	f003 0303 	and.w	r3, r3, #3
 8004a02:	2b03      	cmp	r3, #3
 8004a04:	d101      	bne.n	8004a0a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e099      	b.n	8004b3e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004a0a:	4b4f      	ldr	r3, [pc, #316]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4a4e      	ldr	r2, [pc, #312]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004a10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a16:	f7fd f843 	bl	8001aa0 <HAL_GetTick>
 8004a1a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004a1c:	e008      	b.n	8004a30 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004a1e:	f7fd f83f 	bl	8001aa0 <HAL_GetTick>
 8004a22:	4602      	mov	r2, r0
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	1ad3      	subs	r3, r2, r3
 8004a28:	2b02      	cmp	r3, #2
 8004a2a:	d901      	bls.n	8004a30 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004a2c:	2303      	movs	r3, #3
 8004a2e:	e086      	b.n	8004b3e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004a30:	4b45      	ldr	r3, [pc, #276]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d1f0      	bne.n	8004a1e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004a3c:	4b42      	ldr	r3, [pc, #264]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a40:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	051b      	lsls	r3, r3, #20
 8004a4a:	493f      	ldr	r1, [pc, #252]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	628b      	str	r3, [r1, #40]	; 0x28
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	3b01      	subs	r3, #1
 8004a56:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	3b01      	subs	r3, #1
 8004a60:	025b      	lsls	r3, r3, #9
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	431a      	orrs	r2, r3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	3b01      	subs	r3, #1
 8004a6c:	041b      	lsls	r3, r3, #16
 8004a6e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004a72:	431a      	orrs	r2, r3
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	691b      	ldr	r3, [r3, #16]
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	061b      	lsls	r3, r3, #24
 8004a7c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004a80:	4931      	ldr	r1, [pc, #196]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004a82:	4313      	orrs	r3, r2
 8004a84:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004a86:	4b30      	ldr	r3, [pc, #192]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a8a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	492d      	ldr	r1, [pc, #180]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004a94:	4313      	orrs	r3, r2
 8004a96:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004a98:	4b2b      	ldr	r3, [pc, #172]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a9c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	699b      	ldr	r3, [r3, #24]
 8004aa4:	4928      	ldr	r1, [pc, #160]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004aaa:	4b27      	ldr	r3, [pc, #156]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aae:	4a26      	ldr	r2, [pc, #152]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004ab0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ab4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004ab6:	4b24      	ldr	r3, [pc, #144]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004ab8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004aba:	4b24      	ldr	r3, [pc, #144]	; (8004b4c <RCCEx_PLL3_Config+0x160>)
 8004abc:	4013      	ands	r3, r2
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	69d2      	ldr	r2, [r2, #28]
 8004ac2:	00d2      	lsls	r2, r2, #3
 8004ac4:	4920      	ldr	r1, [pc, #128]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004aca:	4b1f      	ldr	r3, [pc, #124]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ace:	4a1e      	ldr	r2, [pc, #120]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004ad0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ad4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d106      	bne.n	8004aea <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004adc:	4b1a      	ldr	r3, [pc, #104]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae0:	4a19      	ldr	r2, [pc, #100]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004ae2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004ae6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004ae8:	e00f      	b.n	8004b0a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d106      	bne.n	8004afe <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004af0:	4b15      	ldr	r3, [pc, #84]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004af4:	4a14      	ldr	r2, [pc, #80]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004af6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004afa:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004afc:	e005      	b.n	8004b0a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004afe:	4b12      	ldr	r3, [pc, #72]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b02:	4a11      	ldr	r2, [pc, #68]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004b04:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b08:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004b0a:	4b0f      	ldr	r3, [pc, #60]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a0e      	ldr	r2, [pc, #56]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004b10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b16:	f7fc ffc3 	bl	8001aa0 <HAL_GetTick>
 8004b1a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004b1c:	e008      	b.n	8004b30 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004b1e:	f7fc ffbf 	bl	8001aa0 <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	d901      	bls.n	8004b30 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e006      	b.n	8004b3e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004b30:	4b05      	ldr	r3, [pc, #20]	; (8004b48 <RCCEx_PLL3_Config+0x15c>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d0f0      	beq.n	8004b1e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004b3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3710      	adds	r7, #16
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	58024400 	.word	0x58024400
 8004b4c:	ffff0007 	.word	0xffff0007

08004b50 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d101      	bne.n	8004b62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e10f      	b.n	8004d82 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a87      	ldr	r2, [pc, #540]	; (8004d8c <HAL_SPI_Init+0x23c>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d00f      	beq.n	8004b92 <HAL_SPI_Init+0x42>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a86      	ldr	r2, [pc, #536]	; (8004d90 <HAL_SPI_Init+0x240>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d00a      	beq.n	8004b92 <HAL_SPI_Init+0x42>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a84      	ldr	r2, [pc, #528]	; (8004d94 <HAL_SPI_Init+0x244>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d005      	beq.n	8004b92 <HAL_SPI_Init+0x42>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	2b0f      	cmp	r3, #15
 8004b8c:	d901      	bls.n	8004b92 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e0f7      	b.n	8004d82 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 fd5a 	bl	800564c <SPI_GetPacketSize>
 8004b98:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a7b      	ldr	r2, [pc, #492]	; (8004d8c <HAL_SPI_Init+0x23c>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d00c      	beq.n	8004bbe <HAL_SPI_Init+0x6e>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a79      	ldr	r2, [pc, #484]	; (8004d90 <HAL_SPI_Init+0x240>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d007      	beq.n	8004bbe <HAL_SPI_Init+0x6e>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a78      	ldr	r2, [pc, #480]	; (8004d94 <HAL_SPI_Init+0x244>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d002      	beq.n	8004bbe <HAL_SPI_Init+0x6e>
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2b08      	cmp	r3, #8
 8004bbc:	d811      	bhi.n	8004be2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004bc2:	4a72      	ldr	r2, [pc, #456]	; (8004d8c <HAL_SPI_Init+0x23c>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d009      	beq.n	8004bdc <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a70      	ldr	r2, [pc, #448]	; (8004d90 <HAL_SPI_Init+0x240>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d004      	beq.n	8004bdc <HAL_SPI_Init+0x8c>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a6f      	ldr	r2, [pc, #444]	; (8004d94 <HAL_SPI_Init+0x244>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d104      	bne.n	8004be6 <HAL_SPI_Init+0x96>
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2b10      	cmp	r3, #16
 8004be0:	d901      	bls.n	8004be6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e0cd      	b.n	8004d82 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d106      	bne.n	8004c00 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f7fc fbf4 	bl	80013e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2202      	movs	r2, #2
 8004c04:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f022 0201 	bic.w	r2, r2, #1
 8004c16:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8004c22:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	699b      	ldr	r3, [r3, #24]
 8004c28:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c2c:	d119      	bne.n	8004c62 <HAL_SPI_Init+0x112>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c36:	d103      	bne.n	8004c40 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d008      	beq.n	8004c52 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d10c      	bne.n	8004c62 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004c4c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c50:	d107      	bne.n	8004c62 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004c60:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d00f      	beq.n	8004c8e <HAL_SPI_Init+0x13e>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	2b06      	cmp	r3, #6
 8004c74:	d90b      	bls.n	8004c8e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	430a      	orrs	r2, r1
 8004c8a:	601a      	str	r2, [r3, #0]
 8004c8c:	e007      	b.n	8004c9e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c9c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	69da      	ldr	r2, [r3, #28]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ca6:	431a      	orrs	r2, r3
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	431a      	orrs	r2, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cb0:	ea42 0103 	orr.w	r1, r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	68da      	ldr	r2, [r3, #12]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	430a      	orrs	r2, r1
 8004cbe:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc8:	431a      	orrs	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cce:	431a      	orrs	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	699b      	ldr	r3, [r3, #24]
 8004cd4:	431a      	orrs	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	691b      	ldr	r3, [r3, #16]
 8004cda:	431a      	orrs	r2, r3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	695b      	ldr	r3, [r3, #20]
 8004ce0:	431a      	orrs	r2, r3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	431a      	orrs	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	431a      	orrs	r2, r3
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cf2:	431a      	orrs	r2, r3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	431a      	orrs	r2, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cfe:	ea42 0103 	orr.w	r1, r2, r3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d113      	bne.n	8004d3e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d28:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004d3c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f022 0201 	bic.w	r2, r2, #1
 8004d4c:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d00a      	beq.n	8004d70 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	430a      	orrs	r2, r1
 8004d6e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8004d80:	2300      	movs	r3, #0
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3710      	adds	r7, #16
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop
 8004d8c:	40013000 	.word	0x40013000
 8004d90:	40003800 	.word	0x40003800
 8004d94:	40003c00 	.word	0x40003c00

08004d98 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b08a      	sub	sp, #40	; 0x28
 8004d9c:	af02      	add	r7, sp, #8
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	603b      	str	r3, [r7, #0]
 8004da4:	4613      	mov	r3, r2
 8004da6:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	3320      	adds	r3, #32
 8004dae:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004db0:	2300      	movs	r3, #0
 8004db2:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d101      	bne.n	8004dc2 <HAL_SPI_Transmit+0x2a>
 8004dbe:	2302      	movs	r3, #2
 8004dc0:	e1e1      	b.n	8005186 <HAL_SPI_Transmit+0x3ee>
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dca:	f7fc fe69 	bl	8001aa0 <HAL_GetTick>
 8004dce:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d007      	beq.n	8004dec <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 8004ddc:	2302      	movs	r3, #2
 8004dde:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8004de8:	7efb      	ldrb	r3, [r7, #27]
 8004dea:	e1cc      	b.n	8005186 <HAL_SPI_Transmit+0x3ee>
  }

  if ((pData == NULL) || (Size == 0UL))
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d002      	beq.n	8004df8 <HAL_SPI_Transmit+0x60>
 8004df2:	88fb      	ldrh	r3, [r7, #6]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d107      	bne.n	8004e08 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8004e04:	7efb      	ldrb	r3, [r7, #27]
 8004e06:	e1be      	b.n	8005186 <HAL_SPI_Transmit+0x3ee>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2203      	movs	r2, #3
 8004e0c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	68ba      	ldr	r2, [r7, #8]
 8004e1c:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	88fa      	ldrh	r2, [r7, #6]
 8004e22:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	88fa      	ldrh	r2, [r7, #6]
 8004e2a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2200      	movs	r2, #0
 8004e38:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8004e58:	d108      	bne.n	8004e6c <HAL_SPI_Transmit+0xd4>
  {
    SPI_1LINE_TX(hspi);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e68:	601a      	str	r2, [r3, #0]
 8004e6a:	e009      	b.n	8004e80 <HAL_SPI_Transmit+0xe8>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004e7e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	685a      	ldr	r2, [r3, #4]
 8004e86:	4b96      	ldr	r3, [pc, #600]	; (80050e0 <HAL_SPI_Transmit+0x348>)
 8004e88:	4013      	ands	r3, r2
 8004e8a:	88f9      	ldrh	r1, [r7, #6]
 8004e8c:	68fa      	ldr	r2, [r7, #12]
 8004e8e:	6812      	ldr	r2, [r2, #0]
 8004e90:	430b      	orrs	r3, r1
 8004e92:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f042 0201 	orr.w	r2, r2, #1
 8004ea2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004eac:	d107      	bne.n	8004ebe <HAL_SPI_Transmit+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ebc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	2b0f      	cmp	r3, #15
 8004ec4:	d947      	bls.n	8004f56 <HAL_SPI_Transmit+0x1be>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8004ec6:	e03f      	b.n	8004f48 <HAL_SPI_Transmit+0x1b0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	f003 0302 	and.w	r3, r3, #2
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d114      	bne.n	8004f00 <HAL_SPI_Transmit+0x168>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	6812      	ldr	r2, [r2, #0]
 8004ee0:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ee6:	1d1a      	adds	r2, r3, #4
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	3b01      	subs	r3, #1
 8004ef6:	b29a      	uxth	r2, r3
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8004efe:	e023      	b.n	8004f48 <HAL_SPI_Transmit+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f00:	f7fc fdce 	bl	8001aa0 <HAL_GetTick>
 8004f04:	4602      	mov	r2, r0
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	683a      	ldr	r2, [r7, #0]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d803      	bhi.n	8004f18 <HAL_SPI_Transmit+0x180>
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f16:	d102      	bne.n	8004f1e <HAL_SPI_Transmit+0x186>
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d114      	bne.n	8004f48 <HAL_SPI_Transmit+0x1b0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004f1e:	68f8      	ldr	r0, [r7, #12]
 8004f20:	f000 fac6 	bl	80054b0 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f32:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	e11e      	b.n	8005186 <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1b9      	bne.n	8004ec8 <HAL_SPI_Transmit+0x130>
 8004f54:	e0f1      	b.n	800513a <HAL_SPI_Transmit+0x3a2>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	2b07      	cmp	r3, #7
 8004f5c:	f240 80e6 	bls.w	800512c <HAL_SPI_Transmit+0x394>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8004f60:	e05d      	b.n	800501e <HAL_SPI_Transmit+0x286>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	695b      	ldr	r3, [r3, #20]
 8004f68:	f003 0302 	and.w	r3, r3, #2
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d132      	bne.n	8004fd6 <HAL_SPI_Transmit+0x23e>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d918      	bls.n	8004fae <HAL_SPI_Transmit+0x216>
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d014      	beq.n	8004fae <HAL_SPI_Transmit+0x216>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	6812      	ldr	r2, [r2, #0]
 8004f8e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f94:	1d1a      	adds	r2, r3, #4
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	3b02      	subs	r3, #2
 8004fa4:	b29a      	uxth	r2, r3
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8004fac:	e037      	b.n	800501e <HAL_SPI_Transmit+0x286>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fb2:	881a      	ldrh	r2, [r3, #0]
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fbc:	1c9a      	adds	r2, r3, #2
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	3b01      	subs	r3, #1
 8004fcc:	b29a      	uxth	r2, r3
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8004fd4:	e023      	b.n	800501e <HAL_SPI_Transmit+0x286>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fd6:	f7fc fd63 	bl	8001aa0 <HAL_GetTick>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	683a      	ldr	r2, [r7, #0]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d803      	bhi.n	8004fee <HAL_SPI_Transmit+0x256>
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fec:	d102      	bne.n	8004ff4 <HAL_SPI_Transmit+0x25c>
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d114      	bne.n	800501e <HAL_SPI_Transmit+0x286>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f000 fa5b 	bl	80054b0 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005008:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2201      	movs	r2, #1
 8005016:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e0b3      	b.n	8005186 <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005024:	b29b      	uxth	r3, r3
 8005026:	2b00      	cmp	r3, #0
 8005028:	d19b      	bne.n	8004f62 <HAL_SPI_Transmit+0x1ca>
 800502a:	e086      	b.n	800513a <HAL_SPI_Transmit+0x3a2>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	695b      	ldr	r3, [r3, #20]
 8005032:	f003 0302 	and.w	r3, r3, #2
 8005036:	2b02      	cmp	r3, #2
 8005038:	d154      	bne.n	80050e4 <HAL_SPI_Transmit+0x34c>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005040:	b29b      	uxth	r3, r3
 8005042:	2b03      	cmp	r3, #3
 8005044:	d918      	bls.n	8005078 <HAL_SPI_Transmit+0x2e0>
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800504a:	2b40      	cmp	r3, #64	; 0x40
 800504c:	d914      	bls.n	8005078 <HAL_SPI_Transmit+0x2e0>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	6812      	ldr	r2, [r2, #0]
 8005058:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800505e:	1d1a      	adds	r2, r3, #4
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800506a:	b29b      	uxth	r3, r3
 800506c:	3b04      	subs	r3, #4
 800506e:	b29a      	uxth	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8005076:	e059      	b.n	800512c <HAL_SPI_Transmit+0x394>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800507e:	b29b      	uxth	r3, r3
 8005080:	2b01      	cmp	r3, #1
 8005082:	d917      	bls.n	80050b4 <HAL_SPI_Transmit+0x31c>
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005088:	2b00      	cmp	r3, #0
 800508a:	d013      	beq.n	80050b4 <HAL_SPI_Transmit+0x31c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005090:	881a      	ldrh	r2, [r3, #0]
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800509a:	1c9a      	adds	r2, r3, #2
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	3b02      	subs	r3, #2
 80050aa:	b29a      	uxth	r2, r3
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80050b2:	e03b      	b.n	800512c <HAL_SPI_Transmit+0x394>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	3320      	adds	r3, #32
 80050be:	7812      	ldrb	r2, [r2, #0]
 80050c0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050c6:	1c5a      	adds	r2, r3, #1
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	3b01      	subs	r3, #1
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80050de:	e025      	b.n	800512c <HAL_SPI_Transmit+0x394>
 80050e0:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050e4:	f7fc fcdc 	bl	8001aa0 <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	683a      	ldr	r2, [r7, #0]
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d803      	bhi.n	80050fc <HAL_SPI_Transmit+0x364>
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050fa:	d102      	bne.n	8005102 <HAL_SPI_Transmit+0x36a>
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d114      	bne.n	800512c <HAL_SPI_Transmit+0x394>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005102:	68f8      	ldr	r0, [r7, #12]
 8005104:	f000 f9d4 	bl	80054b0 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2200      	movs	r2, #0
 800510c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005116:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e02c      	b.n	8005186 <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005132:	b29b      	uxth	r3, r3
 8005134:	2b00      	cmp	r3, #0
 8005136:	f47f af79 	bne.w	800502c <HAL_SPI_Transmit+0x294>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	9300      	str	r3, [sp, #0]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	2200      	movs	r2, #0
 8005142:	2108      	movs	r1, #8
 8005144:	68f8      	ldr	r0, [r7, #12]
 8005146:	f000 fa53 	bl	80055f0 <SPI_WaitOnFlagUntilTimeout>
 800514a:	4603      	mov	r3, r0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d007      	beq.n	8005160 <HAL_SPI_Transmit+0x3c8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005156:	f043 0220 	orr.w	r2, r3, #32
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005160:	68f8      	ldr	r0, [r7, #12]
 8005162:	f000 f9a5 	bl	80054b0 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2200      	movs	r2, #0
 800516a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2201      	movs	r2, #1
 8005172:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800517c:	2b00      	cmp	r3, #0
 800517e:	d001      	beq.n	8005184 <HAL_SPI_Transmit+0x3ec>
  {
    return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e000      	b.n	8005186 <HAL_SPI_Transmit+0x3ee>
  }
  return errorcode;
 8005184:	7efb      	ldrb	r3, [r7, #27]
}
 8005186:	4618      	mov	r0, r3
 8005188:	3720      	adds	r7, #32
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop

08005190 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b088      	sub	sp, #32
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	603b      	str	r3, [r7, #0]
 800519c:	4613      	mov	r3, r2
 800519e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80051a0:	2300      	movs	r3, #0
 80051a2:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	3330      	adds	r3, #48	; 0x30
 80051aa:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d101      	bne.n	80051ba <HAL_SPI_Receive+0x2a>
 80051b6:	2302      	movs	r3, #2
 80051b8:	e173      	b.n	80054a2 <HAL_SPI_Receive+0x312>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051c2:	f7fc fc6d 	bl	8001aa0 <HAL_GetTick>
 80051c6:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d007      	beq.n	80051e4 <HAL_SPI_Receive+0x54>
  {
    errorcode = HAL_BUSY;
 80051d4:	2302      	movs	r3, #2
 80051d6:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2200      	movs	r2, #0
 80051dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80051e0:	7ffb      	ldrb	r3, [r7, #31]
 80051e2:	e15e      	b.n	80054a2 <HAL_SPI_Receive+0x312>
  }

  if ((pData == NULL) || (Size == 0UL))
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d002      	beq.n	80051f0 <HAL_SPI_Receive+0x60>
 80051ea:	88fb      	ldrh	r3, [r7, #6]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d107      	bne.n	8005200 <HAL_SPI_Receive+0x70>
  {
    errorcode = HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80051fc:	7ffb      	ldrb	r3, [r7, #31]
 80051fe:	e150      	b.n	80054a2 <HAL_SPI_Receive+0x312>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2204      	movs	r2, #4
 8005204:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2200      	movs	r2, #0
 800520c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	68ba      	ldr	r2, [r7, #8]
 8005214:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	88fa      	ldrh	r2, [r7, #6]
 800521a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	88fa      	ldrh	r2, [r7, #6]
 8005222:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2200      	movs	r2, #0
 8005230:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2200      	movs	r2, #0
 8005240:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8005250:	d108      	bne.n	8005264 <HAL_SPI_Receive+0xd4>
  {
    SPI_1LINE_RX(hspi);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005260:	601a      	str	r2, [r3, #0]
 8005262:	e009      	b.n	8005278 <HAL_SPI_Receive+0xe8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	68db      	ldr	r3, [r3, #12]
 800526a:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005276:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	685a      	ldr	r2, [r3, #4]
 800527e:	4b8b      	ldr	r3, [pc, #556]	; (80054ac <HAL_SPI_Receive+0x31c>)
 8005280:	4013      	ands	r3, r2
 8005282:	88f9      	ldrh	r1, [r7, #6]
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	6812      	ldr	r2, [r2, #0]
 8005288:	430b      	orrs	r3, r1
 800528a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f042 0201 	orr.w	r2, r2, #1
 800529a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052a4:	d107      	bne.n	80052b6 <HAL_SPI_Receive+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052b4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	68db      	ldr	r3, [r3, #12]
 80052ba:	2b0f      	cmp	r3, #15
 80052bc:	d948      	bls.n	8005350 <HAL_SPI_Receive+0x1c0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80052be:	e040      	b.n	8005342 <HAL_SPI_Receive+0x1b2>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	695a      	ldr	r2, [r3, #20]
 80052c6:	f248 0308 	movw	r3, #32776	; 0x8008
 80052ca:	4013      	ands	r3, r2
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d014      	beq.n	80052fa <HAL_SPI_Receive+0x16a>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80052d8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80052da:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80052e0:	1d1a      	adds	r2, r3, #4
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	3b01      	subs	r3, #1
 80052f0:	b29a      	uxth	r2, r3
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80052f8:	e023      	b.n	8005342 <HAL_SPI_Receive+0x1b2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052fa:	f7fc fbd1 	bl	8001aa0 <HAL_GetTick>
 80052fe:	4602      	mov	r2, r0
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	683a      	ldr	r2, [r7, #0]
 8005306:	429a      	cmp	r2, r3
 8005308:	d803      	bhi.n	8005312 <HAL_SPI_Receive+0x182>
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005310:	d102      	bne.n	8005318 <HAL_SPI_Receive+0x188>
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d114      	bne.n	8005342 <HAL_SPI_Receive+0x1b2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005318:	68f8      	ldr	r0, [r7, #12]
 800531a:	f000 f8c9 	bl	80054b0 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800532c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2201      	movs	r2, #1
 800533a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800533e:	2303      	movs	r3, #3
 8005340:	e0af      	b.n	80054a2 <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005348:	b29b      	uxth	r3, r3
 800534a:	2b00      	cmp	r3, #0
 800534c:	d1b8      	bne.n	80052c0 <HAL_SPI_Receive+0x130>
 800534e:	e095      	b.n	800547c <HAL_SPI_Receive+0x2ec>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	2b07      	cmp	r3, #7
 8005356:	f240 808b 	bls.w	8005470 <HAL_SPI_Receive+0x2e0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800535a:	e03f      	b.n	80053dc <HAL_SPI_Receive+0x24c>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	f003 0301 	and.w	r3, r3, #1
 8005366:	2b01      	cmp	r3, #1
 8005368:	d114      	bne.n	8005394 <HAL_SPI_Receive+0x204>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800536e:	69ba      	ldr	r2, [r7, #24]
 8005370:	8812      	ldrh	r2, [r2, #0]
 8005372:	b292      	uxth	r2, r2
 8005374:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800537a:	1c9a      	adds	r2, r3, #2
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005386:	b29b      	uxth	r3, r3
 8005388:	3b01      	subs	r3, #1
 800538a:	b29a      	uxth	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8005392:	e023      	b.n	80053dc <HAL_SPI_Receive+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005394:	f7fc fb84 	bl	8001aa0 <HAL_GetTick>
 8005398:	4602      	mov	r2, r0
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	683a      	ldr	r2, [r7, #0]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d803      	bhi.n	80053ac <HAL_SPI_Receive+0x21c>
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053aa:	d102      	bne.n	80053b2 <HAL_SPI_Receive+0x222>
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d114      	bne.n	80053dc <HAL_SPI_Receive+0x24c>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80053b2:	68f8      	ldr	r0, [r7, #12]
 80053b4:	f000 f87c 	bl	80054b0 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053c6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 80053d8:	2303      	movs	r3, #3
 80053da:	e062      	b.n	80054a2 <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d1b9      	bne.n	800535c <HAL_SPI_Receive+0x1cc>
 80053e8:	e048      	b.n	800547c <HAL_SPI_Receive+0x2ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	695b      	ldr	r3, [r3, #20]
 80053f0:	f003 0301 	and.w	r3, r3, #1
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d117      	bne.n	8005428 <HAL_SPI_Receive+0x298>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005404:	7812      	ldrb	r2, [r2, #0]
 8005406:	b2d2      	uxtb	r2, r2
 8005408:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800540e:	1c5a      	adds	r2, r3, #1
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800541a:	b29b      	uxth	r3, r3
 800541c:	3b01      	subs	r3, #1
 800541e:	b29a      	uxth	r2, r3
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8005426:	e023      	b.n	8005470 <HAL_SPI_Receive+0x2e0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005428:	f7fc fb3a 	bl	8001aa0 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	683a      	ldr	r2, [r7, #0]
 8005434:	429a      	cmp	r2, r3
 8005436:	d803      	bhi.n	8005440 <HAL_SPI_Receive+0x2b0>
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800543e:	d102      	bne.n	8005446 <HAL_SPI_Receive+0x2b6>
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d114      	bne.n	8005470 <HAL_SPI_Receive+0x2e0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005446:	68f8      	ldr	r0, [r7, #12]
 8005448:	f000 f832 	bl	80054b0 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800545a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800546c:	2303      	movs	r3, #3
 800546e:	e018      	b.n	80054a2 <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005476:	b29b      	uxth	r3, r3
 8005478:	2b00      	cmp	r3, #0
 800547a:	d1b6      	bne.n	80053ea <HAL_SPI_Receive+0x25a>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	f000 f817 	bl	80054b0 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2200      	movs	r2, #0
 8005486:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2201      	movs	r2, #1
 800548e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005498:	2b00      	cmp	r3, #0
 800549a:	d001      	beq.n	80054a0 <HAL_SPI_Receive+0x310>
  {
    return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e000      	b.n	80054a2 <HAL_SPI_Receive+0x312>
  }
  return errorcode;
 80054a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3720      	adds	r7, #32
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	ffff0000 	.word	0xffff0000

080054b0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b085      	sub	sp, #20
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	695b      	ldr	r3, [r3, #20]
 80054be:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	699a      	ldr	r2, [r3, #24]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f042 0208 	orr.w	r2, r2, #8
 80054ce:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	699a      	ldr	r2, [r3, #24]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f042 0210 	orr.w	r2, r2, #16
 80054de:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f022 0201 	bic.w	r2, r2, #1
 80054ee:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	6919      	ldr	r1, [r3, #16]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	4b3c      	ldr	r3, [pc, #240]	; (80055ec <SPI_CloseTransfer+0x13c>)
 80054fc:	400b      	ands	r3, r1
 80054fe:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	689a      	ldr	r2, [r3, #8]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800550e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2b04      	cmp	r3, #4
 800551a:	d014      	beq.n	8005546 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f003 0320 	and.w	r3, r3, #32
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00f      	beq.n	8005546 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800552c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	699a      	ldr	r2, [r3, #24]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f042 0220 	orr.w	r2, r2, #32
 8005544:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800554c:	b2db      	uxtb	r3, r3
 800554e:	2b03      	cmp	r3, #3
 8005550:	d014      	beq.n	800557c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00f      	beq.n	800557c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005562:	f043 0204 	orr.w	r2, r3, #4
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	699a      	ldr	r2, [r3, #24]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800557a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005582:	2b00      	cmp	r3, #0
 8005584:	d00f      	beq.n	80055a6 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800558c:	f043 0201 	orr.w	r2, r3, #1
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	699a      	ldr	r2, [r3, #24]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055a4:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d00f      	beq.n	80055d0 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055b6:	f043 0208 	orr.w	r2, r3, #8
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	699a      	ldr	r2, [r3, #24]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055ce:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2200      	movs	r2, #0
 80055dc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 80055e0:	bf00      	nop
 80055e2:	3714      	adds	r7, #20
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr
 80055ec:	fffffc90 	.word	0xfffffc90

080055f0 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b084      	sub	sp, #16
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	60b9      	str	r1, [r7, #8]
 80055fa:	603b      	str	r3, [r7, #0]
 80055fc:	4613      	mov	r3, r2
 80055fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005600:	e010      	b.n	8005624 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005602:	f7fc fa4d 	bl	8001aa0 <HAL_GetTick>
 8005606:	4602      	mov	r2, r0
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	1ad3      	subs	r3, r2, r3
 800560c:	683a      	ldr	r2, [r7, #0]
 800560e:	429a      	cmp	r2, r3
 8005610:	d803      	bhi.n	800561a <SPI_WaitOnFlagUntilTimeout+0x2a>
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005618:	d102      	bne.n	8005620 <SPI_WaitOnFlagUntilTimeout+0x30>
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d101      	bne.n	8005624 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8005620:	2303      	movs	r3, #3
 8005622:	e00f      	b.n	8005644 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	695a      	ldr	r2, [r3, #20]
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	4013      	ands	r3, r2
 800562e:	68ba      	ldr	r2, [r7, #8]
 8005630:	429a      	cmp	r2, r3
 8005632:	bf0c      	ite	eq
 8005634:	2301      	moveq	r3, #1
 8005636:	2300      	movne	r3, #0
 8005638:	b2db      	uxtb	r3, r3
 800563a:	461a      	mov	r2, r3
 800563c:	79fb      	ldrb	r3, [r7, #7]
 800563e:	429a      	cmp	r2, r3
 8005640:	d0df      	beq.n	8005602 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8005642:	2300      	movs	r3, #0
}
 8005644:	4618      	mov	r0, r3
 8005646:	3710      	adds	r7, #16
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}

0800564c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800564c:	b480      	push	{r7}
 800564e:	b085      	sub	sp, #20
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005658:	095b      	lsrs	r3, r3, #5
 800565a:	3301      	adds	r3, #1
 800565c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	3301      	adds	r3, #1
 8005664:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	3307      	adds	r3, #7
 800566a:	08db      	lsrs	r3, r3, #3
 800566c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	fb02 f303 	mul.w	r3, r2, r3
}
 8005676:	4618      	mov	r0, r3
 8005678:	3714      	adds	r7, #20
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr

08005682 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005682:	b580      	push	{r7, lr}
 8005684:	b082      	sub	sp, #8
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d101      	bne.n	8005694 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	e042      	b.n	800571a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800569a:	2b00      	cmp	r3, #0
 800569c:	d106      	bne.n	80056ac <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f7fc f8e2 	bl	8001870 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2224      	movs	r2, #36	; 0x24
 80056b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f022 0201 	bic.w	r2, r2, #1
 80056c2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80056c4:	6878      	ldr	r0, [r7, #4]
 80056c6:	f000 f8bb 	bl	8005840 <UART_SetConfig>
 80056ca:	4603      	mov	r3, r0
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d101      	bne.n	80056d4 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e022      	b.n	800571a <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d002      	beq.n	80056e2 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 ff1b 	bl	8006518 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	685a      	ldr	r2, [r3, #4]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80056f0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	689a      	ldr	r2, [r3, #8]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005700:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f042 0201 	orr.w	r2, r2, #1
 8005710:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f000 ffa2 	bl	800665c <UART_CheckIdleState>
 8005718:	4603      	mov	r3, r0
}
 800571a:	4618      	mov	r0, r3
 800571c:	3708      	adds	r7, #8
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}

08005722 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005722:	b580      	push	{r7, lr}
 8005724:	b08a      	sub	sp, #40	; 0x28
 8005726:	af02      	add	r7, sp, #8
 8005728:	60f8      	str	r0, [r7, #12]
 800572a:	60b9      	str	r1, [r7, #8]
 800572c:	603b      	str	r3, [r7, #0]
 800572e:	4613      	mov	r3, r2
 8005730:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005738:	2b20      	cmp	r3, #32
 800573a:	d17b      	bne.n	8005834 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d002      	beq.n	8005748 <HAL_UART_Transmit+0x26>
 8005742:	88fb      	ldrh	r3, [r7, #6]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d101      	bne.n	800574c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e074      	b.n	8005836 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2200      	movs	r2, #0
 8005750:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2221      	movs	r2, #33	; 0x21
 8005758:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800575c:	f7fc f9a0 	bl	8001aa0 <HAL_GetTick>
 8005760:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	88fa      	ldrh	r2, [r7, #6]
 8005766:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	88fa      	ldrh	r2, [r7, #6]
 800576e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800577a:	d108      	bne.n	800578e <HAL_UART_Transmit+0x6c>
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	691b      	ldr	r3, [r3, #16]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d104      	bne.n	800578e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005784:	2300      	movs	r3, #0
 8005786:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	61bb      	str	r3, [r7, #24]
 800578c:	e003      	b.n	8005796 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005792:	2300      	movs	r3, #0
 8005794:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005796:	e030      	b.n	80057fa <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	9300      	str	r3, [sp, #0]
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	2200      	movs	r2, #0
 80057a0:	2180      	movs	r1, #128	; 0x80
 80057a2:	68f8      	ldr	r0, [r7, #12]
 80057a4:	f001 f804 	bl	80067b0 <UART_WaitOnFlagUntilTimeout>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d005      	beq.n	80057ba <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2220      	movs	r2, #32
 80057b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	e03d      	b.n	8005836 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d10b      	bne.n	80057d8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057c0:	69bb      	ldr	r3, [r7, #24]
 80057c2:	881b      	ldrh	r3, [r3, #0]
 80057c4:	461a      	mov	r2, r3
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057ce:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	3302      	adds	r3, #2
 80057d4:	61bb      	str	r3, [r7, #24]
 80057d6:	e007      	b.n	80057e8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	781a      	ldrb	r2, [r3, #0]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80057e2:	69fb      	ldr	r3, [r7, #28]
 80057e4:	3301      	adds	r3, #1
 80057e6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	3b01      	subs	r3, #1
 80057f2:	b29a      	uxth	r2, r3
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005800:	b29b      	uxth	r3, r3
 8005802:	2b00      	cmp	r3, #0
 8005804:	d1c8      	bne.n	8005798 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	9300      	str	r3, [sp, #0]
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	2200      	movs	r2, #0
 800580e:	2140      	movs	r1, #64	; 0x40
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	f000 ffcd 	bl	80067b0 <UART_WaitOnFlagUntilTimeout>
 8005816:	4603      	mov	r3, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	d005      	beq.n	8005828 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2220      	movs	r2, #32
 8005820:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8005824:	2303      	movs	r3, #3
 8005826:	e006      	b.n	8005836 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2220      	movs	r2, #32
 800582c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8005830:	2300      	movs	r3, #0
 8005832:	e000      	b.n	8005836 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005834:	2302      	movs	r3, #2
  }
}
 8005836:	4618      	mov	r0, r3
 8005838:	3720      	adds	r7, #32
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}
	...

08005840 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005840:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005844:	b092      	sub	sp, #72	; 0x48
 8005846:	af00      	add	r7, sp, #0
 8005848:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800584a:	2300      	movs	r3, #0
 800584c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	689a      	ldr	r2, [r3, #8]
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	691b      	ldr	r3, [r3, #16]
 8005858:	431a      	orrs	r2, r3
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	695b      	ldr	r3, [r3, #20]
 800585e:	431a      	orrs	r2, r3
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	69db      	ldr	r3, [r3, #28]
 8005864:	4313      	orrs	r3, r2
 8005866:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	4bbe      	ldr	r3, [pc, #760]	; (8005b68 <UART_SetConfig+0x328>)
 8005870:	4013      	ands	r3, r2
 8005872:	697a      	ldr	r2, [r7, #20]
 8005874:	6812      	ldr	r2, [r2, #0]
 8005876:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005878:	430b      	orrs	r3, r1
 800587a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	68da      	ldr	r2, [r3, #12]
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	430a      	orrs	r2, r1
 8005890:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	699b      	ldr	r3, [r3, #24]
 8005896:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4ab3      	ldr	r2, [pc, #716]	; (8005b6c <UART_SetConfig+0x32c>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d004      	beq.n	80058ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	6a1b      	ldr	r3, [r3, #32]
 80058a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80058a8:	4313      	orrs	r3, r2
 80058aa:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	689a      	ldr	r2, [r3, #8]
 80058b2:	4baf      	ldr	r3, [pc, #700]	; (8005b70 <UART_SetConfig+0x330>)
 80058b4:	4013      	ands	r3, r2
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	6812      	ldr	r2, [r2, #0]
 80058ba:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80058bc:	430b      	orrs	r3, r1
 80058be:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058c6:	f023 010f 	bic.w	r1, r3, #15
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	430a      	orrs	r2, r1
 80058d4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4aa6      	ldr	r2, [pc, #664]	; (8005b74 <UART_SetConfig+0x334>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d177      	bne.n	80059d0 <UART_SetConfig+0x190>
 80058e0:	4ba5      	ldr	r3, [pc, #660]	; (8005b78 <UART_SetConfig+0x338>)
 80058e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058e4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80058e8:	2b28      	cmp	r3, #40	; 0x28
 80058ea:	d86d      	bhi.n	80059c8 <UART_SetConfig+0x188>
 80058ec:	a201      	add	r2, pc, #4	; (adr r2, 80058f4 <UART_SetConfig+0xb4>)
 80058ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058f2:	bf00      	nop
 80058f4:	08005999 	.word	0x08005999
 80058f8:	080059c9 	.word	0x080059c9
 80058fc:	080059c9 	.word	0x080059c9
 8005900:	080059c9 	.word	0x080059c9
 8005904:	080059c9 	.word	0x080059c9
 8005908:	080059c9 	.word	0x080059c9
 800590c:	080059c9 	.word	0x080059c9
 8005910:	080059c9 	.word	0x080059c9
 8005914:	080059a1 	.word	0x080059a1
 8005918:	080059c9 	.word	0x080059c9
 800591c:	080059c9 	.word	0x080059c9
 8005920:	080059c9 	.word	0x080059c9
 8005924:	080059c9 	.word	0x080059c9
 8005928:	080059c9 	.word	0x080059c9
 800592c:	080059c9 	.word	0x080059c9
 8005930:	080059c9 	.word	0x080059c9
 8005934:	080059a9 	.word	0x080059a9
 8005938:	080059c9 	.word	0x080059c9
 800593c:	080059c9 	.word	0x080059c9
 8005940:	080059c9 	.word	0x080059c9
 8005944:	080059c9 	.word	0x080059c9
 8005948:	080059c9 	.word	0x080059c9
 800594c:	080059c9 	.word	0x080059c9
 8005950:	080059c9 	.word	0x080059c9
 8005954:	080059b1 	.word	0x080059b1
 8005958:	080059c9 	.word	0x080059c9
 800595c:	080059c9 	.word	0x080059c9
 8005960:	080059c9 	.word	0x080059c9
 8005964:	080059c9 	.word	0x080059c9
 8005968:	080059c9 	.word	0x080059c9
 800596c:	080059c9 	.word	0x080059c9
 8005970:	080059c9 	.word	0x080059c9
 8005974:	080059b9 	.word	0x080059b9
 8005978:	080059c9 	.word	0x080059c9
 800597c:	080059c9 	.word	0x080059c9
 8005980:	080059c9 	.word	0x080059c9
 8005984:	080059c9 	.word	0x080059c9
 8005988:	080059c9 	.word	0x080059c9
 800598c:	080059c9 	.word	0x080059c9
 8005990:	080059c9 	.word	0x080059c9
 8005994:	080059c1 	.word	0x080059c1
 8005998:	2301      	movs	r3, #1
 800599a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800599e:	e326      	b.n	8005fee <UART_SetConfig+0x7ae>
 80059a0:	2304      	movs	r3, #4
 80059a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059a6:	e322      	b.n	8005fee <UART_SetConfig+0x7ae>
 80059a8:	2308      	movs	r3, #8
 80059aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059ae:	e31e      	b.n	8005fee <UART_SetConfig+0x7ae>
 80059b0:	2310      	movs	r3, #16
 80059b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059b6:	e31a      	b.n	8005fee <UART_SetConfig+0x7ae>
 80059b8:	2320      	movs	r3, #32
 80059ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059be:	e316      	b.n	8005fee <UART_SetConfig+0x7ae>
 80059c0:	2340      	movs	r3, #64	; 0x40
 80059c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059c6:	e312      	b.n	8005fee <UART_SetConfig+0x7ae>
 80059c8:	2380      	movs	r3, #128	; 0x80
 80059ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059ce:	e30e      	b.n	8005fee <UART_SetConfig+0x7ae>
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a69      	ldr	r2, [pc, #420]	; (8005b7c <UART_SetConfig+0x33c>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d130      	bne.n	8005a3c <UART_SetConfig+0x1fc>
 80059da:	4b67      	ldr	r3, [pc, #412]	; (8005b78 <UART_SetConfig+0x338>)
 80059dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059de:	f003 0307 	and.w	r3, r3, #7
 80059e2:	2b05      	cmp	r3, #5
 80059e4:	d826      	bhi.n	8005a34 <UART_SetConfig+0x1f4>
 80059e6:	a201      	add	r2, pc, #4	; (adr r2, 80059ec <UART_SetConfig+0x1ac>)
 80059e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ec:	08005a05 	.word	0x08005a05
 80059f0:	08005a0d 	.word	0x08005a0d
 80059f4:	08005a15 	.word	0x08005a15
 80059f8:	08005a1d 	.word	0x08005a1d
 80059fc:	08005a25 	.word	0x08005a25
 8005a00:	08005a2d 	.word	0x08005a2d
 8005a04:	2300      	movs	r3, #0
 8005a06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a0a:	e2f0      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005a0c:	2304      	movs	r3, #4
 8005a0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a12:	e2ec      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005a14:	2308      	movs	r3, #8
 8005a16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a1a:	e2e8      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005a1c:	2310      	movs	r3, #16
 8005a1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a22:	e2e4      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005a24:	2320      	movs	r3, #32
 8005a26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a2a:	e2e0      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005a2c:	2340      	movs	r3, #64	; 0x40
 8005a2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a32:	e2dc      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005a34:	2380      	movs	r3, #128	; 0x80
 8005a36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a3a:	e2d8      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a4f      	ldr	r2, [pc, #316]	; (8005b80 <UART_SetConfig+0x340>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d130      	bne.n	8005aa8 <UART_SetConfig+0x268>
 8005a46:	4b4c      	ldr	r3, [pc, #304]	; (8005b78 <UART_SetConfig+0x338>)
 8005a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a4a:	f003 0307 	and.w	r3, r3, #7
 8005a4e:	2b05      	cmp	r3, #5
 8005a50:	d826      	bhi.n	8005aa0 <UART_SetConfig+0x260>
 8005a52:	a201      	add	r2, pc, #4	; (adr r2, 8005a58 <UART_SetConfig+0x218>)
 8005a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a58:	08005a71 	.word	0x08005a71
 8005a5c:	08005a79 	.word	0x08005a79
 8005a60:	08005a81 	.word	0x08005a81
 8005a64:	08005a89 	.word	0x08005a89
 8005a68:	08005a91 	.word	0x08005a91
 8005a6c:	08005a99 	.word	0x08005a99
 8005a70:	2300      	movs	r3, #0
 8005a72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a76:	e2ba      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005a78:	2304      	movs	r3, #4
 8005a7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a7e:	e2b6      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005a80:	2308      	movs	r3, #8
 8005a82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a86:	e2b2      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005a88:	2310      	movs	r3, #16
 8005a8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a8e:	e2ae      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005a90:	2320      	movs	r3, #32
 8005a92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a96:	e2aa      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005a98:	2340      	movs	r3, #64	; 0x40
 8005a9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a9e:	e2a6      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005aa0:	2380      	movs	r3, #128	; 0x80
 8005aa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005aa6:	e2a2      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a35      	ldr	r2, [pc, #212]	; (8005b84 <UART_SetConfig+0x344>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d130      	bne.n	8005b14 <UART_SetConfig+0x2d4>
 8005ab2:	4b31      	ldr	r3, [pc, #196]	; (8005b78 <UART_SetConfig+0x338>)
 8005ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ab6:	f003 0307 	and.w	r3, r3, #7
 8005aba:	2b05      	cmp	r3, #5
 8005abc:	d826      	bhi.n	8005b0c <UART_SetConfig+0x2cc>
 8005abe:	a201      	add	r2, pc, #4	; (adr r2, 8005ac4 <UART_SetConfig+0x284>)
 8005ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ac4:	08005add 	.word	0x08005add
 8005ac8:	08005ae5 	.word	0x08005ae5
 8005acc:	08005aed 	.word	0x08005aed
 8005ad0:	08005af5 	.word	0x08005af5
 8005ad4:	08005afd 	.word	0x08005afd
 8005ad8:	08005b05 	.word	0x08005b05
 8005adc:	2300      	movs	r3, #0
 8005ade:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ae2:	e284      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005ae4:	2304      	movs	r3, #4
 8005ae6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005aea:	e280      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005aec:	2308      	movs	r3, #8
 8005aee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005af2:	e27c      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005af4:	2310      	movs	r3, #16
 8005af6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005afa:	e278      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005afc:	2320      	movs	r3, #32
 8005afe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b02:	e274      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005b04:	2340      	movs	r3, #64	; 0x40
 8005b06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b0a:	e270      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005b0c:	2380      	movs	r3, #128	; 0x80
 8005b0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b12:	e26c      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a1b      	ldr	r2, [pc, #108]	; (8005b88 <UART_SetConfig+0x348>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d142      	bne.n	8005ba4 <UART_SetConfig+0x364>
 8005b1e:	4b16      	ldr	r3, [pc, #88]	; (8005b78 <UART_SetConfig+0x338>)
 8005b20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b22:	f003 0307 	and.w	r3, r3, #7
 8005b26:	2b05      	cmp	r3, #5
 8005b28:	d838      	bhi.n	8005b9c <UART_SetConfig+0x35c>
 8005b2a:	a201      	add	r2, pc, #4	; (adr r2, 8005b30 <UART_SetConfig+0x2f0>)
 8005b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b30:	08005b49 	.word	0x08005b49
 8005b34:	08005b51 	.word	0x08005b51
 8005b38:	08005b59 	.word	0x08005b59
 8005b3c:	08005b61 	.word	0x08005b61
 8005b40:	08005b8d 	.word	0x08005b8d
 8005b44:	08005b95 	.word	0x08005b95
 8005b48:	2300      	movs	r3, #0
 8005b4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b4e:	e24e      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005b50:	2304      	movs	r3, #4
 8005b52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b56:	e24a      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005b58:	2308      	movs	r3, #8
 8005b5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b5e:	e246      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005b60:	2310      	movs	r3, #16
 8005b62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b66:	e242      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005b68:	cfff69f3 	.word	0xcfff69f3
 8005b6c:	58000c00 	.word	0x58000c00
 8005b70:	11fff4ff 	.word	0x11fff4ff
 8005b74:	40011000 	.word	0x40011000
 8005b78:	58024400 	.word	0x58024400
 8005b7c:	40004400 	.word	0x40004400
 8005b80:	40004800 	.word	0x40004800
 8005b84:	40004c00 	.word	0x40004c00
 8005b88:	40005000 	.word	0x40005000
 8005b8c:	2320      	movs	r3, #32
 8005b8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b92:	e22c      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005b94:	2340      	movs	r3, #64	; 0x40
 8005b96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b9a:	e228      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005b9c:	2380      	movs	r3, #128	; 0x80
 8005b9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ba2:	e224      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4ab1      	ldr	r2, [pc, #708]	; (8005e70 <UART_SetConfig+0x630>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d176      	bne.n	8005c9c <UART_SetConfig+0x45c>
 8005bae:	4bb1      	ldr	r3, [pc, #708]	; (8005e74 <UART_SetConfig+0x634>)
 8005bb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bb2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005bb6:	2b28      	cmp	r3, #40	; 0x28
 8005bb8:	d86c      	bhi.n	8005c94 <UART_SetConfig+0x454>
 8005bba:	a201      	add	r2, pc, #4	; (adr r2, 8005bc0 <UART_SetConfig+0x380>)
 8005bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bc0:	08005c65 	.word	0x08005c65
 8005bc4:	08005c95 	.word	0x08005c95
 8005bc8:	08005c95 	.word	0x08005c95
 8005bcc:	08005c95 	.word	0x08005c95
 8005bd0:	08005c95 	.word	0x08005c95
 8005bd4:	08005c95 	.word	0x08005c95
 8005bd8:	08005c95 	.word	0x08005c95
 8005bdc:	08005c95 	.word	0x08005c95
 8005be0:	08005c6d 	.word	0x08005c6d
 8005be4:	08005c95 	.word	0x08005c95
 8005be8:	08005c95 	.word	0x08005c95
 8005bec:	08005c95 	.word	0x08005c95
 8005bf0:	08005c95 	.word	0x08005c95
 8005bf4:	08005c95 	.word	0x08005c95
 8005bf8:	08005c95 	.word	0x08005c95
 8005bfc:	08005c95 	.word	0x08005c95
 8005c00:	08005c75 	.word	0x08005c75
 8005c04:	08005c95 	.word	0x08005c95
 8005c08:	08005c95 	.word	0x08005c95
 8005c0c:	08005c95 	.word	0x08005c95
 8005c10:	08005c95 	.word	0x08005c95
 8005c14:	08005c95 	.word	0x08005c95
 8005c18:	08005c95 	.word	0x08005c95
 8005c1c:	08005c95 	.word	0x08005c95
 8005c20:	08005c7d 	.word	0x08005c7d
 8005c24:	08005c95 	.word	0x08005c95
 8005c28:	08005c95 	.word	0x08005c95
 8005c2c:	08005c95 	.word	0x08005c95
 8005c30:	08005c95 	.word	0x08005c95
 8005c34:	08005c95 	.word	0x08005c95
 8005c38:	08005c95 	.word	0x08005c95
 8005c3c:	08005c95 	.word	0x08005c95
 8005c40:	08005c85 	.word	0x08005c85
 8005c44:	08005c95 	.word	0x08005c95
 8005c48:	08005c95 	.word	0x08005c95
 8005c4c:	08005c95 	.word	0x08005c95
 8005c50:	08005c95 	.word	0x08005c95
 8005c54:	08005c95 	.word	0x08005c95
 8005c58:	08005c95 	.word	0x08005c95
 8005c5c:	08005c95 	.word	0x08005c95
 8005c60:	08005c8d 	.word	0x08005c8d
 8005c64:	2301      	movs	r3, #1
 8005c66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c6a:	e1c0      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005c6c:	2304      	movs	r3, #4
 8005c6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c72:	e1bc      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005c74:	2308      	movs	r3, #8
 8005c76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c7a:	e1b8      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005c7c:	2310      	movs	r3, #16
 8005c7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c82:	e1b4      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005c84:	2320      	movs	r3, #32
 8005c86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c8a:	e1b0      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005c8c:	2340      	movs	r3, #64	; 0x40
 8005c8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c92:	e1ac      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005c94:	2380      	movs	r3, #128	; 0x80
 8005c96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c9a:	e1a8      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a75      	ldr	r2, [pc, #468]	; (8005e78 <UART_SetConfig+0x638>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d130      	bne.n	8005d08 <UART_SetConfig+0x4c8>
 8005ca6:	4b73      	ldr	r3, [pc, #460]	; (8005e74 <UART_SetConfig+0x634>)
 8005ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005caa:	f003 0307 	and.w	r3, r3, #7
 8005cae:	2b05      	cmp	r3, #5
 8005cb0:	d826      	bhi.n	8005d00 <UART_SetConfig+0x4c0>
 8005cb2:	a201      	add	r2, pc, #4	; (adr r2, 8005cb8 <UART_SetConfig+0x478>)
 8005cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cb8:	08005cd1 	.word	0x08005cd1
 8005cbc:	08005cd9 	.word	0x08005cd9
 8005cc0:	08005ce1 	.word	0x08005ce1
 8005cc4:	08005ce9 	.word	0x08005ce9
 8005cc8:	08005cf1 	.word	0x08005cf1
 8005ccc:	08005cf9 	.word	0x08005cf9
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cd6:	e18a      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005cd8:	2304      	movs	r3, #4
 8005cda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cde:	e186      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005ce0:	2308      	movs	r3, #8
 8005ce2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ce6:	e182      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005ce8:	2310      	movs	r3, #16
 8005cea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cee:	e17e      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005cf0:	2320      	movs	r3, #32
 8005cf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cf6:	e17a      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005cf8:	2340      	movs	r3, #64	; 0x40
 8005cfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cfe:	e176      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005d00:	2380      	movs	r3, #128	; 0x80
 8005d02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d06:	e172      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a5b      	ldr	r2, [pc, #364]	; (8005e7c <UART_SetConfig+0x63c>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d130      	bne.n	8005d74 <UART_SetConfig+0x534>
 8005d12:	4b58      	ldr	r3, [pc, #352]	; (8005e74 <UART_SetConfig+0x634>)
 8005d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d16:	f003 0307 	and.w	r3, r3, #7
 8005d1a:	2b05      	cmp	r3, #5
 8005d1c:	d826      	bhi.n	8005d6c <UART_SetConfig+0x52c>
 8005d1e:	a201      	add	r2, pc, #4	; (adr r2, 8005d24 <UART_SetConfig+0x4e4>)
 8005d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d24:	08005d3d 	.word	0x08005d3d
 8005d28:	08005d45 	.word	0x08005d45
 8005d2c:	08005d4d 	.word	0x08005d4d
 8005d30:	08005d55 	.word	0x08005d55
 8005d34:	08005d5d 	.word	0x08005d5d
 8005d38:	08005d65 	.word	0x08005d65
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d42:	e154      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005d44:	2304      	movs	r3, #4
 8005d46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d4a:	e150      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005d4c:	2308      	movs	r3, #8
 8005d4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d52:	e14c      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005d54:	2310      	movs	r3, #16
 8005d56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d5a:	e148      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005d5c:	2320      	movs	r3, #32
 8005d5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d62:	e144      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005d64:	2340      	movs	r3, #64	; 0x40
 8005d66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d6a:	e140      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005d6c:	2380      	movs	r3, #128	; 0x80
 8005d6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d72:	e13c      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a41      	ldr	r2, [pc, #260]	; (8005e80 <UART_SetConfig+0x640>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	f040 8082 	bne.w	8005e84 <UART_SetConfig+0x644>
 8005d80:	4b3c      	ldr	r3, [pc, #240]	; (8005e74 <UART_SetConfig+0x634>)
 8005d82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d84:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d88:	2b28      	cmp	r3, #40	; 0x28
 8005d8a:	d86d      	bhi.n	8005e68 <UART_SetConfig+0x628>
 8005d8c:	a201      	add	r2, pc, #4	; (adr r2, 8005d94 <UART_SetConfig+0x554>)
 8005d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d92:	bf00      	nop
 8005d94:	08005e39 	.word	0x08005e39
 8005d98:	08005e69 	.word	0x08005e69
 8005d9c:	08005e69 	.word	0x08005e69
 8005da0:	08005e69 	.word	0x08005e69
 8005da4:	08005e69 	.word	0x08005e69
 8005da8:	08005e69 	.word	0x08005e69
 8005dac:	08005e69 	.word	0x08005e69
 8005db0:	08005e69 	.word	0x08005e69
 8005db4:	08005e41 	.word	0x08005e41
 8005db8:	08005e69 	.word	0x08005e69
 8005dbc:	08005e69 	.word	0x08005e69
 8005dc0:	08005e69 	.word	0x08005e69
 8005dc4:	08005e69 	.word	0x08005e69
 8005dc8:	08005e69 	.word	0x08005e69
 8005dcc:	08005e69 	.word	0x08005e69
 8005dd0:	08005e69 	.word	0x08005e69
 8005dd4:	08005e49 	.word	0x08005e49
 8005dd8:	08005e69 	.word	0x08005e69
 8005ddc:	08005e69 	.word	0x08005e69
 8005de0:	08005e69 	.word	0x08005e69
 8005de4:	08005e69 	.word	0x08005e69
 8005de8:	08005e69 	.word	0x08005e69
 8005dec:	08005e69 	.word	0x08005e69
 8005df0:	08005e69 	.word	0x08005e69
 8005df4:	08005e51 	.word	0x08005e51
 8005df8:	08005e69 	.word	0x08005e69
 8005dfc:	08005e69 	.word	0x08005e69
 8005e00:	08005e69 	.word	0x08005e69
 8005e04:	08005e69 	.word	0x08005e69
 8005e08:	08005e69 	.word	0x08005e69
 8005e0c:	08005e69 	.word	0x08005e69
 8005e10:	08005e69 	.word	0x08005e69
 8005e14:	08005e59 	.word	0x08005e59
 8005e18:	08005e69 	.word	0x08005e69
 8005e1c:	08005e69 	.word	0x08005e69
 8005e20:	08005e69 	.word	0x08005e69
 8005e24:	08005e69 	.word	0x08005e69
 8005e28:	08005e69 	.word	0x08005e69
 8005e2c:	08005e69 	.word	0x08005e69
 8005e30:	08005e69 	.word	0x08005e69
 8005e34:	08005e61 	.word	0x08005e61
 8005e38:	2301      	movs	r3, #1
 8005e3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e3e:	e0d6      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005e40:	2304      	movs	r3, #4
 8005e42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e46:	e0d2      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005e48:	2308      	movs	r3, #8
 8005e4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e4e:	e0ce      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005e50:	2310      	movs	r3, #16
 8005e52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e56:	e0ca      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005e58:	2320      	movs	r3, #32
 8005e5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e5e:	e0c6      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005e60:	2340      	movs	r3, #64	; 0x40
 8005e62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e66:	e0c2      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005e68:	2380      	movs	r3, #128	; 0x80
 8005e6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e6e:	e0be      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005e70:	40011400 	.word	0x40011400
 8005e74:	58024400 	.word	0x58024400
 8005e78:	40007800 	.word	0x40007800
 8005e7c:	40007c00 	.word	0x40007c00
 8005e80:	40011800 	.word	0x40011800
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4aad      	ldr	r2, [pc, #692]	; (8006140 <UART_SetConfig+0x900>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d176      	bne.n	8005f7c <UART_SetConfig+0x73c>
 8005e8e:	4bad      	ldr	r3, [pc, #692]	; (8006144 <UART_SetConfig+0x904>)
 8005e90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e92:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e96:	2b28      	cmp	r3, #40	; 0x28
 8005e98:	d86c      	bhi.n	8005f74 <UART_SetConfig+0x734>
 8005e9a:	a201      	add	r2, pc, #4	; (adr r2, 8005ea0 <UART_SetConfig+0x660>)
 8005e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ea0:	08005f45 	.word	0x08005f45
 8005ea4:	08005f75 	.word	0x08005f75
 8005ea8:	08005f75 	.word	0x08005f75
 8005eac:	08005f75 	.word	0x08005f75
 8005eb0:	08005f75 	.word	0x08005f75
 8005eb4:	08005f75 	.word	0x08005f75
 8005eb8:	08005f75 	.word	0x08005f75
 8005ebc:	08005f75 	.word	0x08005f75
 8005ec0:	08005f4d 	.word	0x08005f4d
 8005ec4:	08005f75 	.word	0x08005f75
 8005ec8:	08005f75 	.word	0x08005f75
 8005ecc:	08005f75 	.word	0x08005f75
 8005ed0:	08005f75 	.word	0x08005f75
 8005ed4:	08005f75 	.word	0x08005f75
 8005ed8:	08005f75 	.word	0x08005f75
 8005edc:	08005f75 	.word	0x08005f75
 8005ee0:	08005f55 	.word	0x08005f55
 8005ee4:	08005f75 	.word	0x08005f75
 8005ee8:	08005f75 	.word	0x08005f75
 8005eec:	08005f75 	.word	0x08005f75
 8005ef0:	08005f75 	.word	0x08005f75
 8005ef4:	08005f75 	.word	0x08005f75
 8005ef8:	08005f75 	.word	0x08005f75
 8005efc:	08005f75 	.word	0x08005f75
 8005f00:	08005f5d 	.word	0x08005f5d
 8005f04:	08005f75 	.word	0x08005f75
 8005f08:	08005f75 	.word	0x08005f75
 8005f0c:	08005f75 	.word	0x08005f75
 8005f10:	08005f75 	.word	0x08005f75
 8005f14:	08005f75 	.word	0x08005f75
 8005f18:	08005f75 	.word	0x08005f75
 8005f1c:	08005f75 	.word	0x08005f75
 8005f20:	08005f65 	.word	0x08005f65
 8005f24:	08005f75 	.word	0x08005f75
 8005f28:	08005f75 	.word	0x08005f75
 8005f2c:	08005f75 	.word	0x08005f75
 8005f30:	08005f75 	.word	0x08005f75
 8005f34:	08005f75 	.word	0x08005f75
 8005f38:	08005f75 	.word	0x08005f75
 8005f3c:	08005f75 	.word	0x08005f75
 8005f40:	08005f6d 	.word	0x08005f6d
 8005f44:	2301      	movs	r3, #1
 8005f46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f4a:	e050      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005f4c:	2304      	movs	r3, #4
 8005f4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f52:	e04c      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005f54:	2308      	movs	r3, #8
 8005f56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f5a:	e048      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005f5c:	2310      	movs	r3, #16
 8005f5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f62:	e044      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005f64:	2320      	movs	r3, #32
 8005f66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f6a:	e040      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005f6c:	2340      	movs	r3, #64	; 0x40
 8005f6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f72:	e03c      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005f74:	2380      	movs	r3, #128	; 0x80
 8005f76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f7a:	e038      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a71      	ldr	r2, [pc, #452]	; (8006148 <UART_SetConfig+0x908>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d130      	bne.n	8005fe8 <UART_SetConfig+0x7a8>
 8005f86:	4b6f      	ldr	r3, [pc, #444]	; (8006144 <UART_SetConfig+0x904>)
 8005f88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f8a:	f003 0307 	and.w	r3, r3, #7
 8005f8e:	2b05      	cmp	r3, #5
 8005f90:	d826      	bhi.n	8005fe0 <UART_SetConfig+0x7a0>
 8005f92:	a201      	add	r2, pc, #4	; (adr r2, 8005f98 <UART_SetConfig+0x758>)
 8005f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f98:	08005fb1 	.word	0x08005fb1
 8005f9c:	08005fb9 	.word	0x08005fb9
 8005fa0:	08005fc1 	.word	0x08005fc1
 8005fa4:	08005fc9 	.word	0x08005fc9
 8005fa8:	08005fd1 	.word	0x08005fd1
 8005fac:	08005fd9 	.word	0x08005fd9
 8005fb0:	2302      	movs	r3, #2
 8005fb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fb6:	e01a      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005fb8:	2304      	movs	r3, #4
 8005fba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fbe:	e016      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005fc0:	2308      	movs	r3, #8
 8005fc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fc6:	e012      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005fc8:	2310      	movs	r3, #16
 8005fca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fce:	e00e      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005fd0:	2320      	movs	r3, #32
 8005fd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fd6:	e00a      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005fd8:	2340      	movs	r3, #64	; 0x40
 8005fda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fde:	e006      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005fe0:	2380      	movs	r3, #128	; 0x80
 8005fe2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fe6:	e002      	b.n	8005fee <UART_SetConfig+0x7ae>
 8005fe8:	2380      	movs	r3, #128	; 0x80
 8005fea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a55      	ldr	r2, [pc, #340]	; (8006148 <UART_SetConfig+0x908>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	f040 80f8 	bne.w	80061ea <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005ffa:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005ffe:	2b20      	cmp	r3, #32
 8006000:	dc46      	bgt.n	8006090 <UART_SetConfig+0x850>
 8006002:	2b02      	cmp	r3, #2
 8006004:	db75      	blt.n	80060f2 <UART_SetConfig+0x8b2>
 8006006:	3b02      	subs	r3, #2
 8006008:	2b1e      	cmp	r3, #30
 800600a:	d872      	bhi.n	80060f2 <UART_SetConfig+0x8b2>
 800600c:	a201      	add	r2, pc, #4	; (adr r2, 8006014 <UART_SetConfig+0x7d4>)
 800600e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006012:	bf00      	nop
 8006014:	08006097 	.word	0x08006097
 8006018:	080060f3 	.word	0x080060f3
 800601c:	0800609f 	.word	0x0800609f
 8006020:	080060f3 	.word	0x080060f3
 8006024:	080060f3 	.word	0x080060f3
 8006028:	080060f3 	.word	0x080060f3
 800602c:	080060af 	.word	0x080060af
 8006030:	080060f3 	.word	0x080060f3
 8006034:	080060f3 	.word	0x080060f3
 8006038:	080060f3 	.word	0x080060f3
 800603c:	080060f3 	.word	0x080060f3
 8006040:	080060f3 	.word	0x080060f3
 8006044:	080060f3 	.word	0x080060f3
 8006048:	080060f3 	.word	0x080060f3
 800604c:	080060bf 	.word	0x080060bf
 8006050:	080060f3 	.word	0x080060f3
 8006054:	080060f3 	.word	0x080060f3
 8006058:	080060f3 	.word	0x080060f3
 800605c:	080060f3 	.word	0x080060f3
 8006060:	080060f3 	.word	0x080060f3
 8006064:	080060f3 	.word	0x080060f3
 8006068:	080060f3 	.word	0x080060f3
 800606c:	080060f3 	.word	0x080060f3
 8006070:	080060f3 	.word	0x080060f3
 8006074:	080060f3 	.word	0x080060f3
 8006078:	080060f3 	.word	0x080060f3
 800607c:	080060f3 	.word	0x080060f3
 8006080:	080060f3 	.word	0x080060f3
 8006084:	080060f3 	.word	0x080060f3
 8006088:	080060f3 	.word	0x080060f3
 800608c:	080060e5 	.word	0x080060e5
 8006090:	2b40      	cmp	r3, #64	; 0x40
 8006092:	d02a      	beq.n	80060ea <UART_SetConfig+0x8aa>
 8006094:	e02d      	b.n	80060f2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006096:	f7fe f939 	bl	800430c <HAL_RCCEx_GetD3PCLK1Freq>
 800609a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800609c:	e02f      	b.n	80060fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800609e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80060a2:	4618      	mov	r0, r3
 80060a4:	f7fe f948 	bl	8004338 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80060a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80060ac:	e027      	b.n	80060fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80060ae:	f107 0318 	add.w	r3, r7, #24
 80060b2:	4618      	mov	r0, r3
 80060b4:	f7fe fa94 	bl	80045e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80060bc:	e01f      	b.n	80060fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80060be:	4b21      	ldr	r3, [pc, #132]	; (8006144 <UART_SetConfig+0x904>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f003 0320 	and.w	r3, r3, #32
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d009      	beq.n	80060de <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80060ca:	4b1e      	ldr	r3, [pc, #120]	; (8006144 <UART_SetConfig+0x904>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	08db      	lsrs	r3, r3, #3
 80060d0:	f003 0303 	and.w	r3, r3, #3
 80060d4:	4a1d      	ldr	r2, [pc, #116]	; (800614c <UART_SetConfig+0x90c>)
 80060d6:	fa22 f303 	lsr.w	r3, r2, r3
 80060da:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80060dc:	e00f      	b.n	80060fe <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80060de:	4b1b      	ldr	r3, [pc, #108]	; (800614c <UART_SetConfig+0x90c>)
 80060e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80060e2:	e00c      	b.n	80060fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80060e4:	4b1a      	ldr	r3, [pc, #104]	; (8006150 <UART_SetConfig+0x910>)
 80060e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80060e8:	e009      	b.n	80060fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80060f0:	e005      	b.n	80060fe <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80060f2:	2300      	movs	r3, #0
 80060f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80060fc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80060fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006100:	2b00      	cmp	r3, #0
 8006102:	f000 81ee 	beq.w	80064e2 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800610a:	4a12      	ldr	r2, [pc, #72]	; (8006154 <UART_SetConfig+0x914>)
 800610c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006110:	461a      	mov	r2, r3
 8006112:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006114:	fbb3 f3f2 	udiv	r3, r3, r2
 8006118:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	685a      	ldr	r2, [r3, #4]
 800611e:	4613      	mov	r3, r2
 8006120:	005b      	lsls	r3, r3, #1
 8006122:	4413      	add	r3, r2
 8006124:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006126:	429a      	cmp	r2, r3
 8006128:	d305      	bcc.n	8006136 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006130:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006132:	429a      	cmp	r2, r3
 8006134:	d910      	bls.n	8006158 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800613c:	e1d1      	b.n	80064e2 <UART_SetConfig+0xca2>
 800613e:	bf00      	nop
 8006140:	40011c00 	.word	0x40011c00
 8006144:	58024400 	.word	0x58024400
 8006148:	58000c00 	.word	0x58000c00
 800614c:	03d09000 	.word	0x03d09000
 8006150:	003d0900 	.word	0x003d0900
 8006154:	0800ad68 	.word	0x0800ad68
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006158:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800615a:	2200      	movs	r2, #0
 800615c:	60bb      	str	r3, [r7, #8]
 800615e:	60fa      	str	r2, [r7, #12]
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006164:	4ac0      	ldr	r2, [pc, #768]	; (8006468 <UART_SetConfig+0xc28>)
 8006166:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800616a:	b29b      	uxth	r3, r3
 800616c:	2200      	movs	r2, #0
 800616e:	603b      	str	r3, [r7, #0]
 8006170:	607a      	str	r2, [r7, #4]
 8006172:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006176:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800617a:	f7fa f921 	bl	80003c0 <__aeabi_uldivmod>
 800617e:	4602      	mov	r2, r0
 8006180:	460b      	mov	r3, r1
 8006182:	4610      	mov	r0, r2
 8006184:	4619      	mov	r1, r3
 8006186:	f04f 0200 	mov.w	r2, #0
 800618a:	f04f 0300 	mov.w	r3, #0
 800618e:	020b      	lsls	r3, r1, #8
 8006190:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006194:	0202      	lsls	r2, r0, #8
 8006196:	6979      	ldr	r1, [r7, #20]
 8006198:	6849      	ldr	r1, [r1, #4]
 800619a:	0849      	lsrs	r1, r1, #1
 800619c:	2000      	movs	r0, #0
 800619e:	460c      	mov	r4, r1
 80061a0:	4605      	mov	r5, r0
 80061a2:	eb12 0804 	adds.w	r8, r2, r4
 80061a6:	eb43 0905 	adc.w	r9, r3, r5
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	469a      	mov	sl, r3
 80061b2:	4693      	mov	fp, r2
 80061b4:	4652      	mov	r2, sl
 80061b6:	465b      	mov	r3, fp
 80061b8:	4640      	mov	r0, r8
 80061ba:	4649      	mov	r1, r9
 80061bc:	f7fa f900 	bl	80003c0 <__aeabi_uldivmod>
 80061c0:	4602      	mov	r2, r0
 80061c2:	460b      	mov	r3, r1
 80061c4:	4613      	mov	r3, r2
 80061c6:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80061c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061ce:	d308      	bcc.n	80061e2 <UART_SetConfig+0x9a2>
 80061d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061d6:	d204      	bcs.n	80061e2 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061de:	60da      	str	r2, [r3, #12]
 80061e0:	e17f      	b.n	80064e2 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 80061e2:	2301      	movs	r3, #1
 80061e4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80061e8:	e17b      	b.n	80064e2 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	69db      	ldr	r3, [r3, #28]
 80061ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061f2:	f040 80bd 	bne.w	8006370 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 80061f6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80061fa:	2b20      	cmp	r3, #32
 80061fc:	dc48      	bgt.n	8006290 <UART_SetConfig+0xa50>
 80061fe:	2b00      	cmp	r3, #0
 8006200:	db7b      	blt.n	80062fa <UART_SetConfig+0xaba>
 8006202:	2b20      	cmp	r3, #32
 8006204:	d879      	bhi.n	80062fa <UART_SetConfig+0xaba>
 8006206:	a201      	add	r2, pc, #4	; (adr r2, 800620c <UART_SetConfig+0x9cc>)
 8006208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800620c:	08006297 	.word	0x08006297
 8006210:	0800629f 	.word	0x0800629f
 8006214:	080062fb 	.word	0x080062fb
 8006218:	080062fb 	.word	0x080062fb
 800621c:	080062a7 	.word	0x080062a7
 8006220:	080062fb 	.word	0x080062fb
 8006224:	080062fb 	.word	0x080062fb
 8006228:	080062fb 	.word	0x080062fb
 800622c:	080062b7 	.word	0x080062b7
 8006230:	080062fb 	.word	0x080062fb
 8006234:	080062fb 	.word	0x080062fb
 8006238:	080062fb 	.word	0x080062fb
 800623c:	080062fb 	.word	0x080062fb
 8006240:	080062fb 	.word	0x080062fb
 8006244:	080062fb 	.word	0x080062fb
 8006248:	080062fb 	.word	0x080062fb
 800624c:	080062c7 	.word	0x080062c7
 8006250:	080062fb 	.word	0x080062fb
 8006254:	080062fb 	.word	0x080062fb
 8006258:	080062fb 	.word	0x080062fb
 800625c:	080062fb 	.word	0x080062fb
 8006260:	080062fb 	.word	0x080062fb
 8006264:	080062fb 	.word	0x080062fb
 8006268:	080062fb 	.word	0x080062fb
 800626c:	080062fb 	.word	0x080062fb
 8006270:	080062fb 	.word	0x080062fb
 8006274:	080062fb 	.word	0x080062fb
 8006278:	080062fb 	.word	0x080062fb
 800627c:	080062fb 	.word	0x080062fb
 8006280:	080062fb 	.word	0x080062fb
 8006284:	080062fb 	.word	0x080062fb
 8006288:	080062fb 	.word	0x080062fb
 800628c:	080062ed 	.word	0x080062ed
 8006290:	2b40      	cmp	r3, #64	; 0x40
 8006292:	d02e      	beq.n	80062f2 <UART_SetConfig+0xab2>
 8006294:	e031      	b.n	80062fa <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006296:	f7fc fe6d 	bl	8002f74 <HAL_RCC_GetPCLK1Freq>
 800629a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800629c:	e033      	b.n	8006306 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800629e:	f7fc fe7f 	bl	8002fa0 <HAL_RCC_GetPCLK2Freq>
 80062a2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80062a4:	e02f      	b.n	8006306 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80062aa:	4618      	mov	r0, r3
 80062ac:	f7fe f844 	bl	8004338 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80062b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80062b4:	e027      	b.n	8006306 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80062b6:	f107 0318 	add.w	r3, r7, #24
 80062ba:	4618      	mov	r0, r3
 80062bc:	f7fe f990 	bl	80045e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80062c0:	69fb      	ldr	r3, [r7, #28]
 80062c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80062c4:	e01f      	b.n	8006306 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80062c6:	4b69      	ldr	r3, [pc, #420]	; (800646c <UART_SetConfig+0xc2c>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f003 0320 	and.w	r3, r3, #32
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d009      	beq.n	80062e6 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80062d2:	4b66      	ldr	r3, [pc, #408]	; (800646c <UART_SetConfig+0xc2c>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	08db      	lsrs	r3, r3, #3
 80062d8:	f003 0303 	and.w	r3, r3, #3
 80062dc:	4a64      	ldr	r2, [pc, #400]	; (8006470 <UART_SetConfig+0xc30>)
 80062de:	fa22 f303 	lsr.w	r3, r2, r3
 80062e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80062e4:	e00f      	b.n	8006306 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 80062e6:	4b62      	ldr	r3, [pc, #392]	; (8006470 <UART_SetConfig+0xc30>)
 80062e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80062ea:	e00c      	b.n	8006306 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80062ec:	4b61      	ldr	r3, [pc, #388]	; (8006474 <UART_SetConfig+0xc34>)
 80062ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80062f0:	e009      	b.n	8006306 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80062f8:	e005      	b.n	8006306 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 80062fa:	2300      	movs	r3, #0
 80062fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8006304:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006306:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006308:	2b00      	cmp	r3, #0
 800630a:	f000 80ea 	beq.w	80064e2 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006312:	4a55      	ldr	r2, [pc, #340]	; (8006468 <UART_SetConfig+0xc28>)
 8006314:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006318:	461a      	mov	r2, r3
 800631a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800631c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006320:	005a      	lsls	r2, r3, #1
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	085b      	lsrs	r3, r3, #1
 8006328:	441a      	add	r2, r3
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006332:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006336:	2b0f      	cmp	r3, #15
 8006338:	d916      	bls.n	8006368 <UART_SetConfig+0xb28>
 800633a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800633c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006340:	d212      	bcs.n	8006368 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006342:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006344:	b29b      	uxth	r3, r3
 8006346:	f023 030f 	bic.w	r3, r3, #15
 800634a:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800634c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800634e:	085b      	lsrs	r3, r3, #1
 8006350:	b29b      	uxth	r3, r3
 8006352:	f003 0307 	and.w	r3, r3, #7
 8006356:	b29a      	uxth	r2, r3
 8006358:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800635a:	4313      	orrs	r3, r2
 800635c:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8006364:	60da      	str	r2, [r3, #12]
 8006366:	e0bc      	b.n	80064e2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800636e:	e0b8      	b.n	80064e2 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006370:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006374:	2b20      	cmp	r3, #32
 8006376:	dc4b      	bgt.n	8006410 <UART_SetConfig+0xbd0>
 8006378:	2b00      	cmp	r3, #0
 800637a:	f2c0 8087 	blt.w	800648c <UART_SetConfig+0xc4c>
 800637e:	2b20      	cmp	r3, #32
 8006380:	f200 8084 	bhi.w	800648c <UART_SetConfig+0xc4c>
 8006384:	a201      	add	r2, pc, #4	; (adr r2, 800638c <UART_SetConfig+0xb4c>)
 8006386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800638a:	bf00      	nop
 800638c:	08006417 	.word	0x08006417
 8006390:	0800641f 	.word	0x0800641f
 8006394:	0800648d 	.word	0x0800648d
 8006398:	0800648d 	.word	0x0800648d
 800639c:	08006427 	.word	0x08006427
 80063a0:	0800648d 	.word	0x0800648d
 80063a4:	0800648d 	.word	0x0800648d
 80063a8:	0800648d 	.word	0x0800648d
 80063ac:	08006437 	.word	0x08006437
 80063b0:	0800648d 	.word	0x0800648d
 80063b4:	0800648d 	.word	0x0800648d
 80063b8:	0800648d 	.word	0x0800648d
 80063bc:	0800648d 	.word	0x0800648d
 80063c0:	0800648d 	.word	0x0800648d
 80063c4:	0800648d 	.word	0x0800648d
 80063c8:	0800648d 	.word	0x0800648d
 80063cc:	08006447 	.word	0x08006447
 80063d0:	0800648d 	.word	0x0800648d
 80063d4:	0800648d 	.word	0x0800648d
 80063d8:	0800648d 	.word	0x0800648d
 80063dc:	0800648d 	.word	0x0800648d
 80063e0:	0800648d 	.word	0x0800648d
 80063e4:	0800648d 	.word	0x0800648d
 80063e8:	0800648d 	.word	0x0800648d
 80063ec:	0800648d 	.word	0x0800648d
 80063f0:	0800648d 	.word	0x0800648d
 80063f4:	0800648d 	.word	0x0800648d
 80063f8:	0800648d 	.word	0x0800648d
 80063fc:	0800648d 	.word	0x0800648d
 8006400:	0800648d 	.word	0x0800648d
 8006404:	0800648d 	.word	0x0800648d
 8006408:	0800648d 	.word	0x0800648d
 800640c:	0800647f 	.word	0x0800647f
 8006410:	2b40      	cmp	r3, #64	; 0x40
 8006412:	d037      	beq.n	8006484 <UART_SetConfig+0xc44>
 8006414:	e03a      	b.n	800648c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006416:	f7fc fdad 	bl	8002f74 <HAL_RCC_GetPCLK1Freq>
 800641a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800641c:	e03c      	b.n	8006498 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800641e:	f7fc fdbf 	bl	8002fa0 <HAL_RCC_GetPCLK2Freq>
 8006422:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006424:	e038      	b.n	8006498 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006426:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800642a:	4618      	mov	r0, r3
 800642c:	f7fd ff84 	bl	8004338 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006432:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006434:	e030      	b.n	8006498 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006436:	f107 0318 	add.w	r3, r7, #24
 800643a:	4618      	mov	r0, r3
 800643c:	f7fe f8d0 	bl	80045e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006444:	e028      	b.n	8006498 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006446:	4b09      	ldr	r3, [pc, #36]	; (800646c <UART_SetConfig+0xc2c>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 0320 	and.w	r3, r3, #32
 800644e:	2b00      	cmp	r3, #0
 8006450:	d012      	beq.n	8006478 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006452:	4b06      	ldr	r3, [pc, #24]	; (800646c <UART_SetConfig+0xc2c>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	08db      	lsrs	r3, r3, #3
 8006458:	f003 0303 	and.w	r3, r3, #3
 800645c:	4a04      	ldr	r2, [pc, #16]	; (8006470 <UART_SetConfig+0xc30>)
 800645e:	fa22 f303 	lsr.w	r3, r2, r3
 8006462:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006464:	e018      	b.n	8006498 <UART_SetConfig+0xc58>
 8006466:	bf00      	nop
 8006468:	0800ad68 	.word	0x0800ad68
 800646c:	58024400 	.word	0x58024400
 8006470:	03d09000 	.word	0x03d09000
 8006474:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8006478:	4b24      	ldr	r3, [pc, #144]	; (800650c <UART_SetConfig+0xccc>)
 800647a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800647c:	e00c      	b.n	8006498 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800647e:	4b24      	ldr	r3, [pc, #144]	; (8006510 <UART_SetConfig+0xcd0>)
 8006480:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006482:	e009      	b.n	8006498 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006484:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006488:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800648a:	e005      	b.n	8006498 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800648c:	2300      	movs	r3, #0
 800648e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8006496:	bf00      	nop
    }

    if (pclk != 0U)
 8006498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800649a:	2b00      	cmp	r3, #0
 800649c:	d021      	beq.n	80064e2 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a2:	4a1c      	ldr	r2, [pc, #112]	; (8006514 <UART_SetConfig+0xcd4>)
 80064a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80064a8:	461a      	mov	r2, r3
 80064aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064ac:	fbb3 f2f2 	udiv	r2, r3, r2
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	085b      	lsrs	r3, r3, #1
 80064b6:	441a      	add	r2, r3
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80064c0:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064c4:	2b0f      	cmp	r3, #15
 80064c6:	d909      	bls.n	80064dc <UART_SetConfig+0xc9c>
 80064c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064ce:	d205      	bcs.n	80064dc <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80064d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064d2:	b29a      	uxth	r2, r3
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	60da      	str	r2, [r3, #12]
 80064da:	e002      	b.n	80064e2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80064dc:	2301      	movs	r3, #1
 80064de:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	2201      	movs	r2, #1
 80064e6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	2201      	movs	r2, #1
 80064ee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	2200      	movs	r2, #0
 80064f6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	2200      	movs	r2, #0
 80064fc:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80064fe:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8006502:	4618      	mov	r0, r3
 8006504:	3748      	adds	r7, #72	; 0x48
 8006506:	46bd      	mov	sp, r7
 8006508:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800650c:	03d09000 	.word	0x03d09000
 8006510:	003d0900 	.word	0x003d0900
 8006514:	0800ad68 	.word	0x0800ad68

08006518 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006524:	f003 0301 	and.w	r3, r3, #1
 8006528:	2b00      	cmp	r3, #0
 800652a:	d00a      	beq.n	8006542 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	430a      	orrs	r2, r1
 8006540:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006546:	f003 0302 	and.w	r3, r3, #2
 800654a:	2b00      	cmp	r3, #0
 800654c:	d00a      	beq.n	8006564 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	430a      	orrs	r2, r1
 8006562:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006568:	f003 0304 	and.w	r3, r3, #4
 800656c:	2b00      	cmp	r3, #0
 800656e:	d00a      	beq.n	8006586 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	430a      	orrs	r2, r1
 8006584:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800658a:	f003 0308 	and.w	r3, r3, #8
 800658e:	2b00      	cmp	r3, #0
 8006590:	d00a      	beq.n	80065a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	430a      	orrs	r2, r1
 80065a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065ac:	f003 0310 	and.w	r3, r3, #16
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d00a      	beq.n	80065ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	430a      	orrs	r2, r1
 80065c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065ce:	f003 0320 	and.w	r3, r3, #32
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d00a      	beq.n	80065ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	430a      	orrs	r2, r1
 80065ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d01a      	beq.n	800662e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	430a      	orrs	r2, r1
 800660c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006612:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006616:	d10a      	bne.n	800662e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	430a      	orrs	r2, r1
 800662c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006636:	2b00      	cmp	r3, #0
 8006638:	d00a      	beq.n	8006650 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	430a      	orrs	r2, r1
 800664e:	605a      	str	r2, [r3, #4]
  }
}
 8006650:	bf00      	nop
 8006652:	370c      	adds	r7, #12
 8006654:	46bd      	mov	sp, r7
 8006656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665a:	4770      	bx	lr

0800665c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b098      	sub	sp, #96	; 0x60
 8006660:	af02      	add	r7, sp, #8
 8006662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2200      	movs	r2, #0
 8006668:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800666c:	f7fb fa18 	bl	8001aa0 <HAL_GetTick>
 8006670:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0308 	and.w	r3, r3, #8
 800667c:	2b08      	cmp	r3, #8
 800667e:	d12f      	bne.n	80066e0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006680:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006684:	9300      	str	r3, [sp, #0]
 8006686:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006688:	2200      	movs	r2, #0
 800668a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f000 f88e 	bl	80067b0 <UART_WaitOnFlagUntilTimeout>
 8006694:	4603      	mov	r3, r0
 8006696:	2b00      	cmp	r3, #0
 8006698:	d022      	beq.n	80066e0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066a2:	e853 3f00 	ldrex	r3, [r3]
 80066a6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80066a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066ae:	653b      	str	r3, [r7, #80]	; 0x50
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	461a      	mov	r2, r3
 80066b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066b8:	647b      	str	r3, [r7, #68]	; 0x44
 80066ba:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066bc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80066be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80066c0:	e841 2300 	strex	r3, r2, [r1]
 80066c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80066c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d1e6      	bne.n	800669a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2220      	movs	r2, #32
 80066d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2200      	movs	r2, #0
 80066d8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066dc:	2303      	movs	r3, #3
 80066de:	e063      	b.n	80067a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 0304 	and.w	r3, r3, #4
 80066ea:	2b04      	cmp	r3, #4
 80066ec:	d149      	bne.n	8006782 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066ee:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80066f2:	9300      	str	r3, [sp, #0]
 80066f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80066f6:	2200      	movs	r2, #0
 80066f8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f000 f857 	bl	80067b0 <UART_WaitOnFlagUntilTimeout>
 8006702:	4603      	mov	r3, r0
 8006704:	2b00      	cmp	r3, #0
 8006706:	d03c      	beq.n	8006782 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800670e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006710:	e853 3f00 	ldrex	r3, [r3]
 8006714:	623b      	str	r3, [r7, #32]
   return(result);
 8006716:	6a3b      	ldr	r3, [r7, #32]
 8006718:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800671c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	461a      	mov	r2, r3
 8006724:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006726:	633b      	str	r3, [r7, #48]	; 0x30
 8006728:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800672a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800672c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800672e:	e841 2300 	strex	r3, r2, [r1]
 8006732:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006736:	2b00      	cmp	r3, #0
 8006738:	d1e6      	bne.n	8006708 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	3308      	adds	r3, #8
 8006740:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	e853 3f00 	ldrex	r3, [r3]
 8006748:	60fb      	str	r3, [r7, #12]
   return(result);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	f023 0301 	bic.w	r3, r3, #1
 8006750:	64bb      	str	r3, [r7, #72]	; 0x48
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	3308      	adds	r3, #8
 8006758:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800675a:	61fa      	str	r2, [r7, #28]
 800675c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800675e:	69b9      	ldr	r1, [r7, #24]
 8006760:	69fa      	ldr	r2, [r7, #28]
 8006762:	e841 2300 	strex	r3, r2, [r1]
 8006766:	617b      	str	r3, [r7, #20]
   return(result);
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1e5      	bne.n	800673a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2220      	movs	r2, #32
 8006772:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800677e:	2303      	movs	r3, #3
 8006780:	e012      	b.n	80067a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2220      	movs	r2, #32
 8006786:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2220      	movs	r2, #32
 800678e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2200      	movs	r2, #0
 80067a2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80067a6:	2300      	movs	r3, #0
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	3758      	adds	r7, #88	; 0x58
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}

080067b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b084      	sub	sp, #16
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	603b      	str	r3, [r7, #0]
 80067bc:	4613      	mov	r3, r2
 80067be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067c0:	e049      	b.n	8006856 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067c2:	69bb      	ldr	r3, [r7, #24]
 80067c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067c8:	d045      	beq.n	8006856 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067ca:	f7fb f969 	bl	8001aa0 <HAL_GetTick>
 80067ce:	4602      	mov	r2, r0
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	1ad3      	subs	r3, r2, r3
 80067d4:	69ba      	ldr	r2, [r7, #24]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d302      	bcc.n	80067e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80067da:	69bb      	ldr	r3, [r7, #24]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d101      	bne.n	80067e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80067e0:	2303      	movs	r3, #3
 80067e2:	e048      	b.n	8006876 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f003 0304 	and.w	r3, r3, #4
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d031      	beq.n	8006856 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	69db      	ldr	r3, [r3, #28]
 80067f8:	f003 0308 	and.w	r3, r3, #8
 80067fc:	2b08      	cmp	r3, #8
 80067fe:	d110      	bne.n	8006822 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	2208      	movs	r2, #8
 8006806:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8006808:	68f8      	ldr	r0, [r7, #12]
 800680a:	f000 f839 	bl	8006880 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2208      	movs	r2, #8
 8006812:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2200      	movs	r2, #0
 800681a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	e029      	b.n	8006876 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	69db      	ldr	r3, [r3, #28]
 8006828:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800682c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006830:	d111      	bne.n	8006856 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800683a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800683c:	68f8      	ldr	r0, [r7, #12]
 800683e:	f000 f81f 	bl	8006880 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2220      	movs	r2, #32
 8006846:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8006852:	2303      	movs	r3, #3
 8006854:	e00f      	b.n	8006876 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	69da      	ldr	r2, [r3, #28]
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	4013      	ands	r3, r2
 8006860:	68ba      	ldr	r2, [r7, #8]
 8006862:	429a      	cmp	r2, r3
 8006864:	bf0c      	ite	eq
 8006866:	2301      	moveq	r3, #1
 8006868:	2300      	movne	r3, #0
 800686a:	b2db      	uxtb	r3, r3
 800686c:	461a      	mov	r2, r3
 800686e:	79fb      	ldrb	r3, [r7, #7]
 8006870:	429a      	cmp	r2, r3
 8006872:	d0a6      	beq.n	80067c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
	...

08006880 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006880:	b480      	push	{r7}
 8006882:	b095      	sub	sp, #84	; 0x54
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006890:	e853 3f00 	ldrex	r3, [r3]
 8006894:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006898:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800689c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	461a      	mov	r2, r3
 80068a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068a6:	643b      	str	r3, [r7, #64]	; 0x40
 80068a8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068aa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80068ac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80068ae:	e841 2300 	strex	r3, r2, [r1]
 80068b2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80068b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d1e6      	bne.n	8006888 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	3308      	adds	r3, #8
 80068c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c2:	6a3b      	ldr	r3, [r7, #32]
 80068c4:	e853 3f00 	ldrex	r3, [r3]
 80068c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80068ca:	69fa      	ldr	r2, [r7, #28]
 80068cc:	4b1e      	ldr	r3, [pc, #120]	; (8006948 <UART_EndRxTransfer+0xc8>)
 80068ce:	4013      	ands	r3, r2
 80068d0:	64bb      	str	r3, [r7, #72]	; 0x48
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	3308      	adds	r3, #8
 80068d8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80068dc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80068e2:	e841 2300 	strex	r3, r2, [r1]
 80068e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80068e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d1e5      	bne.n	80068ba <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068f2:	2b01      	cmp	r3, #1
 80068f4:	d118      	bne.n	8006928 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	e853 3f00 	ldrex	r3, [r3]
 8006902:	60bb      	str	r3, [r7, #8]
   return(result);
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	f023 0310 	bic.w	r3, r3, #16
 800690a:	647b      	str	r3, [r7, #68]	; 0x44
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	461a      	mov	r2, r3
 8006912:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006914:	61bb      	str	r3, [r7, #24]
 8006916:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006918:	6979      	ldr	r1, [r7, #20]
 800691a:	69ba      	ldr	r2, [r7, #24]
 800691c:	e841 2300 	strex	r3, r2, [r1]
 8006920:	613b      	str	r3, [r7, #16]
   return(result);
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d1e6      	bne.n	80068f6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2220      	movs	r2, #32
 800692c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2200      	movs	r2, #0
 8006934:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2200      	movs	r2, #0
 800693a:	675a      	str	r2, [r3, #116]	; 0x74
}
 800693c:	bf00      	nop
 800693e:	3754      	adds	r7, #84	; 0x54
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr
 8006948:	effffffe 	.word	0xeffffffe

0800694c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800694c:	b480      	push	{r7}
 800694e:	b085      	sub	sp, #20
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800695a:	2b01      	cmp	r3, #1
 800695c:	d101      	bne.n	8006962 <HAL_UARTEx_DisableFifoMode+0x16>
 800695e:	2302      	movs	r3, #2
 8006960:	e027      	b.n	80069b2 <HAL_UARTEx_DisableFifoMode+0x66>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2201      	movs	r2, #1
 8006966:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2224      	movs	r2, #36	; 0x24
 800696e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f022 0201 	bic.w	r2, r2, #1
 8006988:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006990:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2200      	movs	r2, #0
 8006996:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	68fa      	ldr	r2, [r7, #12]
 800699e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2220      	movs	r2, #32
 80069a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80069b0:	2300      	movs	r3, #0
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3714      	adds	r7, #20
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr

080069be <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80069be:	b580      	push	{r7, lr}
 80069c0:	b084      	sub	sp, #16
 80069c2:	af00      	add	r7, sp, #0
 80069c4:	6078      	str	r0, [r7, #4]
 80069c6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d101      	bne.n	80069d6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80069d2:	2302      	movs	r3, #2
 80069d4:	e02d      	b.n	8006a32 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2201      	movs	r2, #1
 80069da:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2224      	movs	r2, #36	; 0x24
 80069e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f022 0201 	bic.w	r2, r2, #1
 80069fc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	683a      	ldr	r2, [r7, #0]
 8006a0e:	430a      	orrs	r2, r1
 8006a10:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 f850 	bl	8006ab8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	68fa      	ldr	r2, [r7, #12]
 8006a1e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2220      	movs	r2, #32
 8006a24:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006a30:	2300      	movs	r3, #0
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3710      	adds	r7, #16
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}

08006a3a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006a3a:	b580      	push	{r7, lr}
 8006a3c:	b084      	sub	sp, #16
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	6078      	str	r0, [r7, #4]
 8006a42:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	d101      	bne.n	8006a52 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006a4e:	2302      	movs	r3, #2
 8006a50:	e02d      	b.n	8006aae <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2201      	movs	r2, #1
 8006a56:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2224      	movs	r2, #36	; 0x24
 8006a5e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	681a      	ldr	r2, [r3, #0]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f022 0201 	bic.w	r2, r2, #1
 8006a78:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	683a      	ldr	r2, [r7, #0]
 8006a8a:	430a      	orrs	r2, r1
 8006a8c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 f812 	bl	8006ab8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	68fa      	ldr	r2, [r7, #12]
 8006a9a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2220      	movs	r2, #32
 8006aa0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006aac:	2300      	movs	r3, #0
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3710      	adds	r7, #16
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
	...

08006ab8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b085      	sub	sp, #20
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d108      	bne.n	8006ada <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2201      	movs	r2, #1
 8006acc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006ad8:	e031      	b.n	8006b3e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006ada:	2310      	movs	r3, #16
 8006adc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006ade:	2310      	movs	r3, #16
 8006ae0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	0e5b      	lsrs	r3, r3, #25
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	f003 0307 	and.w	r3, r3, #7
 8006af0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	0f5b      	lsrs	r3, r3, #29
 8006afa:	b2db      	uxtb	r3, r3
 8006afc:	f003 0307 	and.w	r3, r3, #7
 8006b00:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b02:	7bbb      	ldrb	r3, [r7, #14]
 8006b04:	7b3a      	ldrb	r2, [r7, #12]
 8006b06:	4911      	ldr	r1, [pc, #68]	; (8006b4c <UARTEx_SetNbDataToProcess+0x94>)
 8006b08:	5c8a      	ldrb	r2, [r1, r2]
 8006b0a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006b0e:	7b3a      	ldrb	r2, [r7, #12]
 8006b10:	490f      	ldr	r1, [pc, #60]	; (8006b50 <UARTEx_SetNbDataToProcess+0x98>)
 8006b12:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b14:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b18:	b29a      	uxth	r2, r3
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006b20:	7bfb      	ldrb	r3, [r7, #15]
 8006b22:	7b7a      	ldrb	r2, [r7, #13]
 8006b24:	4909      	ldr	r1, [pc, #36]	; (8006b4c <UARTEx_SetNbDataToProcess+0x94>)
 8006b26:	5c8a      	ldrb	r2, [r1, r2]
 8006b28:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006b2c:	7b7a      	ldrb	r2, [r7, #13]
 8006b2e:	4908      	ldr	r1, [pc, #32]	; (8006b50 <UARTEx_SetNbDataToProcess+0x98>)
 8006b30:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006b32:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b36:	b29a      	uxth	r2, r3
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006b3e:	bf00      	nop
 8006b40:	3714      	adds	r7, #20
 8006b42:	46bd      	mov	sp, r7
 8006b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b48:	4770      	bx	lr
 8006b4a:	bf00      	nop
 8006b4c:	0800ad80 	.word	0x0800ad80
 8006b50:	0800ad88 	.word	0x0800ad88

08006b54 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b085      	sub	sp, #20
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006b62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006b66:	2b84      	cmp	r3, #132	; 0x84
 8006b68:	d005      	beq.n	8006b76 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006b6a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	4413      	add	r3, r2
 8006b72:	3303      	adds	r3, #3
 8006b74:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006b76:	68fb      	ldr	r3, [r7, #12]
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3714      	adds	r7, #20
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006b88:	f000 faf6 	bl	8007178 <vTaskStartScheduler>
  
  return osOK;
 8006b8c:	2300      	movs	r3, #0
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	bd80      	pop	{r7, pc}

08006b92 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006b92:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b94:	b089      	sub	sp, #36	; 0x24
 8006b96:	af04      	add	r7, sp, #16
 8006b98:	6078      	str	r0, [r7, #4]
 8006b9a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	695b      	ldr	r3, [r3, #20]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d020      	beq.n	8006be6 <osThreadCreate+0x54>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	699b      	ldr	r3, [r3, #24]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d01c      	beq.n	8006be6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	685c      	ldr	r4, [r3, #4]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	691e      	ldr	r6, [r3, #16]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	f7ff ffc8 	bl	8006b54 <makeFreeRtosPriority>
 8006bc4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	695b      	ldr	r3, [r3, #20]
 8006bca:	687a      	ldr	r2, [r7, #4]
 8006bcc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006bce:	9202      	str	r2, [sp, #8]
 8006bd0:	9301      	str	r3, [sp, #4]
 8006bd2:	9100      	str	r1, [sp, #0]
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	4632      	mov	r2, r6
 8006bd8:	4629      	mov	r1, r5
 8006bda:	4620      	mov	r0, r4
 8006bdc:	f000 f8ed 	bl	8006dba <xTaskCreateStatic>
 8006be0:	4603      	mov	r3, r0
 8006be2:	60fb      	str	r3, [r7, #12]
 8006be4:	e01c      	b.n	8006c20 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	685c      	ldr	r4, [r3, #4]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006bf2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f7ff ffaa 	bl	8006b54 <makeFreeRtosPriority>
 8006c00:	4602      	mov	r2, r0
 8006c02:	f107 030c 	add.w	r3, r7, #12
 8006c06:	9301      	str	r3, [sp, #4]
 8006c08:	9200      	str	r2, [sp, #0]
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	4632      	mov	r2, r6
 8006c0e:	4629      	mov	r1, r5
 8006c10:	4620      	mov	r0, r4
 8006c12:	f000 f92f 	bl	8006e74 <xTaskCreate>
 8006c16:	4603      	mov	r3, r0
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	d001      	beq.n	8006c20 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	e000      	b.n	8006c22 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006c20:	68fb      	ldr	r3, [r7, #12]
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3714      	adds	r7, #20
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006c2a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006c2a:	b580      	push	{r7, lr}
 8006c2c:	b084      	sub	sp, #16
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d001      	beq.n	8006c40 <osDelay+0x16>
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	e000      	b.n	8006c42 <osDelay+0x18>
 8006c40:	2301      	movs	r3, #1
 8006c42:	4618      	mov	r0, r3
 8006c44:	f000 fa64 	bl	8007110 <vTaskDelay>
  
  return osOK;
 8006c48:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3710      	adds	r7, #16
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}

08006c52 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006c52:	b480      	push	{r7}
 8006c54:	b083      	sub	sp, #12
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f103 0208 	add.w	r2, r3, #8
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f04f 32ff 	mov.w	r2, #4294967295
 8006c6a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f103 0208 	add.w	r2, r3, #8
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f103 0208 	add.w	r2, r3, #8
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2200      	movs	r2, #0
 8006c84:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006c86:	bf00      	nop
 8006c88:	370c      	adds	r7, #12
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr

08006c92 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006c92:	b480      	push	{r7}
 8006c94:	b083      	sub	sp, #12
 8006c96:	af00      	add	r7, sp, #0
 8006c98:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006ca0:	bf00      	nop
 8006ca2:	370c      	adds	r7, #12
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006cac:	b480      	push	{r7}
 8006cae:	b085      	sub	sp, #20
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	68fa      	ldr	r2, [r7, #12]
 8006cc0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	689a      	ldr	r2, [r3, #8]
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	683a      	ldr	r2, [r7, #0]
 8006cd0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	683a      	ldr	r2, [r7, #0]
 8006cd6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	687a      	ldr	r2, [r7, #4]
 8006cdc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	1c5a      	adds	r2, r3, #1
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	601a      	str	r2, [r3, #0]
}
 8006ce8:	bf00      	nop
 8006cea:	3714      	adds	r7, #20
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b085      	sub	sp, #20
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d0a:	d103      	bne.n	8006d14 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	691b      	ldr	r3, [r3, #16]
 8006d10:	60fb      	str	r3, [r7, #12]
 8006d12:	e00c      	b.n	8006d2e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	3308      	adds	r3, #8
 8006d18:	60fb      	str	r3, [r7, #12]
 8006d1a:	e002      	b.n	8006d22 <vListInsert+0x2e>
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	60fb      	str	r3, [r7, #12]
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	68ba      	ldr	r2, [r7, #8]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d2f6      	bcs.n	8006d1c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	685a      	ldr	r2, [r3, #4]
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	683a      	ldr	r2, [r7, #0]
 8006d3c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	68fa      	ldr	r2, [r7, #12]
 8006d42:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	683a      	ldr	r2, [r7, #0]
 8006d48:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	1c5a      	adds	r2, r3, #1
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	601a      	str	r2, [r3, #0]
}
 8006d5a:	bf00      	nop
 8006d5c:	3714      	adds	r7, #20
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr

08006d66 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006d66:	b480      	push	{r7}
 8006d68:	b085      	sub	sp, #20
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	691b      	ldr	r3, [r3, #16]
 8006d72:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	6892      	ldr	r2, [r2, #8]
 8006d7c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	687a      	ldr	r2, [r7, #4]
 8006d84:	6852      	ldr	r2, [r2, #4]
 8006d86:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	687a      	ldr	r2, [r7, #4]
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d103      	bne.n	8006d9a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	689a      	ldr	r2, [r3, #8]
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	1e5a      	subs	r2, r3, #1
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3714      	adds	r7, #20
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr

08006dba <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006dba:	b580      	push	{r7, lr}
 8006dbc:	b08e      	sub	sp, #56	; 0x38
 8006dbe:	af04      	add	r7, sp, #16
 8006dc0:	60f8      	str	r0, [r7, #12]
 8006dc2:	60b9      	str	r1, [r7, #8]
 8006dc4:	607a      	str	r2, [r7, #4]
 8006dc6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006dc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d10a      	bne.n	8006de4 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dd2:	f383 8811 	msr	BASEPRI, r3
 8006dd6:	f3bf 8f6f 	isb	sy
 8006dda:	f3bf 8f4f 	dsb	sy
 8006dde:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006de0:	bf00      	nop
 8006de2:	e7fe      	b.n	8006de2 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d10a      	bne.n	8006e00 <xTaskCreateStatic+0x46>
	__asm volatile
 8006dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dee:	f383 8811 	msr	BASEPRI, r3
 8006df2:	f3bf 8f6f 	isb	sy
 8006df6:	f3bf 8f4f 	dsb	sy
 8006dfa:	61fb      	str	r3, [r7, #28]
}
 8006dfc:	bf00      	nop
 8006dfe:	e7fe      	b.n	8006dfe <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006e00:	23a0      	movs	r3, #160	; 0xa0
 8006e02:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	2ba0      	cmp	r3, #160	; 0xa0
 8006e08:	d00a      	beq.n	8006e20 <xTaskCreateStatic+0x66>
	__asm volatile
 8006e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e0e:	f383 8811 	msr	BASEPRI, r3
 8006e12:	f3bf 8f6f 	isb	sy
 8006e16:	f3bf 8f4f 	dsb	sy
 8006e1a:	61bb      	str	r3, [r7, #24]
}
 8006e1c:	bf00      	nop
 8006e1e:	e7fe      	b.n	8006e1e <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006e20:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d01e      	beq.n	8006e66 <xTaskCreateStatic+0xac>
 8006e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d01b      	beq.n	8006e66 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e30:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006e36:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e3a:	2202      	movs	r2, #2
 8006e3c:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006e40:	2300      	movs	r3, #0
 8006e42:	9303      	str	r3, [sp, #12]
 8006e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e46:	9302      	str	r3, [sp, #8]
 8006e48:	f107 0314 	add.w	r3, r7, #20
 8006e4c:	9301      	str	r3, [sp, #4]
 8006e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e50:	9300      	str	r3, [sp, #0]
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	687a      	ldr	r2, [r7, #4]
 8006e56:	68b9      	ldr	r1, [r7, #8]
 8006e58:	68f8      	ldr	r0, [r7, #12]
 8006e5a:	f000 f851 	bl	8006f00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006e5e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006e60:	f000 f8ec 	bl	800703c <prvAddNewTaskToReadyList>
 8006e64:	e001      	b.n	8006e6a <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006e66:	2300      	movs	r3, #0
 8006e68:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006e6a:	697b      	ldr	r3, [r7, #20]
	}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3728      	adds	r7, #40	; 0x28
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}

08006e74 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b08c      	sub	sp, #48	; 0x30
 8006e78:	af04      	add	r7, sp, #16
 8006e7a:	60f8      	str	r0, [r7, #12]
 8006e7c:	60b9      	str	r1, [r7, #8]
 8006e7e:	603b      	str	r3, [r7, #0]
 8006e80:	4613      	mov	r3, r2
 8006e82:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006e84:	88fb      	ldrh	r3, [r7, #6]
 8006e86:	009b      	lsls	r3, r3, #2
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f000 ff0d 	bl	8007ca8 <pvPortMalloc>
 8006e8e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d00e      	beq.n	8006eb4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006e96:	20a0      	movs	r0, #160	; 0xa0
 8006e98:	f000 ff06 	bl	8007ca8 <pvPortMalloc>
 8006e9c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006e9e:	69fb      	ldr	r3, [r7, #28]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d003      	beq.n	8006eac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006ea4:	69fb      	ldr	r3, [r7, #28]
 8006ea6:	697a      	ldr	r2, [r7, #20]
 8006ea8:	631a      	str	r2, [r3, #48]	; 0x30
 8006eaa:	e005      	b.n	8006eb8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006eac:	6978      	ldr	r0, [r7, #20]
 8006eae:	f000 ffc7 	bl	8007e40 <vPortFree>
 8006eb2:	e001      	b.n	8006eb8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006eb8:	69fb      	ldr	r3, [r7, #28]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d017      	beq.n	8006eee <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006ebe:	69fb      	ldr	r3, [r7, #28]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006ec6:	88fa      	ldrh	r2, [r7, #6]
 8006ec8:	2300      	movs	r3, #0
 8006eca:	9303      	str	r3, [sp, #12]
 8006ecc:	69fb      	ldr	r3, [r7, #28]
 8006ece:	9302      	str	r3, [sp, #8]
 8006ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ed2:	9301      	str	r3, [sp, #4]
 8006ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ed6:	9300      	str	r3, [sp, #0]
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	68b9      	ldr	r1, [r7, #8]
 8006edc:	68f8      	ldr	r0, [r7, #12]
 8006ede:	f000 f80f 	bl	8006f00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ee2:	69f8      	ldr	r0, [r7, #28]
 8006ee4:	f000 f8aa 	bl	800703c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	61bb      	str	r3, [r7, #24]
 8006eec:	e002      	b.n	8006ef4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006eee:	f04f 33ff 	mov.w	r3, #4294967295
 8006ef2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006ef4:	69bb      	ldr	r3, [r7, #24]
	}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3720      	adds	r7, #32
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
	...

08006f00 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b088      	sub	sp, #32
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	60f8      	str	r0, [r7, #12]
 8006f08:	60b9      	str	r1, [r7, #8]
 8006f0a:	607a      	str	r2, [r7, #4]
 8006f0c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f12:	6879      	ldr	r1, [r7, #4]
 8006f14:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8006f18:	440b      	add	r3, r1
 8006f1a:	009b      	lsls	r3, r3, #2
 8006f1c:	4413      	add	r3, r2
 8006f1e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006f20:	69bb      	ldr	r3, [r7, #24]
 8006f22:	f023 0307 	bic.w	r3, r3, #7
 8006f26:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006f28:	69bb      	ldr	r3, [r7, #24]
 8006f2a:	f003 0307 	and.w	r3, r3, #7
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d00a      	beq.n	8006f48 <prvInitialiseNewTask+0x48>
	__asm volatile
 8006f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f36:	f383 8811 	msr	BASEPRI, r3
 8006f3a:	f3bf 8f6f 	isb	sy
 8006f3e:	f3bf 8f4f 	dsb	sy
 8006f42:	617b      	str	r3, [r7, #20]
}
 8006f44:	bf00      	nop
 8006f46:	e7fe      	b.n	8006f46 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d01f      	beq.n	8006f8e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f4e:	2300      	movs	r3, #0
 8006f50:	61fb      	str	r3, [r7, #28]
 8006f52:	e012      	b.n	8006f7a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006f54:	68ba      	ldr	r2, [r7, #8]
 8006f56:	69fb      	ldr	r3, [r7, #28]
 8006f58:	4413      	add	r3, r2
 8006f5a:	7819      	ldrb	r1, [r3, #0]
 8006f5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f5e:	69fb      	ldr	r3, [r7, #28]
 8006f60:	4413      	add	r3, r2
 8006f62:	3334      	adds	r3, #52	; 0x34
 8006f64:	460a      	mov	r2, r1
 8006f66:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006f68:	68ba      	ldr	r2, [r7, #8]
 8006f6a:	69fb      	ldr	r3, [r7, #28]
 8006f6c:	4413      	add	r3, r2
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d006      	beq.n	8006f82 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f74:	69fb      	ldr	r3, [r7, #28]
 8006f76:	3301      	adds	r3, #1
 8006f78:	61fb      	str	r3, [r7, #28]
 8006f7a:	69fb      	ldr	r3, [r7, #28]
 8006f7c:	2b0f      	cmp	r3, #15
 8006f7e:	d9e9      	bls.n	8006f54 <prvInitialiseNewTask+0x54>
 8006f80:	e000      	b.n	8006f84 <prvInitialiseNewTask+0x84>
			{
				break;
 8006f82:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f86:	2200      	movs	r2, #0
 8006f88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006f8c:	e003      	b.n	8006f96 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f90:	2200      	movs	r2, #0
 8006f92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006f96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f98:	2b06      	cmp	r3, #6
 8006f9a:	d901      	bls.n	8006fa0 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006f9c:	2306      	movs	r3, #6
 8006f9e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fa2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006fa4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fa8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006faa:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fae:	2200      	movs	r2, #0
 8006fb0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fb4:	3304      	adds	r3, #4
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f7ff fe6b 	bl	8006c92 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fbe:	3318      	adds	r3, #24
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f7ff fe66 	bl	8006c92 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006fca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fce:	f1c3 0207 	rsb	r2, r3, #7
 8006fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006fda:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fee:	334c      	adds	r3, #76	; 0x4c
 8006ff0:	224c      	movs	r2, #76	; 0x4c
 8006ff2:	2100      	movs	r1, #0
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	f001 fda2 	bl	8008b3e <memset>
 8006ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ffc:	4a0c      	ldr	r2, [pc, #48]	; (8007030 <prvInitialiseNewTask+0x130>)
 8006ffe:	651a      	str	r2, [r3, #80]	; 0x50
 8007000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007002:	4a0c      	ldr	r2, [pc, #48]	; (8007034 <prvInitialiseNewTask+0x134>)
 8007004:	655a      	str	r2, [r3, #84]	; 0x54
 8007006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007008:	4a0b      	ldr	r2, [pc, #44]	; (8007038 <prvInitialiseNewTask+0x138>)
 800700a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800700c:	683a      	ldr	r2, [r7, #0]
 800700e:	68f9      	ldr	r1, [r7, #12]
 8007010:	69b8      	ldr	r0, [r7, #24]
 8007012:	f000 fc3d 	bl	8007890 <pxPortInitialiseStack>
 8007016:	4602      	mov	r2, r0
 8007018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800701a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800701c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800701e:	2b00      	cmp	r3, #0
 8007020:	d002      	beq.n	8007028 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007024:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007026:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007028:	bf00      	nop
 800702a:	3720      	adds	r7, #32
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}
 8007030:	24004328 	.word	0x24004328
 8007034:	24004390 	.word	0x24004390
 8007038:	240043f8 	.word	0x240043f8

0800703c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b082      	sub	sp, #8
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007044:	f000 fd4e 	bl	8007ae4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007048:	4b2a      	ldr	r3, [pc, #168]	; (80070f4 <prvAddNewTaskToReadyList+0xb8>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	3301      	adds	r3, #1
 800704e:	4a29      	ldr	r2, [pc, #164]	; (80070f4 <prvAddNewTaskToReadyList+0xb8>)
 8007050:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007052:	4b29      	ldr	r3, [pc, #164]	; (80070f8 <prvAddNewTaskToReadyList+0xbc>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d109      	bne.n	800706e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800705a:	4a27      	ldr	r2, [pc, #156]	; (80070f8 <prvAddNewTaskToReadyList+0xbc>)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007060:	4b24      	ldr	r3, [pc, #144]	; (80070f4 <prvAddNewTaskToReadyList+0xb8>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	2b01      	cmp	r3, #1
 8007066:	d110      	bne.n	800708a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007068:	f000 facc 	bl	8007604 <prvInitialiseTaskLists>
 800706c:	e00d      	b.n	800708a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800706e:	4b23      	ldr	r3, [pc, #140]	; (80070fc <prvAddNewTaskToReadyList+0xc0>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d109      	bne.n	800708a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007076:	4b20      	ldr	r3, [pc, #128]	; (80070f8 <prvAddNewTaskToReadyList+0xbc>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007080:	429a      	cmp	r2, r3
 8007082:	d802      	bhi.n	800708a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007084:	4a1c      	ldr	r2, [pc, #112]	; (80070f8 <prvAddNewTaskToReadyList+0xbc>)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800708a:	4b1d      	ldr	r3, [pc, #116]	; (8007100 <prvAddNewTaskToReadyList+0xc4>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	3301      	adds	r3, #1
 8007090:	4a1b      	ldr	r2, [pc, #108]	; (8007100 <prvAddNewTaskToReadyList+0xc4>)
 8007092:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007098:	2201      	movs	r2, #1
 800709a:	409a      	lsls	r2, r3
 800709c:	4b19      	ldr	r3, [pc, #100]	; (8007104 <prvAddNewTaskToReadyList+0xc8>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4313      	orrs	r3, r2
 80070a2:	4a18      	ldr	r2, [pc, #96]	; (8007104 <prvAddNewTaskToReadyList+0xc8>)
 80070a4:	6013      	str	r3, [r2, #0]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070aa:	4613      	mov	r3, r2
 80070ac:	009b      	lsls	r3, r3, #2
 80070ae:	4413      	add	r3, r2
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	4a15      	ldr	r2, [pc, #84]	; (8007108 <prvAddNewTaskToReadyList+0xcc>)
 80070b4:	441a      	add	r2, r3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	3304      	adds	r3, #4
 80070ba:	4619      	mov	r1, r3
 80070bc:	4610      	mov	r0, r2
 80070be:	f7ff fdf5 	bl	8006cac <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80070c2:	f000 fd3f 	bl	8007b44 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80070c6:	4b0d      	ldr	r3, [pc, #52]	; (80070fc <prvAddNewTaskToReadyList+0xc0>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d00e      	beq.n	80070ec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80070ce:	4b0a      	ldr	r3, [pc, #40]	; (80070f8 <prvAddNewTaskToReadyList+0xbc>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070d8:	429a      	cmp	r2, r3
 80070da:	d207      	bcs.n	80070ec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80070dc:	4b0b      	ldr	r3, [pc, #44]	; (800710c <prvAddNewTaskToReadyList+0xd0>)
 80070de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070e2:	601a      	str	r2, [r3, #0]
 80070e4:	f3bf 8f4f 	dsb	sy
 80070e8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80070ec:	bf00      	nop
 80070ee:	3708      	adds	r7, #8
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}
 80070f4:	240006d4 	.word	0x240006d4
 80070f8:	240005d4 	.word	0x240005d4
 80070fc:	240006e0 	.word	0x240006e0
 8007100:	240006f0 	.word	0x240006f0
 8007104:	240006dc 	.word	0x240006dc
 8007108:	240005d8 	.word	0x240005d8
 800710c:	e000ed04 	.word	0xe000ed04

08007110 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007110:	b580      	push	{r7, lr}
 8007112:	b084      	sub	sp, #16
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007118:	2300      	movs	r3, #0
 800711a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d017      	beq.n	8007152 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007122:	4b13      	ldr	r3, [pc, #76]	; (8007170 <vTaskDelay+0x60>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00a      	beq.n	8007140 <vTaskDelay+0x30>
	__asm volatile
 800712a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800712e:	f383 8811 	msr	BASEPRI, r3
 8007132:	f3bf 8f6f 	isb	sy
 8007136:	f3bf 8f4f 	dsb	sy
 800713a:	60bb      	str	r3, [r7, #8]
}
 800713c:	bf00      	nop
 800713e:	e7fe      	b.n	800713e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007140:	f000 f884 	bl	800724c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007144:	2100      	movs	r1, #0
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f000 fb3c 	bl	80077c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800714c:	f000 f88c 	bl	8007268 <xTaskResumeAll>
 8007150:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d107      	bne.n	8007168 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007158:	4b06      	ldr	r3, [pc, #24]	; (8007174 <vTaskDelay+0x64>)
 800715a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800715e:	601a      	str	r2, [r3, #0]
 8007160:	f3bf 8f4f 	dsb	sy
 8007164:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007168:	bf00      	nop
 800716a:	3710      	adds	r7, #16
 800716c:	46bd      	mov	sp, r7
 800716e:	bd80      	pop	{r7, pc}
 8007170:	240006fc 	.word	0x240006fc
 8007174:	e000ed04 	.word	0xe000ed04

08007178 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b08a      	sub	sp, #40	; 0x28
 800717c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800717e:	2300      	movs	r3, #0
 8007180:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007182:	2300      	movs	r3, #0
 8007184:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007186:	463a      	mov	r2, r7
 8007188:	1d39      	adds	r1, r7, #4
 800718a:	f107 0308 	add.w	r3, r7, #8
 800718e:	4618      	mov	r0, r3
 8007190:	f7f9 fa94 	bl	80006bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007194:	6839      	ldr	r1, [r7, #0]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	68ba      	ldr	r2, [r7, #8]
 800719a:	9202      	str	r2, [sp, #8]
 800719c:	9301      	str	r3, [sp, #4]
 800719e:	2300      	movs	r3, #0
 80071a0:	9300      	str	r3, [sp, #0]
 80071a2:	2300      	movs	r3, #0
 80071a4:	460a      	mov	r2, r1
 80071a6:	4921      	ldr	r1, [pc, #132]	; (800722c <vTaskStartScheduler+0xb4>)
 80071a8:	4821      	ldr	r0, [pc, #132]	; (8007230 <vTaskStartScheduler+0xb8>)
 80071aa:	f7ff fe06 	bl	8006dba <xTaskCreateStatic>
 80071ae:	4603      	mov	r3, r0
 80071b0:	4a20      	ldr	r2, [pc, #128]	; (8007234 <vTaskStartScheduler+0xbc>)
 80071b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80071b4:	4b1f      	ldr	r3, [pc, #124]	; (8007234 <vTaskStartScheduler+0xbc>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d002      	beq.n	80071c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80071bc:	2301      	movs	r3, #1
 80071be:	617b      	str	r3, [r7, #20]
 80071c0:	e001      	b.n	80071c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80071c2:	2300      	movs	r3, #0
 80071c4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d11b      	bne.n	8007204 <vTaskStartScheduler+0x8c>
	__asm volatile
 80071cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071d0:	f383 8811 	msr	BASEPRI, r3
 80071d4:	f3bf 8f6f 	isb	sy
 80071d8:	f3bf 8f4f 	dsb	sy
 80071dc:	613b      	str	r3, [r7, #16]
}
 80071de:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80071e0:	4b15      	ldr	r3, [pc, #84]	; (8007238 <vTaskStartScheduler+0xc0>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	334c      	adds	r3, #76	; 0x4c
 80071e6:	4a15      	ldr	r2, [pc, #84]	; (800723c <vTaskStartScheduler+0xc4>)
 80071e8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80071ea:	4b15      	ldr	r3, [pc, #84]	; (8007240 <vTaskStartScheduler+0xc8>)
 80071ec:	f04f 32ff 	mov.w	r2, #4294967295
 80071f0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80071f2:	4b14      	ldr	r3, [pc, #80]	; (8007244 <vTaskStartScheduler+0xcc>)
 80071f4:	2201      	movs	r2, #1
 80071f6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80071f8:	4b13      	ldr	r3, [pc, #76]	; (8007248 <vTaskStartScheduler+0xd0>)
 80071fa:	2200      	movs	r2, #0
 80071fc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80071fe:	f000 fbcf 	bl	80079a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007202:	e00e      	b.n	8007222 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	f1b3 3fff 	cmp.w	r3, #4294967295
 800720a:	d10a      	bne.n	8007222 <vTaskStartScheduler+0xaa>
	__asm volatile
 800720c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007210:	f383 8811 	msr	BASEPRI, r3
 8007214:	f3bf 8f6f 	isb	sy
 8007218:	f3bf 8f4f 	dsb	sy
 800721c:	60fb      	str	r3, [r7, #12]
}
 800721e:	bf00      	nop
 8007220:	e7fe      	b.n	8007220 <vTaskStartScheduler+0xa8>
}
 8007222:	bf00      	nop
 8007224:	3718      	adds	r7, #24
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}
 800722a:	bf00      	nop
 800722c:	0800ad50 	.word	0x0800ad50
 8007230:	080075d5 	.word	0x080075d5
 8007234:	240006f8 	.word	0x240006f8
 8007238:	240005d4 	.word	0x240005d4
 800723c:	2400006c 	.word	0x2400006c
 8007240:	240006f4 	.word	0x240006f4
 8007244:	240006e0 	.word	0x240006e0
 8007248:	240006d8 	.word	0x240006d8

0800724c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800724c:	b480      	push	{r7}
 800724e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007250:	4b04      	ldr	r3, [pc, #16]	; (8007264 <vTaskSuspendAll+0x18>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	3301      	adds	r3, #1
 8007256:	4a03      	ldr	r2, [pc, #12]	; (8007264 <vTaskSuspendAll+0x18>)
 8007258:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800725a:	bf00      	nop
 800725c:	46bd      	mov	sp, r7
 800725e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007262:	4770      	bx	lr
 8007264:	240006fc 	.word	0x240006fc

08007268 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b084      	sub	sp, #16
 800726c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800726e:	2300      	movs	r3, #0
 8007270:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007272:	2300      	movs	r3, #0
 8007274:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007276:	4b41      	ldr	r3, [pc, #260]	; (800737c <xTaskResumeAll+0x114>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d10a      	bne.n	8007294 <xTaskResumeAll+0x2c>
	__asm volatile
 800727e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007282:	f383 8811 	msr	BASEPRI, r3
 8007286:	f3bf 8f6f 	isb	sy
 800728a:	f3bf 8f4f 	dsb	sy
 800728e:	603b      	str	r3, [r7, #0]
}
 8007290:	bf00      	nop
 8007292:	e7fe      	b.n	8007292 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007294:	f000 fc26 	bl	8007ae4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007298:	4b38      	ldr	r3, [pc, #224]	; (800737c <xTaskResumeAll+0x114>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	3b01      	subs	r3, #1
 800729e:	4a37      	ldr	r2, [pc, #220]	; (800737c <xTaskResumeAll+0x114>)
 80072a0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072a2:	4b36      	ldr	r3, [pc, #216]	; (800737c <xTaskResumeAll+0x114>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d161      	bne.n	800736e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80072aa:	4b35      	ldr	r3, [pc, #212]	; (8007380 <xTaskResumeAll+0x118>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d05d      	beq.n	800736e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80072b2:	e02e      	b.n	8007312 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072b4:	4b33      	ldr	r3, [pc, #204]	; (8007384 <xTaskResumeAll+0x11c>)
 80072b6:	68db      	ldr	r3, [r3, #12]
 80072b8:	68db      	ldr	r3, [r3, #12]
 80072ba:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	3318      	adds	r3, #24
 80072c0:	4618      	mov	r0, r3
 80072c2:	f7ff fd50 	bl	8006d66 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	3304      	adds	r3, #4
 80072ca:	4618      	mov	r0, r3
 80072cc:	f7ff fd4b 	bl	8006d66 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072d4:	2201      	movs	r2, #1
 80072d6:	409a      	lsls	r2, r3
 80072d8:	4b2b      	ldr	r3, [pc, #172]	; (8007388 <xTaskResumeAll+0x120>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4313      	orrs	r3, r2
 80072de:	4a2a      	ldr	r2, [pc, #168]	; (8007388 <xTaskResumeAll+0x120>)
 80072e0:	6013      	str	r3, [r2, #0]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072e6:	4613      	mov	r3, r2
 80072e8:	009b      	lsls	r3, r3, #2
 80072ea:	4413      	add	r3, r2
 80072ec:	009b      	lsls	r3, r3, #2
 80072ee:	4a27      	ldr	r2, [pc, #156]	; (800738c <xTaskResumeAll+0x124>)
 80072f0:	441a      	add	r2, r3
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	3304      	adds	r3, #4
 80072f6:	4619      	mov	r1, r3
 80072f8:	4610      	mov	r0, r2
 80072fa:	f7ff fcd7 	bl	8006cac <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007302:	4b23      	ldr	r3, [pc, #140]	; (8007390 <xTaskResumeAll+0x128>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007308:	429a      	cmp	r2, r3
 800730a:	d302      	bcc.n	8007312 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800730c:	4b21      	ldr	r3, [pc, #132]	; (8007394 <xTaskResumeAll+0x12c>)
 800730e:	2201      	movs	r2, #1
 8007310:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007312:	4b1c      	ldr	r3, [pc, #112]	; (8007384 <xTaskResumeAll+0x11c>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d1cc      	bne.n	80072b4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d001      	beq.n	8007324 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007320:	f000 fa12 	bl	8007748 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007324:	4b1c      	ldr	r3, [pc, #112]	; (8007398 <xTaskResumeAll+0x130>)
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d010      	beq.n	8007352 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007330:	f000 f836 	bl	80073a0 <xTaskIncrementTick>
 8007334:	4603      	mov	r3, r0
 8007336:	2b00      	cmp	r3, #0
 8007338:	d002      	beq.n	8007340 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800733a:	4b16      	ldr	r3, [pc, #88]	; (8007394 <xTaskResumeAll+0x12c>)
 800733c:	2201      	movs	r2, #1
 800733e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	3b01      	subs	r3, #1
 8007344:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d1f1      	bne.n	8007330 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800734c:	4b12      	ldr	r3, [pc, #72]	; (8007398 <xTaskResumeAll+0x130>)
 800734e:	2200      	movs	r2, #0
 8007350:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007352:	4b10      	ldr	r3, [pc, #64]	; (8007394 <xTaskResumeAll+0x12c>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d009      	beq.n	800736e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800735a:	2301      	movs	r3, #1
 800735c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800735e:	4b0f      	ldr	r3, [pc, #60]	; (800739c <xTaskResumeAll+0x134>)
 8007360:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007364:	601a      	str	r2, [r3, #0]
 8007366:	f3bf 8f4f 	dsb	sy
 800736a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800736e:	f000 fbe9 	bl	8007b44 <vPortExitCritical>

	return xAlreadyYielded;
 8007372:	68bb      	ldr	r3, [r7, #8]
}
 8007374:	4618      	mov	r0, r3
 8007376:	3710      	adds	r7, #16
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}
 800737c:	240006fc 	.word	0x240006fc
 8007380:	240006d4 	.word	0x240006d4
 8007384:	24000694 	.word	0x24000694
 8007388:	240006dc 	.word	0x240006dc
 800738c:	240005d8 	.word	0x240005d8
 8007390:	240005d4 	.word	0x240005d4
 8007394:	240006e8 	.word	0x240006e8
 8007398:	240006e4 	.word	0x240006e4
 800739c:	e000ed04 	.word	0xe000ed04

080073a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b086      	sub	sp, #24
 80073a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80073a6:	2300      	movs	r3, #0
 80073a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073aa:	4b4e      	ldr	r3, [pc, #312]	; (80074e4 <xTaskIncrementTick+0x144>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	f040 808e 	bne.w	80074d0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80073b4:	4b4c      	ldr	r3, [pc, #304]	; (80074e8 <xTaskIncrementTick+0x148>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	3301      	adds	r3, #1
 80073ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80073bc:	4a4a      	ldr	r2, [pc, #296]	; (80074e8 <xTaskIncrementTick+0x148>)
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d120      	bne.n	800740a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80073c8:	4b48      	ldr	r3, [pc, #288]	; (80074ec <xTaskIncrementTick+0x14c>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d00a      	beq.n	80073e8 <xTaskIncrementTick+0x48>
	__asm volatile
 80073d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d6:	f383 8811 	msr	BASEPRI, r3
 80073da:	f3bf 8f6f 	isb	sy
 80073de:	f3bf 8f4f 	dsb	sy
 80073e2:	603b      	str	r3, [r7, #0]
}
 80073e4:	bf00      	nop
 80073e6:	e7fe      	b.n	80073e6 <xTaskIncrementTick+0x46>
 80073e8:	4b40      	ldr	r3, [pc, #256]	; (80074ec <xTaskIncrementTick+0x14c>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	60fb      	str	r3, [r7, #12]
 80073ee:	4b40      	ldr	r3, [pc, #256]	; (80074f0 <xTaskIncrementTick+0x150>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4a3e      	ldr	r2, [pc, #248]	; (80074ec <xTaskIncrementTick+0x14c>)
 80073f4:	6013      	str	r3, [r2, #0]
 80073f6:	4a3e      	ldr	r2, [pc, #248]	; (80074f0 <xTaskIncrementTick+0x150>)
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	6013      	str	r3, [r2, #0]
 80073fc:	4b3d      	ldr	r3, [pc, #244]	; (80074f4 <xTaskIncrementTick+0x154>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	3301      	adds	r3, #1
 8007402:	4a3c      	ldr	r2, [pc, #240]	; (80074f4 <xTaskIncrementTick+0x154>)
 8007404:	6013      	str	r3, [r2, #0]
 8007406:	f000 f99f 	bl	8007748 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800740a:	4b3b      	ldr	r3, [pc, #236]	; (80074f8 <xTaskIncrementTick+0x158>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	693a      	ldr	r2, [r7, #16]
 8007410:	429a      	cmp	r2, r3
 8007412:	d348      	bcc.n	80074a6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007414:	4b35      	ldr	r3, [pc, #212]	; (80074ec <xTaskIncrementTick+0x14c>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d104      	bne.n	8007428 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800741e:	4b36      	ldr	r3, [pc, #216]	; (80074f8 <xTaskIncrementTick+0x158>)
 8007420:	f04f 32ff 	mov.w	r2, #4294967295
 8007424:	601a      	str	r2, [r3, #0]
					break;
 8007426:	e03e      	b.n	80074a6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007428:	4b30      	ldr	r3, [pc, #192]	; (80074ec <xTaskIncrementTick+0x14c>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	68db      	ldr	r3, [r3, #12]
 800742e:	68db      	ldr	r3, [r3, #12]
 8007430:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007438:	693a      	ldr	r2, [r7, #16]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	429a      	cmp	r2, r3
 800743e:	d203      	bcs.n	8007448 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007440:	4a2d      	ldr	r2, [pc, #180]	; (80074f8 <xTaskIncrementTick+0x158>)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007446:	e02e      	b.n	80074a6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	3304      	adds	r3, #4
 800744c:	4618      	mov	r0, r3
 800744e:	f7ff fc8a 	bl	8006d66 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007456:	2b00      	cmp	r3, #0
 8007458:	d004      	beq.n	8007464 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	3318      	adds	r3, #24
 800745e:	4618      	mov	r0, r3
 8007460:	f7ff fc81 	bl	8006d66 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007468:	2201      	movs	r2, #1
 800746a:	409a      	lsls	r2, r3
 800746c:	4b23      	ldr	r3, [pc, #140]	; (80074fc <xTaskIncrementTick+0x15c>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4313      	orrs	r3, r2
 8007472:	4a22      	ldr	r2, [pc, #136]	; (80074fc <xTaskIncrementTick+0x15c>)
 8007474:	6013      	str	r3, [r2, #0]
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800747a:	4613      	mov	r3, r2
 800747c:	009b      	lsls	r3, r3, #2
 800747e:	4413      	add	r3, r2
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	4a1f      	ldr	r2, [pc, #124]	; (8007500 <xTaskIncrementTick+0x160>)
 8007484:	441a      	add	r2, r3
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	3304      	adds	r3, #4
 800748a:	4619      	mov	r1, r3
 800748c:	4610      	mov	r0, r2
 800748e:	f7ff fc0d 	bl	8006cac <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007496:	4b1b      	ldr	r3, [pc, #108]	; (8007504 <xTaskIncrementTick+0x164>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800749c:	429a      	cmp	r2, r3
 800749e:	d3b9      	bcc.n	8007414 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80074a0:	2301      	movs	r3, #1
 80074a2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80074a4:	e7b6      	b.n	8007414 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80074a6:	4b17      	ldr	r3, [pc, #92]	; (8007504 <xTaskIncrementTick+0x164>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074ac:	4914      	ldr	r1, [pc, #80]	; (8007500 <xTaskIncrementTick+0x160>)
 80074ae:	4613      	mov	r3, r2
 80074b0:	009b      	lsls	r3, r3, #2
 80074b2:	4413      	add	r3, r2
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	440b      	add	r3, r1
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	d901      	bls.n	80074c2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80074be:	2301      	movs	r3, #1
 80074c0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80074c2:	4b11      	ldr	r3, [pc, #68]	; (8007508 <xTaskIncrementTick+0x168>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d007      	beq.n	80074da <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80074ca:	2301      	movs	r3, #1
 80074cc:	617b      	str	r3, [r7, #20]
 80074ce:	e004      	b.n	80074da <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80074d0:	4b0e      	ldr	r3, [pc, #56]	; (800750c <xTaskIncrementTick+0x16c>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	3301      	adds	r3, #1
 80074d6:	4a0d      	ldr	r2, [pc, #52]	; (800750c <xTaskIncrementTick+0x16c>)
 80074d8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80074da:	697b      	ldr	r3, [r7, #20]
}
 80074dc:	4618      	mov	r0, r3
 80074de:	3718      	adds	r7, #24
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}
 80074e4:	240006fc 	.word	0x240006fc
 80074e8:	240006d8 	.word	0x240006d8
 80074ec:	2400068c 	.word	0x2400068c
 80074f0:	24000690 	.word	0x24000690
 80074f4:	240006ec 	.word	0x240006ec
 80074f8:	240006f4 	.word	0x240006f4
 80074fc:	240006dc 	.word	0x240006dc
 8007500:	240005d8 	.word	0x240005d8
 8007504:	240005d4 	.word	0x240005d4
 8007508:	240006e8 	.word	0x240006e8
 800750c:	240006e4 	.word	0x240006e4

08007510 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007510:	b480      	push	{r7}
 8007512:	b087      	sub	sp, #28
 8007514:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007516:	4b29      	ldr	r3, [pc, #164]	; (80075bc <vTaskSwitchContext+0xac>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d003      	beq.n	8007526 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800751e:	4b28      	ldr	r3, [pc, #160]	; (80075c0 <vTaskSwitchContext+0xb0>)
 8007520:	2201      	movs	r2, #1
 8007522:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007524:	e044      	b.n	80075b0 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8007526:	4b26      	ldr	r3, [pc, #152]	; (80075c0 <vTaskSwitchContext+0xb0>)
 8007528:	2200      	movs	r2, #0
 800752a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800752c:	4b25      	ldr	r3, [pc, #148]	; (80075c4 <vTaskSwitchContext+0xb4>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	fab3 f383 	clz	r3, r3
 8007538:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800753a:	7afb      	ldrb	r3, [r7, #11]
 800753c:	f1c3 031f 	rsb	r3, r3, #31
 8007540:	617b      	str	r3, [r7, #20]
 8007542:	4921      	ldr	r1, [pc, #132]	; (80075c8 <vTaskSwitchContext+0xb8>)
 8007544:	697a      	ldr	r2, [r7, #20]
 8007546:	4613      	mov	r3, r2
 8007548:	009b      	lsls	r3, r3, #2
 800754a:	4413      	add	r3, r2
 800754c:	009b      	lsls	r3, r3, #2
 800754e:	440b      	add	r3, r1
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d10a      	bne.n	800756c <vTaskSwitchContext+0x5c>
	__asm volatile
 8007556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800755a:	f383 8811 	msr	BASEPRI, r3
 800755e:	f3bf 8f6f 	isb	sy
 8007562:	f3bf 8f4f 	dsb	sy
 8007566:	607b      	str	r3, [r7, #4]
}
 8007568:	bf00      	nop
 800756a:	e7fe      	b.n	800756a <vTaskSwitchContext+0x5a>
 800756c:	697a      	ldr	r2, [r7, #20]
 800756e:	4613      	mov	r3, r2
 8007570:	009b      	lsls	r3, r3, #2
 8007572:	4413      	add	r3, r2
 8007574:	009b      	lsls	r3, r3, #2
 8007576:	4a14      	ldr	r2, [pc, #80]	; (80075c8 <vTaskSwitchContext+0xb8>)
 8007578:	4413      	add	r3, r2
 800757a:	613b      	str	r3, [r7, #16]
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	685a      	ldr	r2, [r3, #4]
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	605a      	str	r2, [r3, #4]
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	685a      	ldr	r2, [r3, #4]
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	3308      	adds	r3, #8
 800758e:	429a      	cmp	r2, r3
 8007590:	d104      	bne.n	800759c <vTaskSwitchContext+0x8c>
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	685a      	ldr	r2, [r3, #4]
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	605a      	str	r2, [r3, #4]
 800759c:	693b      	ldr	r3, [r7, #16]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	68db      	ldr	r3, [r3, #12]
 80075a2:	4a0a      	ldr	r2, [pc, #40]	; (80075cc <vTaskSwitchContext+0xbc>)
 80075a4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80075a6:	4b09      	ldr	r3, [pc, #36]	; (80075cc <vTaskSwitchContext+0xbc>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	334c      	adds	r3, #76	; 0x4c
 80075ac:	4a08      	ldr	r2, [pc, #32]	; (80075d0 <vTaskSwitchContext+0xc0>)
 80075ae:	6013      	str	r3, [r2, #0]
}
 80075b0:	bf00      	nop
 80075b2:	371c      	adds	r7, #28
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr
 80075bc:	240006fc 	.word	0x240006fc
 80075c0:	240006e8 	.word	0x240006e8
 80075c4:	240006dc 	.word	0x240006dc
 80075c8:	240005d8 	.word	0x240005d8
 80075cc:	240005d4 	.word	0x240005d4
 80075d0:	2400006c 	.word	0x2400006c

080075d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b082      	sub	sp, #8
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80075dc:	f000 f852 	bl	8007684 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80075e0:	4b06      	ldr	r3, [pc, #24]	; (80075fc <prvIdleTask+0x28>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d9f9      	bls.n	80075dc <prvIdleTask+0x8>
			{
				taskYIELD();
 80075e8:	4b05      	ldr	r3, [pc, #20]	; (8007600 <prvIdleTask+0x2c>)
 80075ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075ee:	601a      	str	r2, [r3, #0]
 80075f0:	f3bf 8f4f 	dsb	sy
 80075f4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80075f8:	e7f0      	b.n	80075dc <prvIdleTask+0x8>
 80075fa:	bf00      	nop
 80075fc:	240005d8 	.word	0x240005d8
 8007600:	e000ed04 	.word	0xe000ed04

08007604 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b082      	sub	sp, #8
 8007608:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800760a:	2300      	movs	r3, #0
 800760c:	607b      	str	r3, [r7, #4]
 800760e:	e00c      	b.n	800762a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007610:	687a      	ldr	r2, [r7, #4]
 8007612:	4613      	mov	r3, r2
 8007614:	009b      	lsls	r3, r3, #2
 8007616:	4413      	add	r3, r2
 8007618:	009b      	lsls	r3, r3, #2
 800761a:	4a12      	ldr	r2, [pc, #72]	; (8007664 <prvInitialiseTaskLists+0x60>)
 800761c:	4413      	add	r3, r2
 800761e:	4618      	mov	r0, r3
 8007620:	f7ff fb17 	bl	8006c52 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	3301      	adds	r3, #1
 8007628:	607b      	str	r3, [r7, #4]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2b06      	cmp	r3, #6
 800762e:	d9ef      	bls.n	8007610 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007630:	480d      	ldr	r0, [pc, #52]	; (8007668 <prvInitialiseTaskLists+0x64>)
 8007632:	f7ff fb0e 	bl	8006c52 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007636:	480d      	ldr	r0, [pc, #52]	; (800766c <prvInitialiseTaskLists+0x68>)
 8007638:	f7ff fb0b 	bl	8006c52 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800763c:	480c      	ldr	r0, [pc, #48]	; (8007670 <prvInitialiseTaskLists+0x6c>)
 800763e:	f7ff fb08 	bl	8006c52 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007642:	480c      	ldr	r0, [pc, #48]	; (8007674 <prvInitialiseTaskLists+0x70>)
 8007644:	f7ff fb05 	bl	8006c52 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007648:	480b      	ldr	r0, [pc, #44]	; (8007678 <prvInitialiseTaskLists+0x74>)
 800764a:	f7ff fb02 	bl	8006c52 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800764e:	4b0b      	ldr	r3, [pc, #44]	; (800767c <prvInitialiseTaskLists+0x78>)
 8007650:	4a05      	ldr	r2, [pc, #20]	; (8007668 <prvInitialiseTaskLists+0x64>)
 8007652:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007654:	4b0a      	ldr	r3, [pc, #40]	; (8007680 <prvInitialiseTaskLists+0x7c>)
 8007656:	4a05      	ldr	r2, [pc, #20]	; (800766c <prvInitialiseTaskLists+0x68>)
 8007658:	601a      	str	r2, [r3, #0]
}
 800765a:	bf00      	nop
 800765c:	3708      	adds	r7, #8
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
 8007662:	bf00      	nop
 8007664:	240005d8 	.word	0x240005d8
 8007668:	24000664 	.word	0x24000664
 800766c:	24000678 	.word	0x24000678
 8007670:	24000694 	.word	0x24000694
 8007674:	240006a8 	.word	0x240006a8
 8007678:	240006c0 	.word	0x240006c0
 800767c:	2400068c 	.word	0x2400068c
 8007680:	24000690 	.word	0x24000690

08007684 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b082      	sub	sp, #8
 8007688:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800768a:	e019      	b.n	80076c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800768c:	f000 fa2a 	bl	8007ae4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007690:	4b10      	ldr	r3, [pc, #64]	; (80076d4 <prvCheckTasksWaitingTermination+0x50>)
 8007692:	68db      	ldr	r3, [r3, #12]
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	3304      	adds	r3, #4
 800769c:	4618      	mov	r0, r3
 800769e:	f7ff fb62 	bl	8006d66 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80076a2:	4b0d      	ldr	r3, [pc, #52]	; (80076d8 <prvCheckTasksWaitingTermination+0x54>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	3b01      	subs	r3, #1
 80076a8:	4a0b      	ldr	r2, [pc, #44]	; (80076d8 <prvCheckTasksWaitingTermination+0x54>)
 80076aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80076ac:	4b0b      	ldr	r3, [pc, #44]	; (80076dc <prvCheckTasksWaitingTermination+0x58>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	3b01      	subs	r3, #1
 80076b2:	4a0a      	ldr	r2, [pc, #40]	; (80076dc <prvCheckTasksWaitingTermination+0x58>)
 80076b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80076b6:	f000 fa45 	bl	8007b44 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f000 f810 	bl	80076e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80076c0:	4b06      	ldr	r3, [pc, #24]	; (80076dc <prvCheckTasksWaitingTermination+0x58>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d1e1      	bne.n	800768c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80076c8:	bf00      	nop
 80076ca:	bf00      	nop
 80076cc:	3708      	adds	r7, #8
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	bf00      	nop
 80076d4:	240006a8 	.word	0x240006a8
 80076d8:	240006d4 	.word	0x240006d4
 80076dc:	240006bc 	.word	0x240006bc

080076e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b084      	sub	sp, #16
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	334c      	adds	r3, #76	; 0x4c
 80076ec:	4618      	mov	r0, r3
 80076ee:	f001 fa43 	bl	8008b78 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d108      	bne.n	800770e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007700:	4618      	mov	r0, r3
 8007702:	f000 fb9d 	bl	8007e40 <vPortFree>
				vPortFree( pxTCB );
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 fb9a 	bl	8007e40 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800770c:	e018      	b.n	8007740 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8007714:	2b01      	cmp	r3, #1
 8007716:	d103      	bne.n	8007720 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f000 fb91 	bl	8007e40 <vPortFree>
	}
 800771e:	e00f      	b.n	8007740 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8007726:	2b02      	cmp	r3, #2
 8007728:	d00a      	beq.n	8007740 <prvDeleteTCB+0x60>
	__asm volatile
 800772a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800772e:	f383 8811 	msr	BASEPRI, r3
 8007732:	f3bf 8f6f 	isb	sy
 8007736:	f3bf 8f4f 	dsb	sy
 800773a:	60fb      	str	r3, [r7, #12]
}
 800773c:	bf00      	nop
 800773e:	e7fe      	b.n	800773e <prvDeleteTCB+0x5e>
	}
 8007740:	bf00      	nop
 8007742:	3710      	adds	r7, #16
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}

08007748 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800774e:	4b0c      	ldr	r3, [pc, #48]	; (8007780 <prvResetNextTaskUnblockTime+0x38>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d104      	bne.n	8007762 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007758:	4b0a      	ldr	r3, [pc, #40]	; (8007784 <prvResetNextTaskUnblockTime+0x3c>)
 800775a:	f04f 32ff 	mov.w	r2, #4294967295
 800775e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007760:	e008      	b.n	8007774 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007762:	4b07      	ldr	r3, [pc, #28]	; (8007780 <prvResetNextTaskUnblockTime+0x38>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	68db      	ldr	r3, [r3, #12]
 8007768:	68db      	ldr	r3, [r3, #12]
 800776a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	4a04      	ldr	r2, [pc, #16]	; (8007784 <prvResetNextTaskUnblockTime+0x3c>)
 8007772:	6013      	str	r3, [r2, #0]
}
 8007774:	bf00      	nop
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr
 8007780:	2400068c 	.word	0x2400068c
 8007784:	240006f4 	.word	0x240006f4

08007788 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007788:	b480      	push	{r7}
 800778a:	b083      	sub	sp, #12
 800778c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800778e:	4b0b      	ldr	r3, [pc, #44]	; (80077bc <xTaskGetSchedulerState+0x34>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d102      	bne.n	800779c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007796:	2301      	movs	r3, #1
 8007798:	607b      	str	r3, [r7, #4]
 800779a:	e008      	b.n	80077ae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800779c:	4b08      	ldr	r3, [pc, #32]	; (80077c0 <xTaskGetSchedulerState+0x38>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d102      	bne.n	80077aa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80077a4:	2302      	movs	r3, #2
 80077a6:	607b      	str	r3, [r7, #4]
 80077a8:	e001      	b.n	80077ae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80077aa:	2300      	movs	r3, #0
 80077ac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80077ae:	687b      	ldr	r3, [r7, #4]
	}
 80077b0:	4618      	mov	r0, r3
 80077b2:	370c      	adds	r7, #12
 80077b4:	46bd      	mov	sp, r7
 80077b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ba:	4770      	bx	lr
 80077bc:	240006e0 	.word	0x240006e0
 80077c0:	240006fc 	.word	0x240006fc

080077c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b084      	sub	sp, #16
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80077ce:	4b29      	ldr	r3, [pc, #164]	; (8007874 <prvAddCurrentTaskToDelayedList+0xb0>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80077d4:	4b28      	ldr	r3, [pc, #160]	; (8007878 <prvAddCurrentTaskToDelayedList+0xb4>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	3304      	adds	r3, #4
 80077da:	4618      	mov	r0, r3
 80077dc:	f7ff fac3 	bl	8006d66 <uxListRemove>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d10b      	bne.n	80077fe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80077e6:	4b24      	ldr	r3, [pc, #144]	; (8007878 <prvAddCurrentTaskToDelayedList+0xb4>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077ec:	2201      	movs	r2, #1
 80077ee:	fa02 f303 	lsl.w	r3, r2, r3
 80077f2:	43da      	mvns	r2, r3
 80077f4:	4b21      	ldr	r3, [pc, #132]	; (800787c <prvAddCurrentTaskToDelayedList+0xb8>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4013      	ands	r3, r2
 80077fa:	4a20      	ldr	r2, [pc, #128]	; (800787c <prvAddCurrentTaskToDelayedList+0xb8>)
 80077fc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007804:	d10a      	bne.n	800781c <prvAddCurrentTaskToDelayedList+0x58>
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d007      	beq.n	800781c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800780c:	4b1a      	ldr	r3, [pc, #104]	; (8007878 <prvAddCurrentTaskToDelayedList+0xb4>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	3304      	adds	r3, #4
 8007812:	4619      	mov	r1, r3
 8007814:	481a      	ldr	r0, [pc, #104]	; (8007880 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007816:	f7ff fa49 	bl	8006cac <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800781a:	e026      	b.n	800786a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800781c:	68fa      	ldr	r2, [r7, #12]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	4413      	add	r3, r2
 8007822:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007824:	4b14      	ldr	r3, [pc, #80]	; (8007878 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	68ba      	ldr	r2, [r7, #8]
 800782a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800782c:	68ba      	ldr	r2, [r7, #8]
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	429a      	cmp	r2, r3
 8007832:	d209      	bcs.n	8007848 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007834:	4b13      	ldr	r3, [pc, #76]	; (8007884 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	4b0f      	ldr	r3, [pc, #60]	; (8007878 <prvAddCurrentTaskToDelayedList+0xb4>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	3304      	adds	r3, #4
 800783e:	4619      	mov	r1, r3
 8007840:	4610      	mov	r0, r2
 8007842:	f7ff fa57 	bl	8006cf4 <vListInsert>
}
 8007846:	e010      	b.n	800786a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007848:	4b0f      	ldr	r3, [pc, #60]	; (8007888 <prvAddCurrentTaskToDelayedList+0xc4>)
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	4b0a      	ldr	r3, [pc, #40]	; (8007878 <prvAddCurrentTaskToDelayedList+0xb4>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	3304      	adds	r3, #4
 8007852:	4619      	mov	r1, r3
 8007854:	4610      	mov	r0, r2
 8007856:	f7ff fa4d 	bl	8006cf4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800785a:	4b0c      	ldr	r3, [pc, #48]	; (800788c <prvAddCurrentTaskToDelayedList+0xc8>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	68ba      	ldr	r2, [r7, #8]
 8007860:	429a      	cmp	r2, r3
 8007862:	d202      	bcs.n	800786a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007864:	4a09      	ldr	r2, [pc, #36]	; (800788c <prvAddCurrentTaskToDelayedList+0xc8>)
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	6013      	str	r3, [r2, #0]
}
 800786a:	bf00      	nop
 800786c:	3710      	adds	r7, #16
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}
 8007872:	bf00      	nop
 8007874:	240006d8 	.word	0x240006d8
 8007878:	240005d4 	.word	0x240005d4
 800787c:	240006dc 	.word	0x240006dc
 8007880:	240006c0 	.word	0x240006c0
 8007884:	24000690 	.word	0x24000690
 8007888:	2400068c 	.word	0x2400068c
 800788c:	240006f4 	.word	0x240006f4

08007890 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007890:	b480      	push	{r7}
 8007892:	b085      	sub	sp, #20
 8007894:	af00      	add	r7, sp, #0
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	3b04      	subs	r3, #4
 80078a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80078a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	3b04      	subs	r3, #4
 80078ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	f023 0201 	bic.w	r2, r3, #1
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	3b04      	subs	r3, #4
 80078be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80078c0:	4a0c      	ldr	r2, [pc, #48]	; (80078f4 <pxPortInitialiseStack+0x64>)
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	3b14      	subs	r3, #20
 80078ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80078cc:	687a      	ldr	r2, [r7, #4]
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	3b04      	subs	r3, #4
 80078d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	f06f 0202 	mvn.w	r2, #2
 80078de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	3b20      	subs	r3, #32
 80078e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80078e6:	68fb      	ldr	r3, [r7, #12]
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	3714      	adds	r7, #20
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr
 80078f4:	080078f9 	.word	0x080078f9

080078f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80078f8:	b480      	push	{r7}
 80078fa:	b085      	sub	sp, #20
 80078fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80078fe:	2300      	movs	r3, #0
 8007900:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007902:	4b12      	ldr	r3, [pc, #72]	; (800794c <prvTaskExitError+0x54>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f1b3 3fff 	cmp.w	r3, #4294967295
 800790a:	d00a      	beq.n	8007922 <prvTaskExitError+0x2a>
	__asm volatile
 800790c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007910:	f383 8811 	msr	BASEPRI, r3
 8007914:	f3bf 8f6f 	isb	sy
 8007918:	f3bf 8f4f 	dsb	sy
 800791c:	60fb      	str	r3, [r7, #12]
}
 800791e:	bf00      	nop
 8007920:	e7fe      	b.n	8007920 <prvTaskExitError+0x28>
	__asm volatile
 8007922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007926:	f383 8811 	msr	BASEPRI, r3
 800792a:	f3bf 8f6f 	isb	sy
 800792e:	f3bf 8f4f 	dsb	sy
 8007932:	60bb      	str	r3, [r7, #8]
}
 8007934:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007936:	bf00      	nop
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d0fc      	beq.n	8007938 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800793e:	bf00      	nop
 8007940:	bf00      	nop
 8007942:	3714      	adds	r7, #20
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr
 800794c:	24000010 	.word	0x24000010

08007950 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007950:	4b07      	ldr	r3, [pc, #28]	; (8007970 <pxCurrentTCBConst2>)
 8007952:	6819      	ldr	r1, [r3, #0]
 8007954:	6808      	ldr	r0, [r1, #0]
 8007956:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800795a:	f380 8809 	msr	PSP, r0
 800795e:	f3bf 8f6f 	isb	sy
 8007962:	f04f 0000 	mov.w	r0, #0
 8007966:	f380 8811 	msr	BASEPRI, r0
 800796a:	4770      	bx	lr
 800796c:	f3af 8000 	nop.w

08007970 <pxCurrentTCBConst2>:
 8007970:	240005d4 	.word	0x240005d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007974:	bf00      	nop
 8007976:	bf00      	nop

08007978 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007978:	4808      	ldr	r0, [pc, #32]	; (800799c <prvPortStartFirstTask+0x24>)
 800797a:	6800      	ldr	r0, [r0, #0]
 800797c:	6800      	ldr	r0, [r0, #0]
 800797e:	f380 8808 	msr	MSP, r0
 8007982:	f04f 0000 	mov.w	r0, #0
 8007986:	f380 8814 	msr	CONTROL, r0
 800798a:	b662      	cpsie	i
 800798c:	b661      	cpsie	f
 800798e:	f3bf 8f4f 	dsb	sy
 8007992:	f3bf 8f6f 	isb	sy
 8007996:	df00      	svc	0
 8007998:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800799a:	bf00      	nop
 800799c:	e000ed08 	.word	0xe000ed08

080079a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b086      	sub	sp, #24
 80079a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80079a6:	4b46      	ldr	r3, [pc, #280]	; (8007ac0 <xPortStartScheduler+0x120>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4a46      	ldr	r2, [pc, #280]	; (8007ac4 <xPortStartScheduler+0x124>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d10a      	bne.n	80079c6 <xPortStartScheduler+0x26>
	__asm volatile
 80079b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079b4:	f383 8811 	msr	BASEPRI, r3
 80079b8:	f3bf 8f6f 	isb	sy
 80079bc:	f3bf 8f4f 	dsb	sy
 80079c0:	613b      	str	r3, [r7, #16]
}
 80079c2:	bf00      	nop
 80079c4:	e7fe      	b.n	80079c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80079c6:	4b3e      	ldr	r3, [pc, #248]	; (8007ac0 <xPortStartScheduler+0x120>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a3f      	ldr	r2, [pc, #252]	; (8007ac8 <xPortStartScheduler+0x128>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d10a      	bne.n	80079e6 <xPortStartScheduler+0x46>
	__asm volatile
 80079d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079d4:	f383 8811 	msr	BASEPRI, r3
 80079d8:	f3bf 8f6f 	isb	sy
 80079dc:	f3bf 8f4f 	dsb	sy
 80079e0:	60fb      	str	r3, [r7, #12]
}
 80079e2:	bf00      	nop
 80079e4:	e7fe      	b.n	80079e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80079e6:	4b39      	ldr	r3, [pc, #228]	; (8007acc <xPortStartScheduler+0x12c>)
 80079e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	781b      	ldrb	r3, [r3, #0]
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	22ff      	movs	r2, #255	; 0xff
 80079f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	781b      	ldrb	r3, [r3, #0]
 80079fc:	b2db      	uxtb	r3, r3
 80079fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007a00:	78fb      	ldrb	r3, [r7, #3]
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007a08:	b2da      	uxtb	r2, r3
 8007a0a:	4b31      	ldr	r3, [pc, #196]	; (8007ad0 <xPortStartScheduler+0x130>)
 8007a0c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007a0e:	4b31      	ldr	r3, [pc, #196]	; (8007ad4 <xPortStartScheduler+0x134>)
 8007a10:	2207      	movs	r2, #7
 8007a12:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007a14:	e009      	b.n	8007a2a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007a16:	4b2f      	ldr	r3, [pc, #188]	; (8007ad4 <xPortStartScheduler+0x134>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	3b01      	subs	r3, #1
 8007a1c:	4a2d      	ldr	r2, [pc, #180]	; (8007ad4 <xPortStartScheduler+0x134>)
 8007a1e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007a20:	78fb      	ldrb	r3, [r7, #3]
 8007a22:	b2db      	uxtb	r3, r3
 8007a24:	005b      	lsls	r3, r3, #1
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007a2a:	78fb      	ldrb	r3, [r7, #3]
 8007a2c:	b2db      	uxtb	r3, r3
 8007a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a32:	2b80      	cmp	r3, #128	; 0x80
 8007a34:	d0ef      	beq.n	8007a16 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007a36:	4b27      	ldr	r3, [pc, #156]	; (8007ad4 <xPortStartScheduler+0x134>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f1c3 0307 	rsb	r3, r3, #7
 8007a3e:	2b04      	cmp	r3, #4
 8007a40:	d00a      	beq.n	8007a58 <xPortStartScheduler+0xb8>
	__asm volatile
 8007a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a46:	f383 8811 	msr	BASEPRI, r3
 8007a4a:	f3bf 8f6f 	isb	sy
 8007a4e:	f3bf 8f4f 	dsb	sy
 8007a52:	60bb      	str	r3, [r7, #8]
}
 8007a54:	bf00      	nop
 8007a56:	e7fe      	b.n	8007a56 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007a58:	4b1e      	ldr	r3, [pc, #120]	; (8007ad4 <xPortStartScheduler+0x134>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	021b      	lsls	r3, r3, #8
 8007a5e:	4a1d      	ldr	r2, [pc, #116]	; (8007ad4 <xPortStartScheduler+0x134>)
 8007a60:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007a62:	4b1c      	ldr	r3, [pc, #112]	; (8007ad4 <xPortStartScheduler+0x134>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007a6a:	4a1a      	ldr	r2, [pc, #104]	; (8007ad4 <xPortStartScheduler+0x134>)
 8007a6c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	b2da      	uxtb	r2, r3
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007a76:	4b18      	ldr	r3, [pc, #96]	; (8007ad8 <xPortStartScheduler+0x138>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4a17      	ldr	r2, [pc, #92]	; (8007ad8 <xPortStartScheduler+0x138>)
 8007a7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007a80:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007a82:	4b15      	ldr	r3, [pc, #84]	; (8007ad8 <xPortStartScheduler+0x138>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4a14      	ldr	r2, [pc, #80]	; (8007ad8 <xPortStartScheduler+0x138>)
 8007a88:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007a8c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007a8e:	f000 f8dd 	bl	8007c4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007a92:	4b12      	ldr	r3, [pc, #72]	; (8007adc <xPortStartScheduler+0x13c>)
 8007a94:	2200      	movs	r2, #0
 8007a96:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007a98:	f000 f8fc 	bl	8007c94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007a9c:	4b10      	ldr	r3, [pc, #64]	; (8007ae0 <xPortStartScheduler+0x140>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4a0f      	ldr	r2, [pc, #60]	; (8007ae0 <xPortStartScheduler+0x140>)
 8007aa2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007aa6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007aa8:	f7ff ff66 	bl	8007978 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007aac:	f7ff fd30 	bl	8007510 <vTaskSwitchContext>
	prvTaskExitError();
 8007ab0:	f7ff ff22 	bl	80078f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007ab4:	2300      	movs	r3, #0
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	3718      	adds	r7, #24
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}
 8007abe:	bf00      	nop
 8007ac0:	e000ed00 	.word	0xe000ed00
 8007ac4:	410fc271 	.word	0x410fc271
 8007ac8:	410fc270 	.word	0x410fc270
 8007acc:	e000e400 	.word	0xe000e400
 8007ad0:	24000700 	.word	0x24000700
 8007ad4:	24000704 	.word	0x24000704
 8007ad8:	e000ed20 	.word	0xe000ed20
 8007adc:	24000010 	.word	0x24000010
 8007ae0:	e000ef34 	.word	0xe000ef34

08007ae4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b083      	sub	sp, #12
 8007ae8:	af00      	add	r7, sp, #0
	__asm volatile
 8007aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aee:	f383 8811 	msr	BASEPRI, r3
 8007af2:	f3bf 8f6f 	isb	sy
 8007af6:	f3bf 8f4f 	dsb	sy
 8007afa:	607b      	str	r3, [r7, #4]
}
 8007afc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007afe:	4b0f      	ldr	r3, [pc, #60]	; (8007b3c <vPortEnterCritical+0x58>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	3301      	adds	r3, #1
 8007b04:	4a0d      	ldr	r2, [pc, #52]	; (8007b3c <vPortEnterCritical+0x58>)
 8007b06:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007b08:	4b0c      	ldr	r3, [pc, #48]	; (8007b3c <vPortEnterCritical+0x58>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	d10f      	bne.n	8007b30 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007b10:	4b0b      	ldr	r3, [pc, #44]	; (8007b40 <vPortEnterCritical+0x5c>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d00a      	beq.n	8007b30 <vPortEnterCritical+0x4c>
	__asm volatile
 8007b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b1e:	f383 8811 	msr	BASEPRI, r3
 8007b22:	f3bf 8f6f 	isb	sy
 8007b26:	f3bf 8f4f 	dsb	sy
 8007b2a:	603b      	str	r3, [r7, #0]
}
 8007b2c:	bf00      	nop
 8007b2e:	e7fe      	b.n	8007b2e <vPortEnterCritical+0x4a>
	}
}
 8007b30:	bf00      	nop
 8007b32:	370c      	adds	r7, #12
 8007b34:	46bd      	mov	sp, r7
 8007b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3a:	4770      	bx	lr
 8007b3c:	24000010 	.word	0x24000010
 8007b40:	e000ed04 	.word	0xe000ed04

08007b44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007b44:	b480      	push	{r7}
 8007b46:	b083      	sub	sp, #12
 8007b48:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007b4a:	4b12      	ldr	r3, [pc, #72]	; (8007b94 <vPortExitCritical+0x50>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d10a      	bne.n	8007b68 <vPortExitCritical+0x24>
	__asm volatile
 8007b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b56:	f383 8811 	msr	BASEPRI, r3
 8007b5a:	f3bf 8f6f 	isb	sy
 8007b5e:	f3bf 8f4f 	dsb	sy
 8007b62:	607b      	str	r3, [r7, #4]
}
 8007b64:	bf00      	nop
 8007b66:	e7fe      	b.n	8007b66 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007b68:	4b0a      	ldr	r3, [pc, #40]	; (8007b94 <vPortExitCritical+0x50>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	3b01      	subs	r3, #1
 8007b6e:	4a09      	ldr	r2, [pc, #36]	; (8007b94 <vPortExitCritical+0x50>)
 8007b70:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007b72:	4b08      	ldr	r3, [pc, #32]	; (8007b94 <vPortExitCritical+0x50>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d105      	bne.n	8007b86 <vPortExitCritical+0x42>
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007b84:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007b86:	bf00      	nop
 8007b88:	370c      	adds	r7, #12
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b90:	4770      	bx	lr
 8007b92:	bf00      	nop
 8007b94:	24000010 	.word	0x24000010
	...

08007ba0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007ba0:	f3ef 8009 	mrs	r0, PSP
 8007ba4:	f3bf 8f6f 	isb	sy
 8007ba8:	4b15      	ldr	r3, [pc, #84]	; (8007c00 <pxCurrentTCBConst>)
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	f01e 0f10 	tst.w	lr, #16
 8007bb0:	bf08      	it	eq
 8007bb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007bb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bba:	6010      	str	r0, [r2, #0]
 8007bbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007bc0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007bc4:	f380 8811 	msr	BASEPRI, r0
 8007bc8:	f3bf 8f4f 	dsb	sy
 8007bcc:	f3bf 8f6f 	isb	sy
 8007bd0:	f7ff fc9e 	bl	8007510 <vTaskSwitchContext>
 8007bd4:	f04f 0000 	mov.w	r0, #0
 8007bd8:	f380 8811 	msr	BASEPRI, r0
 8007bdc:	bc09      	pop	{r0, r3}
 8007bde:	6819      	ldr	r1, [r3, #0]
 8007be0:	6808      	ldr	r0, [r1, #0]
 8007be2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007be6:	f01e 0f10 	tst.w	lr, #16
 8007bea:	bf08      	it	eq
 8007bec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007bf0:	f380 8809 	msr	PSP, r0
 8007bf4:	f3bf 8f6f 	isb	sy
 8007bf8:	4770      	bx	lr
 8007bfa:	bf00      	nop
 8007bfc:	f3af 8000 	nop.w

08007c00 <pxCurrentTCBConst>:
 8007c00:	240005d4 	.word	0x240005d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007c04:	bf00      	nop
 8007c06:	bf00      	nop

08007c08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
	__asm volatile
 8007c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c12:	f383 8811 	msr	BASEPRI, r3
 8007c16:	f3bf 8f6f 	isb	sy
 8007c1a:	f3bf 8f4f 	dsb	sy
 8007c1e:	607b      	str	r3, [r7, #4]
}
 8007c20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007c22:	f7ff fbbd 	bl	80073a0 <xTaskIncrementTick>
 8007c26:	4603      	mov	r3, r0
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d003      	beq.n	8007c34 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007c2c:	4b06      	ldr	r3, [pc, #24]	; (8007c48 <xPortSysTickHandler+0x40>)
 8007c2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c32:	601a      	str	r2, [r3, #0]
 8007c34:	2300      	movs	r3, #0
 8007c36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	f383 8811 	msr	BASEPRI, r3
}
 8007c3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007c40:	bf00      	nop
 8007c42:	3708      	adds	r7, #8
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}
 8007c48:	e000ed04 	.word	0xe000ed04

08007c4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007c50:	4b0b      	ldr	r3, [pc, #44]	; (8007c80 <vPortSetupTimerInterrupt+0x34>)
 8007c52:	2200      	movs	r2, #0
 8007c54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007c56:	4b0b      	ldr	r3, [pc, #44]	; (8007c84 <vPortSetupTimerInterrupt+0x38>)
 8007c58:	2200      	movs	r2, #0
 8007c5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007c5c:	4b0a      	ldr	r3, [pc, #40]	; (8007c88 <vPortSetupTimerInterrupt+0x3c>)
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	4a0a      	ldr	r2, [pc, #40]	; (8007c8c <vPortSetupTimerInterrupt+0x40>)
 8007c62:	fba2 2303 	umull	r2, r3, r2, r3
 8007c66:	099b      	lsrs	r3, r3, #6
 8007c68:	4a09      	ldr	r2, [pc, #36]	; (8007c90 <vPortSetupTimerInterrupt+0x44>)
 8007c6a:	3b01      	subs	r3, #1
 8007c6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007c6e:	4b04      	ldr	r3, [pc, #16]	; (8007c80 <vPortSetupTimerInterrupt+0x34>)
 8007c70:	2207      	movs	r2, #7
 8007c72:	601a      	str	r2, [r3, #0]
}
 8007c74:	bf00      	nop
 8007c76:	46bd      	mov	sp, r7
 8007c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7c:	4770      	bx	lr
 8007c7e:	bf00      	nop
 8007c80:	e000e010 	.word	0xe000e010
 8007c84:	e000e018 	.word	0xe000e018
 8007c88:	24000000 	.word	0x24000000
 8007c8c:	10624dd3 	.word	0x10624dd3
 8007c90:	e000e014 	.word	0xe000e014

08007c94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007c94:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007ca4 <vPortEnableVFP+0x10>
 8007c98:	6801      	ldr	r1, [r0, #0]
 8007c9a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007c9e:	6001      	str	r1, [r0, #0]
 8007ca0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007ca2:	bf00      	nop
 8007ca4:	e000ed88 	.word	0xe000ed88

08007ca8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b08a      	sub	sp, #40	; 0x28
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007cb4:	f7ff faca 	bl	800724c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007cb8:	4b5b      	ldr	r3, [pc, #364]	; (8007e28 <pvPortMalloc+0x180>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d101      	bne.n	8007cc4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007cc0:	f000 f920 	bl	8007f04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007cc4:	4b59      	ldr	r3, [pc, #356]	; (8007e2c <pvPortMalloc+0x184>)
 8007cc6:	681a      	ldr	r2, [r3, #0]
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	4013      	ands	r3, r2
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	f040 8093 	bne.w	8007df8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d01d      	beq.n	8007d14 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007cd8:	2208      	movs	r2, #8
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	4413      	add	r3, r2
 8007cde:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f003 0307 	and.w	r3, r3, #7
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d014      	beq.n	8007d14 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f023 0307 	bic.w	r3, r3, #7
 8007cf0:	3308      	adds	r3, #8
 8007cf2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f003 0307 	and.w	r3, r3, #7
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d00a      	beq.n	8007d14 <pvPortMalloc+0x6c>
	__asm volatile
 8007cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d02:	f383 8811 	msr	BASEPRI, r3
 8007d06:	f3bf 8f6f 	isb	sy
 8007d0a:	f3bf 8f4f 	dsb	sy
 8007d0e:	617b      	str	r3, [r7, #20]
}
 8007d10:	bf00      	nop
 8007d12:	e7fe      	b.n	8007d12 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d06e      	beq.n	8007df8 <pvPortMalloc+0x150>
 8007d1a:	4b45      	ldr	r3, [pc, #276]	; (8007e30 <pvPortMalloc+0x188>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	687a      	ldr	r2, [r7, #4]
 8007d20:	429a      	cmp	r2, r3
 8007d22:	d869      	bhi.n	8007df8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007d24:	4b43      	ldr	r3, [pc, #268]	; (8007e34 <pvPortMalloc+0x18c>)
 8007d26:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007d28:	4b42      	ldr	r3, [pc, #264]	; (8007e34 <pvPortMalloc+0x18c>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007d2e:	e004      	b.n	8007d3a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d32:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	687a      	ldr	r2, [r7, #4]
 8007d40:	429a      	cmp	r2, r3
 8007d42:	d903      	bls.n	8007d4c <pvPortMalloc+0xa4>
 8007d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d1f1      	bne.n	8007d30 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007d4c:	4b36      	ldr	r3, [pc, #216]	; (8007e28 <pvPortMalloc+0x180>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d52:	429a      	cmp	r2, r3
 8007d54:	d050      	beq.n	8007df8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007d56:	6a3b      	ldr	r3, [r7, #32]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	2208      	movs	r2, #8
 8007d5c:	4413      	add	r3, r2
 8007d5e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	6a3b      	ldr	r3, [r7, #32]
 8007d66:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d6a:	685a      	ldr	r2, [r3, #4]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	1ad2      	subs	r2, r2, r3
 8007d70:	2308      	movs	r3, #8
 8007d72:	005b      	lsls	r3, r3, #1
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d91f      	bls.n	8007db8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007d78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	4413      	add	r3, r2
 8007d7e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007d80:	69bb      	ldr	r3, [r7, #24]
 8007d82:	f003 0307 	and.w	r3, r3, #7
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d00a      	beq.n	8007da0 <pvPortMalloc+0xf8>
	__asm volatile
 8007d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d8e:	f383 8811 	msr	BASEPRI, r3
 8007d92:	f3bf 8f6f 	isb	sy
 8007d96:	f3bf 8f4f 	dsb	sy
 8007d9a:	613b      	str	r3, [r7, #16]
}
 8007d9c:	bf00      	nop
 8007d9e:	e7fe      	b.n	8007d9e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007da2:	685a      	ldr	r2, [r3, #4]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	1ad2      	subs	r2, r2, r3
 8007da8:	69bb      	ldr	r3, [r7, #24]
 8007daa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dae:	687a      	ldr	r2, [r7, #4]
 8007db0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007db2:	69b8      	ldr	r0, [r7, #24]
 8007db4:	f000 f908 	bl	8007fc8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007db8:	4b1d      	ldr	r3, [pc, #116]	; (8007e30 <pvPortMalloc+0x188>)
 8007dba:	681a      	ldr	r2, [r3, #0]
 8007dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	1ad3      	subs	r3, r2, r3
 8007dc2:	4a1b      	ldr	r2, [pc, #108]	; (8007e30 <pvPortMalloc+0x188>)
 8007dc4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007dc6:	4b1a      	ldr	r3, [pc, #104]	; (8007e30 <pvPortMalloc+0x188>)
 8007dc8:	681a      	ldr	r2, [r3, #0]
 8007dca:	4b1b      	ldr	r3, [pc, #108]	; (8007e38 <pvPortMalloc+0x190>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d203      	bcs.n	8007dda <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007dd2:	4b17      	ldr	r3, [pc, #92]	; (8007e30 <pvPortMalloc+0x188>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	4a18      	ldr	r2, [pc, #96]	; (8007e38 <pvPortMalloc+0x190>)
 8007dd8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ddc:	685a      	ldr	r2, [r3, #4]
 8007dde:	4b13      	ldr	r3, [pc, #76]	; (8007e2c <pvPortMalloc+0x184>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	431a      	orrs	r2, r3
 8007de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007de6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dea:	2200      	movs	r2, #0
 8007dec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007dee:	4b13      	ldr	r3, [pc, #76]	; (8007e3c <pvPortMalloc+0x194>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	3301      	adds	r3, #1
 8007df4:	4a11      	ldr	r2, [pc, #68]	; (8007e3c <pvPortMalloc+0x194>)
 8007df6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007df8:	f7ff fa36 	bl	8007268 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007dfc:	69fb      	ldr	r3, [r7, #28]
 8007dfe:	f003 0307 	and.w	r3, r3, #7
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d00a      	beq.n	8007e1c <pvPortMalloc+0x174>
	__asm volatile
 8007e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e0a:	f383 8811 	msr	BASEPRI, r3
 8007e0e:	f3bf 8f6f 	isb	sy
 8007e12:	f3bf 8f4f 	dsb	sy
 8007e16:	60fb      	str	r3, [r7, #12]
}
 8007e18:	bf00      	nop
 8007e1a:	e7fe      	b.n	8007e1a <pvPortMalloc+0x172>
	return pvReturn;
 8007e1c:	69fb      	ldr	r3, [r7, #28]
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3728      	adds	r7, #40	; 0x28
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
 8007e26:	bf00      	nop
 8007e28:	24004310 	.word	0x24004310
 8007e2c:	24004324 	.word	0x24004324
 8007e30:	24004314 	.word	0x24004314
 8007e34:	24004308 	.word	0x24004308
 8007e38:	24004318 	.word	0x24004318
 8007e3c:	2400431c 	.word	0x2400431c

08007e40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b086      	sub	sp, #24
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d04d      	beq.n	8007eee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007e52:	2308      	movs	r3, #8
 8007e54:	425b      	negs	r3, r3
 8007e56:	697a      	ldr	r2, [r7, #20]
 8007e58:	4413      	add	r3, r2
 8007e5a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007e60:	693b      	ldr	r3, [r7, #16]
 8007e62:	685a      	ldr	r2, [r3, #4]
 8007e64:	4b24      	ldr	r3, [pc, #144]	; (8007ef8 <vPortFree+0xb8>)
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4013      	ands	r3, r2
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d10a      	bne.n	8007e84 <vPortFree+0x44>
	__asm volatile
 8007e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e72:	f383 8811 	msr	BASEPRI, r3
 8007e76:	f3bf 8f6f 	isb	sy
 8007e7a:	f3bf 8f4f 	dsb	sy
 8007e7e:	60fb      	str	r3, [r7, #12]
}
 8007e80:	bf00      	nop
 8007e82:	e7fe      	b.n	8007e82 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d00a      	beq.n	8007ea2 <vPortFree+0x62>
	__asm volatile
 8007e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e90:	f383 8811 	msr	BASEPRI, r3
 8007e94:	f3bf 8f6f 	isb	sy
 8007e98:	f3bf 8f4f 	dsb	sy
 8007e9c:	60bb      	str	r3, [r7, #8]
}
 8007e9e:	bf00      	nop
 8007ea0:	e7fe      	b.n	8007ea0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	685a      	ldr	r2, [r3, #4]
 8007ea6:	4b14      	ldr	r3, [pc, #80]	; (8007ef8 <vPortFree+0xb8>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4013      	ands	r3, r2
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d01e      	beq.n	8007eee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d11a      	bne.n	8007eee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	685a      	ldr	r2, [r3, #4]
 8007ebc:	4b0e      	ldr	r3, [pc, #56]	; (8007ef8 <vPortFree+0xb8>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	43db      	mvns	r3, r3
 8007ec2:	401a      	ands	r2, r3
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007ec8:	f7ff f9c0 	bl	800724c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	685a      	ldr	r2, [r3, #4]
 8007ed0:	4b0a      	ldr	r3, [pc, #40]	; (8007efc <vPortFree+0xbc>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4413      	add	r3, r2
 8007ed6:	4a09      	ldr	r2, [pc, #36]	; (8007efc <vPortFree+0xbc>)
 8007ed8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007eda:	6938      	ldr	r0, [r7, #16]
 8007edc:	f000 f874 	bl	8007fc8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007ee0:	4b07      	ldr	r3, [pc, #28]	; (8007f00 <vPortFree+0xc0>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	3301      	adds	r3, #1
 8007ee6:	4a06      	ldr	r2, [pc, #24]	; (8007f00 <vPortFree+0xc0>)
 8007ee8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007eea:	f7ff f9bd 	bl	8007268 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007eee:	bf00      	nop
 8007ef0:	3718      	adds	r7, #24
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}
 8007ef6:	bf00      	nop
 8007ef8:	24004324 	.word	0x24004324
 8007efc:	24004314 	.word	0x24004314
 8007f00:	24004320 	.word	0x24004320

08007f04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007f04:	b480      	push	{r7}
 8007f06:	b085      	sub	sp, #20
 8007f08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007f0a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007f0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007f10:	4b27      	ldr	r3, [pc, #156]	; (8007fb0 <prvHeapInit+0xac>)
 8007f12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f003 0307 	and.w	r3, r3, #7
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d00c      	beq.n	8007f38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	3307      	adds	r3, #7
 8007f22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	f023 0307 	bic.w	r3, r3, #7
 8007f2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007f2c:	68ba      	ldr	r2, [r7, #8]
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	1ad3      	subs	r3, r2, r3
 8007f32:	4a1f      	ldr	r2, [pc, #124]	; (8007fb0 <prvHeapInit+0xac>)
 8007f34:	4413      	add	r3, r2
 8007f36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007f3c:	4a1d      	ldr	r2, [pc, #116]	; (8007fb4 <prvHeapInit+0xb0>)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007f42:	4b1c      	ldr	r3, [pc, #112]	; (8007fb4 <prvHeapInit+0xb0>)
 8007f44:	2200      	movs	r2, #0
 8007f46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	68ba      	ldr	r2, [r7, #8]
 8007f4c:	4413      	add	r3, r2
 8007f4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007f50:	2208      	movs	r2, #8
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	1a9b      	subs	r3, r3, r2
 8007f56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f023 0307 	bic.w	r3, r3, #7
 8007f5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	4a15      	ldr	r2, [pc, #84]	; (8007fb8 <prvHeapInit+0xb4>)
 8007f64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007f66:	4b14      	ldr	r3, [pc, #80]	; (8007fb8 <prvHeapInit+0xb4>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007f6e:	4b12      	ldr	r3, [pc, #72]	; (8007fb8 <prvHeapInit+0xb4>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	2200      	movs	r2, #0
 8007f74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	68fa      	ldr	r2, [r7, #12]
 8007f7e:	1ad2      	subs	r2, r2, r3
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007f84:	4b0c      	ldr	r3, [pc, #48]	; (8007fb8 <prvHeapInit+0xb4>)
 8007f86:	681a      	ldr	r2, [r3, #0]
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	4a0a      	ldr	r2, [pc, #40]	; (8007fbc <prvHeapInit+0xb8>)
 8007f92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	4a09      	ldr	r2, [pc, #36]	; (8007fc0 <prvHeapInit+0xbc>)
 8007f9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007f9c:	4b09      	ldr	r3, [pc, #36]	; (8007fc4 <prvHeapInit+0xc0>)
 8007f9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007fa2:	601a      	str	r2, [r3, #0]
}
 8007fa4:	bf00      	nop
 8007fa6:	3714      	adds	r7, #20
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr
 8007fb0:	24000708 	.word	0x24000708
 8007fb4:	24004308 	.word	0x24004308
 8007fb8:	24004310 	.word	0x24004310
 8007fbc:	24004318 	.word	0x24004318
 8007fc0:	24004314 	.word	0x24004314
 8007fc4:	24004324 	.word	0x24004324

08007fc8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b085      	sub	sp, #20
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007fd0:	4b28      	ldr	r3, [pc, #160]	; (8008074 <prvInsertBlockIntoFreeList+0xac>)
 8007fd2:	60fb      	str	r3, [r7, #12]
 8007fd4:	e002      	b.n	8007fdc <prvInsertBlockIntoFreeList+0x14>
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	60fb      	str	r3, [r7, #12]
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d8f7      	bhi.n	8007fd6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	68ba      	ldr	r2, [r7, #8]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	687a      	ldr	r2, [r7, #4]
 8007ff4:	429a      	cmp	r2, r3
 8007ff6:	d108      	bne.n	800800a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	685a      	ldr	r2, [r3, #4]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	685b      	ldr	r3, [r3, #4]
 8008000:	441a      	add	r2, r3
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	685b      	ldr	r3, [r3, #4]
 8008012:	68ba      	ldr	r2, [r7, #8]
 8008014:	441a      	add	r2, r3
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	429a      	cmp	r2, r3
 800801c:	d118      	bne.n	8008050 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681a      	ldr	r2, [r3, #0]
 8008022:	4b15      	ldr	r3, [pc, #84]	; (8008078 <prvInsertBlockIntoFreeList+0xb0>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	429a      	cmp	r2, r3
 8008028:	d00d      	beq.n	8008046 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	685a      	ldr	r2, [r3, #4]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	441a      	add	r2, r3
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	681a      	ldr	r2, [r3, #0]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	601a      	str	r2, [r3, #0]
 8008044:	e008      	b.n	8008058 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008046:	4b0c      	ldr	r3, [pc, #48]	; (8008078 <prvInsertBlockIntoFreeList+0xb0>)
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	601a      	str	r2, [r3, #0]
 800804e:	e003      	b.n	8008058 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681a      	ldr	r2, [r3, #0]
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008058:	68fa      	ldr	r2, [r7, #12]
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	429a      	cmp	r2, r3
 800805e:	d002      	beq.n	8008066 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	687a      	ldr	r2, [r7, #4]
 8008064:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008066:	bf00      	nop
 8008068:	3714      	adds	r7, #20
 800806a:	46bd      	mov	sp, r7
 800806c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008070:	4770      	bx	lr
 8008072:	bf00      	nop
 8008074:	24004308 	.word	0x24004308
 8008078:	24004310 	.word	0x24004310

0800807c <__cvt>:
 800807c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800807e:	ed2d 8b02 	vpush	{d8}
 8008082:	eeb0 8b40 	vmov.f64	d8, d0
 8008086:	b085      	sub	sp, #20
 8008088:	4617      	mov	r7, r2
 800808a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800808c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800808e:	ee18 2a90 	vmov	r2, s17
 8008092:	f025 0520 	bic.w	r5, r5, #32
 8008096:	2a00      	cmp	r2, #0
 8008098:	bfb6      	itet	lt
 800809a:	222d      	movlt	r2, #45	; 0x2d
 800809c:	2200      	movge	r2, #0
 800809e:	eeb1 8b40 	vneglt.f64	d8, d0
 80080a2:	2d46      	cmp	r5, #70	; 0x46
 80080a4:	460c      	mov	r4, r1
 80080a6:	701a      	strb	r2, [r3, #0]
 80080a8:	d004      	beq.n	80080b4 <__cvt+0x38>
 80080aa:	2d45      	cmp	r5, #69	; 0x45
 80080ac:	d100      	bne.n	80080b0 <__cvt+0x34>
 80080ae:	3401      	adds	r4, #1
 80080b0:	2102      	movs	r1, #2
 80080b2:	e000      	b.n	80080b6 <__cvt+0x3a>
 80080b4:	2103      	movs	r1, #3
 80080b6:	ab03      	add	r3, sp, #12
 80080b8:	9301      	str	r3, [sp, #4]
 80080ba:	ab02      	add	r3, sp, #8
 80080bc:	9300      	str	r3, [sp, #0]
 80080be:	4622      	mov	r2, r4
 80080c0:	4633      	mov	r3, r6
 80080c2:	eeb0 0b48 	vmov.f64	d0, d8
 80080c6:	f000 fea7 	bl	8008e18 <_dtoa_r>
 80080ca:	2d47      	cmp	r5, #71	; 0x47
 80080cc:	d101      	bne.n	80080d2 <__cvt+0x56>
 80080ce:	07fb      	lsls	r3, r7, #31
 80080d0:	d51a      	bpl.n	8008108 <__cvt+0x8c>
 80080d2:	2d46      	cmp	r5, #70	; 0x46
 80080d4:	eb00 0204 	add.w	r2, r0, r4
 80080d8:	d10c      	bne.n	80080f4 <__cvt+0x78>
 80080da:	7803      	ldrb	r3, [r0, #0]
 80080dc:	2b30      	cmp	r3, #48	; 0x30
 80080de:	d107      	bne.n	80080f0 <__cvt+0x74>
 80080e0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80080e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080e8:	bf1c      	itt	ne
 80080ea:	f1c4 0401 	rsbne	r4, r4, #1
 80080ee:	6034      	strne	r4, [r6, #0]
 80080f0:	6833      	ldr	r3, [r6, #0]
 80080f2:	441a      	add	r2, r3
 80080f4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80080f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080fc:	bf08      	it	eq
 80080fe:	9203      	streq	r2, [sp, #12]
 8008100:	2130      	movs	r1, #48	; 0x30
 8008102:	9b03      	ldr	r3, [sp, #12]
 8008104:	4293      	cmp	r3, r2
 8008106:	d307      	bcc.n	8008118 <__cvt+0x9c>
 8008108:	9b03      	ldr	r3, [sp, #12]
 800810a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800810c:	1a1b      	subs	r3, r3, r0
 800810e:	6013      	str	r3, [r2, #0]
 8008110:	b005      	add	sp, #20
 8008112:	ecbd 8b02 	vpop	{d8}
 8008116:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008118:	1c5c      	adds	r4, r3, #1
 800811a:	9403      	str	r4, [sp, #12]
 800811c:	7019      	strb	r1, [r3, #0]
 800811e:	e7f0      	b.n	8008102 <__cvt+0x86>

08008120 <__exponent>:
 8008120:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008122:	4603      	mov	r3, r0
 8008124:	2900      	cmp	r1, #0
 8008126:	bfb8      	it	lt
 8008128:	4249      	neglt	r1, r1
 800812a:	f803 2b02 	strb.w	r2, [r3], #2
 800812e:	bfb4      	ite	lt
 8008130:	222d      	movlt	r2, #45	; 0x2d
 8008132:	222b      	movge	r2, #43	; 0x2b
 8008134:	2909      	cmp	r1, #9
 8008136:	7042      	strb	r2, [r0, #1]
 8008138:	dd2a      	ble.n	8008190 <__exponent+0x70>
 800813a:	f10d 0207 	add.w	r2, sp, #7
 800813e:	4617      	mov	r7, r2
 8008140:	260a      	movs	r6, #10
 8008142:	4694      	mov	ip, r2
 8008144:	fb91 f5f6 	sdiv	r5, r1, r6
 8008148:	fb06 1415 	mls	r4, r6, r5, r1
 800814c:	3430      	adds	r4, #48	; 0x30
 800814e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008152:	460c      	mov	r4, r1
 8008154:	2c63      	cmp	r4, #99	; 0x63
 8008156:	f102 32ff 	add.w	r2, r2, #4294967295
 800815a:	4629      	mov	r1, r5
 800815c:	dcf1      	bgt.n	8008142 <__exponent+0x22>
 800815e:	3130      	adds	r1, #48	; 0x30
 8008160:	f1ac 0402 	sub.w	r4, ip, #2
 8008164:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008168:	1c41      	adds	r1, r0, #1
 800816a:	4622      	mov	r2, r4
 800816c:	42ba      	cmp	r2, r7
 800816e:	d30a      	bcc.n	8008186 <__exponent+0x66>
 8008170:	f10d 0209 	add.w	r2, sp, #9
 8008174:	eba2 020c 	sub.w	r2, r2, ip
 8008178:	42bc      	cmp	r4, r7
 800817a:	bf88      	it	hi
 800817c:	2200      	movhi	r2, #0
 800817e:	4413      	add	r3, r2
 8008180:	1a18      	subs	r0, r3, r0
 8008182:	b003      	add	sp, #12
 8008184:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008186:	f812 5b01 	ldrb.w	r5, [r2], #1
 800818a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800818e:	e7ed      	b.n	800816c <__exponent+0x4c>
 8008190:	2330      	movs	r3, #48	; 0x30
 8008192:	3130      	adds	r1, #48	; 0x30
 8008194:	7083      	strb	r3, [r0, #2]
 8008196:	70c1      	strb	r1, [r0, #3]
 8008198:	1d03      	adds	r3, r0, #4
 800819a:	e7f1      	b.n	8008180 <__exponent+0x60>
 800819c:	0000      	movs	r0, r0
	...

080081a0 <_printf_float>:
 80081a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081a4:	b08b      	sub	sp, #44	; 0x2c
 80081a6:	460c      	mov	r4, r1
 80081a8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80081ac:	4616      	mov	r6, r2
 80081ae:	461f      	mov	r7, r3
 80081b0:	4605      	mov	r5, r0
 80081b2:	f000 fccd 	bl	8008b50 <_localeconv_r>
 80081b6:	f8d0 b000 	ldr.w	fp, [r0]
 80081ba:	4658      	mov	r0, fp
 80081bc:	f7f8 f8f8 	bl	80003b0 <strlen>
 80081c0:	2300      	movs	r3, #0
 80081c2:	9308      	str	r3, [sp, #32]
 80081c4:	f8d8 3000 	ldr.w	r3, [r8]
 80081c8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80081cc:	6822      	ldr	r2, [r4, #0]
 80081ce:	3307      	adds	r3, #7
 80081d0:	f023 0307 	bic.w	r3, r3, #7
 80081d4:	f103 0108 	add.w	r1, r3, #8
 80081d8:	f8c8 1000 	str.w	r1, [r8]
 80081dc:	ed93 0b00 	vldr	d0, [r3]
 80081e0:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8008440 <_printf_float+0x2a0>
 80081e4:	eeb0 7bc0 	vabs.f64	d7, d0
 80081e8:	eeb4 7b46 	vcmp.f64	d7, d6
 80081ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081f0:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 80081f4:	4682      	mov	sl, r0
 80081f6:	dd24      	ble.n	8008242 <_printf_float+0xa2>
 80081f8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80081fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008200:	d502      	bpl.n	8008208 <_printf_float+0x68>
 8008202:	232d      	movs	r3, #45	; 0x2d
 8008204:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008208:	498f      	ldr	r1, [pc, #572]	; (8008448 <_printf_float+0x2a8>)
 800820a:	4b90      	ldr	r3, [pc, #576]	; (800844c <_printf_float+0x2ac>)
 800820c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008210:	bf94      	ite	ls
 8008212:	4688      	movls	r8, r1
 8008214:	4698      	movhi	r8, r3
 8008216:	2303      	movs	r3, #3
 8008218:	6123      	str	r3, [r4, #16]
 800821a:	f022 0204 	bic.w	r2, r2, #4
 800821e:	2300      	movs	r3, #0
 8008220:	6022      	str	r2, [r4, #0]
 8008222:	9304      	str	r3, [sp, #16]
 8008224:	9700      	str	r7, [sp, #0]
 8008226:	4633      	mov	r3, r6
 8008228:	aa09      	add	r2, sp, #36	; 0x24
 800822a:	4621      	mov	r1, r4
 800822c:	4628      	mov	r0, r5
 800822e:	f000 f9d1 	bl	80085d4 <_printf_common>
 8008232:	3001      	adds	r0, #1
 8008234:	f040 808a 	bne.w	800834c <_printf_float+0x1ac>
 8008238:	f04f 30ff 	mov.w	r0, #4294967295
 800823c:	b00b      	add	sp, #44	; 0x2c
 800823e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008242:	eeb4 0b40 	vcmp.f64	d0, d0
 8008246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800824a:	d709      	bvc.n	8008260 <_printf_float+0xc0>
 800824c:	ee10 3a90 	vmov	r3, s1
 8008250:	2b00      	cmp	r3, #0
 8008252:	bfbc      	itt	lt
 8008254:	232d      	movlt	r3, #45	; 0x2d
 8008256:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800825a:	497d      	ldr	r1, [pc, #500]	; (8008450 <_printf_float+0x2b0>)
 800825c:	4b7d      	ldr	r3, [pc, #500]	; (8008454 <_printf_float+0x2b4>)
 800825e:	e7d5      	b.n	800820c <_printf_float+0x6c>
 8008260:	6863      	ldr	r3, [r4, #4]
 8008262:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008266:	9104      	str	r1, [sp, #16]
 8008268:	1c59      	adds	r1, r3, #1
 800826a:	d13c      	bne.n	80082e6 <_printf_float+0x146>
 800826c:	2306      	movs	r3, #6
 800826e:	6063      	str	r3, [r4, #4]
 8008270:	2300      	movs	r3, #0
 8008272:	9303      	str	r3, [sp, #12]
 8008274:	ab08      	add	r3, sp, #32
 8008276:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800827a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800827e:	ab07      	add	r3, sp, #28
 8008280:	6861      	ldr	r1, [r4, #4]
 8008282:	9300      	str	r3, [sp, #0]
 8008284:	6022      	str	r2, [r4, #0]
 8008286:	f10d 031b 	add.w	r3, sp, #27
 800828a:	4628      	mov	r0, r5
 800828c:	f7ff fef6 	bl	800807c <__cvt>
 8008290:	9b04      	ldr	r3, [sp, #16]
 8008292:	9907      	ldr	r1, [sp, #28]
 8008294:	2b47      	cmp	r3, #71	; 0x47
 8008296:	4680      	mov	r8, r0
 8008298:	d108      	bne.n	80082ac <_printf_float+0x10c>
 800829a:	1cc8      	adds	r0, r1, #3
 800829c:	db02      	blt.n	80082a4 <_printf_float+0x104>
 800829e:	6863      	ldr	r3, [r4, #4]
 80082a0:	4299      	cmp	r1, r3
 80082a2:	dd41      	ble.n	8008328 <_printf_float+0x188>
 80082a4:	f1a9 0902 	sub.w	r9, r9, #2
 80082a8:	fa5f f989 	uxtb.w	r9, r9
 80082ac:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80082b0:	d820      	bhi.n	80082f4 <_printf_float+0x154>
 80082b2:	3901      	subs	r1, #1
 80082b4:	464a      	mov	r2, r9
 80082b6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80082ba:	9107      	str	r1, [sp, #28]
 80082bc:	f7ff ff30 	bl	8008120 <__exponent>
 80082c0:	9a08      	ldr	r2, [sp, #32]
 80082c2:	9004      	str	r0, [sp, #16]
 80082c4:	1813      	adds	r3, r2, r0
 80082c6:	2a01      	cmp	r2, #1
 80082c8:	6123      	str	r3, [r4, #16]
 80082ca:	dc02      	bgt.n	80082d2 <_printf_float+0x132>
 80082cc:	6822      	ldr	r2, [r4, #0]
 80082ce:	07d2      	lsls	r2, r2, #31
 80082d0:	d501      	bpl.n	80082d6 <_printf_float+0x136>
 80082d2:	3301      	adds	r3, #1
 80082d4:	6123      	str	r3, [r4, #16]
 80082d6:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d0a2      	beq.n	8008224 <_printf_float+0x84>
 80082de:	232d      	movs	r3, #45	; 0x2d
 80082e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082e4:	e79e      	b.n	8008224 <_printf_float+0x84>
 80082e6:	9904      	ldr	r1, [sp, #16]
 80082e8:	2947      	cmp	r1, #71	; 0x47
 80082ea:	d1c1      	bne.n	8008270 <_printf_float+0xd0>
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d1bf      	bne.n	8008270 <_printf_float+0xd0>
 80082f0:	2301      	movs	r3, #1
 80082f2:	e7bc      	b.n	800826e <_printf_float+0xce>
 80082f4:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80082f8:	d118      	bne.n	800832c <_printf_float+0x18c>
 80082fa:	2900      	cmp	r1, #0
 80082fc:	6863      	ldr	r3, [r4, #4]
 80082fe:	dd0b      	ble.n	8008318 <_printf_float+0x178>
 8008300:	6121      	str	r1, [r4, #16]
 8008302:	b913      	cbnz	r3, 800830a <_printf_float+0x16a>
 8008304:	6822      	ldr	r2, [r4, #0]
 8008306:	07d0      	lsls	r0, r2, #31
 8008308:	d502      	bpl.n	8008310 <_printf_float+0x170>
 800830a:	3301      	adds	r3, #1
 800830c:	440b      	add	r3, r1
 800830e:	6123      	str	r3, [r4, #16]
 8008310:	2300      	movs	r3, #0
 8008312:	65a1      	str	r1, [r4, #88]	; 0x58
 8008314:	9304      	str	r3, [sp, #16]
 8008316:	e7de      	b.n	80082d6 <_printf_float+0x136>
 8008318:	b913      	cbnz	r3, 8008320 <_printf_float+0x180>
 800831a:	6822      	ldr	r2, [r4, #0]
 800831c:	07d2      	lsls	r2, r2, #31
 800831e:	d501      	bpl.n	8008324 <_printf_float+0x184>
 8008320:	3302      	adds	r3, #2
 8008322:	e7f4      	b.n	800830e <_printf_float+0x16e>
 8008324:	2301      	movs	r3, #1
 8008326:	e7f2      	b.n	800830e <_printf_float+0x16e>
 8008328:	f04f 0967 	mov.w	r9, #103	; 0x67
 800832c:	9b08      	ldr	r3, [sp, #32]
 800832e:	4299      	cmp	r1, r3
 8008330:	db05      	blt.n	800833e <_printf_float+0x19e>
 8008332:	6823      	ldr	r3, [r4, #0]
 8008334:	6121      	str	r1, [r4, #16]
 8008336:	07d8      	lsls	r0, r3, #31
 8008338:	d5ea      	bpl.n	8008310 <_printf_float+0x170>
 800833a:	1c4b      	adds	r3, r1, #1
 800833c:	e7e7      	b.n	800830e <_printf_float+0x16e>
 800833e:	2900      	cmp	r1, #0
 8008340:	bfd4      	ite	le
 8008342:	f1c1 0202 	rsble	r2, r1, #2
 8008346:	2201      	movgt	r2, #1
 8008348:	4413      	add	r3, r2
 800834a:	e7e0      	b.n	800830e <_printf_float+0x16e>
 800834c:	6823      	ldr	r3, [r4, #0]
 800834e:	055a      	lsls	r2, r3, #21
 8008350:	d407      	bmi.n	8008362 <_printf_float+0x1c2>
 8008352:	6923      	ldr	r3, [r4, #16]
 8008354:	4642      	mov	r2, r8
 8008356:	4631      	mov	r1, r6
 8008358:	4628      	mov	r0, r5
 800835a:	47b8      	blx	r7
 800835c:	3001      	adds	r0, #1
 800835e:	d12a      	bne.n	80083b6 <_printf_float+0x216>
 8008360:	e76a      	b.n	8008238 <_printf_float+0x98>
 8008362:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008366:	f240 80e0 	bls.w	800852a <_printf_float+0x38a>
 800836a:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800836e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008376:	d133      	bne.n	80083e0 <_printf_float+0x240>
 8008378:	4a37      	ldr	r2, [pc, #220]	; (8008458 <_printf_float+0x2b8>)
 800837a:	2301      	movs	r3, #1
 800837c:	4631      	mov	r1, r6
 800837e:	4628      	mov	r0, r5
 8008380:	47b8      	blx	r7
 8008382:	3001      	adds	r0, #1
 8008384:	f43f af58 	beq.w	8008238 <_printf_float+0x98>
 8008388:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800838c:	429a      	cmp	r2, r3
 800838e:	db02      	blt.n	8008396 <_printf_float+0x1f6>
 8008390:	6823      	ldr	r3, [r4, #0]
 8008392:	07d8      	lsls	r0, r3, #31
 8008394:	d50f      	bpl.n	80083b6 <_printf_float+0x216>
 8008396:	4653      	mov	r3, sl
 8008398:	465a      	mov	r2, fp
 800839a:	4631      	mov	r1, r6
 800839c:	4628      	mov	r0, r5
 800839e:	47b8      	blx	r7
 80083a0:	3001      	adds	r0, #1
 80083a2:	f43f af49 	beq.w	8008238 <_printf_float+0x98>
 80083a6:	f04f 0800 	mov.w	r8, #0
 80083aa:	f104 091a 	add.w	r9, r4, #26
 80083ae:	9b08      	ldr	r3, [sp, #32]
 80083b0:	3b01      	subs	r3, #1
 80083b2:	4543      	cmp	r3, r8
 80083b4:	dc09      	bgt.n	80083ca <_printf_float+0x22a>
 80083b6:	6823      	ldr	r3, [r4, #0]
 80083b8:	079b      	lsls	r3, r3, #30
 80083ba:	f100 8106 	bmi.w	80085ca <_printf_float+0x42a>
 80083be:	68e0      	ldr	r0, [r4, #12]
 80083c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083c2:	4298      	cmp	r0, r3
 80083c4:	bfb8      	it	lt
 80083c6:	4618      	movlt	r0, r3
 80083c8:	e738      	b.n	800823c <_printf_float+0x9c>
 80083ca:	2301      	movs	r3, #1
 80083cc:	464a      	mov	r2, r9
 80083ce:	4631      	mov	r1, r6
 80083d0:	4628      	mov	r0, r5
 80083d2:	47b8      	blx	r7
 80083d4:	3001      	adds	r0, #1
 80083d6:	f43f af2f 	beq.w	8008238 <_printf_float+0x98>
 80083da:	f108 0801 	add.w	r8, r8, #1
 80083de:	e7e6      	b.n	80083ae <_printf_float+0x20e>
 80083e0:	9b07      	ldr	r3, [sp, #28]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	dc3a      	bgt.n	800845c <_printf_float+0x2bc>
 80083e6:	4a1c      	ldr	r2, [pc, #112]	; (8008458 <_printf_float+0x2b8>)
 80083e8:	2301      	movs	r3, #1
 80083ea:	4631      	mov	r1, r6
 80083ec:	4628      	mov	r0, r5
 80083ee:	47b8      	blx	r7
 80083f0:	3001      	adds	r0, #1
 80083f2:	f43f af21 	beq.w	8008238 <_printf_float+0x98>
 80083f6:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80083fa:	4313      	orrs	r3, r2
 80083fc:	d102      	bne.n	8008404 <_printf_float+0x264>
 80083fe:	6823      	ldr	r3, [r4, #0]
 8008400:	07d9      	lsls	r1, r3, #31
 8008402:	d5d8      	bpl.n	80083b6 <_printf_float+0x216>
 8008404:	4653      	mov	r3, sl
 8008406:	465a      	mov	r2, fp
 8008408:	4631      	mov	r1, r6
 800840a:	4628      	mov	r0, r5
 800840c:	47b8      	blx	r7
 800840e:	3001      	adds	r0, #1
 8008410:	f43f af12 	beq.w	8008238 <_printf_float+0x98>
 8008414:	f04f 0900 	mov.w	r9, #0
 8008418:	f104 0a1a 	add.w	sl, r4, #26
 800841c:	9b07      	ldr	r3, [sp, #28]
 800841e:	425b      	negs	r3, r3
 8008420:	454b      	cmp	r3, r9
 8008422:	dc01      	bgt.n	8008428 <_printf_float+0x288>
 8008424:	9b08      	ldr	r3, [sp, #32]
 8008426:	e795      	b.n	8008354 <_printf_float+0x1b4>
 8008428:	2301      	movs	r3, #1
 800842a:	4652      	mov	r2, sl
 800842c:	4631      	mov	r1, r6
 800842e:	4628      	mov	r0, r5
 8008430:	47b8      	blx	r7
 8008432:	3001      	adds	r0, #1
 8008434:	f43f af00 	beq.w	8008238 <_printf_float+0x98>
 8008438:	f109 0901 	add.w	r9, r9, #1
 800843c:	e7ee      	b.n	800841c <_printf_float+0x27c>
 800843e:	bf00      	nop
 8008440:	ffffffff 	.word	0xffffffff
 8008444:	7fefffff 	.word	0x7fefffff
 8008448:	0800ad90 	.word	0x0800ad90
 800844c:	0800ad94 	.word	0x0800ad94
 8008450:	0800ad98 	.word	0x0800ad98
 8008454:	0800ad9c 	.word	0x0800ad9c
 8008458:	0800ada0 	.word	0x0800ada0
 800845c:	9a08      	ldr	r2, [sp, #32]
 800845e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008460:	429a      	cmp	r2, r3
 8008462:	bfa8      	it	ge
 8008464:	461a      	movge	r2, r3
 8008466:	2a00      	cmp	r2, #0
 8008468:	4691      	mov	r9, r2
 800846a:	dc38      	bgt.n	80084de <_printf_float+0x33e>
 800846c:	2300      	movs	r3, #0
 800846e:	9305      	str	r3, [sp, #20]
 8008470:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008474:	f104 021a 	add.w	r2, r4, #26
 8008478:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800847a:	9905      	ldr	r1, [sp, #20]
 800847c:	9304      	str	r3, [sp, #16]
 800847e:	eba3 0309 	sub.w	r3, r3, r9
 8008482:	428b      	cmp	r3, r1
 8008484:	dc33      	bgt.n	80084ee <_printf_float+0x34e>
 8008486:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800848a:	429a      	cmp	r2, r3
 800848c:	db3c      	blt.n	8008508 <_printf_float+0x368>
 800848e:	6823      	ldr	r3, [r4, #0]
 8008490:	07da      	lsls	r2, r3, #31
 8008492:	d439      	bmi.n	8008508 <_printf_float+0x368>
 8008494:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8008498:	eba2 0903 	sub.w	r9, r2, r3
 800849c:	9b04      	ldr	r3, [sp, #16]
 800849e:	1ad2      	subs	r2, r2, r3
 80084a0:	4591      	cmp	r9, r2
 80084a2:	bfa8      	it	ge
 80084a4:	4691      	movge	r9, r2
 80084a6:	f1b9 0f00 	cmp.w	r9, #0
 80084aa:	dc35      	bgt.n	8008518 <_printf_float+0x378>
 80084ac:	f04f 0800 	mov.w	r8, #0
 80084b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80084b4:	f104 0a1a 	add.w	sl, r4, #26
 80084b8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80084bc:	1a9b      	subs	r3, r3, r2
 80084be:	eba3 0309 	sub.w	r3, r3, r9
 80084c2:	4543      	cmp	r3, r8
 80084c4:	f77f af77 	ble.w	80083b6 <_printf_float+0x216>
 80084c8:	2301      	movs	r3, #1
 80084ca:	4652      	mov	r2, sl
 80084cc:	4631      	mov	r1, r6
 80084ce:	4628      	mov	r0, r5
 80084d0:	47b8      	blx	r7
 80084d2:	3001      	adds	r0, #1
 80084d4:	f43f aeb0 	beq.w	8008238 <_printf_float+0x98>
 80084d8:	f108 0801 	add.w	r8, r8, #1
 80084dc:	e7ec      	b.n	80084b8 <_printf_float+0x318>
 80084de:	4613      	mov	r3, r2
 80084e0:	4631      	mov	r1, r6
 80084e2:	4642      	mov	r2, r8
 80084e4:	4628      	mov	r0, r5
 80084e6:	47b8      	blx	r7
 80084e8:	3001      	adds	r0, #1
 80084ea:	d1bf      	bne.n	800846c <_printf_float+0x2cc>
 80084ec:	e6a4      	b.n	8008238 <_printf_float+0x98>
 80084ee:	2301      	movs	r3, #1
 80084f0:	4631      	mov	r1, r6
 80084f2:	4628      	mov	r0, r5
 80084f4:	9204      	str	r2, [sp, #16]
 80084f6:	47b8      	blx	r7
 80084f8:	3001      	adds	r0, #1
 80084fa:	f43f ae9d 	beq.w	8008238 <_printf_float+0x98>
 80084fe:	9b05      	ldr	r3, [sp, #20]
 8008500:	9a04      	ldr	r2, [sp, #16]
 8008502:	3301      	adds	r3, #1
 8008504:	9305      	str	r3, [sp, #20]
 8008506:	e7b7      	b.n	8008478 <_printf_float+0x2d8>
 8008508:	4653      	mov	r3, sl
 800850a:	465a      	mov	r2, fp
 800850c:	4631      	mov	r1, r6
 800850e:	4628      	mov	r0, r5
 8008510:	47b8      	blx	r7
 8008512:	3001      	adds	r0, #1
 8008514:	d1be      	bne.n	8008494 <_printf_float+0x2f4>
 8008516:	e68f      	b.n	8008238 <_printf_float+0x98>
 8008518:	9a04      	ldr	r2, [sp, #16]
 800851a:	464b      	mov	r3, r9
 800851c:	4442      	add	r2, r8
 800851e:	4631      	mov	r1, r6
 8008520:	4628      	mov	r0, r5
 8008522:	47b8      	blx	r7
 8008524:	3001      	adds	r0, #1
 8008526:	d1c1      	bne.n	80084ac <_printf_float+0x30c>
 8008528:	e686      	b.n	8008238 <_printf_float+0x98>
 800852a:	9a08      	ldr	r2, [sp, #32]
 800852c:	2a01      	cmp	r2, #1
 800852e:	dc01      	bgt.n	8008534 <_printf_float+0x394>
 8008530:	07db      	lsls	r3, r3, #31
 8008532:	d537      	bpl.n	80085a4 <_printf_float+0x404>
 8008534:	2301      	movs	r3, #1
 8008536:	4642      	mov	r2, r8
 8008538:	4631      	mov	r1, r6
 800853a:	4628      	mov	r0, r5
 800853c:	47b8      	blx	r7
 800853e:	3001      	adds	r0, #1
 8008540:	f43f ae7a 	beq.w	8008238 <_printf_float+0x98>
 8008544:	4653      	mov	r3, sl
 8008546:	465a      	mov	r2, fp
 8008548:	4631      	mov	r1, r6
 800854a:	4628      	mov	r0, r5
 800854c:	47b8      	blx	r7
 800854e:	3001      	adds	r0, #1
 8008550:	f43f ae72 	beq.w	8008238 <_printf_float+0x98>
 8008554:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008558:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800855c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008560:	9b08      	ldr	r3, [sp, #32]
 8008562:	d01a      	beq.n	800859a <_printf_float+0x3fa>
 8008564:	3b01      	subs	r3, #1
 8008566:	f108 0201 	add.w	r2, r8, #1
 800856a:	4631      	mov	r1, r6
 800856c:	4628      	mov	r0, r5
 800856e:	47b8      	blx	r7
 8008570:	3001      	adds	r0, #1
 8008572:	d10e      	bne.n	8008592 <_printf_float+0x3f2>
 8008574:	e660      	b.n	8008238 <_printf_float+0x98>
 8008576:	2301      	movs	r3, #1
 8008578:	464a      	mov	r2, r9
 800857a:	4631      	mov	r1, r6
 800857c:	4628      	mov	r0, r5
 800857e:	47b8      	blx	r7
 8008580:	3001      	adds	r0, #1
 8008582:	f43f ae59 	beq.w	8008238 <_printf_float+0x98>
 8008586:	f108 0801 	add.w	r8, r8, #1
 800858a:	9b08      	ldr	r3, [sp, #32]
 800858c:	3b01      	subs	r3, #1
 800858e:	4543      	cmp	r3, r8
 8008590:	dcf1      	bgt.n	8008576 <_printf_float+0x3d6>
 8008592:	9b04      	ldr	r3, [sp, #16]
 8008594:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008598:	e6dd      	b.n	8008356 <_printf_float+0x1b6>
 800859a:	f04f 0800 	mov.w	r8, #0
 800859e:	f104 091a 	add.w	r9, r4, #26
 80085a2:	e7f2      	b.n	800858a <_printf_float+0x3ea>
 80085a4:	2301      	movs	r3, #1
 80085a6:	4642      	mov	r2, r8
 80085a8:	e7df      	b.n	800856a <_printf_float+0x3ca>
 80085aa:	2301      	movs	r3, #1
 80085ac:	464a      	mov	r2, r9
 80085ae:	4631      	mov	r1, r6
 80085b0:	4628      	mov	r0, r5
 80085b2:	47b8      	blx	r7
 80085b4:	3001      	adds	r0, #1
 80085b6:	f43f ae3f 	beq.w	8008238 <_printf_float+0x98>
 80085ba:	f108 0801 	add.w	r8, r8, #1
 80085be:	68e3      	ldr	r3, [r4, #12]
 80085c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80085c2:	1a5b      	subs	r3, r3, r1
 80085c4:	4543      	cmp	r3, r8
 80085c6:	dcf0      	bgt.n	80085aa <_printf_float+0x40a>
 80085c8:	e6f9      	b.n	80083be <_printf_float+0x21e>
 80085ca:	f04f 0800 	mov.w	r8, #0
 80085ce:	f104 0919 	add.w	r9, r4, #25
 80085d2:	e7f4      	b.n	80085be <_printf_float+0x41e>

080085d4 <_printf_common>:
 80085d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085d8:	4616      	mov	r6, r2
 80085da:	4699      	mov	r9, r3
 80085dc:	688a      	ldr	r2, [r1, #8]
 80085de:	690b      	ldr	r3, [r1, #16]
 80085e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80085e4:	4293      	cmp	r3, r2
 80085e6:	bfb8      	it	lt
 80085e8:	4613      	movlt	r3, r2
 80085ea:	6033      	str	r3, [r6, #0]
 80085ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80085f0:	4607      	mov	r7, r0
 80085f2:	460c      	mov	r4, r1
 80085f4:	b10a      	cbz	r2, 80085fa <_printf_common+0x26>
 80085f6:	3301      	adds	r3, #1
 80085f8:	6033      	str	r3, [r6, #0]
 80085fa:	6823      	ldr	r3, [r4, #0]
 80085fc:	0699      	lsls	r1, r3, #26
 80085fe:	bf42      	ittt	mi
 8008600:	6833      	ldrmi	r3, [r6, #0]
 8008602:	3302      	addmi	r3, #2
 8008604:	6033      	strmi	r3, [r6, #0]
 8008606:	6825      	ldr	r5, [r4, #0]
 8008608:	f015 0506 	ands.w	r5, r5, #6
 800860c:	d106      	bne.n	800861c <_printf_common+0x48>
 800860e:	f104 0a19 	add.w	sl, r4, #25
 8008612:	68e3      	ldr	r3, [r4, #12]
 8008614:	6832      	ldr	r2, [r6, #0]
 8008616:	1a9b      	subs	r3, r3, r2
 8008618:	42ab      	cmp	r3, r5
 800861a:	dc26      	bgt.n	800866a <_printf_common+0x96>
 800861c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008620:	1e13      	subs	r3, r2, #0
 8008622:	6822      	ldr	r2, [r4, #0]
 8008624:	bf18      	it	ne
 8008626:	2301      	movne	r3, #1
 8008628:	0692      	lsls	r2, r2, #26
 800862a:	d42b      	bmi.n	8008684 <_printf_common+0xb0>
 800862c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008630:	4649      	mov	r1, r9
 8008632:	4638      	mov	r0, r7
 8008634:	47c0      	blx	r8
 8008636:	3001      	adds	r0, #1
 8008638:	d01e      	beq.n	8008678 <_printf_common+0xa4>
 800863a:	6823      	ldr	r3, [r4, #0]
 800863c:	6922      	ldr	r2, [r4, #16]
 800863e:	f003 0306 	and.w	r3, r3, #6
 8008642:	2b04      	cmp	r3, #4
 8008644:	bf02      	ittt	eq
 8008646:	68e5      	ldreq	r5, [r4, #12]
 8008648:	6833      	ldreq	r3, [r6, #0]
 800864a:	1aed      	subeq	r5, r5, r3
 800864c:	68a3      	ldr	r3, [r4, #8]
 800864e:	bf0c      	ite	eq
 8008650:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008654:	2500      	movne	r5, #0
 8008656:	4293      	cmp	r3, r2
 8008658:	bfc4      	itt	gt
 800865a:	1a9b      	subgt	r3, r3, r2
 800865c:	18ed      	addgt	r5, r5, r3
 800865e:	2600      	movs	r6, #0
 8008660:	341a      	adds	r4, #26
 8008662:	42b5      	cmp	r5, r6
 8008664:	d11a      	bne.n	800869c <_printf_common+0xc8>
 8008666:	2000      	movs	r0, #0
 8008668:	e008      	b.n	800867c <_printf_common+0xa8>
 800866a:	2301      	movs	r3, #1
 800866c:	4652      	mov	r2, sl
 800866e:	4649      	mov	r1, r9
 8008670:	4638      	mov	r0, r7
 8008672:	47c0      	blx	r8
 8008674:	3001      	adds	r0, #1
 8008676:	d103      	bne.n	8008680 <_printf_common+0xac>
 8008678:	f04f 30ff 	mov.w	r0, #4294967295
 800867c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008680:	3501      	adds	r5, #1
 8008682:	e7c6      	b.n	8008612 <_printf_common+0x3e>
 8008684:	18e1      	adds	r1, r4, r3
 8008686:	1c5a      	adds	r2, r3, #1
 8008688:	2030      	movs	r0, #48	; 0x30
 800868a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800868e:	4422      	add	r2, r4
 8008690:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008694:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008698:	3302      	adds	r3, #2
 800869a:	e7c7      	b.n	800862c <_printf_common+0x58>
 800869c:	2301      	movs	r3, #1
 800869e:	4622      	mov	r2, r4
 80086a0:	4649      	mov	r1, r9
 80086a2:	4638      	mov	r0, r7
 80086a4:	47c0      	blx	r8
 80086a6:	3001      	adds	r0, #1
 80086a8:	d0e6      	beq.n	8008678 <_printf_common+0xa4>
 80086aa:	3601      	adds	r6, #1
 80086ac:	e7d9      	b.n	8008662 <_printf_common+0x8e>
	...

080086b0 <_printf_i>:
 80086b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086b4:	7e0f      	ldrb	r7, [r1, #24]
 80086b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80086b8:	2f78      	cmp	r7, #120	; 0x78
 80086ba:	4691      	mov	r9, r2
 80086bc:	4680      	mov	r8, r0
 80086be:	460c      	mov	r4, r1
 80086c0:	469a      	mov	sl, r3
 80086c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80086c6:	d807      	bhi.n	80086d8 <_printf_i+0x28>
 80086c8:	2f62      	cmp	r7, #98	; 0x62
 80086ca:	d80a      	bhi.n	80086e2 <_printf_i+0x32>
 80086cc:	2f00      	cmp	r7, #0
 80086ce:	f000 80d4 	beq.w	800887a <_printf_i+0x1ca>
 80086d2:	2f58      	cmp	r7, #88	; 0x58
 80086d4:	f000 80c0 	beq.w	8008858 <_printf_i+0x1a8>
 80086d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80086dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80086e0:	e03a      	b.n	8008758 <_printf_i+0xa8>
 80086e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80086e6:	2b15      	cmp	r3, #21
 80086e8:	d8f6      	bhi.n	80086d8 <_printf_i+0x28>
 80086ea:	a101      	add	r1, pc, #4	; (adr r1, 80086f0 <_printf_i+0x40>)
 80086ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80086f0:	08008749 	.word	0x08008749
 80086f4:	0800875d 	.word	0x0800875d
 80086f8:	080086d9 	.word	0x080086d9
 80086fc:	080086d9 	.word	0x080086d9
 8008700:	080086d9 	.word	0x080086d9
 8008704:	080086d9 	.word	0x080086d9
 8008708:	0800875d 	.word	0x0800875d
 800870c:	080086d9 	.word	0x080086d9
 8008710:	080086d9 	.word	0x080086d9
 8008714:	080086d9 	.word	0x080086d9
 8008718:	080086d9 	.word	0x080086d9
 800871c:	08008861 	.word	0x08008861
 8008720:	08008789 	.word	0x08008789
 8008724:	0800881b 	.word	0x0800881b
 8008728:	080086d9 	.word	0x080086d9
 800872c:	080086d9 	.word	0x080086d9
 8008730:	08008883 	.word	0x08008883
 8008734:	080086d9 	.word	0x080086d9
 8008738:	08008789 	.word	0x08008789
 800873c:	080086d9 	.word	0x080086d9
 8008740:	080086d9 	.word	0x080086d9
 8008744:	08008823 	.word	0x08008823
 8008748:	682b      	ldr	r3, [r5, #0]
 800874a:	1d1a      	adds	r2, r3, #4
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	602a      	str	r2, [r5, #0]
 8008750:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008754:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008758:	2301      	movs	r3, #1
 800875a:	e09f      	b.n	800889c <_printf_i+0x1ec>
 800875c:	6820      	ldr	r0, [r4, #0]
 800875e:	682b      	ldr	r3, [r5, #0]
 8008760:	0607      	lsls	r7, r0, #24
 8008762:	f103 0104 	add.w	r1, r3, #4
 8008766:	6029      	str	r1, [r5, #0]
 8008768:	d501      	bpl.n	800876e <_printf_i+0xbe>
 800876a:	681e      	ldr	r6, [r3, #0]
 800876c:	e003      	b.n	8008776 <_printf_i+0xc6>
 800876e:	0646      	lsls	r6, r0, #25
 8008770:	d5fb      	bpl.n	800876a <_printf_i+0xba>
 8008772:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008776:	2e00      	cmp	r6, #0
 8008778:	da03      	bge.n	8008782 <_printf_i+0xd2>
 800877a:	232d      	movs	r3, #45	; 0x2d
 800877c:	4276      	negs	r6, r6
 800877e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008782:	485a      	ldr	r0, [pc, #360]	; (80088ec <_printf_i+0x23c>)
 8008784:	230a      	movs	r3, #10
 8008786:	e012      	b.n	80087ae <_printf_i+0xfe>
 8008788:	682b      	ldr	r3, [r5, #0]
 800878a:	6820      	ldr	r0, [r4, #0]
 800878c:	1d19      	adds	r1, r3, #4
 800878e:	6029      	str	r1, [r5, #0]
 8008790:	0605      	lsls	r5, r0, #24
 8008792:	d501      	bpl.n	8008798 <_printf_i+0xe8>
 8008794:	681e      	ldr	r6, [r3, #0]
 8008796:	e002      	b.n	800879e <_printf_i+0xee>
 8008798:	0641      	lsls	r1, r0, #25
 800879a:	d5fb      	bpl.n	8008794 <_printf_i+0xe4>
 800879c:	881e      	ldrh	r6, [r3, #0]
 800879e:	4853      	ldr	r0, [pc, #332]	; (80088ec <_printf_i+0x23c>)
 80087a0:	2f6f      	cmp	r7, #111	; 0x6f
 80087a2:	bf0c      	ite	eq
 80087a4:	2308      	moveq	r3, #8
 80087a6:	230a      	movne	r3, #10
 80087a8:	2100      	movs	r1, #0
 80087aa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80087ae:	6865      	ldr	r5, [r4, #4]
 80087b0:	60a5      	str	r5, [r4, #8]
 80087b2:	2d00      	cmp	r5, #0
 80087b4:	bfa2      	ittt	ge
 80087b6:	6821      	ldrge	r1, [r4, #0]
 80087b8:	f021 0104 	bicge.w	r1, r1, #4
 80087bc:	6021      	strge	r1, [r4, #0]
 80087be:	b90e      	cbnz	r6, 80087c4 <_printf_i+0x114>
 80087c0:	2d00      	cmp	r5, #0
 80087c2:	d04b      	beq.n	800885c <_printf_i+0x1ac>
 80087c4:	4615      	mov	r5, r2
 80087c6:	fbb6 f1f3 	udiv	r1, r6, r3
 80087ca:	fb03 6711 	mls	r7, r3, r1, r6
 80087ce:	5dc7      	ldrb	r7, [r0, r7]
 80087d0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80087d4:	4637      	mov	r7, r6
 80087d6:	42bb      	cmp	r3, r7
 80087d8:	460e      	mov	r6, r1
 80087da:	d9f4      	bls.n	80087c6 <_printf_i+0x116>
 80087dc:	2b08      	cmp	r3, #8
 80087de:	d10b      	bne.n	80087f8 <_printf_i+0x148>
 80087e0:	6823      	ldr	r3, [r4, #0]
 80087e2:	07de      	lsls	r6, r3, #31
 80087e4:	d508      	bpl.n	80087f8 <_printf_i+0x148>
 80087e6:	6923      	ldr	r3, [r4, #16]
 80087e8:	6861      	ldr	r1, [r4, #4]
 80087ea:	4299      	cmp	r1, r3
 80087ec:	bfde      	ittt	le
 80087ee:	2330      	movle	r3, #48	; 0x30
 80087f0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80087f4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80087f8:	1b52      	subs	r2, r2, r5
 80087fa:	6122      	str	r2, [r4, #16]
 80087fc:	f8cd a000 	str.w	sl, [sp]
 8008800:	464b      	mov	r3, r9
 8008802:	aa03      	add	r2, sp, #12
 8008804:	4621      	mov	r1, r4
 8008806:	4640      	mov	r0, r8
 8008808:	f7ff fee4 	bl	80085d4 <_printf_common>
 800880c:	3001      	adds	r0, #1
 800880e:	d14a      	bne.n	80088a6 <_printf_i+0x1f6>
 8008810:	f04f 30ff 	mov.w	r0, #4294967295
 8008814:	b004      	add	sp, #16
 8008816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800881a:	6823      	ldr	r3, [r4, #0]
 800881c:	f043 0320 	orr.w	r3, r3, #32
 8008820:	6023      	str	r3, [r4, #0]
 8008822:	4833      	ldr	r0, [pc, #204]	; (80088f0 <_printf_i+0x240>)
 8008824:	2778      	movs	r7, #120	; 0x78
 8008826:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800882a:	6823      	ldr	r3, [r4, #0]
 800882c:	6829      	ldr	r1, [r5, #0]
 800882e:	061f      	lsls	r7, r3, #24
 8008830:	f851 6b04 	ldr.w	r6, [r1], #4
 8008834:	d402      	bmi.n	800883c <_printf_i+0x18c>
 8008836:	065f      	lsls	r7, r3, #25
 8008838:	bf48      	it	mi
 800883a:	b2b6      	uxthmi	r6, r6
 800883c:	07df      	lsls	r7, r3, #31
 800883e:	bf48      	it	mi
 8008840:	f043 0320 	orrmi.w	r3, r3, #32
 8008844:	6029      	str	r1, [r5, #0]
 8008846:	bf48      	it	mi
 8008848:	6023      	strmi	r3, [r4, #0]
 800884a:	b91e      	cbnz	r6, 8008854 <_printf_i+0x1a4>
 800884c:	6823      	ldr	r3, [r4, #0]
 800884e:	f023 0320 	bic.w	r3, r3, #32
 8008852:	6023      	str	r3, [r4, #0]
 8008854:	2310      	movs	r3, #16
 8008856:	e7a7      	b.n	80087a8 <_printf_i+0xf8>
 8008858:	4824      	ldr	r0, [pc, #144]	; (80088ec <_printf_i+0x23c>)
 800885a:	e7e4      	b.n	8008826 <_printf_i+0x176>
 800885c:	4615      	mov	r5, r2
 800885e:	e7bd      	b.n	80087dc <_printf_i+0x12c>
 8008860:	682b      	ldr	r3, [r5, #0]
 8008862:	6826      	ldr	r6, [r4, #0]
 8008864:	6961      	ldr	r1, [r4, #20]
 8008866:	1d18      	adds	r0, r3, #4
 8008868:	6028      	str	r0, [r5, #0]
 800886a:	0635      	lsls	r5, r6, #24
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	d501      	bpl.n	8008874 <_printf_i+0x1c4>
 8008870:	6019      	str	r1, [r3, #0]
 8008872:	e002      	b.n	800887a <_printf_i+0x1ca>
 8008874:	0670      	lsls	r0, r6, #25
 8008876:	d5fb      	bpl.n	8008870 <_printf_i+0x1c0>
 8008878:	8019      	strh	r1, [r3, #0]
 800887a:	2300      	movs	r3, #0
 800887c:	6123      	str	r3, [r4, #16]
 800887e:	4615      	mov	r5, r2
 8008880:	e7bc      	b.n	80087fc <_printf_i+0x14c>
 8008882:	682b      	ldr	r3, [r5, #0]
 8008884:	1d1a      	adds	r2, r3, #4
 8008886:	602a      	str	r2, [r5, #0]
 8008888:	681d      	ldr	r5, [r3, #0]
 800888a:	6862      	ldr	r2, [r4, #4]
 800888c:	2100      	movs	r1, #0
 800888e:	4628      	mov	r0, r5
 8008890:	f7f7 fd3e 	bl	8000310 <memchr>
 8008894:	b108      	cbz	r0, 800889a <_printf_i+0x1ea>
 8008896:	1b40      	subs	r0, r0, r5
 8008898:	6060      	str	r0, [r4, #4]
 800889a:	6863      	ldr	r3, [r4, #4]
 800889c:	6123      	str	r3, [r4, #16]
 800889e:	2300      	movs	r3, #0
 80088a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088a4:	e7aa      	b.n	80087fc <_printf_i+0x14c>
 80088a6:	6923      	ldr	r3, [r4, #16]
 80088a8:	462a      	mov	r2, r5
 80088aa:	4649      	mov	r1, r9
 80088ac:	4640      	mov	r0, r8
 80088ae:	47d0      	blx	sl
 80088b0:	3001      	adds	r0, #1
 80088b2:	d0ad      	beq.n	8008810 <_printf_i+0x160>
 80088b4:	6823      	ldr	r3, [r4, #0]
 80088b6:	079b      	lsls	r3, r3, #30
 80088b8:	d413      	bmi.n	80088e2 <_printf_i+0x232>
 80088ba:	68e0      	ldr	r0, [r4, #12]
 80088bc:	9b03      	ldr	r3, [sp, #12]
 80088be:	4298      	cmp	r0, r3
 80088c0:	bfb8      	it	lt
 80088c2:	4618      	movlt	r0, r3
 80088c4:	e7a6      	b.n	8008814 <_printf_i+0x164>
 80088c6:	2301      	movs	r3, #1
 80088c8:	4632      	mov	r2, r6
 80088ca:	4649      	mov	r1, r9
 80088cc:	4640      	mov	r0, r8
 80088ce:	47d0      	blx	sl
 80088d0:	3001      	adds	r0, #1
 80088d2:	d09d      	beq.n	8008810 <_printf_i+0x160>
 80088d4:	3501      	adds	r5, #1
 80088d6:	68e3      	ldr	r3, [r4, #12]
 80088d8:	9903      	ldr	r1, [sp, #12]
 80088da:	1a5b      	subs	r3, r3, r1
 80088dc:	42ab      	cmp	r3, r5
 80088de:	dcf2      	bgt.n	80088c6 <_printf_i+0x216>
 80088e0:	e7eb      	b.n	80088ba <_printf_i+0x20a>
 80088e2:	2500      	movs	r5, #0
 80088e4:	f104 0619 	add.w	r6, r4, #25
 80088e8:	e7f5      	b.n	80088d6 <_printf_i+0x226>
 80088ea:	bf00      	nop
 80088ec:	0800ada2 	.word	0x0800ada2
 80088f0:	0800adb3 	.word	0x0800adb3

080088f4 <std>:
 80088f4:	2300      	movs	r3, #0
 80088f6:	b510      	push	{r4, lr}
 80088f8:	4604      	mov	r4, r0
 80088fa:	e9c0 3300 	strd	r3, r3, [r0]
 80088fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008902:	6083      	str	r3, [r0, #8]
 8008904:	8181      	strh	r1, [r0, #12]
 8008906:	6643      	str	r3, [r0, #100]	; 0x64
 8008908:	81c2      	strh	r2, [r0, #14]
 800890a:	6183      	str	r3, [r0, #24]
 800890c:	4619      	mov	r1, r3
 800890e:	2208      	movs	r2, #8
 8008910:	305c      	adds	r0, #92	; 0x5c
 8008912:	f000 f914 	bl	8008b3e <memset>
 8008916:	4b0d      	ldr	r3, [pc, #52]	; (800894c <std+0x58>)
 8008918:	6263      	str	r3, [r4, #36]	; 0x24
 800891a:	4b0d      	ldr	r3, [pc, #52]	; (8008950 <std+0x5c>)
 800891c:	62a3      	str	r3, [r4, #40]	; 0x28
 800891e:	4b0d      	ldr	r3, [pc, #52]	; (8008954 <std+0x60>)
 8008920:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008922:	4b0d      	ldr	r3, [pc, #52]	; (8008958 <std+0x64>)
 8008924:	6323      	str	r3, [r4, #48]	; 0x30
 8008926:	4b0d      	ldr	r3, [pc, #52]	; (800895c <std+0x68>)
 8008928:	6224      	str	r4, [r4, #32]
 800892a:	429c      	cmp	r4, r3
 800892c:	d006      	beq.n	800893c <std+0x48>
 800892e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008932:	4294      	cmp	r4, r2
 8008934:	d002      	beq.n	800893c <std+0x48>
 8008936:	33d0      	adds	r3, #208	; 0xd0
 8008938:	429c      	cmp	r4, r3
 800893a:	d105      	bne.n	8008948 <std+0x54>
 800893c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008944:	f000 b9ce 	b.w	8008ce4 <__retarget_lock_init_recursive>
 8008948:	bd10      	pop	{r4, pc}
 800894a:	bf00      	nop
 800894c:	08008ab9 	.word	0x08008ab9
 8008950:	08008adb 	.word	0x08008adb
 8008954:	08008b13 	.word	0x08008b13
 8008958:	08008b37 	.word	0x08008b37
 800895c:	24004328 	.word	0x24004328

08008960 <stdio_exit_handler>:
 8008960:	4a02      	ldr	r2, [pc, #8]	; (800896c <stdio_exit_handler+0xc>)
 8008962:	4903      	ldr	r1, [pc, #12]	; (8008970 <stdio_exit_handler+0x10>)
 8008964:	4803      	ldr	r0, [pc, #12]	; (8008974 <stdio_exit_handler+0x14>)
 8008966:	f000 b869 	b.w	8008a3c <_fwalk_sglue>
 800896a:	bf00      	nop
 800896c:	24000014 	.word	0x24000014
 8008970:	0800a5a5 	.word	0x0800a5a5
 8008974:	24000020 	.word	0x24000020

08008978 <cleanup_stdio>:
 8008978:	6841      	ldr	r1, [r0, #4]
 800897a:	4b0c      	ldr	r3, [pc, #48]	; (80089ac <cleanup_stdio+0x34>)
 800897c:	4299      	cmp	r1, r3
 800897e:	b510      	push	{r4, lr}
 8008980:	4604      	mov	r4, r0
 8008982:	d001      	beq.n	8008988 <cleanup_stdio+0x10>
 8008984:	f001 fe0e 	bl	800a5a4 <_fflush_r>
 8008988:	68a1      	ldr	r1, [r4, #8]
 800898a:	4b09      	ldr	r3, [pc, #36]	; (80089b0 <cleanup_stdio+0x38>)
 800898c:	4299      	cmp	r1, r3
 800898e:	d002      	beq.n	8008996 <cleanup_stdio+0x1e>
 8008990:	4620      	mov	r0, r4
 8008992:	f001 fe07 	bl	800a5a4 <_fflush_r>
 8008996:	68e1      	ldr	r1, [r4, #12]
 8008998:	4b06      	ldr	r3, [pc, #24]	; (80089b4 <cleanup_stdio+0x3c>)
 800899a:	4299      	cmp	r1, r3
 800899c:	d004      	beq.n	80089a8 <cleanup_stdio+0x30>
 800899e:	4620      	mov	r0, r4
 80089a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089a4:	f001 bdfe 	b.w	800a5a4 <_fflush_r>
 80089a8:	bd10      	pop	{r4, pc}
 80089aa:	bf00      	nop
 80089ac:	24004328 	.word	0x24004328
 80089b0:	24004390 	.word	0x24004390
 80089b4:	240043f8 	.word	0x240043f8

080089b8 <global_stdio_init.part.0>:
 80089b8:	b510      	push	{r4, lr}
 80089ba:	4b0b      	ldr	r3, [pc, #44]	; (80089e8 <global_stdio_init.part.0+0x30>)
 80089bc:	4c0b      	ldr	r4, [pc, #44]	; (80089ec <global_stdio_init.part.0+0x34>)
 80089be:	4a0c      	ldr	r2, [pc, #48]	; (80089f0 <global_stdio_init.part.0+0x38>)
 80089c0:	601a      	str	r2, [r3, #0]
 80089c2:	4620      	mov	r0, r4
 80089c4:	2200      	movs	r2, #0
 80089c6:	2104      	movs	r1, #4
 80089c8:	f7ff ff94 	bl	80088f4 <std>
 80089cc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80089d0:	2201      	movs	r2, #1
 80089d2:	2109      	movs	r1, #9
 80089d4:	f7ff ff8e 	bl	80088f4 <std>
 80089d8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80089dc:	2202      	movs	r2, #2
 80089de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089e2:	2112      	movs	r1, #18
 80089e4:	f7ff bf86 	b.w	80088f4 <std>
 80089e8:	24004460 	.word	0x24004460
 80089ec:	24004328 	.word	0x24004328
 80089f0:	08008961 	.word	0x08008961

080089f4 <__sfp_lock_acquire>:
 80089f4:	4801      	ldr	r0, [pc, #4]	; (80089fc <__sfp_lock_acquire+0x8>)
 80089f6:	f000 b976 	b.w	8008ce6 <__retarget_lock_acquire_recursive>
 80089fa:	bf00      	nop
 80089fc:	24004469 	.word	0x24004469

08008a00 <__sfp_lock_release>:
 8008a00:	4801      	ldr	r0, [pc, #4]	; (8008a08 <__sfp_lock_release+0x8>)
 8008a02:	f000 b971 	b.w	8008ce8 <__retarget_lock_release_recursive>
 8008a06:	bf00      	nop
 8008a08:	24004469 	.word	0x24004469

08008a0c <__sinit>:
 8008a0c:	b510      	push	{r4, lr}
 8008a0e:	4604      	mov	r4, r0
 8008a10:	f7ff fff0 	bl	80089f4 <__sfp_lock_acquire>
 8008a14:	6a23      	ldr	r3, [r4, #32]
 8008a16:	b11b      	cbz	r3, 8008a20 <__sinit+0x14>
 8008a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a1c:	f7ff bff0 	b.w	8008a00 <__sfp_lock_release>
 8008a20:	4b04      	ldr	r3, [pc, #16]	; (8008a34 <__sinit+0x28>)
 8008a22:	6223      	str	r3, [r4, #32]
 8008a24:	4b04      	ldr	r3, [pc, #16]	; (8008a38 <__sinit+0x2c>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d1f5      	bne.n	8008a18 <__sinit+0xc>
 8008a2c:	f7ff ffc4 	bl	80089b8 <global_stdio_init.part.0>
 8008a30:	e7f2      	b.n	8008a18 <__sinit+0xc>
 8008a32:	bf00      	nop
 8008a34:	08008979 	.word	0x08008979
 8008a38:	24004460 	.word	0x24004460

08008a3c <_fwalk_sglue>:
 8008a3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a40:	4607      	mov	r7, r0
 8008a42:	4688      	mov	r8, r1
 8008a44:	4614      	mov	r4, r2
 8008a46:	2600      	movs	r6, #0
 8008a48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a4c:	f1b9 0901 	subs.w	r9, r9, #1
 8008a50:	d505      	bpl.n	8008a5e <_fwalk_sglue+0x22>
 8008a52:	6824      	ldr	r4, [r4, #0]
 8008a54:	2c00      	cmp	r4, #0
 8008a56:	d1f7      	bne.n	8008a48 <_fwalk_sglue+0xc>
 8008a58:	4630      	mov	r0, r6
 8008a5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a5e:	89ab      	ldrh	r3, [r5, #12]
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	d907      	bls.n	8008a74 <_fwalk_sglue+0x38>
 8008a64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a68:	3301      	adds	r3, #1
 8008a6a:	d003      	beq.n	8008a74 <_fwalk_sglue+0x38>
 8008a6c:	4629      	mov	r1, r5
 8008a6e:	4638      	mov	r0, r7
 8008a70:	47c0      	blx	r8
 8008a72:	4306      	orrs	r6, r0
 8008a74:	3568      	adds	r5, #104	; 0x68
 8008a76:	e7e9      	b.n	8008a4c <_fwalk_sglue+0x10>

08008a78 <siprintf>:
 8008a78:	b40e      	push	{r1, r2, r3}
 8008a7a:	b500      	push	{lr}
 8008a7c:	b09c      	sub	sp, #112	; 0x70
 8008a7e:	ab1d      	add	r3, sp, #116	; 0x74
 8008a80:	9002      	str	r0, [sp, #8]
 8008a82:	9006      	str	r0, [sp, #24]
 8008a84:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008a88:	4809      	ldr	r0, [pc, #36]	; (8008ab0 <siprintf+0x38>)
 8008a8a:	9107      	str	r1, [sp, #28]
 8008a8c:	9104      	str	r1, [sp, #16]
 8008a8e:	4909      	ldr	r1, [pc, #36]	; (8008ab4 <siprintf+0x3c>)
 8008a90:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a94:	9105      	str	r1, [sp, #20]
 8008a96:	6800      	ldr	r0, [r0, #0]
 8008a98:	9301      	str	r3, [sp, #4]
 8008a9a:	a902      	add	r1, sp, #8
 8008a9c:	f001 fbfe 	bl	800a29c <_svfiprintf_r>
 8008aa0:	9b02      	ldr	r3, [sp, #8]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	701a      	strb	r2, [r3, #0]
 8008aa6:	b01c      	add	sp, #112	; 0x70
 8008aa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008aac:	b003      	add	sp, #12
 8008aae:	4770      	bx	lr
 8008ab0:	2400006c 	.word	0x2400006c
 8008ab4:	ffff0208 	.word	0xffff0208

08008ab8 <__sread>:
 8008ab8:	b510      	push	{r4, lr}
 8008aba:	460c      	mov	r4, r1
 8008abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ac0:	f000 f8c2 	bl	8008c48 <_read_r>
 8008ac4:	2800      	cmp	r0, #0
 8008ac6:	bfab      	itete	ge
 8008ac8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008aca:	89a3      	ldrhlt	r3, [r4, #12]
 8008acc:	181b      	addge	r3, r3, r0
 8008ace:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008ad2:	bfac      	ite	ge
 8008ad4:	6563      	strge	r3, [r4, #84]	; 0x54
 8008ad6:	81a3      	strhlt	r3, [r4, #12]
 8008ad8:	bd10      	pop	{r4, pc}

08008ada <__swrite>:
 8008ada:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ade:	461f      	mov	r7, r3
 8008ae0:	898b      	ldrh	r3, [r1, #12]
 8008ae2:	05db      	lsls	r3, r3, #23
 8008ae4:	4605      	mov	r5, r0
 8008ae6:	460c      	mov	r4, r1
 8008ae8:	4616      	mov	r6, r2
 8008aea:	d505      	bpl.n	8008af8 <__swrite+0x1e>
 8008aec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008af0:	2302      	movs	r3, #2
 8008af2:	2200      	movs	r2, #0
 8008af4:	f000 f896 	bl	8008c24 <_lseek_r>
 8008af8:	89a3      	ldrh	r3, [r4, #12]
 8008afa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008afe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008b02:	81a3      	strh	r3, [r4, #12]
 8008b04:	4632      	mov	r2, r6
 8008b06:	463b      	mov	r3, r7
 8008b08:	4628      	mov	r0, r5
 8008b0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b0e:	f000 b8ad 	b.w	8008c6c <_write_r>

08008b12 <__sseek>:
 8008b12:	b510      	push	{r4, lr}
 8008b14:	460c      	mov	r4, r1
 8008b16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b1a:	f000 f883 	bl	8008c24 <_lseek_r>
 8008b1e:	1c43      	adds	r3, r0, #1
 8008b20:	89a3      	ldrh	r3, [r4, #12]
 8008b22:	bf15      	itete	ne
 8008b24:	6560      	strne	r0, [r4, #84]	; 0x54
 8008b26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008b2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008b2e:	81a3      	strheq	r3, [r4, #12]
 8008b30:	bf18      	it	ne
 8008b32:	81a3      	strhne	r3, [r4, #12]
 8008b34:	bd10      	pop	{r4, pc}

08008b36 <__sclose>:
 8008b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b3a:	f000 b80d 	b.w	8008b58 <_close_r>

08008b3e <memset>:
 8008b3e:	4402      	add	r2, r0
 8008b40:	4603      	mov	r3, r0
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d100      	bne.n	8008b48 <memset+0xa>
 8008b46:	4770      	bx	lr
 8008b48:	f803 1b01 	strb.w	r1, [r3], #1
 8008b4c:	e7f9      	b.n	8008b42 <memset+0x4>
	...

08008b50 <_localeconv_r>:
 8008b50:	4800      	ldr	r0, [pc, #0]	; (8008b54 <_localeconv_r+0x4>)
 8008b52:	4770      	bx	lr
 8008b54:	24000160 	.word	0x24000160

08008b58 <_close_r>:
 8008b58:	b538      	push	{r3, r4, r5, lr}
 8008b5a:	4d06      	ldr	r5, [pc, #24]	; (8008b74 <_close_r+0x1c>)
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	4604      	mov	r4, r0
 8008b60:	4608      	mov	r0, r1
 8008b62:	602b      	str	r3, [r5, #0]
 8008b64:	f7f8 fd56 	bl	8001614 <_close>
 8008b68:	1c43      	adds	r3, r0, #1
 8008b6a:	d102      	bne.n	8008b72 <_close_r+0x1a>
 8008b6c:	682b      	ldr	r3, [r5, #0]
 8008b6e:	b103      	cbz	r3, 8008b72 <_close_r+0x1a>
 8008b70:	6023      	str	r3, [r4, #0]
 8008b72:	bd38      	pop	{r3, r4, r5, pc}
 8008b74:	24004464 	.word	0x24004464

08008b78 <_reclaim_reent>:
 8008b78:	4b29      	ldr	r3, [pc, #164]	; (8008c20 <_reclaim_reent+0xa8>)
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	4283      	cmp	r3, r0
 8008b7e:	b570      	push	{r4, r5, r6, lr}
 8008b80:	4604      	mov	r4, r0
 8008b82:	d04b      	beq.n	8008c1c <_reclaim_reent+0xa4>
 8008b84:	69c3      	ldr	r3, [r0, #28]
 8008b86:	b143      	cbz	r3, 8008b9a <_reclaim_reent+0x22>
 8008b88:	68db      	ldr	r3, [r3, #12]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d144      	bne.n	8008c18 <_reclaim_reent+0xa0>
 8008b8e:	69e3      	ldr	r3, [r4, #28]
 8008b90:	6819      	ldr	r1, [r3, #0]
 8008b92:	b111      	cbz	r1, 8008b9a <_reclaim_reent+0x22>
 8008b94:	4620      	mov	r0, r4
 8008b96:	f000 feab 	bl	80098f0 <_free_r>
 8008b9a:	6961      	ldr	r1, [r4, #20]
 8008b9c:	b111      	cbz	r1, 8008ba4 <_reclaim_reent+0x2c>
 8008b9e:	4620      	mov	r0, r4
 8008ba0:	f000 fea6 	bl	80098f0 <_free_r>
 8008ba4:	69e1      	ldr	r1, [r4, #28]
 8008ba6:	b111      	cbz	r1, 8008bae <_reclaim_reent+0x36>
 8008ba8:	4620      	mov	r0, r4
 8008baa:	f000 fea1 	bl	80098f0 <_free_r>
 8008bae:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008bb0:	b111      	cbz	r1, 8008bb8 <_reclaim_reent+0x40>
 8008bb2:	4620      	mov	r0, r4
 8008bb4:	f000 fe9c 	bl	80098f0 <_free_r>
 8008bb8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008bba:	b111      	cbz	r1, 8008bc2 <_reclaim_reent+0x4a>
 8008bbc:	4620      	mov	r0, r4
 8008bbe:	f000 fe97 	bl	80098f0 <_free_r>
 8008bc2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008bc4:	b111      	cbz	r1, 8008bcc <_reclaim_reent+0x54>
 8008bc6:	4620      	mov	r0, r4
 8008bc8:	f000 fe92 	bl	80098f0 <_free_r>
 8008bcc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008bce:	b111      	cbz	r1, 8008bd6 <_reclaim_reent+0x5e>
 8008bd0:	4620      	mov	r0, r4
 8008bd2:	f000 fe8d 	bl	80098f0 <_free_r>
 8008bd6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8008bd8:	b111      	cbz	r1, 8008be0 <_reclaim_reent+0x68>
 8008bda:	4620      	mov	r0, r4
 8008bdc:	f000 fe88 	bl	80098f0 <_free_r>
 8008be0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008be2:	b111      	cbz	r1, 8008bea <_reclaim_reent+0x72>
 8008be4:	4620      	mov	r0, r4
 8008be6:	f000 fe83 	bl	80098f0 <_free_r>
 8008bea:	6a23      	ldr	r3, [r4, #32]
 8008bec:	b1b3      	cbz	r3, 8008c1c <_reclaim_reent+0xa4>
 8008bee:	4620      	mov	r0, r4
 8008bf0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008bf4:	4718      	bx	r3
 8008bf6:	5949      	ldr	r1, [r1, r5]
 8008bf8:	b941      	cbnz	r1, 8008c0c <_reclaim_reent+0x94>
 8008bfa:	3504      	adds	r5, #4
 8008bfc:	69e3      	ldr	r3, [r4, #28]
 8008bfe:	2d80      	cmp	r5, #128	; 0x80
 8008c00:	68d9      	ldr	r1, [r3, #12]
 8008c02:	d1f8      	bne.n	8008bf6 <_reclaim_reent+0x7e>
 8008c04:	4620      	mov	r0, r4
 8008c06:	f000 fe73 	bl	80098f0 <_free_r>
 8008c0a:	e7c0      	b.n	8008b8e <_reclaim_reent+0x16>
 8008c0c:	680e      	ldr	r6, [r1, #0]
 8008c0e:	4620      	mov	r0, r4
 8008c10:	f000 fe6e 	bl	80098f0 <_free_r>
 8008c14:	4631      	mov	r1, r6
 8008c16:	e7ef      	b.n	8008bf8 <_reclaim_reent+0x80>
 8008c18:	2500      	movs	r5, #0
 8008c1a:	e7ef      	b.n	8008bfc <_reclaim_reent+0x84>
 8008c1c:	bd70      	pop	{r4, r5, r6, pc}
 8008c1e:	bf00      	nop
 8008c20:	2400006c 	.word	0x2400006c

08008c24 <_lseek_r>:
 8008c24:	b538      	push	{r3, r4, r5, lr}
 8008c26:	4d07      	ldr	r5, [pc, #28]	; (8008c44 <_lseek_r+0x20>)
 8008c28:	4604      	mov	r4, r0
 8008c2a:	4608      	mov	r0, r1
 8008c2c:	4611      	mov	r1, r2
 8008c2e:	2200      	movs	r2, #0
 8008c30:	602a      	str	r2, [r5, #0]
 8008c32:	461a      	mov	r2, r3
 8008c34:	f7f8 fd15 	bl	8001662 <_lseek>
 8008c38:	1c43      	adds	r3, r0, #1
 8008c3a:	d102      	bne.n	8008c42 <_lseek_r+0x1e>
 8008c3c:	682b      	ldr	r3, [r5, #0]
 8008c3e:	b103      	cbz	r3, 8008c42 <_lseek_r+0x1e>
 8008c40:	6023      	str	r3, [r4, #0]
 8008c42:	bd38      	pop	{r3, r4, r5, pc}
 8008c44:	24004464 	.word	0x24004464

08008c48 <_read_r>:
 8008c48:	b538      	push	{r3, r4, r5, lr}
 8008c4a:	4d07      	ldr	r5, [pc, #28]	; (8008c68 <_read_r+0x20>)
 8008c4c:	4604      	mov	r4, r0
 8008c4e:	4608      	mov	r0, r1
 8008c50:	4611      	mov	r1, r2
 8008c52:	2200      	movs	r2, #0
 8008c54:	602a      	str	r2, [r5, #0]
 8008c56:	461a      	mov	r2, r3
 8008c58:	f7f8 fca3 	bl	80015a2 <_read>
 8008c5c:	1c43      	adds	r3, r0, #1
 8008c5e:	d102      	bne.n	8008c66 <_read_r+0x1e>
 8008c60:	682b      	ldr	r3, [r5, #0]
 8008c62:	b103      	cbz	r3, 8008c66 <_read_r+0x1e>
 8008c64:	6023      	str	r3, [r4, #0]
 8008c66:	bd38      	pop	{r3, r4, r5, pc}
 8008c68:	24004464 	.word	0x24004464

08008c6c <_write_r>:
 8008c6c:	b538      	push	{r3, r4, r5, lr}
 8008c6e:	4d07      	ldr	r5, [pc, #28]	; (8008c8c <_write_r+0x20>)
 8008c70:	4604      	mov	r4, r0
 8008c72:	4608      	mov	r0, r1
 8008c74:	4611      	mov	r1, r2
 8008c76:	2200      	movs	r2, #0
 8008c78:	602a      	str	r2, [r5, #0]
 8008c7a:	461a      	mov	r2, r3
 8008c7c:	f7f8 fcae 	bl	80015dc <_write>
 8008c80:	1c43      	adds	r3, r0, #1
 8008c82:	d102      	bne.n	8008c8a <_write_r+0x1e>
 8008c84:	682b      	ldr	r3, [r5, #0]
 8008c86:	b103      	cbz	r3, 8008c8a <_write_r+0x1e>
 8008c88:	6023      	str	r3, [r4, #0]
 8008c8a:	bd38      	pop	{r3, r4, r5, pc}
 8008c8c:	24004464 	.word	0x24004464

08008c90 <__errno>:
 8008c90:	4b01      	ldr	r3, [pc, #4]	; (8008c98 <__errno+0x8>)
 8008c92:	6818      	ldr	r0, [r3, #0]
 8008c94:	4770      	bx	lr
 8008c96:	bf00      	nop
 8008c98:	2400006c 	.word	0x2400006c

08008c9c <__libc_init_array>:
 8008c9c:	b570      	push	{r4, r5, r6, lr}
 8008c9e:	4d0d      	ldr	r5, [pc, #52]	; (8008cd4 <__libc_init_array+0x38>)
 8008ca0:	4c0d      	ldr	r4, [pc, #52]	; (8008cd8 <__libc_init_array+0x3c>)
 8008ca2:	1b64      	subs	r4, r4, r5
 8008ca4:	10a4      	asrs	r4, r4, #2
 8008ca6:	2600      	movs	r6, #0
 8008ca8:	42a6      	cmp	r6, r4
 8008caa:	d109      	bne.n	8008cc0 <__libc_init_array+0x24>
 8008cac:	4d0b      	ldr	r5, [pc, #44]	; (8008cdc <__libc_init_array+0x40>)
 8008cae:	4c0c      	ldr	r4, [pc, #48]	; (8008ce0 <__libc_init_array+0x44>)
 8008cb0:	f002 f80e 	bl	800acd0 <_init>
 8008cb4:	1b64      	subs	r4, r4, r5
 8008cb6:	10a4      	asrs	r4, r4, #2
 8008cb8:	2600      	movs	r6, #0
 8008cba:	42a6      	cmp	r6, r4
 8008cbc:	d105      	bne.n	8008cca <__libc_init_array+0x2e>
 8008cbe:	bd70      	pop	{r4, r5, r6, pc}
 8008cc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cc4:	4798      	blx	r3
 8008cc6:	3601      	adds	r6, #1
 8008cc8:	e7ee      	b.n	8008ca8 <__libc_init_array+0xc>
 8008cca:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cce:	4798      	blx	r3
 8008cd0:	3601      	adds	r6, #1
 8008cd2:	e7f2      	b.n	8008cba <__libc_init_array+0x1e>
 8008cd4:	0800b10c 	.word	0x0800b10c
 8008cd8:	0800b10c 	.word	0x0800b10c
 8008cdc:	0800b10c 	.word	0x0800b10c
 8008ce0:	0800b110 	.word	0x0800b110

08008ce4 <__retarget_lock_init_recursive>:
 8008ce4:	4770      	bx	lr

08008ce6 <__retarget_lock_acquire_recursive>:
 8008ce6:	4770      	bx	lr

08008ce8 <__retarget_lock_release_recursive>:
 8008ce8:	4770      	bx	lr

08008cea <memcpy>:
 8008cea:	440a      	add	r2, r1
 8008cec:	4291      	cmp	r1, r2
 8008cee:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf2:	d100      	bne.n	8008cf6 <memcpy+0xc>
 8008cf4:	4770      	bx	lr
 8008cf6:	b510      	push	{r4, lr}
 8008cf8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cfc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d00:	4291      	cmp	r1, r2
 8008d02:	d1f9      	bne.n	8008cf8 <memcpy+0xe>
 8008d04:	bd10      	pop	{r4, pc}

08008d06 <quorem>:
 8008d06:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d0a:	6903      	ldr	r3, [r0, #16]
 8008d0c:	690c      	ldr	r4, [r1, #16]
 8008d0e:	42a3      	cmp	r3, r4
 8008d10:	4607      	mov	r7, r0
 8008d12:	db7e      	blt.n	8008e12 <quorem+0x10c>
 8008d14:	3c01      	subs	r4, #1
 8008d16:	f101 0814 	add.w	r8, r1, #20
 8008d1a:	f100 0514 	add.w	r5, r0, #20
 8008d1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d22:	9301      	str	r3, [sp, #4]
 8008d24:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008d28:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d2c:	3301      	adds	r3, #1
 8008d2e:	429a      	cmp	r2, r3
 8008d30:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008d34:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008d38:	fbb2 f6f3 	udiv	r6, r2, r3
 8008d3c:	d331      	bcc.n	8008da2 <quorem+0x9c>
 8008d3e:	f04f 0e00 	mov.w	lr, #0
 8008d42:	4640      	mov	r0, r8
 8008d44:	46ac      	mov	ip, r5
 8008d46:	46f2      	mov	sl, lr
 8008d48:	f850 2b04 	ldr.w	r2, [r0], #4
 8008d4c:	b293      	uxth	r3, r2
 8008d4e:	fb06 e303 	mla	r3, r6, r3, lr
 8008d52:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008d56:	0c1a      	lsrs	r2, r3, #16
 8008d58:	b29b      	uxth	r3, r3
 8008d5a:	ebaa 0303 	sub.w	r3, sl, r3
 8008d5e:	f8dc a000 	ldr.w	sl, [ip]
 8008d62:	fa13 f38a 	uxtah	r3, r3, sl
 8008d66:	fb06 220e 	mla	r2, r6, lr, r2
 8008d6a:	9300      	str	r3, [sp, #0]
 8008d6c:	9b00      	ldr	r3, [sp, #0]
 8008d6e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008d72:	b292      	uxth	r2, r2
 8008d74:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008d78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008d7c:	f8bd 3000 	ldrh.w	r3, [sp]
 8008d80:	4581      	cmp	r9, r0
 8008d82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d86:	f84c 3b04 	str.w	r3, [ip], #4
 8008d8a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008d8e:	d2db      	bcs.n	8008d48 <quorem+0x42>
 8008d90:	f855 300b 	ldr.w	r3, [r5, fp]
 8008d94:	b92b      	cbnz	r3, 8008da2 <quorem+0x9c>
 8008d96:	9b01      	ldr	r3, [sp, #4]
 8008d98:	3b04      	subs	r3, #4
 8008d9a:	429d      	cmp	r5, r3
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	d32c      	bcc.n	8008dfa <quorem+0xf4>
 8008da0:	613c      	str	r4, [r7, #16]
 8008da2:	4638      	mov	r0, r7
 8008da4:	f001 f920 	bl	8009fe8 <__mcmp>
 8008da8:	2800      	cmp	r0, #0
 8008daa:	db22      	blt.n	8008df2 <quorem+0xec>
 8008dac:	3601      	adds	r6, #1
 8008dae:	4629      	mov	r1, r5
 8008db0:	2000      	movs	r0, #0
 8008db2:	f858 2b04 	ldr.w	r2, [r8], #4
 8008db6:	f8d1 c000 	ldr.w	ip, [r1]
 8008dba:	b293      	uxth	r3, r2
 8008dbc:	1ac3      	subs	r3, r0, r3
 8008dbe:	0c12      	lsrs	r2, r2, #16
 8008dc0:	fa13 f38c 	uxtah	r3, r3, ip
 8008dc4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008dc8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008dcc:	b29b      	uxth	r3, r3
 8008dce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008dd2:	45c1      	cmp	r9, r8
 8008dd4:	f841 3b04 	str.w	r3, [r1], #4
 8008dd8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008ddc:	d2e9      	bcs.n	8008db2 <quorem+0xac>
 8008dde:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008de2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008de6:	b922      	cbnz	r2, 8008df2 <quorem+0xec>
 8008de8:	3b04      	subs	r3, #4
 8008dea:	429d      	cmp	r5, r3
 8008dec:	461a      	mov	r2, r3
 8008dee:	d30a      	bcc.n	8008e06 <quorem+0x100>
 8008df0:	613c      	str	r4, [r7, #16]
 8008df2:	4630      	mov	r0, r6
 8008df4:	b003      	add	sp, #12
 8008df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dfa:	6812      	ldr	r2, [r2, #0]
 8008dfc:	3b04      	subs	r3, #4
 8008dfe:	2a00      	cmp	r2, #0
 8008e00:	d1ce      	bne.n	8008da0 <quorem+0x9a>
 8008e02:	3c01      	subs	r4, #1
 8008e04:	e7c9      	b.n	8008d9a <quorem+0x94>
 8008e06:	6812      	ldr	r2, [r2, #0]
 8008e08:	3b04      	subs	r3, #4
 8008e0a:	2a00      	cmp	r2, #0
 8008e0c:	d1f0      	bne.n	8008df0 <quorem+0xea>
 8008e0e:	3c01      	subs	r4, #1
 8008e10:	e7eb      	b.n	8008dea <quorem+0xe4>
 8008e12:	2000      	movs	r0, #0
 8008e14:	e7ee      	b.n	8008df4 <quorem+0xee>
	...

08008e18 <_dtoa_r>:
 8008e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e1c:	ed2d 8b02 	vpush	{d8}
 8008e20:	69c5      	ldr	r5, [r0, #28]
 8008e22:	b091      	sub	sp, #68	; 0x44
 8008e24:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008e28:	ec59 8b10 	vmov	r8, r9, d0
 8008e2c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8008e2e:	9106      	str	r1, [sp, #24]
 8008e30:	4606      	mov	r6, r0
 8008e32:	9208      	str	r2, [sp, #32]
 8008e34:	930c      	str	r3, [sp, #48]	; 0x30
 8008e36:	b975      	cbnz	r5, 8008e56 <_dtoa_r+0x3e>
 8008e38:	2010      	movs	r0, #16
 8008e3a:	f000 fda5 	bl	8009988 <malloc>
 8008e3e:	4602      	mov	r2, r0
 8008e40:	61f0      	str	r0, [r6, #28]
 8008e42:	b920      	cbnz	r0, 8008e4e <_dtoa_r+0x36>
 8008e44:	4ba6      	ldr	r3, [pc, #664]	; (80090e0 <_dtoa_r+0x2c8>)
 8008e46:	21ef      	movs	r1, #239	; 0xef
 8008e48:	48a6      	ldr	r0, [pc, #664]	; (80090e4 <_dtoa_r+0x2cc>)
 8008e4a:	f001 fbfd 	bl	800a648 <__assert_func>
 8008e4e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008e52:	6005      	str	r5, [r0, #0]
 8008e54:	60c5      	str	r5, [r0, #12]
 8008e56:	69f3      	ldr	r3, [r6, #28]
 8008e58:	6819      	ldr	r1, [r3, #0]
 8008e5a:	b151      	cbz	r1, 8008e72 <_dtoa_r+0x5a>
 8008e5c:	685a      	ldr	r2, [r3, #4]
 8008e5e:	604a      	str	r2, [r1, #4]
 8008e60:	2301      	movs	r3, #1
 8008e62:	4093      	lsls	r3, r2
 8008e64:	608b      	str	r3, [r1, #8]
 8008e66:	4630      	mov	r0, r6
 8008e68:	f000 fe82 	bl	8009b70 <_Bfree>
 8008e6c:	69f3      	ldr	r3, [r6, #28]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	601a      	str	r2, [r3, #0]
 8008e72:	f1b9 0300 	subs.w	r3, r9, #0
 8008e76:	bfbb      	ittet	lt
 8008e78:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008e7c:	9303      	strlt	r3, [sp, #12]
 8008e7e:	2300      	movge	r3, #0
 8008e80:	2201      	movlt	r2, #1
 8008e82:	bfac      	ite	ge
 8008e84:	6023      	strge	r3, [r4, #0]
 8008e86:	6022      	strlt	r2, [r4, #0]
 8008e88:	4b97      	ldr	r3, [pc, #604]	; (80090e8 <_dtoa_r+0x2d0>)
 8008e8a:	9c03      	ldr	r4, [sp, #12]
 8008e8c:	43a3      	bics	r3, r4
 8008e8e:	d11c      	bne.n	8008eca <_dtoa_r+0xb2>
 8008e90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008e92:	f242 730f 	movw	r3, #9999	; 0x270f
 8008e96:	6013      	str	r3, [r2, #0]
 8008e98:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8008e9c:	ea53 0308 	orrs.w	r3, r3, r8
 8008ea0:	f000 84fb 	beq.w	800989a <_dtoa_r+0xa82>
 8008ea4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008ea6:	b963      	cbnz	r3, 8008ec2 <_dtoa_r+0xaa>
 8008ea8:	4b90      	ldr	r3, [pc, #576]	; (80090ec <_dtoa_r+0x2d4>)
 8008eaa:	e020      	b.n	8008eee <_dtoa_r+0xd6>
 8008eac:	4b90      	ldr	r3, [pc, #576]	; (80090f0 <_dtoa_r+0x2d8>)
 8008eae:	9301      	str	r3, [sp, #4]
 8008eb0:	3308      	adds	r3, #8
 8008eb2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008eb4:	6013      	str	r3, [r2, #0]
 8008eb6:	9801      	ldr	r0, [sp, #4]
 8008eb8:	b011      	add	sp, #68	; 0x44
 8008eba:	ecbd 8b02 	vpop	{d8}
 8008ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ec2:	4b8a      	ldr	r3, [pc, #552]	; (80090ec <_dtoa_r+0x2d4>)
 8008ec4:	9301      	str	r3, [sp, #4]
 8008ec6:	3303      	adds	r3, #3
 8008ec8:	e7f3      	b.n	8008eb2 <_dtoa_r+0x9a>
 8008eca:	ed9d 8b02 	vldr	d8, [sp, #8]
 8008ece:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008ed2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ed6:	d10c      	bne.n	8008ef2 <_dtoa_r+0xda>
 8008ed8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008eda:	2301      	movs	r3, #1
 8008edc:	6013      	str	r3, [r2, #0]
 8008ede:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	f000 84d7 	beq.w	8009894 <_dtoa_r+0xa7c>
 8008ee6:	4b83      	ldr	r3, [pc, #524]	; (80090f4 <_dtoa_r+0x2dc>)
 8008ee8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008eea:	6013      	str	r3, [r2, #0]
 8008eec:	3b01      	subs	r3, #1
 8008eee:	9301      	str	r3, [sp, #4]
 8008ef0:	e7e1      	b.n	8008eb6 <_dtoa_r+0x9e>
 8008ef2:	aa0e      	add	r2, sp, #56	; 0x38
 8008ef4:	a90f      	add	r1, sp, #60	; 0x3c
 8008ef6:	4630      	mov	r0, r6
 8008ef8:	eeb0 0b48 	vmov.f64	d0, d8
 8008efc:	f001 f91a 	bl	800a134 <__d2b>
 8008f00:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8008f04:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f06:	4605      	mov	r5, r0
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d046      	beq.n	8008f9a <_dtoa_r+0x182>
 8008f0c:	eeb0 7b48 	vmov.f64	d7, d8
 8008f10:	ee18 1a90 	vmov	r1, s17
 8008f14:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008f18:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8008f1c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008f20:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008f24:	2000      	movs	r0, #0
 8008f26:	ee07 1a90 	vmov	s15, r1
 8008f2a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8008f2e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 80090c8 <_dtoa_r+0x2b0>
 8008f32:	ee37 7b46 	vsub.f64	d7, d7, d6
 8008f36:	ed9f 6b66 	vldr	d6, [pc, #408]	; 80090d0 <_dtoa_r+0x2b8>
 8008f3a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008f3e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 80090d8 <_dtoa_r+0x2c0>
 8008f42:	ee07 3a90 	vmov	s15, r3
 8008f46:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8008f4a:	eeb0 7b46 	vmov.f64	d7, d6
 8008f4e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8008f52:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8008f56:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8008f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f5e:	ee16 ba90 	vmov	fp, s13
 8008f62:	9009      	str	r0, [sp, #36]	; 0x24
 8008f64:	d508      	bpl.n	8008f78 <_dtoa_r+0x160>
 8008f66:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8008f6a:	eeb4 6b47 	vcmp.f64	d6, d7
 8008f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f72:	bf18      	it	ne
 8008f74:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8008f78:	f1bb 0f16 	cmp.w	fp, #22
 8008f7c:	d82b      	bhi.n	8008fd6 <_dtoa_r+0x1be>
 8008f7e:	495e      	ldr	r1, [pc, #376]	; (80090f8 <_dtoa_r+0x2e0>)
 8008f80:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8008f84:	ed91 7b00 	vldr	d7, [r1]
 8008f88:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f90:	d501      	bpl.n	8008f96 <_dtoa_r+0x17e>
 8008f92:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008f96:	2100      	movs	r1, #0
 8008f98:	e01e      	b.n	8008fd8 <_dtoa_r+0x1c0>
 8008f9a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f9c:	4413      	add	r3, r2
 8008f9e:	f203 4132 	addw	r1, r3, #1074	; 0x432
 8008fa2:	2920      	cmp	r1, #32
 8008fa4:	bfc1      	itttt	gt
 8008fa6:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 8008faa:	408c      	lslgt	r4, r1
 8008fac:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8008fb0:	fa28 f101 	lsrgt.w	r1, r8, r1
 8008fb4:	bfd6      	itet	le
 8008fb6:	f1c1 0120 	rsble	r1, r1, #32
 8008fba:	4321      	orrgt	r1, r4
 8008fbc:	fa08 f101 	lslle.w	r1, r8, r1
 8008fc0:	ee07 1a90 	vmov	s15, r1
 8008fc4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008fc8:	3b01      	subs	r3, #1
 8008fca:	ee17 1a90 	vmov	r1, s15
 8008fce:	2001      	movs	r0, #1
 8008fd0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008fd4:	e7a7      	b.n	8008f26 <_dtoa_r+0x10e>
 8008fd6:	2101      	movs	r1, #1
 8008fd8:	1ad2      	subs	r2, r2, r3
 8008fda:	1e53      	subs	r3, r2, #1
 8008fdc:	9305      	str	r3, [sp, #20]
 8008fde:	bf45      	ittet	mi
 8008fe0:	f1c2 0301 	rsbmi	r3, r2, #1
 8008fe4:	9304      	strmi	r3, [sp, #16]
 8008fe6:	2300      	movpl	r3, #0
 8008fe8:	2300      	movmi	r3, #0
 8008fea:	bf4c      	ite	mi
 8008fec:	9305      	strmi	r3, [sp, #20]
 8008fee:	9304      	strpl	r3, [sp, #16]
 8008ff0:	f1bb 0f00 	cmp.w	fp, #0
 8008ff4:	910b      	str	r1, [sp, #44]	; 0x2c
 8008ff6:	db18      	blt.n	800902a <_dtoa_r+0x212>
 8008ff8:	9b05      	ldr	r3, [sp, #20]
 8008ffa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8008ffe:	445b      	add	r3, fp
 8009000:	9305      	str	r3, [sp, #20]
 8009002:	2300      	movs	r3, #0
 8009004:	9a06      	ldr	r2, [sp, #24]
 8009006:	2a09      	cmp	r2, #9
 8009008:	d848      	bhi.n	800909c <_dtoa_r+0x284>
 800900a:	2a05      	cmp	r2, #5
 800900c:	bfc4      	itt	gt
 800900e:	3a04      	subgt	r2, #4
 8009010:	9206      	strgt	r2, [sp, #24]
 8009012:	9a06      	ldr	r2, [sp, #24]
 8009014:	f1a2 0202 	sub.w	r2, r2, #2
 8009018:	bfcc      	ite	gt
 800901a:	2400      	movgt	r4, #0
 800901c:	2401      	movle	r4, #1
 800901e:	2a03      	cmp	r2, #3
 8009020:	d847      	bhi.n	80090b2 <_dtoa_r+0x29a>
 8009022:	e8df f002 	tbb	[pc, r2]
 8009026:	2d0b      	.short	0x2d0b
 8009028:	392b      	.short	0x392b
 800902a:	9b04      	ldr	r3, [sp, #16]
 800902c:	2200      	movs	r2, #0
 800902e:	eba3 030b 	sub.w	r3, r3, fp
 8009032:	9304      	str	r3, [sp, #16]
 8009034:	920a      	str	r2, [sp, #40]	; 0x28
 8009036:	f1cb 0300 	rsb	r3, fp, #0
 800903a:	e7e3      	b.n	8009004 <_dtoa_r+0x1ec>
 800903c:	2200      	movs	r2, #0
 800903e:	9207      	str	r2, [sp, #28]
 8009040:	9a08      	ldr	r2, [sp, #32]
 8009042:	2a00      	cmp	r2, #0
 8009044:	dc38      	bgt.n	80090b8 <_dtoa_r+0x2a0>
 8009046:	f04f 0a01 	mov.w	sl, #1
 800904a:	46d1      	mov	r9, sl
 800904c:	4652      	mov	r2, sl
 800904e:	f8cd a020 	str.w	sl, [sp, #32]
 8009052:	69f7      	ldr	r7, [r6, #28]
 8009054:	2100      	movs	r1, #0
 8009056:	2004      	movs	r0, #4
 8009058:	f100 0c14 	add.w	ip, r0, #20
 800905c:	4594      	cmp	ip, r2
 800905e:	d930      	bls.n	80090c2 <_dtoa_r+0x2aa>
 8009060:	6079      	str	r1, [r7, #4]
 8009062:	4630      	mov	r0, r6
 8009064:	930d      	str	r3, [sp, #52]	; 0x34
 8009066:	f000 fd43 	bl	8009af0 <_Balloc>
 800906a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800906c:	9001      	str	r0, [sp, #4]
 800906e:	4602      	mov	r2, r0
 8009070:	2800      	cmp	r0, #0
 8009072:	d145      	bne.n	8009100 <_dtoa_r+0x2e8>
 8009074:	4b21      	ldr	r3, [pc, #132]	; (80090fc <_dtoa_r+0x2e4>)
 8009076:	f240 11af 	movw	r1, #431	; 0x1af
 800907a:	e6e5      	b.n	8008e48 <_dtoa_r+0x30>
 800907c:	2201      	movs	r2, #1
 800907e:	e7de      	b.n	800903e <_dtoa_r+0x226>
 8009080:	2200      	movs	r2, #0
 8009082:	9207      	str	r2, [sp, #28]
 8009084:	9a08      	ldr	r2, [sp, #32]
 8009086:	eb0b 0a02 	add.w	sl, fp, r2
 800908a:	f10a 0901 	add.w	r9, sl, #1
 800908e:	464a      	mov	r2, r9
 8009090:	2a01      	cmp	r2, #1
 8009092:	bfb8      	it	lt
 8009094:	2201      	movlt	r2, #1
 8009096:	e7dc      	b.n	8009052 <_dtoa_r+0x23a>
 8009098:	2201      	movs	r2, #1
 800909a:	e7f2      	b.n	8009082 <_dtoa_r+0x26a>
 800909c:	2401      	movs	r4, #1
 800909e:	2200      	movs	r2, #0
 80090a0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80090a4:	f04f 3aff 	mov.w	sl, #4294967295
 80090a8:	2100      	movs	r1, #0
 80090aa:	46d1      	mov	r9, sl
 80090ac:	2212      	movs	r2, #18
 80090ae:	9108      	str	r1, [sp, #32]
 80090b0:	e7cf      	b.n	8009052 <_dtoa_r+0x23a>
 80090b2:	2201      	movs	r2, #1
 80090b4:	9207      	str	r2, [sp, #28]
 80090b6:	e7f5      	b.n	80090a4 <_dtoa_r+0x28c>
 80090b8:	f8dd a020 	ldr.w	sl, [sp, #32]
 80090bc:	46d1      	mov	r9, sl
 80090be:	4652      	mov	r2, sl
 80090c0:	e7c7      	b.n	8009052 <_dtoa_r+0x23a>
 80090c2:	3101      	adds	r1, #1
 80090c4:	0040      	lsls	r0, r0, #1
 80090c6:	e7c7      	b.n	8009058 <_dtoa_r+0x240>
 80090c8:	636f4361 	.word	0x636f4361
 80090cc:	3fd287a7 	.word	0x3fd287a7
 80090d0:	8b60c8b3 	.word	0x8b60c8b3
 80090d4:	3fc68a28 	.word	0x3fc68a28
 80090d8:	509f79fb 	.word	0x509f79fb
 80090dc:	3fd34413 	.word	0x3fd34413
 80090e0:	0800add1 	.word	0x0800add1
 80090e4:	0800ade8 	.word	0x0800ade8
 80090e8:	7ff00000 	.word	0x7ff00000
 80090ec:	0800adcd 	.word	0x0800adcd
 80090f0:	0800adc4 	.word	0x0800adc4
 80090f4:	0800ada1 	.word	0x0800ada1
 80090f8:	0800aed8 	.word	0x0800aed8
 80090fc:	0800ae40 	.word	0x0800ae40
 8009100:	69f2      	ldr	r2, [r6, #28]
 8009102:	9901      	ldr	r1, [sp, #4]
 8009104:	6011      	str	r1, [r2, #0]
 8009106:	f1b9 0f0e 	cmp.w	r9, #14
 800910a:	d86c      	bhi.n	80091e6 <_dtoa_r+0x3ce>
 800910c:	2c00      	cmp	r4, #0
 800910e:	d06a      	beq.n	80091e6 <_dtoa_r+0x3ce>
 8009110:	f1bb 0f00 	cmp.w	fp, #0
 8009114:	f340 80a0 	ble.w	8009258 <_dtoa_r+0x440>
 8009118:	4ac1      	ldr	r2, [pc, #772]	; (8009420 <_dtoa_r+0x608>)
 800911a:	f00b 010f 	and.w	r1, fp, #15
 800911e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8009122:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009126:	ed92 7b00 	vldr	d7, [r2]
 800912a:	ea4f 122b 	mov.w	r2, fp, asr #4
 800912e:	f000 8087 	beq.w	8009240 <_dtoa_r+0x428>
 8009132:	49bc      	ldr	r1, [pc, #752]	; (8009424 <_dtoa_r+0x60c>)
 8009134:	ed91 6b08 	vldr	d6, [r1, #32]
 8009138:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800913c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8009140:	f002 020f 	and.w	r2, r2, #15
 8009144:	2103      	movs	r1, #3
 8009146:	48b7      	ldr	r0, [pc, #732]	; (8009424 <_dtoa_r+0x60c>)
 8009148:	2a00      	cmp	r2, #0
 800914a:	d17b      	bne.n	8009244 <_dtoa_r+0x42c>
 800914c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009150:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009154:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009158:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800915a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800915e:	2a00      	cmp	r2, #0
 8009160:	f000 80a0 	beq.w	80092a4 <_dtoa_r+0x48c>
 8009164:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8009168:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800916c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009170:	f140 8098 	bpl.w	80092a4 <_dtoa_r+0x48c>
 8009174:	f1b9 0f00 	cmp.w	r9, #0
 8009178:	f000 8094 	beq.w	80092a4 <_dtoa_r+0x48c>
 800917c:	f1ba 0f00 	cmp.w	sl, #0
 8009180:	dd2f      	ble.n	80091e2 <_dtoa_r+0x3ca>
 8009182:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8009186:	ee27 7b06 	vmul.f64	d7, d7, d6
 800918a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800918e:	f10b 32ff 	add.w	r2, fp, #4294967295
 8009192:	3101      	adds	r1, #1
 8009194:	4654      	mov	r4, sl
 8009196:	ed9d 6b02 	vldr	d6, [sp, #8]
 800919a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800919e:	ee07 1a90 	vmov	s15, r1
 80091a2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80091a6:	eea7 5b06 	vfma.f64	d5, d7, d6
 80091aa:	ee15 7a90 	vmov	r7, s11
 80091ae:	ec51 0b15 	vmov	r0, r1, d5
 80091b2:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 80091b6:	2c00      	cmp	r4, #0
 80091b8:	d177      	bne.n	80092aa <_dtoa_r+0x492>
 80091ba:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80091be:	ee36 6b47 	vsub.f64	d6, d6, d7
 80091c2:	ec41 0b17 	vmov	d7, r0, r1
 80091c6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80091ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091ce:	f300 826a 	bgt.w	80096a6 <_dtoa_r+0x88e>
 80091d2:	eeb1 7b47 	vneg.f64	d7, d7
 80091d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80091da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091de:	f100 8260 	bmi.w	80096a2 <_dtoa_r+0x88a>
 80091e2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80091e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80091e8:	2a00      	cmp	r2, #0
 80091ea:	f2c0 811d 	blt.w	8009428 <_dtoa_r+0x610>
 80091ee:	f1bb 0f0e 	cmp.w	fp, #14
 80091f2:	f300 8119 	bgt.w	8009428 <_dtoa_r+0x610>
 80091f6:	4b8a      	ldr	r3, [pc, #552]	; (8009420 <_dtoa_r+0x608>)
 80091f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80091fc:	ed93 6b00 	vldr	d6, [r3]
 8009200:	9b08      	ldr	r3, [sp, #32]
 8009202:	2b00      	cmp	r3, #0
 8009204:	f280 80b7 	bge.w	8009376 <_dtoa_r+0x55e>
 8009208:	f1b9 0f00 	cmp.w	r9, #0
 800920c:	f300 80b3 	bgt.w	8009376 <_dtoa_r+0x55e>
 8009210:	f040 8246 	bne.w	80096a0 <_dtoa_r+0x888>
 8009214:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8009218:	ee26 6b07 	vmul.f64	d6, d6, d7
 800921c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009220:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009228:	464c      	mov	r4, r9
 800922a:	464f      	mov	r7, r9
 800922c:	f280 821c 	bge.w	8009668 <_dtoa_r+0x850>
 8009230:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009234:	2331      	movs	r3, #49	; 0x31
 8009236:	f808 3b01 	strb.w	r3, [r8], #1
 800923a:	f10b 0b01 	add.w	fp, fp, #1
 800923e:	e218      	b.n	8009672 <_dtoa_r+0x85a>
 8009240:	2102      	movs	r1, #2
 8009242:	e780      	b.n	8009146 <_dtoa_r+0x32e>
 8009244:	07d4      	lsls	r4, r2, #31
 8009246:	d504      	bpl.n	8009252 <_dtoa_r+0x43a>
 8009248:	ed90 6b00 	vldr	d6, [r0]
 800924c:	3101      	adds	r1, #1
 800924e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009252:	1052      	asrs	r2, r2, #1
 8009254:	3008      	adds	r0, #8
 8009256:	e777      	b.n	8009148 <_dtoa_r+0x330>
 8009258:	d022      	beq.n	80092a0 <_dtoa_r+0x488>
 800925a:	f1cb 0200 	rsb	r2, fp, #0
 800925e:	4970      	ldr	r1, [pc, #448]	; (8009420 <_dtoa_r+0x608>)
 8009260:	f002 000f 	and.w	r0, r2, #15
 8009264:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009268:	ed91 7b00 	vldr	d7, [r1]
 800926c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8009270:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009274:	486b      	ldr	r0, [pc, #428]	; (8009424 <_dtoa_r+0x60c>)
 8009276:	1112      	asrs	r2, r2, #4
 8009278:	2400      	movs	r4, #0
 800927a:	2102      	movs	r1, #2
 800927c:	b92a      	cbnz	r2, 800928a <_dtoa_r+0x472>
 800927e:	2c00      	cmp	r4, #0
 8009280:	f43f af6a 	beq.w	8009158 <_dtoa_r+0x340>
 8009284:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009288:	e766      	b.n	8009158 <_dtoa_r+0x340>
 800928a:	07d7      	lsls	r7, r2, #31
 800928c:	d505      	bpl.n	800929a <_dtoa_r+0x482>
 800928e:	ed90 6b00 	vldr	d6, [r0]
 8009292:	3101      	adds	r1, #1
 8009294:	2401      	movs	r4, #1
 8009296:	ee27 7b06 	vmul.f64	d7, d7, d6
 800929a:	1052      	asrs	r2, r2, #1
 800929c:	3008      	adds	r0, #8
 800929e:	e7ed      	b.n	800927c <_dtoa_r+0x464>
 80092a0:	2102      	movs	r1, #2
 80092a2:	e759      	b.n	8009158 <_dtoa_r+0x340>
 80092a4:	465a      	mov	r2, fp
 80092a6:	464c      	mov	r4, r9
 80092a8:	e775      	b.n	8009196 <_dtoa_r+0x37e>
 80092aa:	ec41 0b17 	vmov	d7, r0, r1
 80092ae:	495c      	ldr	r1, [pc, #368]	; (8009420 <_dtoa_r+0x608>)
 80092b0:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80092b4:	ed11 4b02 	vldr	d4, [r1, #-8]
 80092b8:	9901      	ldr	r1, [sp, #4]
 80092ba:	440c      	add	r4, r1
 80092bc:	9907      	ldr	r1, [sp, #28]
 80092be:	b351      	cbz	r1, 8009316 <_dtoa_r+0x4fe>
 80092c0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80092c4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80092c8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80092cc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80092d0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80092d4:	ee35 7b47 	vsub.f64	d7, d5, d7
 80092d8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80092dc:	ee14 1a90 	vmov	r1, s9
 80092e0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80092e4:	3130      	adds	r1, #48	; 0x30
 80092e6:	ee36 6b45 	vsub.f64	d6, d6, d5
 80092ea:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80092ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092f2:	f808 1b01 	strb.w	r1, [r8], #1
 80092f6:	d439      	bmi.n	800936c <_dtoa_r+0x554>
 80092f8:	ee32 5b46 	vsub.f64	d5, d2, d6
 80092fc:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8009300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009304:	d472      	bmi.n	80093ec <_dtoa_r+0x5d4>
 8009306:	45a0      	cmp	r8, r4
 8009308:	f43f af6b 	beq.w	80091e2 <_dtoa_r+0x3ca>
 800930c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8009310:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009314:	e7e0      	b.n	80092d8 <_dtoa_r+0x4c0>
 8009316:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800931a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800931e:	4620      	mov	r0, r4
 8009320:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8009324:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009328:	ee14 1a90 	vmov	r1, s9
 800932c:	3130      	adds	r1, #48	; 0x30
 800932e:	f808 1b01 	strb.w	r1, [r8], #1
 8009332:	45a0      	cmp	r8, r4
 8009334:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009338:	ee36 6b45 	vsub.f64	d6, d6, d5
 800933c:	d118      	bne.n	8009370 <_dtoa_r+0x558>
 800933e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8009342:	ee37 4b05 	vadd.f64	d4, d7, d5
 8009346:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800934a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800934e:	dc4d      	bgt.n	80093ec <_dtoa_r+0x5d4>
 8009350:	ee35 5b47 	vsub.f64	d5, d5, d7
 8009354:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8009358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800935c:	f57f af41 	bpl.w	80091e2 <_dtoa_r+0x3ca>
 8009360:	4680      	mov	r8, r0
 8009362:	3801      	subs	r0, #1
 8009364:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8009368:	2b30      	cmp	r3, #48	; 0x30
 800936a:	d0f9      	beq.n	8009360 <_dtoa_r+0x548>
 800936c:	4693      	mov	fp, r2
 800936e:	e02a      	b.n	80093c6 <_dtoa_r+0x5ae>
 8009370:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009374:	e7d6      	b.n	8009324 <_dtoa_r+0x50c>
 8009376:	ed9d 7b02 	vldr	d7, [sp, #8]
 800937a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800937e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009382:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8009386:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800938a:	ee15 3a10 	vmov	r3, s10
 800938e:	3330      	adds	r3, #48	; 0x30
 8009390:	f808 3b01 	strb.w	r3, [r8], #1
 8009394:	9b01      	ldr	r3, [sp, #4]
 8009396:	eba8 0303 	sub.w	r3, r8, r3
 800939a:	4599      	cmp	r9, r3
 800939c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80093a0:	eea3 7b46 	vfms.f64	d7, d3, d6
 80093a4:	d133      	bne.n	800940e <_dtoa_r+0x5f6>
 80093a6:	ee37 7b07 	vadd.f64	d7, d7, d7
 80093aa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80093ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093b2:	dc1a      	bgt.n	80093ea <_dtoa_r+0x5d2>
 80093b4:	eeb4 7b46 	vcmp.f64	d7, d6
 80093b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093bc:	d103      	bne.n	80093c6 <_dtoa_r+0x5ae>
 80093be:	ee15 3a10 	vmov	r3, s10
 80093c2:	07d9      	lsls	r1, r3, #31
 80093c4:	d411      	bmi.n	80093ea <_dtoa_r+0x5d2>
 80093c6:	4629      	mov	r1, r5
 80093c8:	4630      	mov	r0, r6
 80093ca:	f000 fbd1 	bl	8009b70 <_Bfree>
 80093ce:	2300      	movs	r3, #0
 80093d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80093d2:	f888 3000 	strb.w	r3, [r8]
 80093d6:	f10b 0301 	add.w	r3, fp, #1
 80093da:	6013      	str	r3, [r2, #0]
 80093dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80093de:	2b00      	cmp	r3, #0
 80093e0:	f43f ad69 	beq.w	8008eb6 <_dtoa_r+0x9e>
 80093e4:	f8c3 8000 	str.w	r8, [r3]
 80093e8:	e565      	b.n	8008eb6 <_dtoa_r+0x9e>
 80093ea:	465a      	mov	r2, fp
 80093ec:	4643      	mov	r3, r8
 80093ee:	4698      	mov	r8, r3
 80093f0:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 80093f4:	2939      	cmp	r1, #57	; 0x39
 80093f6:	d106      	bne.n	8009406 <_dtoa_r+0x5ee>
 80093f8:	9901      	ldr	r1, [sp, #4]
 80093fa:	4299      	cmp	r1, r3
 80093fc:	d1f7      	bne.n	80093ee <_dtoa_r+0x5d6>
 80093fe:	9801      	ldr	r0, [sp, #4]
 8009400:	2130      	movs	r1, #48	; 0x30
 8009402:	3201      	adds	r2, #1
 8009404:	7001      	strb	r1, [r0, #0]
 8009406:	7819      	ldrb	r1, [r3, #0]
 8009408:	3101      	adds	r1, #1
 800940a:	7019      	strb	r1, [r3, #0]
 800940c:	e7ae      	b.n	800936c <_dtoa_r+0x554>
 800940e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8009412:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800941a:	d1b2      	bne.n	8009382 <_dtoa_r+0x56a>
 800941c:	e7d3      	b.n	80093c6 <_dtoa_r+0x5ae>
 800941e:	bf00      	nop
 8009420:	0800aed8 	.word	0x0800aed8
 8009424:	0800aeb0 	.word	0x0800aeb0
 8009428:	9907      	ldr	r1, [sp, #28]
 800942a:	2900      	cmp	r1, #0
 800942c:	f000 80d0 	beq.w	80095d0 <_dtoa_r+0x7b8>
 8009430:	9906      	ldr	r1, [sp, #24]
 8009432:	2901      	cmp	r1, #1
 8009434:	f300 80b4 	bgt.w	80095a0 <_dtoa_r+0x788>
 8009438:	9909      	ldr	r1, [sp, #36]	; 0x24
 800943a:	2900      	cmp	r1, #0
 800943c:	f000 80ac 	beq.w	8009598 <_dtoa_r+0x780>
 8009440:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009444:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8009448:	461c      	mov	r4, r3
 800944a:	9309      	str	r3, [sp, #36]	; 0x24
 800944c:	9b04      	ldr	r3, [sp, #16]
 800944e:	4413      	add	r3, r2
 8009450:	9304      	str	r3, [sp, #16]
 8009452:	9b05      	ldr	r3, [sp, #20]
 8009454:	2101      	movs	r1, #1
 8009456:	4413      	add	r3, r2
 8009458:	4630      	mov	r0, r6
 800945a:	9305      	str	r3, [sp, #20]
 800945c:	f000 fc3e 	bl	8009cdc <__i2b>
 8009460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009462:	4607      	mov	r7, r0
 8009464:	f1b8 0f00 	cmp.w	r8, #0
 8009468:	d00d      	beq.n	8009486 <_dtoa_r+0x66e>
 800946a:	9a05      	ldr	r2, [sp, #20]
 800946c:	2a00      	cmp	r2, #0
 800946e:	dd0a      	ble.n	8009486 <_dtoa_r+0x66e>
 8009470:	4542      	cmp	r2, r8
 8009472:	9904      	ldr	r1, [sp, #16]
 8009474:	bfa8      	it	ge
 8009476:	4642      	movge	r2, r8
 8009478:	1a89      	subs	r1, r1, r2
 800947a:	9104      	str	r1, [sp, #16]
 800947c:	9905      	ldr	r1, [sp, #20]
 800947e:	eba8 0802 	sub.w	r8, r8, r2
 8009482:	1a8a      	subs	r2, r1, r2
 8009484:	9205      	str	r2, [sp, #20]
 8009486:	b303      	cbz	r3, 80094ca <_dtoa_r+0x6b2>
 8009488:	9a07      	ldr	r2, [sp, #28]
 800948a:	2a00      	cmp	r2, #0
 800948c:	f000 80a5 	beq.w	80095da <_dtoa_r+0x7c2>
 8009490:	2c00      	cmp	r4, #0
 8009492:	dd13      	ble.n	80094bc <_dtoa_r+0x6a4>
 8009494:	4639      	mov	r1, r7
 8009496:	4622      	mov	r2, r4
 8009498:	4630      	mov	r0, r6
 800949a:	930d      	str	r3, [sp, #52]	; 0x34
 800949c:	f000 fcde 	bl	8009e5c <__pow5mult>
 80094a0:	462a      	mov	r2, r5
 80094a2:	4601      	mov	r1, r0
 80094a4:	4607      	mov	r7, r0
 80094a6:	4630      	mov	r0, r6
 80094a8:	f000 fc2e 	bl	8009d08 <__multiply>
 80094ac:	4629      	mov	r1, r5
 80094ae:	9009      	str	r0, [sp, #36]	; 0x24
 80094b0:	4630      	mov	r0, r6
 80094b2:	f000 fb5d 	bl	8009b70 <_Bfree>
 80094b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094ba:	4615      	mov	r5, r2
 80094bc:	1b1a      	subs	r2, r3, r4
 80094be:	d004      	beq.n	80094ca <_dtoa_r+0x6b2>
 80094c0:	4629      	mov	r1, r5
 80094c2:	4630      	mov	r0, r6
 80094c4:	f000 fcca 	bl	8009e5c <__pow5mult>
 80094c8:	4605      	mov	r5, r0
 80094ca:	2101      	movs	r1, #1
 80094cc:	4630      	mov	r0, r6
 80094ce:	f000 fc05 	bl	8009cdc <__i2b>
 80094d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	4604      	mov	r4, r0
 80094d8:	f340 8081 	ble.w	80095de <_dtoa_r+0x7c6>
 80094dc:	461a      	mov	r2, r3
 80094de:	4601      	mov	r1, r0
 80094e0:	4630      	mov	r0, r6
 80094e2:	f000 fcbb 	bl	8009e5c <__pow5mult>
 80094e6:	9b06      	ldr	r3, [sp, #24]
 80094e8:	2b01      	cmp	r3, #1
 80094ea:	4604      	mov	r4, r0
 80094ec:	dd7a      	ble.n	80095e4 <_dtoa_r+0x7cc>
 80094ee:	2300      	movs	r3, #0
 80094f0:	9309      	str	r3, [sp, #36]	; 0x24
 80094f2:	6922      	ldr	r2, [r4, #16]
 80094f4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80094f8:	6910      	ldr	r0, [r2, #16]
 80094fa:	f000 fba1 	bl	8009c40 <__hi0bits>
 80094fe:	f1c0 0020 	rsb	r0, r0, #32
 8009502:	9b05      	ldr	r3, [sp, #20]
 8009504:	4418      	add	r0, r3
 8009506:	f010 001f 	ands.w	r0, r0, #31
 800950a:	f000 8093 	beq.w	8009634 <_dtoa_r+0x81c>
 800950e:	f1c0 0220 	rsb	r2, r0, #32
 8009512:	2a04      	cmp	r2, #4
 8009514:	f340 8085 	ble.w	8009622 <_dtoa_r+0x80a>
 8009518:	9b04      	ldr	r3, [sp, #16]
 800951a:	f1c0 001c 	rsb	r0, r0, #28
 800951e:	4403      	add	r3, r0
 8009520:	9304      	str	r3, [sp, #16]
 8009522:	9b05      	ldr	r3, [sp, #20]
 8009524:	4480      	add	r8, r0
 8009526:	4403      	add	r3, r0
 8009528:	9305      	str	r3, [sp, #20]
 800952a:	9b04      	ldr	r3, [sp, #16]
 800952c:	2b00      	cmp	r3, #0
 800952e:	dd05      	ble.n	800953c <_dtoa_r+0x724>
 8009530:	4629      	mov	r1, r5
 8009532:	461a      	mov	r2, r3
 8009534:	4630      	mov	r0, r6
 8009536:	f000 fceb 	bl	8009f10 <__lshift>
 800953a:	4605      	mov	r5, r0
 800953c:	9b05      	ldr	r3, [sp, #20]
 800953e:	2b00      	cmp	r3, #0
 8009540:	dd05      	ble.n	800954e <_dtoa_r+0x736>
 8009542:	4621      	mov	r1, r4
 8009544:	461a      	mov	r2, r3
 8009546:	4630      	mov	r0, r6
 8009548:	f000 fce2 	bl	8009f10 <__lshift>
 800954c:	4604      	mov	r4, r0
 800954e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009550:	2b00      	cmp	r3, #0
 8009552:	d071      	beq.n	8009638 <_dtoa_r+0x820>
 8009554:	4621      	mov	r1, r4
 8009556:	4628      	mov	r0, r5
 8009558:	f000 fd46 	bl	8009fe8 <__mcmp>
 800955c:	2800      	cmp	r0, #0
 800955e:	da6b      	bge.n	8009638 <_dtoa_r+0x820>
 8009560:	2300      	movs	r3, #0
 8009562:	4629      	mov	r1, r5
 8009564:	220a      	movs	r2, #10
 8009566:	4630      	mov	r0, r6
 8009568:	f000 fb24 	bl	8009bb4 <__multadd>
 800956c:	9b07      	ldr	r3, [sp, #28]
 800956e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009572:	4605      	mov	r5, r0
 8009574:	2b00      	cmp	r3, #0
 8009576:	f000 8197 	beq.w	80098a8 <_dtoa_r+0xa90>
 800957a:	4639      	mov	r1, r7
 800957c:	2300      	movs	r3, #0
 800957e:	220a      	movs	r2, #10
 8009580:	4630      	mov	r0, r6
 8009582:	f000 fb17 	bl	8009bb4 <__multadd>
 8009586:	f1ba 0f00 	cmp.w	sl, #0
 800958a:	4607      	mov	r7, r0
 800958c:	f300 8093 	bgt.w	80096b6 <_dtoa_r+0x89e>
 8009590:	9b06      	ldr	r3, [sp, #24]
 8009592:	2b02      	cmp	r3, #2
 8009594:	dc57      	bgt.n	8009646 <_dtoa_r+0x82e>
 8009596:	e08e      	b.n	80096b6 <_dtoa_r+0x89e>
 8009598:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800959a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800959e:	e751      	b.n	8009444 <_dtoa_r+0x62c>
 80095a0:	f109 34ff 	add.w	r4, r9, #4294967295
 80095a4:	42a3      	cmp	r3, r4
 80095a6:	bfbf      	itttt	lt
 80095a8:	1ae2      	sublt	r2, r4, r3
 80095aa:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80095ac:	189b      	addlt	r3, r3, r2
 80095ae:	930a      	strlt	r3, [sp, #40]	; 0x28
 80095b0:	bfae      	itee	ge
 80095b2:	1b1c      	subge	r4, r3, r4
 80095b4:	4623      	movlt	r3, r4
 80095b6:	2400      	movlt	r4, #0
 80095b8:	f1b9 0f00 	cmp.w	r9, #0
 80095bc:	bfb5      	itete	lt
 80095be:	9a04      	ldrlt	r2, [sp, #16]
 80095c0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 80095c4:	eba2 0809 	sublt.w	r8, r2, r9
 80095c8:	464a      	movge	r2, r9
 80095ca:	bfb8      	it	lt
 80095cc:	2200      	movlt	r2, #0
 80095ce:	e73c      	b.n	800944a <_dtoa_r+0x632>
 80095d0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80095d4:	9f07      	ldr	r7, [sp, #28]
 80095d6:	461c      	mov	r4, r3
 80095d8:	e744      	b.n	8009464 <_dtoa_r+0x64c>
 80095da:	461a      	mov	r2, r3
 80095dc:	e770      	b.n	80094c0 <_dtoa_r+0x6a8>
 80095de:	9b06      	ldr	r3, [sp, #24]
 80095e0:	2b01      	cmp	r3, #1
 80095e2:	dc18      	bgt.n	8009616 <_dtoa_r+0x7fe>
 80095e4:	9b02      	ldr	r3, [sp, #8]
 80095e6:	b9b3      	cbnz	r3, 8009616 <_dtoa_r+0x7fe>
 80095e8:	9b03      	ldr	r3, [sp, #12]
 80095ea:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80095ee:	b9a2      	cbnz	r2, 800961a <_dtoa_r+0x802>
 80095f0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80095f4:	0d12      	lsrs	r2, r2, #20
 80095f6:	0512      	lsls	r2, r2, #20
 80095f8:	b18a      	cbz	r2, 800961e <_dtoa_r+0x806>
 80095fa:	9b04      	ldr	r3, [sp, #16]
 80095fc:	3301      	adds	r3, #1
 80095fe:	9304      	str	r3, [sp, #16]
 8009600:	9b05      	ldr	r3, [sp, #20]
 8009602:	3301      	adds	r3, #1
 8009604:	9305      	str	r3, [sp, #20]
 8009606:	2301      	movs	r3, #1
 8009608:	9309      	str	r3, [sp, #36]	; 0x24
 800960a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800960c:	2b00      	cmp	r3, #0
 800960e:	f47f af70 	bne.w	80094f2 <_dtoa_r+0x6da>
 8009612:	2001      	movs	r0, #1
 8009614:	e775      	b.n	8009502 <_dtoa_r+0x6ea>
 8009616:	2300      	movs	r3, #0
 8009618:	e7f6      	b.n	8009608 <_dtoa_r+0x7f0>
 800961a:	9b02      	ldr	r3, [sp, #8]
 800961c:	e7f4      	b.n	8009608 <_dtoa_r+0x7f0>
 800961e:	9209      	str	r2, [sp, #36]	; 0x24
 8009620:	e7f3      	b.n	800960a <_dtoa_r+0x7f2>
 8009622:	d082      	beq.n	800952a <_dtoa_r+0x712>
 8009624:	9b04      	ldr	r3, [sp, #16]
 8009626:	321c      	adds	r2, #28
 8009628:	4413      	add	r3, r2
 800962a:	9304      	str	r3, [sp, #16]
 800962c:	9b05      	ldr	r3, [sp, #20]
 800962e:	4490      	add	r8, r2
 8009630:	4413      	add	r3, r2
 8009632:	e779      	b.n	8009528 <_dtoa_r+0x710>
 8009634:	4602      	mov	r2, r0
 8009636:	e7f5      	b.n	8009624 <_dtoa_r+0x80c>
 8009638:	f1b9 0f00 	cmp.w	r9, #0
 800963c:	dc36      	bgt.n	80096ac <_dtoa_r+0x894>
 800963e:	9b06      	ldr	r3, [sp, #24]
 8009640:	2b02      	cmp	r3, #2
 8009642:	dd33      	ble.n	80096ac <_dtoa_r+0x894>
 8009644:	46ca      	mov	sl, r9
 8009646:	f1ba 0f00 	cmp.w	sl, #0
 800964a:	d10d      	bne.n	8009668 <_dtoa_r+0x850>
 800964c:	4621      	mov	r1, r4
 800964e:	4653      	mov	r3, sl
 8009650:	2205      	movs	r2, #5
 8009652:	4630      	mov	r0, r6
 8009654:	f000 faae 	bl	8009bb4 <__multadd>
 8009658:	4601      	mov	r1, r0
 800965a:	4604      	mov	r4, r0
 800965c:	4628      	mov	r0, r5
 800965e:	f000 fcc3 	bl	8009fe8 <__mcmp>
 8009662:	2800      	cmp	r0, #0
 8009664:	f73f ade4 	bgt.w	8009230 <_dtoa_r+0x418>
 8009668:	9b08      	ldr	r3, [sp, #32]
 800966a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800966e:	ea6f 0b03 	mvn.w	fp, r3
 8009672:	f04f 0900 	mov.w	r9, #0
 8009676:	4621      	mov	r1, r4
 8009678:	4630      	mov	r0, r6
 800967a:	f000 fa79 	bl	8009b70 <_Bfree>
 800967e:	2f00      	cmp	r7, #0
 8009680:	f43f aea1 	beq.w	80093c6 <_dtoa_r+0x5ae>
 8009684:	f1b9 0f00 	cmp.w	r9, #0
 8009688:	d005      	beq.n	8009696 <_dtoa_r+0x87e>
 800968a:	45b9      	cmp	r9, r7
 800968c:	d003      	beq.n	8009696 <_dtoa_r+0x87e>
 800968e:	4649      	mov	r1, r9
 8009690:	4630      	mov	r0, r6
 8009692:	f000 fa6d 	bl	8009b70 <_Bfree>
 8009696:	4639      	mov	r1, r7
 8009698:	4630      	mov	r0, r6
 800969a:	f000 fa69 	bl	8009b70 <_Bfree>
 800969e:	e692      	b.n	80093c6 <_dtoa_r+0x5ae>
 80096a0:	2400      	movs	r4, #0
 80096a2:	4627      	mov	r7, r4
 80096a4:	e7e0      	b.n	8009668 <_dtoa_r+0x850>
 80096a6:	4693      	mov	fp, r2
 80096a8:	4627      	mov	r7, r4
 80096aa:	e5c1      	b.n	8009230 <_dtoa_r+0x418>
 80096ac:	9b07      	ldr	r3, [sp, #28]
 80096ae:	46ca      	mov	sl, r9
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	f000 8100 	beq.w	80098b6 <_dtoa_r+0xa9e>
 80096b6:	f1b8 0f00 	cmp.w	r8, #0
 80096ba:	dd05      	ble.n	80096c8 <_dtoa_r+0x8b0>
 80096bc:	4639      	mov	r1, r7
 80096be:	4642      	mov	r2, r8
 80096c0:	4630      	mov	r0, r6
 80096c2:	f000 fc25 	bl	8009f10 <__lshift>
 80096c6:	4607      	mov	r7, r0
 80096c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d05d      	beq.n	800978a <_dtoa_r+0x972>
 80096ce:	6879      	ldr	r1, [r7, #4]
 80096d0:	4630      	mov	r0, r6
 80096d2:	f000 fa0d 	bl	8009af0 <_Balloc>
 80096d6:	4680      	mov	r8, r0
 80096d8:	b928      	cbnz	r0, 80096e6 <_dtoa_r+0x8ce>
 80096da:	4b82      	ldr	r3, [pc, #520]	; (80098e4 <_dtoa_r+0xacc>)
 80096dc:	4602      	mov	r2, r0
 80096de:	f240 21ef 	movw	r1, #751	; 0x2ef
 80096e2:	f7ff bbb1 	b.w	8008e48 <_dtoa_r+0x30>
 80096e6:	693a      	ldr	r2, [r7, #16]
 80096e8:	3202      	adds	r2, #2
 80096ea:	0092      	lsls	r2, r2, #2
 80096ec:	f107 010c 	add.w	r1, r7, #12
 80096f0:	300c      	adds	r0, #12
 80096f2:	f7ff fafa 	bl	8008cea <memcpy>
 80096f6:	2201      	movs	r2, #1
 80096f8:	4641      	mov	r1, r8
 80096fa:	4630      	mov	r0, r6
 80096fc:	f000 fc08 	bl	8009f10 <__lshift>
 8009700:	9b01      	ldr	r3, [sp, #4]
 8009702:	3301      	adds	r3, #1
 8009704:	9304      	str	r3, [sp, #16]
 8009706:	9b01      	ldr	r3, [sp, #4]
 8009708:	4453      	add	r3, sl
 800970a:	9308      	str	r3, [sp, #32]
 800970c:	9b02      	ldr	r3, [sp, #8]
 800970e:	f003 0301 	and.w	r3, r3, #1
 8009712:	46b9      	mov	r9, r7
 8009714:	9307      	str	r3, [sp, #28]
 8009716:	4607      	mov	r7, r0
 8009718:	9b04      	ldr	r3, [sp, #16]
 800971a:	4621      	mov	r1, r4
 800971c:	3b01      	subs	r3, #1
 800971e:	4628      	mov	r0, r5
 8009720:	9302      	str	r3, [sp, #8]
 8009722:	f7ff faf0 	bl	8008d06 <quorem>
 8009726:	4603      	mov	r3, r0
 8009728:	3330      	adds	r3, #48	; 0x30
 800972a:	9005      	str	r0, [sp, #20]
 800972c:	4649      	mov	r1, r9
 800972e:	4628      	mov	r0, r5
 8009730:	9309      	str	r3, [sp, #36]	; 0x24
 8009732:	f000 fc59 	bl	8009fe8 <__mcmp>
 8009736:	463a      	mov	r2, r7
 8009738:	4682      	mov	sl, r0
 800973a:	4621      	mov	r1, r4
 800973c:	4630      	mov	r0, r6
 800973e:	f000 fc6f 	bl	800a020 <__mdiff>
 8009742:	68c2      	ldr	r2, [r0, #12]
 8009744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009746:	4680      	mov	r8, r0
 8009748:	bb0a      	cbnz	r2, 800978e <_dtoa_r+0x976>
 800974a:	4601      	mov	r1, r0
 800974c:	4628      	mov	r0, r5
 800974e:	f000 fc4b 	bl	8009fe8 <__mcmp>
 8009752:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009754:	4602      	mov	r2, r0
 8009756:	4641      	mov	r1, r8
 8009758:	4630      	mov	r0, r6
 800975a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800975e:	f000 fa07 	bl	8009b70 <_Bfree>
 8009762:	9b06      	ldr	r3, [sp, #24]
 8009764:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009766:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800976a:	ea43 0102 	orr.w	r1, r3, r2
 800976e:	9b07      	ldr	r3, [sp, #28]
 8009770:	4319      	orrs	r1, r3
 8009772:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009774:	d10d      	bne.n	8009792 <_dtoa_r+0x97a>
 8009776:	2b39      	cmp	r3, #57	; 0x39
 8009778:	d029      	beq.n	80097ce <_dtoa_r+0x9b6>
 800977a:	f1ba 0f00 	cmp.w	sl, #0
 800977e:	dd01      	ble.n	8009784 <_dtoa_r+0x96c>
 8009780:	9b05      	ldr	r3, [sp, #20]
 8009782:	3331      	adds	r3, #49	; 0x31
 8009784:	9a02      	ldr	r2, [sp, #8]
 8009786:	7013      	strb	r3, [r2, #0]
 8009788:	e775      	b.n	8009676 <_dtoa_r+0x85e>
 800978a:	4638      	mov	r0, r7
 800978c:	e7b8      	b.n	8009700 <_dtoa_r+0x8e8>
 800978e:	2201      	movs	r2, #1
 8009790:	e7e1      	b.n	8009756 <_dtoa_r+0x93e>
 8009792:	f1ba 0f00 	cmp.w	sl, #0
 8009796:	db06      	blt.n	80097a6 <_dtoa_r+0x98e>
 8009798:	9906      	ldr	r1, [sp, #24]
 800979a:	ea41 0a0a 	orr.w	sl, r1, sl
 800979e:	9907      	ldr	r1, [sp, #28]
 80097a0:	ea5a 0a01 	orrs.w	sl, sl, r1
 80097a4:	d120      	bne.n	80097e8 <_dtoa_r+0x9d0>
 80097a6:	2a00      	cmp	r2, #0
 80097a8:	ddec      	ble.n	8009784 <_dtoa_r+0x96c>
 80097aa:	4629      	mov	r1, r5
 80097ac:	2201      	movs	r2, #1
 80097ae:	4630      	mov	r0, r6
 80097b0:	9304      	str	r3, [sp, #16]
 80097b2:	f000 fbad 	bl	8009f10 <__lshift>
 80097b6:	4621      	mov	r1, r4
 80097b8:	4605      	mov	r5, r0
 80097ba:	f000 fc15 	bl	8009fe8 <__mcmp>
 80097be:	2800      	cmp	r0, #0
 80097c0:	9b04      	ldr	r3, [sp, #16]
 80097c2:	dc02      	bgt.n	80097ca <_dtoa_r+0x9b2>
 80097c4:	d1de      	bne.n	8009784 <_dtoa_r+0x96c>
 80097c6:	07da      	lsls	r2, r3, #31
 80097c8:	d5dc      	bpl.n	8009784 <_dtoa_r+0x96c>
 80097ca:	2b39      	cmp	r3, #57	; 0x39
 80097cc:	d1d8      	bne.n	8009780 <_dtoa_r+0x968>
 80097ce:	9a02      	ldr	r2, [sp, #8]
 80097d0:	2339      	movs	r3, #57	; 0x39
 80097d2:	7013      	strb	r3, [r2, #0]
 80097d4:	4643      	mov	r3, r8
 80097d6:	4698      	mov	r8, r3
 80097d8:	3b01      	subs	r3, #1
 80097da:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80097de:	2a39      	cmp	r2, #57	; 0x39
 80097e0:	d051      	beq.n	8009886 <_dtoa_r+0xa6e>
 80097e2:	3201      	adds	r2, #1
 80097e4:	701a      	strb	r2, [r3, #0]
 80097e6:	e746      	b.n	8009676 <_dtoa_r+0x85e>
 80097e8:	2a00      	cmp	r2, #0
 80097ea:	dd03      	ble.n	80097f4 <_dtoa_r+0x9dc>
 80097ec:	2b39      	cmp	r3, #57	; 0x39
 80097ee:	d0ee      	beq.n	80097ce <_dtoa_r+0x9b6>
 80097f0:	3301      	adds	r3, #1
 80097f2:	e7c7      	b.n	8009784 <_dtoa_r+0x96c>
 80097f4:	9a04      	ldr	r2, [sp, #16]
 80097f6:	9908      	ldr	r1, [sp, #32]
 80097f8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80097fc:	428a      	cmp	r2, r1
 80097fe:	d02b      	beq.n	8009858 <_dtoa_r+0xa40>
 8009800:	4629      	mov	r1, r5
 8009802:	2300      	movs	r3, #0
 8009804:	220a      	movs	r2, #10
 8009806:	4630      	mov	r0, r6
 8009808:	f000 f9d4 	bl	8009bb4 <__multadd>
 800980c:	45b9      	cmp	r9, r7
 800980e:	4605      	mov	r5, r0
 8009810:	f04f 0300 	mov.w	r3, #0
 8009814:	f04f 020a 	mov.w	r2, #10
 8009818:	4649      	mov	r1, r9
 800981a:	4630      	mov	r0, r6
 800981c:	d107      	bne.n	800982e <_dtoa_r+0xa16>
 800981e:	f000 f9c9 	bl	8009bb4 <__multadd>
 8009822:	4681      	mov	r9, r0
 8009824:	4607      	mov	r7, r0
 8009826:	9b04      	ldr	r3, [sp, #16]
 8009828:	3301      	adds	r3, #1
 800982a:	9304      	str	r3, [sp, #16]
 800982c:	e774      	b.n	8009718 <_dtoa_r+0x900>
 800982e:	f000 f9c1 	bl	8009bb4 <__multadd>
 8009832:	4639      	mov	r1, r7
 8009834:	4681      	mov	r9, r0
 8009836:	2300      	movs	r3, #0
 8009838:	220a      	movs	r2, #10
 800983a:	4630      	mov	r0, r6
 800983c:	f000 f9ba 	bl	8009bb4 <__multadd>
 8009840:	4607      	mov	r7, r0
 8009842:	e7f0      	b.n	8009826 <_dtoa_r+0xa0e>
 8009844:	f1ba 0f00 	cmp.w	sl, #0
 8009848:	9a01      	ldr	r2, [sp, #4]
 800984a:	bfcc      	ite	gt
 800984c:	46d0      	movgt	r8, sl
 800984e:	f04f 0801 	movle.w	r8, #1
 8009852:	4490      	add	r8, r2
 8009854:	f04f 0900 	mov.w	r9, #0
 8009858:	4629      	mov	r1, r5
 800985a:	2201      	movs	r2, #1
 800985c:	4630      	mov	r0, r6
 800985e:	9302      	str	r3, [sp, #8]
 8009860:	f000 fb56 	bl	8009f10 <__lshift>
 8009864:	4621      	mov	r1, r4
 8009866:	4605      	mov	r5, r0
 8009868:	f000 fbbe 	bl	8009fe8 <__mcmp>
 800986c:	2800      	cmp	r0, #0
 800986e:	dcb1      	bgt.n	80097d4 <_dtoa_r+0x9bc>
 8009870:	d102      	bne.n	8009878 <_dtoa_r+0xa60>
 8009872:	9b02      	ldr	r3, [sp, #8]
 8009874:	07db      	lsls	r3, r3, #31
 8009876:	d4ad      	bmi.n	80097d4 <_dtoa_r+0x9bc>
 8009878:	4643      	mov	r3, r8
 800987a:	4698      	mov	r8, r3
 800987c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009880:	2a30      	cmp	r2, #48	; 0x30
 8009882:	d0fa      	beq.n	800987a <_dtoa_r+0xa62>
 8009884:	e6f7      	b.n	8009676 <_dtoa_r+0x85e>
 8009886:	9a01      	ldr	r2, [sp, #4]
 8009888:	429a      	cmp	r2, r3
 800988a:	d1a4      	bne.n	80097d6 <_dtoa_r+0x9be>
 800988c:	f10b 0b01 	add.w	fp, fp, #1
 8009890:	2331      	movs	r3, #49	; 0x31
 8009892:	e778      	b.n	8009786 <_dtoa_r+0x96e>
 8009894:	4b14      	ldr	r3, [pc, #80]	; (80098e8 <_dtoa_r+0xad0>)
 8009896:	f7ff bb2a 	b.w	8008eee <_dtoa_r+0xd6>
 800989a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800989c:	2b00      	cmp	r3, #0
 800989e:	f47f ab05 	bne.w	8008eac <_dtoa_r+0x94>
 80098a2:	4b12      	ldr	r3, [pc, #72]	; (80098ec <_dtoa_r+0xad4>)
 80098a4:	f7ff bb23 	b.w	8008eee <_dtoa_r+0xd6>
 80098a8:	f1ba 0f00 	cmp.w	sl, #0
 80098ac:	dc03      	bgt.n	80098b6 <_dtoa_r+0xa9e>
 80098ae:	9b06      	ldr	r3, [sp, #24]
 80098b0:	2b02      	cmp	r3, #2
 80098b2:	f73f aec8 	bgt.w	8009646 <_dtoa_r+0x82e>
 80098b6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80098ba:	4621      	mov	r1, r4
 80098bc:	4628      	mov	r0, r5
 80098be:	f7ff fa22 	bl	8008d06 <quorem>
 80098c2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80098c6:	f808 3b01 	strb.w	r3, [r8], #1
 80098ca:	9a01      	ldr	r2, [sp, #4]
 80098cc:	eba8 0202 	sub.w	r2, r8, r2
 80098d0:	4592      	cmp	sl, r2
 80098d2:	ddb7      	ble.n	8009844 <_dtoa_r+0xa2c>
 80098d4:	4629      	mov	r1, r5
 80098d6:	2300      	movs	r3, #0
 80098d8:	220a      	movs	r2, #10
 80098da:	4630      	mov	r0, r6
 80098dc:	f000 f96a 	bl	8009bb4 <__multadd>
 80098e0:	4605      	mov	r5, r0
 80098e2:	e7ea      	b.n	80098ba <_dtoa_r+0xaa2>
 80098e4:	0800ae40 	.word	0x0800ae40
 80098e8:	0800ada0 	.word	0x0800ada0
 80098ec:	0800adc4 	.word	0x0800adc4

080098f0 <_free_r>:
 80098f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80098f2:	2900      	cmp	r1, #0
 80098f4:	d044      	beq.n	8009980 <_free_r+0x90>
 80098f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098fa:	9001      	str	r0, [sp, #4]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	f1a1 0404 	sub.w	r4, r1, #4
 8009902:	bfb8      	it	lt
 8009904:	18e4      	addlt	r4, r4, r3
 8009906:	f000 f8e7 	bl	8009ad8 <__malloc_lock>
 800990a:	4a1e      	ldr	r2, [pc, #120]	; (8009984 <_free_r+0x94>)
 800990c:	9801      	ldr	r0, [sp, #4]
 800990e:	6813      	ldr	r3, [r2, #0]
 8009910:	b933      	cbnz	r3, 8009920 <_free_r+0x30>
 8009912:	6063      	str	r3, [r4, #4]
 8009914:	6014      	str	r4, [r2, #0]
 8009916:	b003      	add	sp, #12
 8009918:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800991c:	f000 b8e2 	b.w	8009ae4 <__malloc_unlock>
 8009920:	42a3      	cmp	r3, r4
 8009922:	d908      	bls.n	8009936 <_free_r+0x46>
 8009924:	6825      	ldr	r5, [r4, #0]
 8009926:	1961      	adds	r1, r4, r5
 8009928:	428b      	cmp	r3, r1
 800992a:	bf01      	itttt	eq
 800992c:	6819      	ldreq	r1, [r3, #0]
 800992e:	685b      	ldreq	r3, [r3, #4]
 8009930:	1949      	addeq	r1, r1, r5
 8009932:	6021      	streq	r1, [r4, #0]
 8009934:	e7ed      	b.n	8009912 <_free_r+0x22>
 8009936:	461a      	mov	r2, r3
 8009938:	685b      	ldr	r3, [r3, #4]
 800993a:	b10b      	cbz	r3, 8009940 <_free_r+0x50>
 800993c:	42a3      	cmp	r3, r4
 800993e:	d9fa      	bls.n	8009936 <_free_r+0x46>
 8009940:	6811      	ldr	r1, [r2, #0]
 8009942:	1855      	adds	r5, r2, r1
 8009944:	42a5      	cmp	r5, r4
 8009946:	d10b      	bne.n	8009960 <_free_r+0x70>
 8009948:	6824      	ldr	r4, [r4, #0]
 800994a:	4421      	add	r1, r4
 800994c:	1854      	adds	r4, r2, r1
 800994e:	42a3      	cmp	r3, r4
 8009950:	6011      	str	r1, [r2, #0]
 8009952:	d1e0      	bne.n	8009916 <_free_r+0x26>
 8009954:	681c      	ldr	r4, [r3, #0]
 8009956:	685b      	ldr	r3, [r3, #4]
 8009958:	6053      	str	r3, [r2, #4]
 800995a:	440c      	add	r4, r1
 800995c:	6014      	str	r4, [r2, #0]
 800995e:	e7da      	b.n	8009916 <_free_r+0x26>
 8009960:	d902      	bls.n	8009968 <_free_r+0x78>
 8009962:	230c      	movs	r3, #12
 8009964:	6003      	str	r3, [r0, #0]
 8009966:	e7d6      	b.n	8009916 <_free_r+0x26>
 8009968:	6825      	ldr	r5, [r4, #0]
 800996a:	1961      	adds	r1, r4, r5
 800996c:	428b      	cmp	r3, r1
 800996e:	bf04      	itt	eq
 8009970:	6819      	ldreq	r1, [r3, #0]
 8009972:	685b      	ldreq	r3, [r3, #4]
 8009974:	6063      	str	r3, [r4, #4]
 8009976:	bf04      	itt	eq
 8009978:	1949      	addeq	r1, r1, r5
 800997a:	6021      	streq	r1, [r4, #0]
 800997c:	6054      	str	r4, [r2, #4]
 800997e:	e7ca      	b.n	8009916 <_free_r+0x26>
 8009980:	b003      	add	sp, #12
 8009982:	bd30      	pop	{r4, r5, pc}
 8009984:	2400446c 	.word	0x2400446c

08009988 <malloc>:
 8009988:	4b02      	ldr	r3, [pc, #8]	; (8009994 <malloc+0xc>)
 800998a:	4601      	mov	r1, r0
 800998c:	6818      	ldr	r0, [r3, #0]
 800998e:	f000 b823 	b.w	80099d8 <_malloc_r>
 8009992:	bf00      	nop
 8009994:	2400006c 	.word	0x2400006c

08009998 <sbrk_aligned>:
 8009998:	b570      	push	{r4, r5, r6, lr}
 800999a:	4e0e      	ldr	r6, [pc, #56]	; (80099d4 <sbrk_aligned+0x3c>)
 800999c:	460c      	mov	r4, r1
 800999e:	6831      	ldr	r1, [r6, #0]
 80099a0:	4605      	mov	r5, r0
 80099a2:	b911      	cbnz	r1, 80099aa <sbrk_aligned+0x12>
 80099a4:	f000 fe40 	bl	800a628 <_sbrk_r>
 80099a8:	6030      	str	r0, [r6, #0]
 80099aa:	4621      	mov	r1, r4
 80099ac:	4628      	mov	r0, r5
 80099ae:	f000 fe3b 	bl	800a628 <_sbrk_r>
 80099b2:	1c43      	adds	r3, r0, #1
 80099b4:	d00a      	beq.n	80099cc <sbrk_aligned+0x34>
 80099b6:	1cc4      	adds	r4, r0, #3
 80099b8:	f024 0403 	bic.w	r4, r4, #3
 80099bc:	42a0      	cmp	r0, r4
 80099be:	d007      	beq.n	80099d0 <sbrk_aligned+0x38>
 80099c0:	1a21      	subs	r1, r4, r0
 80099c2:	4628      	mov	r0, r5
 80099c4:	f000 fe30 	bl	800a628 <_sbrk_r>
 80099c8:	3001      	adds	r0, #1
 80099ca:	d101      	bne.n	80099d0 <sbrk_aligned+0x38>
 80099cc:	f04f 34ff 	mov.w	r4, #4294967295
 80099d0:	4620      	mov	r0, r4
 80099d2:	bd70      	pop	{r4, r5, r6, pc}
 80099d4:	24004470 	.word	0x24004470

080099d8 <_malloc_r>:
 80099d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099dc:	1ccd      	adds	r5, r1, #3
 80099de:	f025 0503 	bic.w	r5, r5, #3
 80099e2:	3508      	adds	r5, #8
 80099e4:	2d0c      	cmp	r5, #12
 80099e6:	bf38      	it	cc
 80099e8:	250c      	movcc	r5, #12
 80099ea:	2d00      	cmp	r5, #0
 80099ec:	4607      	mov	r7, r0
 80099ee:	db01      	blt.n	80099f4 <_malloc_r+0x1c>
 80099f0:	42a9      	cmp	r1, r5
 80099f2:	d905      	bls.n	8009a00 <_malloc_r+0x28>
 80099f4:	230c      	movs	r3, #12
 80099f6:	603b      	str	r3, [r7, #0]
 80099f8:	2600      	movs	r6, #0
 80099fa:	4630      	mov	r0, r6
 80099fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a00:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009ad4 <_malloc_r+0xfc>
 8009a04:	f000 f868 	bl	8009ad8 <__malloc_lock>
 8009a08:	f8d8 3000 	ldr.w	r3, [r8]
 8009a0c:	461c      	mov	r4, r3
 8009a0e:	bb5c      	cbnz	r4, 8009a68 <_malloc_r+0x90>
 8009a10:	4629      	mov	r1, r5
 8009a12:	4638      	mov	r0, r7
 8009a14:	f7ff ffc0 	bl	8009998 <sbrk_aligned>
 8009a18:	1c43      	adds	r3, r0, #1
 8009a1a:	4604      	mov	r4, r0
 8009a1c:	d155      	bne.n	8009aca <_malloc_r+0xf2>
 8009a1e:	f8d8 4000 	ldr.w	r4, [r8]
 8009a22:	4626      	mov	r6, r4
 8009a24:	2e00      	cmp	r6, #0
 8009a26:	d145      	bne.n	8009ab4 <_malloc_r+0xdc>
 8009a28:	2c00      	cmp	r4, #0
 8009a2a:	d048      	beq.n	8009abe <_malloc_r+0xe6>
 8009a2c:	6823      	ldr	r3, [r4, #0]
 8009a2e:	4631      	mov	r1, r6
 8009a30:	4638      	mov	r0, r7
 8009a32:	eb04 0903 	add.w	r9, r4, r3
 8009a36:	f000 fdf7 	bl	800a628 <_sbrk_r>
 8009a3a:	4581      	cmp	r9, r0
 8009a3c:	d13f      	bne.n	8009abe <_malloc_r+0xe6>
 8009a3e:	6821      	ldr	r1, [r4, #0]
 8009a40:	1a6d      	subs	r5, r5, r1
 8009a42:	4629      	mov	r1, r5
 8009a44:	4638      	mov	r0, r7
 8009a46:	f7ff ffa7 	bl	8009998 <sbrk_aligned>
 8009a4a:	3001      	adds	r0, #1
 8009a4c:	d037      	beq.n	8009abe <_malloc_r+0xe6>
 8009a4e:	6823      	ldr	r3, [r4, #0]
 8009a50:	442b      	add	r3, r5
 8009a52:	6023      	str	r3, [r4, #0]
 8009a54:	f8d8 3000 	ldr.w	r3, [r8]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d038      	beq.n	8009ace <_malloc_r+0xf6>
 8009a5c:	685a      	ldr	r2, [r3, #4]
 8009a5e:	42a2      	cmp	r2, r4
 8009a60:	d12b      	bne.n	8009aba <_malloc_r+0xe2>
 8009a62:	2200      	movs	r2, #0
 8009a64:	605a      	str	r2, [r3, #4]
 8009a66:	e00f      	b.n	8009a88 <_malloc_r+0xb0>
 8009a68:	6822      	ldr	r2, [r4, #0]
 8009a6a:	1b52      	subs	r2, r2, r5
 8009a6c:	d41f      	bmi.n	8009aae <_malloc_r+0xd6>
 8009a6e:	2a0b      	cmp	r2, #11
 8009a70:	d917      	bls.n	8009aa2 <_malloc_r+0xca>
 8009a72:	1961      	adds	r1, r4, r5
 8009a74:	42a3      	cmp	r3, r4
 8009a76:	6025      	str	r5, [r4, #0]
 8009a78:	bf18      	it	ne
 8009a7a:	6059      	strne	r1, [r3, #4]
 8009a7c:	6863      	ldr	r3, [r4, #4]
 8009a7e:	bf08      	it	eq
 8009a80:	f8c8 1000 	streq.w	r1, [r8]
 8009a84:	5162      	str	r2, [r4, r5]
 8009a86:	604b      	str	r3, [r1, #4]
 8009a88:	4638      	mov	r0, r7
 8009a8a:	f104 060b 	add.w	r6, r4, #11
 8009a8e:	f000 f829 	bl	8009ae4 <__malloc_unlock>
 8009a92:	f026 0607 	bic.w	r6, r6, #7
 8009a96:	1d23      	adds	r3, r4, #4
 8009a98:	1af2      	subs	r2, r6, r3
 8009a9a:	d0ae      	beq.n	80099fa <_malloc_r+0x22>
 8009a9c:	1b9b      	subs	r3, r3, r6
 8009a9e:	50a3      	str	r3, [r4, r2]
 8009aa0:	e7ab      	b.n	80099fa <_malloc_r+0x22>
 8009aa2:	42a3      	cmp	r3, r4
 8009aa4:	6862      	ldr	r2, [r4, #4]
 8009aa6:	d1dd      	bne.n	8009a64 <_malloc_r+0x8c>
 8009aa8:	f8c8 2000 	str.w	r2, [r8]
 8009aac:	e7ec      	b.n	8009a88 <_malloc_r+0xb0>
 8009aae:	4623      	mov	r3, r4
 8009ab0:	6864      	ldr	r4, [r4, #4]
 8009ab2:	e7ac      	b.n	8009a0e <_malloc_r+0x36>
 8009ab4:	4634      	mov	r4, r6
 8009ab6:	6876      	ldr	r6, [r6, #4]
 8009ab8:	e7b4      	b.n	8009a24 <_malloc_r+0x4c>
 8009aba:	4613      	mov	r3, r2
 8009abc:	e7cc      	b.n	8009a58 <_malloc_r+0x80>
 8009abe:	230c      	movs	r3, #12
 8009ac0:	603b      	str	r3, [r7, #0]
 8009ac2:	4638      	mov	r0, r7
 8009ac4:	f000 f80e 	bl	8009ae4 <__malloc_unlock>
 8009ac8:	e797      	b.n	80099fa <_malloc_r+0x22>
 8009aca:	6025      	str	r5, [r4, #0]
 8009acc:	e7dc      	b.n	8009a88 <_malloc_r+0xb0>
 8009ace:	605b      	str	r3, [r3, #4]
 8009ad0:	deff      	udf	#255	; 0xff
 8009ad2:	bf00      	nop
 8009ad4:	2400446c 	.word	0x2400446c

08009ad8 <__malloc_lock>:
 8009ad8:	4801      	ldr	r0, [pc, #4]	; (8009ae0 <__malloc_lock+0x8>)
 8009ada:	f7ff b904 	b.w	8008ce6 <__retarget_lock_acquire_recursive>
 8009ade:	bf00      	nop
 8009ae0:	24004468 	.word	0x24004468

08009ae4 <__malloc_unlock>:
 8009ae4:	4801      	ldr	r0, [pc, #4]	; (8009aec <__malloc_unlock+0x8>)
 8009ae6:	f7ff b8ff 	b.w	8008ce8 <__retarget_lock_release_recursive>
 8009aea:	bf00      	nop
 8009aec:	24004468 	.word	0x24004468

08009af0 <_Balloc>:
 8009af0:	b570      	push	{r4, r5, r6, lr}
 8009af2:	69c6      	ldr	r6, [r0, #28]
 8009af4:	4604      	mov	r4, r0
 8009af6:	460d      	mov	r5, r1
 8009af8:	b976      	cbnz	r6, 8009b18 <_Balloc+0x28>
 8009afa:	2010      	movs	r0, #16
 8009afc:	f7ff ff44 	bl	8009988 <malloc>
 8009b00:	4602      	mov	r2, r0
 8009b02:	61e0      	str	r0, [r4, #28]
 8009b04:	b920      	cbnz	r0, 8009b10 <_Balloc+0x20>
 8009b06:	4b18      	ldr	r3, [pc, #96]	; (8009b68 <_Balloc+0x78>)
 8009b08:	4818      	ldr	r0, [pc, #96]	; (8009b6c <_Balloc+0x7c>)
 8009b0a:	216b      	movs	r1, #107	; 0x6b
 8009b0c:	f000 fd9c 	bl	800a648 <__assert_func>
 8009b10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b14:	6006      	str	r6, [r0, #0]
 8009b16:	60c6      	str	r6, [r0, #12]
 8009b18:	69e6      	ldr	r6, [r4, #28]
 8009b1a:	68f3      	ldr	r3, [r6, #12]
 8009b1c:	b183      	cbz	r3, 8009b40 <_Balloc+0x50>
 8009b1e:	69e3      	ldr	r3, [r4, #28]
 8009b20:	68db      	ldr	r3, [r3, #12]
 8009b22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009b26:	b9b8      	cbnz	r0, 8009b58 <_Balloc+0x68>
 8009b28:	2101      	movs	r1, #1
 8009b2a:	fa01 f605 	lsl.w	r6, r1, r5
 8009b2e:	1d72      	adds	r2, r6, #5
 8009b30:	0092      	lsls	r2, r2, #2
 8009b32:	4620      	mov	r0, r4
 8009b34:	f000 fda6 	bl	800a684 <_calloc_r>
 8009b38:	b160      	cbz	r0, 8009b54 <_Balloc+0x64>
 8009b3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009b3e:	e00e      	b.n	8009b5e <_Balloc+0x6e>
 8009b40:	2221      	movs	r2, #33	; 0x21
 8009b42:	2104      	movs	r1, #4
 8009b44:	4620      	mov	r0, r4
 8009b46:	f000 fd9d 	bl	800a684 <_calloc_r>
 8009b4a:	69e3      	ldr	r3, [r4, #28]
 8009b4c:	60f0      	str	r0, [r6, #12]
 8009b4e:	68db      	ldr	r3, [r3, #12]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d1e4      	bne.n	8009b1e <_Balloc+0x2e>
 8009b54:	2000      	movs	r0, #0
 8009b56:	bd70      	pop	{r4, r5, r6, pc}
 8009b58:	6802      	ldr	r2, [r0, #0]
 8009b5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009b5e:	2300      	movs	r3, #0
 8009b60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009b64:	e7f7      	b.n	8009b56 <_Balloc+0x66>
 8009b66:	bf00      	nop
 8009b68:	0800add1 	.word	0x0800add1
 8009b6c:	0800ae51 	.word	0x0800ae51

08009b70 <_Bfree>:
 8009b70:	b570      	push	{r4, r5, r6, lr}
 8009b72:	69c6      	ldr	r6, [r0, #28]
 8009b74:	4605      	mov	r5, r0
 8009b76:	460c      	mov	r4, r1
 8009b78:	b976      	cbnz	r6, 8009b98 <_Bfree+0x28>
 8009b7a:	2010      	movs	r0, #16
 8009b7c:	f7ff ff04 	bl	8009988 <malloc>
 8009b80:	4602      	mov	r2, r0
 8009b82:	61e8      	str	r0, [r5, #28]
 8009b84:	b920      	cbnz	r0, 8009b90 <_Bfree+0x20>
 8009b86:	4b09      	ldr	r3, [pc, #36]	; (8009bac <_Bfree+0x3c>)
 8009b88:	4809      	ldr	r0, [pc, #36]	; (8009bb0 <_Bfree+0x40>)
 8009b8a:	218f      	movs	r1, #143	; 0x8f
 8009b8c:	f000 fd5c 	bl	800a648 <__assert_func>
 8009b90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b94:	6006      	str	r6, [r0, #0]
 8009b96:	60c6      	str	r6, [r0, #12]
 8009b98:	b13c      	cbz	r4, 8009baa <_Bfree+0x3a>
 8009b9a:	69eb      	ldr	r3, [r5, #28]
 8009b9c:	6862      	ldr	r2, [r4, #4]
 8009b9e:	68db      	ldr	r3, [r3, #12]
 8009ba0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009ba4:	6021      	str	r1, [r4, #0]
 8009ba6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009baa:	bd70      	pop	{r4, r5, r6, pc}
 8009bac:	0800add1 	.word	0x0800add1
 8009bb0:	0800ae51 	.word	0x0800ae51

08009bb4 <__multadd>:
 8009bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bb8:	690d      	ldr	r5, [r1, #16]
 8009bba:	4607      	mov	r7, r0
 8009bbc:	460c      	mov	r4, r1
 8009bbe:	461e      	mov	r6, r3
 8009bc0:	f101 0c14 	add.w	ip, r1, #20
 8009bc4:	2000      	movs	r0, #0
 8009bc6:	f8dc 3000 	ldr.w	r3, [ip]
 8009bca:	b299      	uxth	r1, r3
 8009bcc:	fb02 6101 	mla	r1, r2, r1, r6
 8009bd0:	0c1e      	lsrs	r6, r3, #16
 8009bd2:	0c0b      	lsrs	r3, r1, #16
 8009bd4:	fb02 3306 	mla	r3, r2, r6, r3
 8009bd8:	b289      	uxth	r1, r1
 8009bda:	3001      	adds	r0, #1
 8009bdc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009be0:	4285      	cmp	r5, r0
 8009be2:	f84c 1b04 	str.w	r1, [ip], #4
 8009be6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009bea:	dcec      	bgt.n	8009bc6 <__multadd+0x12>
 8009bec:	b30e      	cbz	r6, 8009c32 <__multadd+0x7e>
 8009bee:	68a3      	ldr	r3, [r4, #8]
 8009bf0:	42ab      	cmp	r3, r5
 8009bf2:	dc19      	bgt.n	8009c28 <__multadd+0x74>
 8009bf4:	6861      	ldr	r1, [r4, #4]
 8009bf6:	4638      	mov	r0, r7
 8009bf8:	3101      	adds	r1, #1
 8009bfa:	f7ff ff79 	bl	8009af0 <_Balloc>
 8009bfe:	4680      	mov	r8, r0
 8009c00:	b928      	cbnz	r0, 8009c0e <__multadd+0x5a>
 8009c02:	4602      	mov	r2, r0
 8009c04:	4b0c      	ldr	r3, [pc, #48]	; (8009c38 <__multadd+0x84>)
 8009c06:	480d      	ldr	r0, [pc, #52]	; (8009c3c <__multadd+0x88>)
 8009c08:	21ba      	movs	r1, #186	; 0xba
 8009c0a:	f000 fd1d 	bl	800a648 <__assert_func>
 8009c0e:	6922      	ldr	r2, [r4, #16]
 8009c10:	3202      	adds	r2, #2
 8009c12:	f104 010c 	add.w	r1, r4, #12
 8009c16:	0092      	lsls	r2, r2, #2
 8009c18:	300c      	adds	r0, #12
 8009c1a:	f7ff f866 	bl	8008cea <memcpy>
 8009c1e:	4621      	mov	r1, r4
 8009c20:	4638      	mov	r0, r7
 8009c22:	f7ff ffa5 	bl	8009b70 <_Bfree>
 8009c26:	4644      	mov	r4, r8
 8009c28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009c2c:	3501      	adds	r5, #1
 8009c2e:	615e      	str	r6, [r3, #20]
 8009c30:	6125      	str	r5, [r4, #16]
 8009c32:	4620      	mov	r0, r4
 8009c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c38:	0800ae40 	.word	0x0800ae40
 8009c3c:	0800ae51 	.word	0x0800ae51

08009c40 <__hi0bits>:
 8009c40:	0c03      	lsrs	r3, r0, #16
 8009c42:	041b      	lsls	r3, r3, #16
 8009c44:	b9d3      	cbnz	r3, 8009c7c <__hi0bits+0x3c>
 8009c46:	0400      	lsls	r0, r0, #16
 8009c48:	2310      	movs	r3, #16
 8009c4a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009c4e:	bf04      	itt	eq
 8009c50:	0200      	lsleq	r0, r0, #8
 8009c52:	3308      	addeq	r3, #8
 8009c54:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009c58:	bf04      	itt	eq
 8009c5a:	0100      	lsleq	r0, r0, #4
 8009c5c:	3304      	addeq	r3, #4
 8009c5e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009c62:	bf04      	itt	eq
 8009c64:	0080      	lsleq	r0, r0, #2
 8009c66:	3302      	addeq	r3, #2
 8009c68:	2800      	cmp	r0, #0
 8009c6a:	db05      	blt.n	8009c78 <__hi0bits+0x38>
 8009c6c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009c70:	f103 0301 	add.w	r3, r3, #1
 8009c74:	bf08      	it	eq
 8009c76:	2320      	moveq	r3, #32
 8009c78:	4618      	mov	r0, r3
 8009c7a:	4770      	bx	lr
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	e7e4      	b.n	8009c4a <__hi0bits+0xa>

08009c80 <__lo0bits>:
 8009c80:	6803      	ldr	r3, [r0, #0]
 8009c82:	f013 0207 	ands.w	r2, r3, #7
 8009c86:	d00c      	beq.n	8009ca2 <__lo0bits+0x22>
 8009c88:	07d9      	lsls	r1, r3, #31
 8009c8a:	d422      	bmi.n	8009cd2 <__lo0bits+0x52>
 8009c8c:	079a      	lsls	r2, r3, #30
 8009c8e:	bf49      	itett	mi
 8009c90:	085b      	lsrmi	r3, r3, #1
 8009c92:	089b      	lsrpl	r3, r3, #2
 8009c94:	6003      	strmi	r3, [r0, #0]
 8009c96:	2201      	movmi	r2, #1
 8009c98:	bf5c      	itt	pl
 8009c9a:	6003      	strpl	r3, [r0, #0]
 8009c9c:	2202      	movpl	r2, #2
 8009c9e:	4610      	mov	r0, r2
 8009ca0:	4770      	bx	lr
 8009ca2:	b299      	uxth	r1, r3
 8009ca4:	b909      	cbnz	r1, 8009caa <__lo0bits+0x2a>
 8009ca6:	0c1b      	lsrs	r3, r3, #16
 8009ca8:	2210      	movs	r2, #16
 8009caa:	b2d9      	uxtb	r1, r3
 8009cac:	b909      	cbnz	r1, 8009cb2 <__lo0bits+0x32>
 8009cae:	3208      	adds	r2, #8
 8009cb0:	0a1b      	lsrs	r3, r3, #8
 8009cb2:	0719      	lsls	r1, r3, #28
 8009cb4:	bf04      	itt	eq
 8009cb6:	091b      	lsreq	r3, r3, #4
 8009cb8:	3204      	addeq	r2, #4
 8009cba:	0799      	lsls	r1, r3, #30
 8009cbc:	bf04      	itt	eq
 8009cbe:	089b      	lsreq	r3, r3, #2
 8009cc0:	3202      	addeq	r2, #2
 8009cc2:	07d9      	lsls	r1, r3, #31
 8009cc4:	d403      	bmi.n	8009cce <__lo0bits+0x4e>
 8009cc6:	085b      	lsrs	r3, r3, #1
 8009cc8:	f102 0201 	add.w	r2, r2, #1
 8009ccc:	d003      	beq.n	8009cd6 <__lo0bits+0x56>
 8009cce:	6003      	str	r3, [r0, #0]
 8009cd0:	e7e5      	b.n	8009c9e <__lo0bits+0x1e>
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	e7e3      	b.n	8009c9e <__lo0bits+0x1e>
 8009cd6:	2220      	movs	r2, #32
 8009cd8:	e7e1      	b.n	8009c9e <__lo0bits+0x1e>
	...

08009cdc <__i2b>:
 8009cdc:	b510      	push	{r4, lr}
 8009cde:	460c      	mov	r4, r1
 8009ce0:	2101      	movs	r1, #1
 8009ce2:	f7ff ff05 	bl	8009af0 <_Balloc>
 8009ce6:	4602      	mov	r2, r0
 8009ce8:	b928      	cbnz	r0, 8009cf6 <__i2b+0x1a>
 8009cea:	4b05      	ldr	r3, [pc, #20]	; (8009d00 <__i2b+0x24>)
 8009cec:	4805      	ldr	r0, [pc, #20]	; (8009d04 <__i2b+0x28>)
 8009cee:	f240 1145 	movw	r1, #325	; 0x145
 8009cf2:	f000 fca9 	bl	800a648 <__assert_func>
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	6144      	str	r4, [r0, #20]
 8009cfa:	6103      	str	r3, [r0, #16]
 8009cfc:	bd10      	pop	{r4, pc}
 8009cfe:	bf00      	nop
 8009d00:	0800ae40 	.word	0x0800ae40
 8009d04:	0800ae51 	.word	0x0800ae51

08009d08 <__multiply>:
 8009d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d0c:	4691      	mov	r9, r2
 8009d0e:	690a      	ldr	r2, [r1, #16]
 8009d10:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009d14:	429a      	cmp	r2, r3
 8009d16:	bfb8      	it	lt
 8009d18:	460b      	movlt	r3, r1
 8009d1a:	460c      	mov	r4, r1
 8009d1c:	bfbc      	itt	lt
 8009d1e:	464c      	movlt	r4, r9
 8009d20:	4699      	movlt	r9, r3
 8009d22:	6927      	ldr	r7, [r4, #16]
 8009d24:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009d28:	68a3      	ldr	r3, [r4, #8]
 8009d2a:	6861      	ldr	r1, [r4, #4]
 8009d2c:	eb07 060a 	add.w	r6, r7, sl
 8009d30:	42b3      	cmp	r3, r6
 8009d32:	b085      	sub	sp, #20
 8009d34:	bfb8      	it	lt
 8009d36:	3101      	addlt	r1, #1
 8009d38:	f7ff feda 	bl	8009af0 <_Balloc>
 8009d3c:	b930      	cbnz	r0, 8009d4c <__multiply+0x44>
 8009d3e:	4602      	mov	r2, r0
 8009d40:	4b44      	ldr	r3, [pc, #272]	; (8009e54 <__multiply+0x14c>)
 8009d42:	4845      	ldr	r0, [pc, #276]	; (8009e58 <__multiply+0x150>)
 8009d44:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009d48:	f000 fc7e 	bl	800a648 <__assert_func>
 8009d4c:	f100 0514 	add.w	r5, r0, #20
 8009d50:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009d54:	462b      	mov	r3, r5
 8009d56:	2200      	movs	r2, #0
 8009d58:	4543      	cmp	r3, r8
 8009d5a:	d321      	bcc.n	8009da0 <__multiply+0x98>
 8009d5c:	f104 0314 	add.w	r3, r4, #20
 8009d60:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009d64:	f109 0314 	add.w	r3, r9, #20
 8009d68:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009d6c:	9202      	str	r2, [sp, #8]
 8009d6e:	1b3a      	subs	r2, r7, r4
 8009d70:	3a15      	subs	r2, #21
 8009d72:	f022 0203 	bic.w	r2, r2, #3
 8009d76:	3204      	adds	r2, #4
 8009d78:	f104 0115 	add.w	r1, r4, #21
 8009d7c:	428f      	cmp	r7, r1
 8009d7e:	bf38      	it	cc
 8009d80:	2204      	movcc	r2, #4
 8009d82:	9201      	str	r2, [sp, #4]
 8009d84:	9a02      	ldr	r2, [sp, #8]
 8009d86:	9303      	str	r3, [sp, #12]
 8009d88:	429a      	cmp	r2, r3
 8009d8a:	d80c      	bhi.n	8009da6 <__multiply+0x9e>
 8009d8c:	2e00      	cmp	r6, #0
 8009d8e:	dd03      	ble.n	8009d98 <__multiply+0x90>
 8009d90:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d05b      	beq.n	8009e50 <__multiply+0x148>
 8009d98:	6106      	str	r6, [r0, #16]
 8009d9a:	b005      	add	sp, #20
 8009d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009da0:	f843 2b04 	str.w	r2, [r3], #4
 8009da4:	e7d8      	b.n	8009d58 <__multiply+0x50>
 8009da6:	f8b3 a000 	ldrh.w	sl, [r3]
 8009daa:	f1ba 0f00 	cmp.w	sl, #0
 8009dae:	d024      	beq.n	8009dfa <__multiply+0xf2>
 8009db0:	f104 0e14 	add.w	lr, r4, #20
 8009db4:	46a9      	mov	r9, r5
 8009db6:	f04f 0c00 	mov.w	ip, #0
 8009dba:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009dbe:	f8d9 1000 	ldr.w	r1, [r9]
 8009dc2:	fa1f fb82 	uxth.w	fp, r2
 8009dc6:	b289      	uxth	r1, r1
 8009dc8:	fb0a 110b 	mla	r1, sl, fp, r1
 8009dcc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009dd0:	f8d9 2000 	ldr.w	r2, [r9]
 8009dd4:	4461      	add	r1, ip
 8009dd6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009dda:	fb0a c20b 	mla	r2, sl, fp, ip
 8009dde:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009de2:	b289      	uxth	r1, r1
 8009de4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009de8:	4577      	cmp	r7, lr
 8009dea:	f849 1b04 	str.w	r1, [r9], #4
 8009dee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009df2:	d8e2      	bhi.n	8009dba <__multiply+0xb2>
 8009df4:	9a01      	ldr	r2, [sp, #4]
 8009df6:	f845 c002 	str.w	ip, [r5, r2]
 8009dfa:	9a03      	ldr	r2, [sp, #12]
 8009dfc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009e00:	3304      	adds	r3, #4
 8009e02:	f1b9 0f00 	cmp.w	r9, #0
 8009e06:	d021      	beq.n	8009e4c <__multiply+0x144>
 8009e08:	6829      	ldr	r1, [r5, #0]
 8009e0a:	f104 0c14 	add.w	ip, r4, #20
 8009e0e:	46ae      	mov	lr, r5
 8009e10:	f04f 0a00 	mov.w	sl, #0
 8009e14:	f8bc b000 	ldrh.w	fp, [ip]
 8009e18:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009e1c:	fb09 220b 	mla	r2, r9, fp, r2
 8009e20:	4452      	add	r2, sl
 8009e22:	b289      	uxth	r1, r1
 8009e24:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009e28:	f84e 1b04 	str.w	r1, [lr], #4
 8009e2c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009e30:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009e34:	f8be 1000 	ldrh.w	r1, [lr]
 8009e38:	fb09 110a 	mla	r1, r9, sl, r1
 8009e3c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009e40:	4567      	cmp	r7, ip
 8009e42:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009e46:	d8e5      	bhi.n	8009e14 <__multiply+0x10c>
 8009e48:	9a01      	ldr	r2, [sp, #4]
 8009e4a:	50a9      	str	r1, [r5, r2]
 8009e4c:	3504      	adds	r5, #4
 8009e4e:	e799      	b.n	8009d84 <__multiply+0x7c>
 8009e50:	3e01      	subs	r6, #1
 8009e52:	e79b      	b.n	8009d8c <__multiply+0x84>
 8009e54:	0800ae40 	.word	0x0800ae40
 8009e58:	0800ae51 	.word	0x0800ae51

08009e5c <__pow5mult>:
 8009e5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e60:	4615      	mov	r5, r2
 8009e62:	f012 0203 	ands.w	r2, r2, #3
 8009e66:	4606      	mov	r6, r0
 8009e68:	460f      	mov	r7, r1
 8009e6a:	d007      	beq.n	8009e7c <__pow5mult+0x20>
 8009e6c:	4c25      	ldr	r4, [pc, #148]	; (8009f04 <__pow5mult+0xa8>)
 8009e6e:	3a01      	subs	r2, #1
 8009e70:	2300      	movs	r3, #0
 8009e72:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009e76:	f7ff fe9d 	bl	8009bb4 <__multadd>
 8009e7a:	4607      	mov	r7, r0
 8009e7c:	10ad      	asrs	r5, r5, #2
 8009e7e:	d03d      	beq.n	8009efc <__pow5mult+0xa0>
 8009e80:	69f4      	ldr	r4, [r6, #28]
 8009e82:	b97c      	cbnz	r4, 8009ea4 <__pow5mult+0x48>
 8009e84:	2010      	movs	r0, #16
 8009e86:	f7ff fd7f 	bl	8009988 <malloc>
 8009e8a:	4602      	mov	r2, r0
 8009e8c:	61f0      	str	r0, [r6, #28]
 8009e8e:	b928      	cbnz	r0, 8009e9c <__pow5mult+0x40>
 8009e90:	4b1d      	ldr	r3, [pc, #116]	; (8009f08 <__pow5mult+0xac>)
 8009e92:	481e      	ldr	r0, [pc, #120]	; (8009f0c <__pow5mult+0xb0>)
 8009e94:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009e98:	f000 fbd6 	bl	800a648 <__assert_func>
 8009e9c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009ea0:	6004      	str	r4, [r0, #0]
 8009ea2:	60c4      	str	r4, [r0, #12]
 8009ea4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009ea8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009eac:	b94c      	cbnz	r4, 8009ec2 <__pow5mult+0x66>
 8009eae:	f240 2171 	movw	r1, #625	; 0x271
 8009eb2:	4630      	mov	r0, r6
 8009eb4:	f7ff ff12 	bl	8009cdc <__i2b>
 8009eb8:	2300      	movs	r3, #0
 8009eba:	f8c8 0008 	str.w	r0, [r8, #8]
 8009ebe:	4604      	mov	r4, r0
 8009ec0:	6003      	str	r3, [r0, #0]
 8009ec2:	f04f 0900 	mov.w	r9, #0
 8009ec6:	07eb      	lsls	r3, r5, #31
 8009ec8:	d50a      	bpl.n	8009ee0 <__pow5mult+0x84>
 8009eca:	4639      	mov	r1, r7
 8009ecc:	4622      	mov	r2, r4
 8009ece:	4630      	mov	r0, r6
 8009ed0:	f7ff ff1a 	bl	8009d08 <__multiply>
 8009ed4:	4639      	mov	r1, r7
 8009ed6:	4680      	mov	r8, r0
 8009ed8:	4630      	mov	r0, r6
 8009eda:	f7ff fe49 	bl	8009b70 <_Bfree>
 8009ede:	4647      	mov	r7, r8
 8009ee0:	106d      	asrs	r5, r5, #1
 8009ee2:	d00b      	beq.n	8009efc <__pow5mult+0xa0>
 8009ee4:	6820      	ldr	r0, [r4, #0]
 8009ee6:	b938      	cbnz	r0, 8009ef8 <__pow5mult+0x9c>
 8009ee8:	4622      	mov	r2, r4
 8009eea:	4621      	mov	r1, r4
 8009eec:	4630      	mov	r0, r6
 8009eee:	f7ff ff0b 	bl	8009d08 <__multiply>
 8009ef2:	6020      	str	r0, [r4, #0]
 8009ef4:	f8c0 9000 	str.w	r9, [r0]
 8009ef8:	4604      	mov	r4, r0
 8009efa:	e7e4      	b.n	8009ec6 <__pow5mult+0x6a>
 8009efc:	4638      	mov	r0, r7
 8009efe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f02:	bf00      	nop
 8009f04:	0800afa0 	.word	0x0800afa0
 8009f08:	0800add1 	.word	0x0800add1
 8009f0c:	0800ae51 	.word	0x0800ae51

08009f10 <__lshift>:
 8009f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f14:	460c      	mov	r4, r1
 8009f16:	6849      	ldr	r1, [r1, #4]
 8009f18:	6923      	ldr	r3, [r4, #16]
 8009f1a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009f1e:	68a3      	ldr	r3, [r4, #8]
 8009f20:	4607      	mov	r7, r0
 8009f22:	4691      	mov	r9, r2
 8009f24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009f28:	f108 0601 	add.w	r6, r8, #1
 8009f2c:	42b3      	cmp	r3, r6
 8009f2e:	db0b      	blt.n	8009f48 <__lshift+0x38>
 8009f30:	4638      	mov	r0, r7
 8009f32:	f7ff fddd 	bl	8009af0 <_Balloc>
 8009f36:	4605      	mov	r5, r0
 8009f38:	b948      	cbnz	r0, 8009f4e <__lshift+0x3e>
 8009f3a:	4602      	mov	r2, r0
 8009f3c:	4b28      	ldr	r3, [pc, #160]	; (8009fe0 <__lshift+0xd0>)
 8009f3e:	4829      	ldr	r0, [pc, #164]	; (8009fe4 <__lshift+0xd4>)
 8009f40:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009f44:	f000 fb80 	bl	800a648 <__assert_func>
 8009f48:	3101      	adds	r1, #1
 8009f4a:	005b      	lsls	r3, r3, #1
 8009f4c:	e7ee      	b.n	8009f2c <__lshift+0x1c>
 8009f4e:	2300      	movs	r3, #0
 8009f50:	f100 0114 	add.w	r1, r0, #20
 8009f54:	f100 0210 	add.w	r2, r0, #16
 8009f58:	4618      	mov	r0, r3
 8009f5a:	4553      	cmp	r3, sl
 8009f5c:	db33      	blt.n	8009fc6 <__lshift+0xb6>
 8009f5e:	6920      	ldr	r0, [r4, #16]
 8009f60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009f64:	f104 0314 	add.w	r3, r4, #20
 8009f68:	f019 091f 	ands.w	r9, r9, #31
 8009f6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009f70:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009f74:	d02b      	beq.n	8009fce <__lshift+0xbe>
 8009f76:	f1c9 0e20 	rsb	lr, r9, #32
 8009f7a:	468a      	mov	sl, r1
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	6818      	ldr	r0, [r3, #0]
 8009f80:	fa00 f009 	lsl.w	r0, r0, r9
 8009f84:	4310      	orrs	r0, r2
 8009f86:	f84a 0b04 	str.w	r0, [sl], #4
 8009f8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f8e:	459c      	cmp	ip, r3
 8009f90:	fa22 f20e 	lsr.w	r2, r2, lr
 8009f94:	d8f3      	bhi.n	8009f7e <__lshift+0x6e>
 8009f96:	ebac 0304 	sub.w	r3, ip, r4
 8009f9a:	3b15      	subs	r3, #21
 8009f9c:	f023 0303 	bic.w	r3, r3, #3
 8009fa0:	3304      	adds	r3, #4
 8009fa2:	f104 0015 	add.w	r0, r4, #21
 8009fa6:	4584      	cmp	ip, r0
 8009fa8:	bf38      	it	cc
 8009faa:	2304      	movcc	r3, #4
 8009fac:	50ca      	str	r2, [r1, r3]
 8009fae:	b10a      	cbz	r2, 8009fb4 <__lshift+0xa4>
 8009fb0:	f108 0602 	add.w	r6, r8, #2
 8009fb4:	3e01      	subs	r6, #1
 8009fb6:	4638      	mov	r0, r7
 8009fb8:	612e      	str	r6, [r5, #16]
 8009fba:	4621      	mov	r1, r4
 8009fbc:	f7ff fdd8 	bl	8009b70 <_Bfree>
 8009fc0:	4628      	mov	r0, r5
 8009fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fc6:	f842 0f04 	str.w	r0, [r2, #4]!
 8009fca:	3301      	adds	r3, #1
 8009fcc:	e7c5      	b.n	8009f5a <__lshift+0x4a>
 8009fce:	3904      	subs	r1, #4
 8009fd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fd4:	f841 2f04 	str.w	r2, [r1, #4]!
 8009fd8:	459c      	cmp	ip, r3
 8009fda:	d8f9      	bhi.n	8009fd0 <__lshift+0xc0>
 8009fdc:	e7ea      	b.n	8009fb4 <__lshift+0xa4>
 8009fde:	bf00      	nop
 8009fe0:	0800ae40 	.word	0x0800ae40
 8009fe4:	0800ae51 	.word	0x0800ae51

08009fe8 <__mcmp>:
 8009fe8:	b530      	push	{r4, r5, lr}
 8009fea:	6902      	ldr	r2, [r0, #16]
 8009fec:	690c      	ldr	r4, [r1, #16]
 8009fee:	1b12      	subs	r2, r2, r4
 8009ff0:	d10e      	bne.n	800a010 <__mcmp+0x28>
 8009ff2:	f100 0314 	add.w	r3, r0, #20
 8009ff6:	3114      	adds	r1, #20
 8009ff8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009ffc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a000:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a004:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a008:	42a5      	cmp	r5, r4
 800a00a:	d003      	beq.n	800a014 <__mcmp+0x2c>
 800a00c:	d305      	bcc.n	800a01a <__mcmp+0x32>
 800a00e:	2201      	movs	r2, #1
 800a010:	4610      	mov	r0, r2
 800a012:	bd30      	pop	{r4, r5, pc}
 800a014:	4283      	cmp	r3, r0
 800a016:	d3f3      	bcc.n	800a000 <__mcmp+0x18>
 800a018:	e7fa      	b.n	800a010 <__mcmp+0x28>
 800a01a:	f04f 32ff 	mov.w	r2, #4294967295
 800a01e:	e7f7      	b.n	800a010 <__mcmp+0x28>

0800a020 <__mdiff>:
 800a020:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a024:	460c      	mov	r4, r1
 800a026:	4606      	mov	r6, r0
 800a028:	4611      	mov	r1, r2
 800a02a:	4620      	mov	r0, r4
 800a02c:	4690      	mov	r8, r2
 800a02e:	f7ff ffdb 	bl	8009fe8 <__mcmp>
 800a032:	1e05      	subs	r5, r0, #0
 800a034:	d110      	bne.n	800a058 <__mdiff+0x38>
 800a036:	4629      	mov	r1, r5
 800a038:	4630      	mov	r0, r6
 800a03a:	f7ff fd59 	bl	8009af0 <_Balloc>
 800a03e:	b930      	cbnz	r0, 800a04e <__mdiff+0x2e>
 800a040:	4b3a      	ldr	r3, [pc, #232]	; (800a12c <__mdiff+0x10c>)
 800a042:	4602      	mov	r2, r0
 800a044:	f240 2137 	movw	r1, #567	; 0x237
 800a048:	4839      	ldr	r0, [pc, #228]	; (800a130 <__mdiff+0x110>)
 800a04a:	f000 fafd 	bl	800a648 <__assert_func>
 800a04e:	2301      	movs	r3, #1
 800a050:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a054:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a058:	bfa4      	itt	ge
 800a05a:	4643      	movge	r3, r8
 800a05c:	46a0      	movge	r8, r4
 800a05e:	4630      	mov	r0, r6
 800a060:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a064:	bfa6      	itte	ge
 800a066:	461c      	movge	r4, r3
 800a068:	2500      	movge	r5, #0
 800a06a:	2501      	movlt	r5, #1
 800a06c:	f7ff fd40 	bl	8009af0 <_Balloc>
 800a070:	b920      	cbnz	r0, 800a07c <__mdiff+0x5c>
 800a072:	4b2e      	ldr	r3, [pc, #184]	; (800a12c <__mdiff+0x10c>)
 800a074:	4602      	mov	r2, r0
 800a076:	f240 2145 	movw	r1, #581	; 0x245
 800a07a:	e7e5      	b.n	800a048 <__mdiff+0x28>
 800a07c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a080:	6926      	ldr	r6, [r4, #16]
 800a082:	60c5      	str	r5, [r0, #12]
 800a084:	f104 0914 	add.w	r9, r4, #20
 800a088:	f108 0514 	add.w	r5, r8, #20
 800a08c:	f100 0e14 	add.w	lr, r0, #20
 800a090:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a094:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a098:	f108 0210 	add.w	r2, r8, #16
 800a09c:	46f2      	mov	sl, lr
 800a09e:	2100      	movs	r1, #0
 800a0a0:	f859 3b04 	ldr.w	r3, [r9], #4
 800a0a4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a0a8:	fa11 f88b 	uxtah	r8, r1, fp
 800a0ac:	b299      	uxth	r1, r3
 800a0ae:	0c1b      	lsrs	r3, r3, #16
 800a0b0:	eba8 0801 	sub.w	r8, r8, r1
 800a0b4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a0b8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a0bc:	fa1f f888 	uxth.w	r8, r8
 800a0c0:	1419      	asrs	r1, r3, #16
 800a0c2:	454e      	cmp	r6, r9
 800a0c4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a0c8:	f84a 3b04 	str.w	r3, [sl], #4
 800a0cc:	d8e8      	bhi.n	800a0a0 <__mdiff+0x80>
 800a0ce:	1b33      	subs	r3, r6, r4
 800a0d0:	3b15      	subs	r3, #21
 800a0d2:	f023 0303 	bic.w	r3, r3, #3
 800a0d6:	3304      	adds	r3, #4
 800a0d8:	3415      	adds	r4, #21
 800a0da:	42a6      	cmp	r6, r4
 800a0dc:	bf38      	it	cc
 800a0de:	2304      	movcc	r3, #4
 800a0e0:	441d      	add	r5, r3
 800a0e2:	4473      	add	r3, lr
 800a0e4:	469e      	mov	lr, r3
 800a0e6:	462e      	mov	r6, r5
 800a0e8:	4566      	cmp	r6, ip
 800a0ea:	d30e      	bcc.n	800a10a <__mdiff+0xea>
 800a0ec:	f10c 0203 	add.w	r2, ip, #3
 800a0f0:	1b52      	subs	r2, r2, r5
 800a0f2:	f022 0203 	bic.w	r2, r2, #3
 800a0f6:	3d03      	subs	r5, #3
 800a0f8:	45ac      	cmp	ip, r5
 800a0fa:	bf38      	it	cc
 800a0fc:	2200      	movcc	r2, #0
 800a0fe:	4413      	add	r3, r2
 800a100:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a104:	b17a      	cbz	r2, 800a126 <__mdiff+0x106>
 800a106:	6107      	str	r7, [r0, #16]
 800a108:	e7a4      	b.n	800a054 <__mdiff+0x34>
 800a10a:	f856 8b04 	ldr.w	r8, [r6], #4
 800a10e:	fa11 f288 	uxtah	r2, r1, r8
 800a112:	1414      	asrs	r4, r2, #16
 800a114:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a118:	b292      	uxth	r2, r2
 800a11a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a11e:	f84e 2b04 	str.w	r2, [lr], #4
 800a122:	1421      	asrs	r1, r4, #16
 800a124:	e7e0      	b.n	800a0e8 <__mdiff+0xc8>
 800a126:	3f01      	subs	r7, #1
 800a128:	e7ea      	b.n	800a100 <__mdiff+0xe0>
 800a12a:	bf00      	nop
 800a12c:	0800ae40 	.word	0x0800ae40
 800a130:	0800ae51 	.word	0x0800ae51

0800a134 <__d2b>:
 800a134:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a138:	460f      	mov	r7, r1
 800a13a:	2101      	movs	r1, #1
 800a13c:	ec59 8b10 	vmov	r8, r9, d0
 800a140:	4616      	mov	r6, r2
 800a142:	f7ff fcd5 	bl	8009af0 <_Balloc>
 800a146:	4604      	mov	r4, r0
 800a148:	b930      	cbnz	r0, 800a158 <__d2b+0x24>
 800a14a:	4602      	mov	r2, r0
 800a14c:	4b24      	ldr	r3, [pc, #144]	; (800a1e0 <__d2b+0xac>)
 800a14e:	4825      	ldr	r0, [pc, #148]	; (800a1e4 <__d2b+0xb0>)
 800a150:	f240 310f 	movw	r1, #783	; 0x30f
 800a154:	f000 fa78 	bl	800a648 <__assert_func>
 800a158:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a15c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a160:	bb2d      	cbnz	r5, 800a1ae <__d2b+0x7a>
 800a162:	9301      	str	r3, [sp, #4]
 800a164:	f1b8 0300 	subs.w	r3, r8, #0
 800a168:	d026      	beq.n	800a1b8 <__d2b+0x84>
 800a16a:	4668      	mov	r0, sp
 800a16c:	9300      	str	r3, [sp, #0]
 800a16e:	f7ff fd87 	bl	8009c80 <__lo0bits>
 800a172:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a176:	b1e8      	cbz	r0, 800a1b4 <__d2b+0x80>
 800a178:	f1c0 0320 	rsb	r3, r0, #32
 800a17c:	fa02 f303 	lsl.w	r3, r2, r3
 800a180:	430b      	orrs	r3, r1
 800a182:	40c2      	lsrs	r2, r0
 800a184:	6163      	str	r3, [r4, #20]
 800a186:	9201      	str	r2, [sp, #4]
 800a188:	9b01      	ldr	r3, [sp, #4]
 800a18a:	61a3      	str	r3, [r4, #24]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	bf14      	ite	ne
 800a190:	2202      	movne	r2, #2
 800a192:	2201      	moveq	r2, #1
 800a194:	6122      	str	r2, [r4, #16]
 800a196:	b1bd      	cbz	r5, 800a1c8 <__d2b+0x94>
 800a198:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a19c:	4405      	add	r5, r0
 800a19e:	603d      	str	r5, [r7, #0]
 800a1a0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a1a4:	6030      	str	r0, [r6, #0]
 800a1a6:	4620      	mov	r0, r4
 800a1a8:	b003      	add	sp, #12
 800a1aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a1ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a1b2:	e7d6      	b.n	800a162 <__d2b+0x2e>
 800a1b4:	6161      	str	r1, [r4, #20]
 800a1b6:	e7e7      	b.n	800a188 <__d2b+0x54>
 800a1b8:	a801      	add	r0, sp, #4
 800a1ba:	f7ff fd61 	bl	8009c80 <__lo0bits>
 800a1be:	9b01      	ldr	r3, [sp, #4]
 800a1c0:	6163      	str	r3, [r4, #20]
 800a1c2:	3020      	adds	r0, #32
 800a1c4:	2201      	movs	r2, #1
 800a1c6:	e7e5      	b.n	800a194 <__d2b+0x60>
 800a1c8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a1cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a1d0:	6038      	str	r0, [r7, #0]
 800a1d2:	6918      	ldr	r0, [r3, #16]
 800a1d4:	f7ff fd34 	bl	8009c40 <__hi0bits>
 800a1d8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a1dc:	e7e2      	b.n	800a1a4 <__d2b+0x70>
 800a1de:	bf00      	nop
 800a1e0:	0800ae40 	.word	0x0800ae40
 800a1e4:	0800ae51 	.word	0x0800ae51

0800a1e8 <__ssputs_r>:
 800a1e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1ec:	688e      	ldr	r6, [r1, #8]
 800a1ee:	461f      	mov	r7, r3
 800a1f0:	42be      	cmp	r6, r7
 800a1f2:	680b      	ldr	r3, [r1, #0]
 800a1f4:	4682      	mov	sl, r0
 800a1f6:	460c      	mov	r4, r1
 800a1f8:	4690      	mov	r8, r2
 800a1fa:	d82c      	bhi.n	800a256 <__ssputs_r+0x6e>
 800a1fc:	898a      	ldrh	r2, [r1, #12]
 800a1fe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a202:	d026      	beq.n	800a252 <__ssputs_r+0x6a>
 800a204:	6965      	ldr	r5, [r4, #20]
 800a206:	6909      	ldr	r1, [r1, #16]
 800a208:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a20c:	eba3 0901 	sub.w	r9, r3, r1
 800a210:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a214:	1c7b      	adds	r3, r7, #1
 800a216:	444b      	add	r3, r9
 800a218:	106d      	asrs	r5, r5, #1
 800a21a:	429d      	cmp	r5, r3
 800a21c:	bf38      	it	cc
 800a21e:	461d      	movcc	r5, r3
 800a220:	0553      	lsls	r3, r2, #21
 800a222:	d527      	bpl.n	800a274 <__ssputs_r+0x8c>
 800a224:	4629      	mov	r1, r5
 800a226:	f7ff fbd7 	bl	80099d8 <_malloc_r>
 800a22a:	4606      	mov	r6, r0
 800a22c:	b360      	cbz	r0, 800a288 <__ssputs_r+0xa0>
 800a22e:	6921      	ldr	r1, [r4, #16]
 800a230:	464a      	mov	r2, r9
 800a232:	f7fe fd5a 	bl	8008cea <memcpy>
 800a236:	89a3      	ldrh	r3, [r4, #12]
 800a238:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a23c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a240:	81a3      	strh	r3, [r4, #12]
 800a242:	6126      	str	r6, [r4, #16]
 800a244:	6165      	str	r5, [r4, #20]
 800a246:	444e      	add	r6, r9
 800a248:	eba5 0509 	sub.w	r5, r5, r9
 800a24c:	6026      	str	r6, [r4, #0]
 800a24e:	60a5      	str	r5, [r4, #8]
 800a250:	463e      	mov	r6, r7
 800a252:	42be      	cmp	r6, r7
 800a254:	d900      	bls.n	800a258 <__ssputs_r+0x70>
 800a256:	463e      	mov	r6, r7
 800a258:	6820      	ldr	r0, [r4, #0]
 800a25a:	4632      	mov	r2, r6
 800a25c:	4641      	mov	r1, r8
 800a25e:	f000 f9c9 	bl	800a5f4 <memmove>
 800a262:	68a3      	ldr	r3, [r4, #8]
 800a264:	1b9b      	subs	r3, r3, r6
 800a266:	60a3      	str	r3, [r4, #8]
 800a268:	6823      	ldr	r3, [r4, #0]
 800a26a:	4433      	add	r3, r6
 800a26c:	6023      	str	r3, [r4, #0]
 800a26e:	2000      	movs	r0, #0
 800a270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a274:	462a      	mov	r2, r5
 800a276:	f000 fa2d 	bl	800a6d4 <_realloc_r>
 800a27a:	4606      	mov	r6, r0
 800a27c:	2800      	cmp	r0, #0
 800a27e:	d1e0      	bne.n	800a242 <__ssputs_r+0x5a>
 800a280:	6921      	ldr	r1, [r4, #16]
 800a282:	4650      	mov	r0, sl
 800a284:	f7ff fb34 	bl	80098f0 <_free_r>
 800a288:	230c      	movs	r3, #12
 800a28a:	f8ca 3000 	str.w	r3, [sl]
 800a28e:	89a3      	ldrh	r3, [r4, #12]
 800a290:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a294:	81a3      	strh	r3, [r4, #12]
 800a296:	f04f 30ff 	mov.w	r0, #4294967295
 800a29a:	e7e9      	b.n	800a270 <__ssputs_r+0x88>

0800a29c <_svfiprintf_r>:
 800a29c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2a0:	4698      	mov	r8, r3
 800a2a2:	898b      	ldrh	r3, [r1, #12]
 800a2a4:	061b      	lsls	r3, r3, #24
 800a2a6:	b09d      	sub	sp, #116	; 0x74
 800a2a8:	4607      	mov	r7, r0
 800a2aa:	460d      	mov	r5, r1
 800a2ac:	4614      	mov	r4, r2
 800a2ae:	d50e      	bpl.n	800a2ce <_svfiprintf_r+0x32>
 800a2b0:	690b      	ldr	r3, [r1, #16]
 800a2b2:	b963      	cbnz	r3, 800a2ce <_svfiprintf_r+0x32>
 800a2b4:	2140      	movs	r1, #64	; 0x40
 800a2b6:	f7ff fb8f 	bl	80099d8 <_malloc_r>
 800a2ba:	6028      	str	r0, [r5, #0]
 800a2bc:	6128      	str	r0, [r5, #16]
 800a2be:	b920      	cbnz	r0, 800a2ca <_svfiprintf_r+0x2e>
 800a2c0:	230c      	movs	r3, #12
 800a2c2:	603b      	str	r3, [r7, #0]
 800a2c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a2c8:	e0d0      	b.n	800a46c <_svfiprintf_r+0x1d0>
 800a2ca:	2340      	movs	r3, #64	; 0x40
 800a2cc:	616b      	str	r3, [r5, #20]
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	9309      	str	r3, [sp, #36]	; 0x24
 800a2d2:	2320      	movs	r3, #32
 800a2d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a2d8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2dc:	2330      	movs	r3, #48	; 0x30
 800a2de:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a484 <_svfiprintf_r+0x1e8>
 800a2e2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a2e6:	f04f 0901 	mov.w	r9, #1
 800a2ea:	4623      	mov	r3, r4
 800a2ec:	469a      	mov	sl, r3
 800a2ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2f2:	b10a      	cbz	r2, 800a2f8 <_svfiprintf_r+0x5c>
 800a2f4:	2a25      	cmp	r2, #37	; 0x25
 800a2f6:	d1f9      	bne.n	800a2ec <_svfiprintf_r+0x50>
 800a2f8:	ebba 0b04 	subs.w	fp, sl, r4
 800a2fc:	d00b      	beq.n	800a316 <_svfiprintf_r+0x7a>
 800a2fe:	465b      	mov	r3, fp
 800a300:	4622      	mov	r2, r4
 800a302:	4629      	mov	r1, r5
 800a304:	4638      	mov	r0, r7
 800a306:	f7ff ff6f 	bl	800a1e8 <__ssputs_r>
 800a30a:	3001      	adds	r0, #1
 800a30c:	f000 80a9 	beq.w	800a462 <_svfiprintf_r+0x1c6>
 800a310:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a312:	445a      	add	r2, fp
 800a314:	9209      	str	r2, [sp, #36]	; 0x24
 800a316:	f89a 3000 	ldrb.w	r3, [sl]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	f000 80a1 	beq.w	800a462 <_svfiprintf_r+0x1c6>
 800a320:	2300      	movs	r3, #0
 800a322:	f04f 32ff 	mov.w	r2, #4294967295
 800a326:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a32a:	f10a 0a01 	add.w	sl, sl, #1
 800a32e:	9304      	str	r3, [sp, #16]
 800a330:	9307      	str	r3, [sp, #28]
 800a332:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a336:	931a      	str	r3, [sp, #104]	; 0x68
 800a338:	4654      	mov	r4, sl
 800a33a:	2205      	movs	r2, #5
 800a33c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a340:	4850      	ldr	r0, [pc, #320]	; (800a484 <_svfiprintf_r+0x1e8>)
 800a342:	f7f5 ffe5 	bl	8000310 <memchr>
 800a346:	9a04      	ldr	r2, [sp, #16]
 800a348:	b9d8      	cbnz	r0, 800a382 <_svfiprintf_r+0xe6>
 800a34a:	06d0      	lsls	r0, r2, #27
 800a34c:	bf44      	itt	mi
 800a34e:	2320      	movmi	r3, #32
 800a350:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a354:	0711      	lsls	r1, r2, #28
 800a356:	bf44      	itt	mi
 800a358:	232b      	movmi	r3, #43	; 0x2b
 800a35a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a35e:	f89a 3000 	ldrb.w	r3, [sl]
 800a362:	2b2a      	cmp	r3, #42	; 0x2a
 800a364:	d015      	beq.n	800a392 <_svfiprintf_r+0xf6>
 800a366:	9a07      	ldr	r2, [sp, #28]
 800a368:	4654      	mov	r4, sl
 800a36a:	2000      	movs	r0, #0
 800a36c:	f04f 0c0a 	mov.w	ip, #10
 800a370:	4621      	mov	r1, r4
 800a372:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a376:	3b30      	subs	r3, #48	; 0x30
 800a378:	2b09      	cmp	r3, #9
 800a37a:	d94d      	bls.n	800a418 <_svfiprintf_r+0x17c>
 800a37c:	b1b0      	cbz	r0, 800a3ac <_svfiprintf_r+0x110>
 800a37e:	9207      	str	r2, [sp, #28]
 800a380:	e014      	b.n	800a3ac <_svfiprintf_r+0x110>
 800a382:	eba0 0308 	sub.w	r3, r0, r8
 800a386:	fa09 f303 	lsl.w	r3, r9, r3
 800a38a:	4313      	orrs	r3, r2
 800a38c:	9304      	str	r3, [sp, #16]
 800a38e:	46a2      	mov	sl, r4
 800a390:	e7d2      	b.n	800a338 <_svfiprintf_r+0x9c>
 800a392:	9b03      	ldr	r3, [sp, #12]
 800a394:	1d19      	adds	r1, r3, #4
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	9103      	str	r1, [sp, #12]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	bfbb      	ittet	lt
 800a39e:	425b      	neglt	r3, r3
 800a3a0:	f042 0202 	orrlt.w	r2, r2, #2
 800a3a4:	9307      	strge	r3, [sp, #28]
 800a3a6:	9307      	strlt	r3, [sp, #28]
 800a3a8:	bfb8      	it	lt
 800a3aa:	9204      	strlt	r2, [sp, #16]
 800a3ac:	7823      	ldrb	r3, [r4, #0]
 800a3ae:	2b2e      	cmp	r3, #46	; 0x2e
 800a3b0:	d10c      	bne.n	800a3cc <_svfiprintf_r+0x130>
 800a3b2:	7863      	ldrb	r3, [r4, #1]
 800a3b4:	2b2a      	cmp	r3, #42	; 0x2a
 800a3b6:	d134      	bne.n	800a422 <_svfiprintf_r+0x186>
 800a3b8:	9b03      	ldr	r3, [sp, #12]
 800a3ba:	1d1a      	adds	r2, r3, #4
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	9203      	str	r2, [sp, #12]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	bfb8      	it	lt
 800a3c4:	f04f 33ff 	movlt.w	r3, #4294967295
 800a3c8:	3402      	adds	r4, #2
 800a3ca:	9305      	str	r3, [sp, #20]
 800a3cc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a494 <_svfiprintf_r+0x1f8>
 800a3d0:	7821      	ldrb	r1, [r4, #0]
 800a3d2:	2203      	movs	r2, #3
 800a3d4:	4650      	mov	r0, sl
 800a3d6:	f7f5 ff9b 	bl	8000310 <memchr>
 800a3da:	b138      	cbz	r0, 800a3ec <_svfiprintf_r+0x150>
 800a3dc:	9b04      	ldr	r3, [sp, #16]
 800a3de:	eba0 000a 	sub.w	r0, r0, sl
 800a3e2:	2240      	movs	r2, #64	; 0x40
 800a3e4:	4082      	lsls	r2, r0
 800a3e6:	4313      	orrs	r3, r2
 800a3e8:	3401      	adds	r4, #1
 800a3ea:	9304      	str	r3, [sp, #16]
 800a3ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3f0:	4825      	ldr	r0, [pc, #148]	; (800a488 <_svfiprintf_r+0x1ec>)
 800a3f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a3f6:	2206      	movs	r2, #6
 800a3f8:	f7f5 ff8a 	bl	8000310 <memchr>
 800a3fc:	2800      	cmp	r0, #0
 800a3fe:	d038      	beq.n	800a472 <_svfiprintf_r+0x1d6>
 800a400:	4b22      	ldr	r3, [pc, #136]	; (800a48c <_svfiprintf_r+0x1f0>)
 800a402:	bb1b      	cbnz	r3, 800a44c <_svfiprintf_r+0x1b0>
 800a404:	9b03      	ldr	r3, [sp, #12]
 800a406:	3307      	adds	r3, #7
 800a408:	f023 0307 	bic.w	r3, r3, #7
 800a40c:	3308      	adds	r3, #8
 800a40e:	9303      	str	r3, [sp, #12]
 800a410:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a412:	4433      	add	r3, r6
 800a414:	9309      	str	r3, [sp, #36]	; 0x24
 800a416:	e768      	b.n	800a2ea <_svfiprintf_r+0x4e>
 800a418:	fb0c 3202 	mla	r2, ip, r2, r3
 800a41c:	460c      	mov	r4, r1
 800a41e:	2001      	movs	r0, #1
 800a420:	e7a6      	b.n	800a370 <_svfiprintf_r+0xd4>
 800a422:	2300      	movs	r3, #0
 800a424:	3401      	adds	r4, #1
 800a426:	9305      	str	r3, [sp, #20]
 800a428:	4619      	mov	r1, r3
 800a42a:	f04f 0c0a 	mov.w	ip, #10
 800a42e:	4620      	mov	r0, r4
 800a430:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a434:	3a30      	subs	r2, #48	; 0x30
 800a436:	2a09      	cmp	r2, #9
 800a438:	d903      	bls.n	800a442 <_svfiprintf_r+0x1a6>
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d0c6      	beq.n	800a3cc <_svfiprintf_r+0x130>
 800a43e:	9105      	str	r1, [sp, #20]
 800a440:	e7c4      	b.n	800a3cc <_svfiprintf_r+0x130>
 800a442:	fb0c 2101 	mla	r1, ip, r1, r2
 800a446:	4604      	mov	r4, r0
 800a448:	2301      	movs	r3, #1
 800a44a:	e7f0      	b.n	800a42e <_svfiprintf_r+0x192>
 800a44c:	ab03      	add	r3, sp, #12
 800a44e:	9300      	str	r3, [sp, #0]
 800a450:	462a      	mov	r2, r5
 800a452:	4b0f      	ldr	r3, [pc, #60]	; (800a490 <_svfiprintf_r+0x1f4>)
 800a454:	a904      	add	r1, sp, #16
 800a456:	4638      	mov	r0, r7
 800a458:	f7fd fea2 	bl	80081a0 <_printf_float>
 800a45c:	1c42      	adds	r2, r0, #1
 800a45e:	4606      	mov	r6, r0
 800a460:	d1d6      	bne.n	800a410 <_svfiprintf_r+0x174>
 800a462:	89ab      	ldrh	r3, [r5, #12]
 800a464:	065b      	lsls	r3, r3, #25
 800a466:	f53f af2d 	bmi.w	800a2c4 <_svfiprintf_r+0x28>
 800a46a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a46c:	b01d      	add	sp, #116	; 0x74
 800a46e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a472:	ab03      	add	r3, sp, #12
 800a474:	9300      	str	r3, [sp, #0]
 800a476:	462a      	mov	r2, r5
 800a478:	4b05      	ldr	r3, [pc, #20]	; (800a490 <_svfiprintf_r+0x1f4>)
 800a47a:	a904      	add	r1, sp, #16
 800a47c:	4638      	mov	r0, r7
 800a47e:	f7fe f917 	bl	80086b0 <_printf_i>
 800a482:	e7eb      	b.n	800a45c <_svfiprintf_r+0x1c0>
 800a484:	0800afac 	.word	0x0800afac
 800a488:	0800afb6 	.word	0x0800afb6
 800a48c:	080081a1 	.word	0x080081a1
 800a490:	0800a1e9 	.word	0x0800a1e9
 800a494:	0800afb2 	.word	0x0800afb2

0800a498 <__sflush_r>:
 800a498:	898a      	ldrh	r2, [r1, #12]
 800a49a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a49e:	4605      	mov	r5, r0
 800a4a0:	0710      	lsls	r0, r2, #28
 800a4a2:	460c      	mov	r4, r1
 800a4a4:	d458      	bmi.n	800a558 <__sflush_r+0xc0>
 800a4a6:	684b      	ldr	r3, [r1, #4]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	dc05      	bgt.n	800a4b8 <__sflush_r+0x20>
 800a4ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	dc02      	bgt.n	800a4b8 <__sflush_r+0x20>
 800a4b2:	2000      	movs	r0, #0
 800a4b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a4ba:	2e00      	cmp	r6, #0
 800a4bc:	d0f9      	beq.n	800a4b2 <__sflush_r+0x1a>
 800a4be:	2300      	movs	r3, #0
 800a4c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a4c4:	682f      	ldr	r7, [r5, #0]
 800a4c6:	6a21      	ldr	r1, [r4, #32]
 800a4c8:	602b      	str	r3, [r5, #0]
 800a4ca:	d032      	beq.n	800a532 <__sflush_r+0x9a>
 800a4cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a4ce:	89a3      	ldrh	r3, [r4, #12]
 800a4d0:	075a      	lsls	r2, r3, #29
 800a4d2:	d505      	bpl.n	800a4e0 <__sflush_r+0x48>
 800a4d4:	6863      	ldr	r3, [r4, #4]
 800a4d6:	1ac0      	subs	r0, r0, r3
 800a4d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a4da:	b10b      	cbz	r3, 800a4e0 <__sflush_r+0x48>
 800a4dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a4de:	1ac0      	subs	r0, r0, r3
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	4602      	mov	r2, r0
 800a4e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a4e6:	6a21      	ldr	r1, [r4, #32]
 800a4e8:	4628      	mov	r0, r5
 800a4ea:	47b0      	blx	r6
 800a4ec:	1c43      	adds	r3, r0, #1
 800a4ee:	89a3      	ldrh	r3, [r4, #12]
 800a4f0:	d106      	bne.n	800a500 <__sflush_r+0x68>
 800a4f2:	6829      	ldr	r1, [r5, #0]
 800a4f4:	291d      	cmp	r1, #29
 800a4f6:	d82b      	bhi.n	800a550 <__sflush_r+0xb8>
 800a4f8:	4a29      	ldr	r2, [pc, #164]	; (800a5a0 <__sflush_r+0x108>)
 800a4fa:	410a      	asrs	r2, r1
 800a4fc:	07d6      	lsls	r6, r2, #31
 800a4fe:	d427      	bmi.n	800a550 <__sflush_r+0xb8>
 800a500:	2200      	movs	r2, #0
 800a502:	6062      	str	r2, [r4, #4]
 800a504:	04d9      	lsls	r1, r3, #19
 800a506:	6922      	ldr	r2, [r4, #16]
 800a508:	6022      	str	r2, [r4, #0]
 800a50a:	d504      	bpl.n	800a516 <__sflush_r+0x7e>
 800a50c:	1c42      	adds	r2, r0, #1
 800a50e:	d101      	bne.n	800a514 <__sflush_r+0x7c>
 800a510:	682b      	ldr	r3, [r5, #0]
 800a512:	b903      	cbnz	r3, 800a516 <__sflush_r+0x7e>
 800a514:	6560      	str	r0, [r4, #84]	; 0x54
 800a516:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a518:	602f      	str	r7, [r5, #0]
 800a51a:	2900      	cmp	r1, #0
 800a51c:	d0c9      	beq.n	800a4b2 <__sflush_r+0x1a>
 800a51e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a522:	4299      	cmp	r1, r3
 800a524:	d002      	beq.n	800a52c <__sflush_r+0x94>
 800a526:	4628      	mov	r0, r5
 800a528:	f7ff f9e2 	bl	80098f0 <_free_r>
 800a52c:	2000      	movs	r0, #0
 800a52e:	6360      	str	r0, [r4, #52]	; 0x34
 800a530:	e7c0      	b.n	800a4b4 <__sflush_r+0x1c>
 800a532:	2301      	movs	r3, #1
 800a534:	4628      	mov	r0, r5
 800a536:	47b0      	blx	r6
 800a538:	1c41      	adds	r1, r0, #1
 800a53a:	d1c8      	bne.n	800a4ce <__sflush_r+0x36>
 800a53c:	682b      	ldr	r3, [r5, #0]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d0c5      	beq.n	800a4ce <__sflush_r+0x36>
 800a542:	2b1d      	cmp	r3, #29
 800a544:	d001      	beq.n	800a54a <__sflush_r+0xb2>
 800a546:	2b16      	cmp	r3, #22
 800a548:	d101      	bne.n	800a54e <__sflush_r+0xb6>
 800a54a:	602f      	str	r7, [r5, #0]
 800a54c:	e7b1      	b.n	800a4b2 <__sflush_r+0x1a>
 800a54e:	89a3      	ldrh	r3, [r4, #12]
 800a550:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a554:	81a3      	strh	r3, [r4, #12]
 800a556:	e7ad      	b.n	800a4b4 <__sflush_r+0x1c>
 800a558:	690f      	ldr	r7, [r1, #16]
 800a55a:	2f00      	cmp	r7, #0
 800a55c:	d0a9      	beq.n	800a4b2 <__sflush_r+0x1a>
 800a55e:	0793      	lsls	r3, r2, #30
 800a560:	680e      	ldr	r6, [r1, #0]
 800a562:	bf08      	it	eq
 800a564:	694b      	ldreq	r3, [r1, #20]
 800a566:	600f      	str	r7, [r1, #0]
 800a568:	bf18      	it	ne
 800a56a:	2300      	movne	r3, #0
 800a56c:	eba6 0807 	sub.w	r8, r6, r7
 800a570:	608b      	str	r3, [r1, #8]
 800a572:	f1b8 0f00 	cmp.w	r8, #0
 800a576:	dd9c      	ble.n	800a4b2 <__sflush_r+0x1a>
 800a578:	6a21      	ldr	r1, [r4, #32]
 800a57a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a57c:	4643      	mov	r3, r8
 800a57e:	463a      	mov	r2, r7
 800a580:	4628      	mov	r0, r5
 800a582:	47b0      	blx	r6
 800a584:	2800      	cmp	r0, #0
 800a586:	dc06      	bgt.n	800a596 <__sflush_r+0xfe>
 800a588:	89a3      	ldrh	r3, [r4, #12]
 800a58a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a58e:	81a3      	strh	r3, [r4, #12]
 800a590:	f04f 30ff 	mov.w	r0, #4294967295
 800a594:	e78e      	b.n	800a4b4 <__sflush_r+0x1c>
 800a596:	4407      	add	r7, r0
 800a598:	eba8 0800 	sub.w	r8, r8, r0
 800a59c:	e7e9      	b.n	800a572 <__sflush_r+0xda>
 800a59e:	bf00      	nop
 800a5a0:	dfbffffe 	.word	0xdfbffffe

0800a5a4 <_fflush_r>:
 800a5a4:	b538      	push	{r3, r4, r5, lr}
 800a5a6:	690b      	ldr	r3, [r1, #16]
 800a5a8:	4605      	mov	r5, r0
 800a5aa:	460c      	mov	r4, r1
 800a5ac:	b913      	cbnz	r3, 800a5b4 <_fflush_r+0x10>
 800a5ae:	2500      	movs	r5, #0
 800a5b0:	4628      	mov	r0, r5
 800a5b2:	bd38      	pop	{r3, r4, r5, pc}
 800a5b4:	b118      	cbz	r0, 800a5be <_fflush_r+0x1a>
 800a5b6:	6a03      	ldr	r3, [r0, #32]
 800a5b8:	b90b      	cbnz	r3, 800a5be <_fflush_r+0x1a>
 800a5ba:	f7fe fa27 	bl	8008a0c <__sinit>
 800a5be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d0f3      	beq.n	800a5ae <_fflush_r+0xa>
 800a5c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a5c8:	07d0      	lsls	r0, r2, #31
 800a5ca:	d404      	bmi.n	800a5d6 <_fflush_r+0x32>
 800a5cc:	0599      	lsls	r1, r3, #22
 800a5ce:	d402      	bmi.n	800a5d6 <_fflush_r+0x32>
 800a5d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a5d2:	f7fe fb88 	bl	8008ce6 <__retarget_lock_acquire_recursive>
 800a5d6:	4628      	mov	r0, r5
 800a5d8:	4621      	mov	r1, r4
 800a5da:	f7ff ff5d 	bl	800a498 <__sflush_r>
 800a5de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a5e0:	07da      	lsls	r2, r3, #31
 800a5e2:	4605      	mov	r5, r0
 800a5e4:	d4e4      	bmi.n	800a5b0 <_fflush_r+0xc>
 800a5e6:	89a3      	ldrh	r3, [r4, #12]
 800a5e8:	059b      	lsls	r3, r3, #22
 800a5ea:	d4e1      	bmi.n	800a5b0 <_fflush_r+0xc>
 800a5ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a5ee:	f7fe fb7b 	bl	8008ce8 <__retarget_lock_release_recursive>
 800a5f2:	e7dd      	b.n	800a5b0 <_fflush_r+0xc>

0800a5f4 <memmove>:
 800a5f4:	4288      	cmp	r0, r1
 800a5f6:	b510      	push	{r4, lr}
 800a5f8:	eb01 0402 	add.w	r4, r1, r2
 800a5fc:	d902      	bls.n	800a604 <memmove+0x10>
 800a5fe:	4284      	cmp	r4, r0
 800a600:	4623      	mov	r3, r4
 800a602:	d807      	bhi.n	800a614 <memmove+0x20>
 800a604:	1e43      	subs	r3, r0, #1
 800a606:	42a1      	cmp	r1, r4
 800a608:	d008      	beq.n	800a61c <memmove+0x28>
 800a60a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a60e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a612:	e7f8      	b.n	800a606 <memmove+0x12>
 800a614:	4402      	add	r2, r0
 800a616:	4601      	mov	r1, r0
 800a618:	428a      	cmp	r2, r1
 800a61a:	d100      	bne.n	800a61e <memmove+0x2a>
 800a61c:	bd10      	pop	{r4, pc}
 800a61e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a622:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a626:	e7f7      	b.n	800a618 <memmove+0x24>

0800a628 <_sbrk_r>:
 800a628:	b538      	push	{r3, r4, r5, lr}
 800a62a:	4d06      	ldr	r5, [pc, #24]	; (800a644 <_sbrk_r+0x1c>)
 800a62c:	2300      	movs	r3, #0
 800a62e:	4604      	mov	r4, r0
 800a630:	4608      	mov	r0, r1
 800a632:	602b      	str	r3, [r5, #0]
 800a634:	f7f7 f822 	bl	800167c <_sbrk>
 800a638:	1c43      	adds	r3, r0, #1
 800a63a:	d102      	bne.n	800a642 <_sbrk_r+0x1a>
 800a63c:	682b      	ldr	r3, [r5, #0]
 800a63e:	b103      	cbz	r3, 800a642 <_sbrk_r+0x1a>
 800a640:	6023      	str	r3, [r4, #0]
 800a642:	bd38      	pop	{r3, r4, r5, pc}
 800a644:	24004464 	.word	0x24004464

0800a648 <__assert_func>:
 800a648:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a64a:	4614      	mov	r4, r2
 800a64c:	461a      	mov	r2, r3
 800a64e:	4b09      	ldr	r3, [pc, #36]	; (800a674 <__assert_func+0x2c>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	4605      	mov	r5, r0
 800a654:	68d8      	ldr	r0, [r3, #12]
 800a656:	b14c      	cbz	r4, 800a66c <__assert_func+0x24>
 800a658:	4b07      	ldr	r3, [pc, #28]	; (800a678 <__assert_func+0x30>)
 800a65a:	9100      	str	r1, [sp, #0]
 800a65c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a660:	4906      	ldr	r1, [pc, #24]	; (800a67c <__assert_func+0x34>)
 800a662:	462b      	mov	r3, r5
 800a664:	f000 f872 	bl	800a74c <fiprintf>
 800a668:	f000 f882 	bl	800a770 <abort>
 800a66c:	4b04      	ldr	r3, [pc, #16]	; (800a680 <__assert_func+0x38>)
 800a66e:	461c      	mov	r4, r3
 800a670:	e7f3      	b.n	800a65a <__assert_func+0x12>
 800a672:	bf00      	nop
 800a674:	2400006c 	.word	0x2400006c
 800a678:	0800afc7 	.word	0x0800afc7
 800a67c:	0800afd4 	.word	0x0800afd4
 800a680:	0800b002 	.word	0x0800b002

0800a684 <_calloc_r>:
 800a684:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a686:	fba1 2402 	umull	r2, r4, r1, r2
 800a68a:	b94c      	cbnz	r4, 800a6a0 <_calloc_r+0x1c>
 800a68c:	4611      	mov	r1, r2
 800a68e:	9201      	str	r2, [sp, #4]
 800a690:	f7ff f9a2 	bl	80099d8 <_malloc_r>
 800a694:	9a01      	ldr	r2, [sp, #4]
 800a696:	4605      	mov	r5, r0
 800a698:	b930      	cbnz	r0, 800a6a8 <_calloc_r+0x24>
 800a69a:	4628      	mov	r0, r5
 800a69c:	b003      	add	sp, #12
 800a69e:	bd30      	pop	{r4, r5, pc}
 800a6a0:	220c      	movs	r2, #12
 800a6a2:	6002      	str	r2, [r0, #0]
 800a6a4:	2500      	movs	r5, #0
 800a6a6:	e7f8      	b.n	800a69a <_calloc_r+0x16>
 800a6a8:	4621      	mov	r1, r4
 800a6aa:	f7fe fa48 	bl	8008b3e <memset>
 800a6ae:	e7f4      	b.n	800a69a <_calloc_r+0x16>

0800a6b0 <__ascii_mbtowc>:
 800a6b0:	b082      	sub	sp, #8
 800a6b2:	b901      	cbnz	r1, 800a6b6 <__ascii_mbtowc+0x6>
 800a6b4:	a901      	add	r1, sp, #4
 800a6b6:	b142      	cbz	r2, 800a6ca <__ascii_mbtowc+0x1a>
 800a6b8:	b14b      	cbz	r3, 800a6ce <__ascii_mbtowc+0x1e>
 800a6ba:	7813      	ldrb	r3, [r2, #0]
 800a6bc:	600b      	str	r3, [r1, #0]
 800a6be:	7812      	ldrb	r2, [r2, #0]
 800a6c0:	1e10      	subs	r0, r2, #0
 800a6c2:	bf18      	it	ne
 800a6c4:	2001      	movne	r0, #1
 800a6c6:	b002      	add	sp, #8
 800a6c8:	4770      	bx	lr
 800a6ca:	4610      	mov	r0, r2
 800a6cc:	e7fb      	b.n	800a6c6 <__ascii_mbtowc+0x16>
 800a6ce:	f06f 0001 	mvn.w	r0, #1
 800a6d2:	e7f8      	b.n	800a6c6 <__ascii_mbtowc+0x16>

0800a6d4 <_realloc_r>:
 800a6d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6d8:	4680      	mov	r8, r0
 800a6da:	4614      	mov	r4, r2
 800a6dc:	460e      	mov	r6, r1
 800a6de:	b921      	cbnz	r1, 800a6ea <_realloc_r+0x16>
 800a6e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6e4:	4611      	mov	r1, r2
 800a6e6:	f7ff b977 	b.w	80099d8 <_malloc_r>
 800a6ea:	b92a      	cbnz	r2, 800a6f8 <_realloc_r+0x24>
 800a6ec:	f7ff f900 	bl	80098f0 <_free_r>
 800a6f0:	4625      	mov	r5, r4
 800a6f2:	4628      	mov	r0, r5
 800a6f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6f8:	f000 f841 	bl	800a77e <_malloc_usable_size_r>
 800a6fc:	4284      	cmp	r4, r0
 800a6fe:	4607      	mov	r7, r0
 800a700:	d802      	bhi.n	800a708 <_realloc_r+0x34>
 800a702:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a706:	d812      	bhi.n	800a72e <_realloc_r+0x5a>
 800a708:	4621      	mov	r1, r4
 800a70a:	4640      	mov	r0, r8
 800a70c:	f7ff f964 	bl	80099d8 <_malloc_r>
 800a710:	4605      	mov	r5, r0
 800a712:	2800      	cmp	r0, #0
 800a714:	d0ed      	beq.n	800a6f2 <_realloc_r+0x1e>
 800a716:	42bc      	cmp	r4, r7
 800a718:	4622      	mov	r2, r4
 800a71a:	4631      	mov	r1, r6
 800a71c:	bf28      	it	cs
 800a71e:	463a      	movcs	r2, r7
 800a720:	f7fe fae3 	bl	8008cea <memcpy>
 800a724:	4631      	mov	r1, r6
 800a726:	4640      	mov	r0, r8
 800a728:	f7ff f8e2 	bl	80098f0 <_free_r>
 800a72c:	e7e1      	b.n	800a6f2 <_realloc_r+0x1e>
 800a72e:	4635      	mov	r5, r6
 800a730:	e7df      	b.n	800a6f2 <_realloc_r+0x1e>

0800a732 <__ascii_wctomb>:
 800a732:	b149      	cbz	r1, 800a748 <__ascii_wctomb+0x16>
 800a734:	2aff      	cmp	r2, #255	; 0xff
 800a736:	bf85      	ittet	hi
 800a738:	238a      	movhi	r3, #138	; 0x8a
 800a73a:	6003      	strhi	r3, [r0, #0]
 800a73c:	700a      	strbls	r2, [r1, #0]
 800a73e:	f04f 30ff 	movhi.w	r0, #4294967295
 800a742:	bf98      	it	ls
 800a744:	2001      	movls	r0, #1
 800a746:	4770      	bx	lr
 800a748:	4608      	mov	r0, r1
 800a74a:	4770      	bx	lr

0800a74c <fiprintf>:
 800a74c:	b40e      	push	{r1, r2, r3}
 800a74e:	b503      	push	{r0, r1, lr}
 800a750:	4601      	mov	r1, r0
 800a752:	ab03      	add	r3, sp, #12
 800a754:	4805      	ldr	r0, [pc, #20]	; (800a76c <fiprintf+0x20>)
 800a756:	f853 2b04 	ldr.w	r2, [r3], #4
 800a75a:	6800      	ldr	r0, [r0, #0]
 800a75c:	9301      	str	r3, [sp, #4]
 800a75e:	f000 f83f 	bl	800a7e0 <_vfiprintf_r>
 800a762:	b002      	add	sp, #8
 800a764:	f85d eb04 	ldr.w	lr, [sp], #4
 800a768:	b003      	add	sp, #12
 800a76a:	4770      	bx	lr
 800a76c:	2400006c 	.word	0x2400006c

0800a770 <abort>:
 800a770:	b508      	push	{r3, lr}
 800a772:	2006      	movs	r0, #6
 800a774:	f000 fa0c 	bl	800ab90 <raise>
 800a778:	2001      	movs	r0, #1
 800a77a:	f7f6 ff08 	bl	800158e <_exit>

0800a77e <_malloc_usable_size_r>:
 800a77e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a782:	1f18      	subs	r0, r3, #4
 800a784:	2b00      	cmp	r3, #0
 800a786:	bfbc      	itt	lt
 800a788:	580b      	ldrlt	r3, [r1, r0]
 800a78a:	18c0      	addlt	r0, r0, r3
 800a78c:	4770      	bx	lr

0800a78e <__sfputc_r>:
 800a78e:	6893      	ldr	r3, [r2, #8]
 800a790:	3b01      	subs	r3, #1
 800a792:	2b00      	cmp	r3, #0
 800a794:	b410      	push	{r4}
 800a796:	6093      	str	r3, [r2, #8]
 800a798:	da08      	bge.n	800a7ac <__sfputc_r+0x1e>
 800a79a:	6994      	ldr	r4, [r2, #24]
 800a79c:	42a3      	cmp	r3, r4
 800a79e:	db01      	blt.n	800a7a4 <__sfputc_r+0x16>
 800a7a0:	290a      	cmp	r1, #10
 800a7a2:	d103      	bne.n	800a7ac <__sfputc_r+0x1e>
 800a7a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7a8:	f000 b934 	b.w	800aa14 <__swbuf_r>
 800a7ac:	6813      	ldr	r3, [r2, #0]
 800a7ae:	1c58      	adds	r0, r3, #1
 800a7b0:	6010      	str	r0, [r2, #0]
 800a7b2:	7019      	strb	r1, [r3, #0]
 800a7b4:	4608      	mov	r0, r1
 800a7b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7ba:	4770      	bx	lr

0800a7bc <__sfputs_r>:
 800a7bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7be:	4606      	mov	r6, r0
 800a7c0:	460f      	mov	r7, r1
 800a7c2:	4614      	mov	r4, r2
 800a7c4:	18d5      	adds	r5, r2, r3
 800a7c6:	42ac      	cmp	r4, r5
 800a7c8:	d101      	bne.n	800a7ce <__sfputs_r+0x12>
 800a7ca:	2000      	movs	r0, #0
 800a7cc:	e007      	b.n	800a7de <__sfputs_r+0x22>
 800a7ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7d2:	463a      	mov	r2, r7
 800a7d4:	4630      	mov	r0, r6
 800a7d6:	f7ff ffda 	bl	800a78e <__sfputc_r>
 800a7da:	1c43      	adds	r3, r0, #1
 800a7dc:	d1f3      	bne.n	800a7c6 <__sfputs_r+0xa>
 800a7de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a7e0 <_vfiprintf_r>:
 800a7e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7e4:	460d      	mov	r5, r1
 800a7e6:	b09d      	sub	sp, #116	; 0x74
 800a7e8:	4614      	mov	r4, r2
 800a7ea:	4698      	mov	r8, r3
 800a7ec:	4606      	mov	r6, r0
 800a7ee:	b118      	cbz	r0, 800a7f8 <_vfiprintf_r+0x18>
 800a7f0:	6a03      	ldr	r3, [r0, #32]
 800a7f2:	b90b      	cbnz	r3, 800a7f8 <_vfiprintf_r+0x18>
 800a7f4:	f7fe f90a 	bl	8008a0c <__sinit>
 800a7f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a7fa:	07d9      	lsls	r1, r3, #31
 800a7fc:	d405      	bmi.n	800a80a <_vfiprintf_r+0x2a>
 800a7fe:	89ab      	ldrh	r3, [r5, #12]
 800a800:	059a      	lsls	r2, r3, #22
 800a802:	d402      	bmi.n	800a80a <_vfiprintf_r+0x2a>
 800a804:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a806:	f7fe fa6e 	bl	8008ce6 <__retarget_lock_acquire_recursive>
 800a80a:	89ab      	ldrh	r3, [r5, #12]
 800a80c:	071b      	lsls	r3, r3, #28
 800a80e:	d501      	bpl.n	800a814 <_vfiprintf_r+0x34>
 800a810:	692b      	ldr	r3, [r5, #16]
 800a812:	b99b      	cbnz	r3, 800a83c <_vfiprintf_r+0x5c>
 800a814:	4629      	mov	r1, r5
 800a816:	4630      	mov	r0, r6
 800a818:	f000 f93a 	bl	800aa90 <__swsetup_r>
 800a81c:	b170      	cbz	r0, 800a83c <_vfiprintf_r+0x5c>
 800a81e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a820:	07dc      	lsls	r4, r3, #31
 800a822:	d504      	bpl.n	800a82e <_vfiprintf_r+0x4e>
 800a824:	f04f 30ff 	mov.w	r0, #4294967295
 800a828:	b01d      	add	sp, #116	; 0x74
 800a82a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a82e:	89ab      	ldrh	r3, [r5, #12]
 800a830:	0598      	lsls	r0, r3, #22
 800a832:	d4f7      	bmi.n	800a824 <_vfiprintf_r+0x44>
 800a834:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a836:	f7fe fa57 	bl	8008ce8 <__retarget_lock_release_recursive>
 800a83a:	e7f3      	b.n	800a824 <_vfiprintf_r+0x44>
 800a83c:	2300      	movs	r3, #0
 800a83e:	9309      	str	r3, [sp, #36]	; 0x24
 800a840:	2320      	movs	r3, #32
 800a842:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a846:	f8cd 800c 	str.w	r8, [sp, #12]
 800a84a:	2330      	movs	r3, #48	; 0x30
 800a84c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800aa00 <_vfiprintf_r+0x220>
 800a850:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a854:	f04f 0901 	mov.w	r9, #1
 800a858:	4623      	mov	r3, r4
 800a85a:	469a      	mov	sl, r3
 800a85c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a860:	b10a      	cbz	r2, 800a866 <_vfiprintf_r+0x86>
 800a862:	2a25      	cmp	r2, #37	; 0x25
 800a864:	d1f9      	bne.n	800a85a <_vfiprintf_r+0x7a>
 800a866:	ebba 0b04 	subs.w	fp, sl, r4
 800a86a:	d00b      	beq.n	800a884 <_vfiprintf_r+0xa4>
 800a86c:	465b      	mov	r3, fp
 800a86e:	4622      	mov	r2, r4
 800a870:	4629      	mov	r1, r5
 800a872:	4630      	mov	r0, r6
 800a874:	f7ff ffa2 	bl	800a7bc <__sfputs_r>
 800a878:	3001      	adds	r0, #1
 800a87a:	f000 80a9 	beq.w	800a9d0 <_vfiprintf_r+0x1f0>
 800a87e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a880:	445a      	add	r2, fp
 800a882:	9209      	str	r2, [sp, #36]	; 0x24
 800a884:	f89a 3000 	ldrb.w	r3, [sl]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	f000 80a1 	beq.w	800a9d0 <_vfiprintf_r+0x1f0>
 800a88e:	2300      	movs	r3, #0
 800a890:	f04f 32ff 	mov.w	r2, #4294967295
 800a894:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a898:	f10a 0a01 	add.w	sl, sl, #1
 800a89c:	9304      	str	r3, [sp, #16]
 800a89e:	9307      	str	r3, [sp, #28]
 800a8a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a8a4:	931a      	str	r3, [sp, #104]	; 0x68
 800a8a6:	4654      	mov	r4, sl
 800a8a8:	2205      	movs	r2, #5
 800a8aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8ae:	4854      	ldr	r0, [pc, #336]	; (800aa00 <_vfiprintf_r+0x220>)
 800a8b0:	f7f5 fd2e 	bl	8000310 <memchr>
 800a8b4:	9a04      	ldr	r2, [sp, #16]
 800a8b6:	b9d8      	cbnz	r0, 800a8f0 <_vfiprintf_r+0x110>
 800a8b8:	06d1      	lsls	r1, r2, #27
 800a8ba:	bf44      	itt	mi
 800a8bc:	2320      	movmi	r3, #32
 800a8be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a8c2:	0713      	lsls	r3, r2, #28
 800a8c4:	bf44      	itt	mi
 800a8c6:	232b      	movmi	r3, #43	; 0x2b
 800a8c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a8cc:	f89a 3000 	ldrb.w	r3, [sl]
 800a8d0:	2b2a      	cmp	r3, #42	; 0x2a
 800a8d2:	d015      	beq.n	800a900 <_vfiprintf_r+0x120>
 800a8d4:	9a07      	ldr	r2, [sp, #28]
 800a8d6:	4654      	mov	r4, sl
 800a8d8:	2000      	movs	r0, #0
 800a8da:	f04f 0c0a 	mov.w	ip, #10
 800a8de:	4621      	mov	r1, r4
 800a8e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a8e4:	3b30      	subs	r3, #48	; 0x30
 800a8e6:	2b09      	cmp	r3, #9
 800a8e8:	d94d      	bls.n	800a986 <_vfiprintf_r+0x1a6>
 800a8ea:	b1b0      	cbz	r0, 800a91a <_vfiprintf_r+0x13a>
 800a8ec:	9207      	str	r2, [sp, #28]
 800a8ee:	e014      	b.n	800a91a <_vfiprintf_r+0x13a>
 800a8f0:	eba0 0308 	sub.w	r3, r0, r8
 800a8f4:	fa09 f303 	lsl.w	r3, r9, r3
 800a8f8:	4313      	orrs	r3, r2
 800a8fa:	9304      	str	r3, [sp, #16]
 800a8fc:	46a2      	mov	sl, r4
 800a8fe:	e7d2      	b.n	800a8a6 <_vfiprintf_r+0xc6>
 800a900:	9b03      	ldr	r3, [sp, #12]
 800a902:	1d19      	adds	r1, r3, #4
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	9103      	str	r1, [sp, #12]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	bfbb      	ittet	lt
 800a90c:	425b      	neglt	r3, r3
 800a90e:	f042 0202 	orrlt.w	r2, r2, #2
 800a912:	9307      	strge	r3, [sp, #28]
 800a914:	9307      	strlt	r3, [sp, #28]
 800a916:	bfb8      	it	lt
 800a918:	9204      	strlt	r2, [sp, #16]
 800a91a:	7823      	ldrb	r3, [r4, #0]
 800a91c:	2b2e      	cmp	r3, #46	; 0x2e
 800a91e:	d10c      	bne.n	800a93a <_vfiprintf_r+0x15a>
 800a920:	7863      	ldrb	r3, [r4, #1]
 800a922:	2b2a      	cmp	r3, #42	; 0x2a
 800a924:	d134      	bne.n	800a990 <_vfiprintf_r+0x1b0>
 800a926:	9b03      	ldr	r3, [sp, #12]
 800a928:	1d1a      	adds	r2, r3, #4
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	9203      	str	r2, [sp, #12]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	bfb8      	it	lt
 800a932:	f04f 33ff 	movlt.w	r3, #4294967295
 800a936:	3402      	adds	r4, #2
 800a938:	9305      	str	r3, [sp, #20]
 800a93a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800aa10 <_vfiprintf_r+0x230>
 800a93e:	7821      	ldrb	r1, [r4, #0]
 800a940:	2203      	movs	r2, #3
 800a942:	4650      	mov	r0, sl
 800a944:	f7f5 fce4 	bl	8000310 <memchr>
 800a948:	b138      	cbz	r0, 800a95a <_vfiprintf_r+0x17a>
 800a94a:	9b04      	ldr	r3, [sp, #16]
 800a94c:	eba0 000a 	sub.w	r0, r0, sl
 800a950:	2240      	movs	r2, #64	; 0x40
 800a952:	4082      	lsls	r2, r0
 800a954:	4313      	orrs	r3, r2
 800a956:	3401      	adds	r4, #1
 800a958:	9304      	str	r3, [sp, #16]
 800a95a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a95e:	4829      	ldr	r0, [pc, #164]	; (800aa04 <_vfiprintf_r+0x224>)
 800a960:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a964:	2206      	movs	r2, #6
 800a966:	f7f5 fcd3 	bl	8000310 <memchr>
 800a96a:	2800      	cmp	r0, #0
 800a96c:	d03f      	beq.n	800a9ee <_vfiprintf_r+0x20e>
 800a96e:	4b26      	ldr	r3, [pc, #152]	; (800aa08 <_vfiprintf_r+0x228>)
 800a970:	bb1b      	cbnz	r3, 800a9ba <_vfiprintf_r+0x1da>
 800a972:	9b03      	ldr	r3, [sp, #12]
 800a974:	3307      	adds	r3, #7
 800a976:	f023 0307 	bic.w	r3, r3, #7
 800a97a:	3308      	adds	r3, #8
 800a97c:	9303      	str	r3, [sp, #12]
 800a97e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a980:	443b      	add	r3, r7
 800a982:	9309      	str	r3, [sp, #36]	; 0x24
 800a984:	e768      	b.n	800a858 <_vfiprintf_r+0x78>
 800a986:	fb0c 3202 	mla	r2, ip, r2, r3
 800a98a:	460c      	mov	r4, r1
 800a98c:	2001      	movs	r0, #1
 800a98e:	e7a6      	b.n	800a8de <_vfiprintf_r+0xfe>
 800a990:	2300      	movs	r3, #0
 800a992:	3401      	adds	r4, #1
 800a994:	9305      	str	r3, [sp, #20]
 800a996:	4619      	mov	r1, r3
 800a998:	f04f 0c0a 	mov.w	ip, #10
 800a99c:	4620      	mov	r0, r4
 800a99e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9a2:	3a30      	subs	r2, #48	; 0x30
 800a9a4:	2a09      	cmp	r2, #9
 800a9a6:	d903      	bls.n	800a9b0 <_vfiprintf_r+0x1d0>
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d0c6      	beq.n	800a93a <_vfiprintf_r+0x15a>
 800a9ac:	9105      	str	r1, [sp, #20]
 800a9ae:	e7c4      	b.n	800a93a <_vfiprintf_r+0x15a>
 800a9b0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9b4:	4604      	mov	r4, r0
 800a9b6:	2301      	movs	r3, #1
 800a9b8:	e7f0      	b.n	800a99c <_vfiprintf_r+0x1bc>
 800a9ba:	ab03      	add	r3, sp, #12
 800a9bc:	9300      	str	r3, [sp, #0]
 800a9be:	462a      	mov	r2, r5
 800a9c0:	4b12      	ldr	r3, [pc, #72]	; (800aa0c <_vfiprintf_r+0x22c>)
 800a9c2:	a904      	add	r1, sp, #16
 800a9c4:	4630      	mov	r0, r6
 800a9c6:	f7fd fbeb 	bl	80081a0 <_printf_float>
 800a9ca:	4607      	mov	r7, r0
 800a9cc:	1c78      	adds	r0, r7, #1
 800a9ce:	d1d6      	bne.n	800a97e <_vfiprintf_r+0x19e>
 800a9d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a9d2:	07d9      	lsls	r1, r3, #31
 800a9d4:	d405      	bmi.n	800a9e2 <_vfiprintf_r+0x202>
 800a9d6:	89ab      	ldrh	r3, [r5, #12]
 800a9d8:	059a      	lsls	r2, r3, #22
 800a9da:	d402      	bmi.n	800a9e2 <_vfiprintf_r+0x202>
 800a9dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9de:	f7fe f983 	bl	8008ce8 <__retarget_lock_release_recursive>
 800a9e2:	89ab      	ldrh	r3, [r5, #12]
 800a9e4:	065b      	lsls	r3, r3, #25
 800a9e6:	f53f af1d 	bmi.w	800a824 <_vfiprintf_r+0x44>
 800a9ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a9ec:	e71c      	b.n	800a828 <_vfiprintf_r+0x48>
 800a9ee:	ab03      	add	r3, sp, #12
 800a9f0:	9300      	str	r3, [sp, #0]
 800a9f2:	462a      	mov	r2, r5
 800a9f4:	4b05      	ldr	r3, [pc, #20]	; (800aa0c <_vfiprintf_r+0x22c>)
 800a9f6:	a904      	add	r1, sp, #16
 800a9f8:	4630      	mov	r0, r6
 800a9fa:	f7fd fe59 	bl	80086b0 <_printf_i>
 800a9fe:	e7e4      	b.n	800a9ca <_vfiprintf_r+0x1ea>
 800aa00:	0800afac 	.word	0x0800afac
 800aa04:	0800afb6 	.word	0x0800afb6
 800aa08:	080081a1 	.word	0x080081a1
 800aa0c:	0800a7bd 	.word	0x0800a7bd
 800aa10:	0800afb2 	.word	0x0800afb2

0800aa14 <__swbuf_r>:
 800aa14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa16:	460e      	mov	r6, r1
 800aa18:	4614      	mov	r4, r2
 800aa1a:	4605      	mov	r5, r0
 800aa1c:	b118      	cbz	r0, 800aa26 <__swbuf_r+0x12>
 800aa1e:	6a03      	ldr	r3, [r0, #32]
 800aa20:	b90b      	cbnz	r3, 800aa26 <__swbuf_r+0x12>
 800aa22:	f7fd fff3 	bl	8008a0c <__sinit>
 800aa26:	69a3      	ldr	r3, [r4, #24]
 800aa28:	60a3      	str	r3, [r4, #8]
 800aa2a:	89a3      	ldrh	r3, [r4, #12]
 800aa2c:	071a      	lsls	r2, r3, #28
 800aa2e:	d525      	bpl.n	800aa7c <__swbuf_r+0x68>
 800aa30:	6923      	ldr	r3, [r4, #16]
 800aa32:	b31b      	cbz	r3, 800aa7c <__swbuf_r+0x68>
 800aa34:	6823      	ldr	r3, [r4, #0]
 800aa36:	6922      	ldr	r2, [r4, #16]
 800aa38:	1a98      	subs	r0, r3, r2
 800aa3a:	6963      	ldr	r3, [r4, #20]
 800aa3c:	b2f6      	uxtb	r6, r6
 800aa3e:	4283      	cmp	r3, r0
 800aa40:	4637      	mov	r7, r6
 800aa42:	dc04      	bgt.n	800aa4e <__swbuf_r+0x3a>
 800aa44:	4621      	mov	r1, r4
 800aa46:	4628      	mov	r0, r5
 800aa48:	f7ff fdac 	bl	800a5a4 <_fflush_r>
 800aa4c:	b9e0      	cbnz	r0, 800aa88 <__swbuf_r+0x74>
 800aa4e:	68a3      	ldr	r3, [r4, #8]
 800aa50:	3b01      	subs	r3, #1
 800aa52:	60a3      	str	r3, [r4, #8]
 800aa54:	6823      	ldr	r3, [r4, #0]
 800aa56:	1c5a      	adds	r2, r3, #1
 800aa58:	6022      	str	r2, [r4, #0]
 800aa5a:	701e      	strb	r6, [r3, #0]
 800aa5c:	6962      	ldr	r2, [r4, #20]
 800aa5e:	1c43      	adds	r3, r0, #1
 800aa60:	429a      	cmp	r2, r3
 800aa62:	d004      	beq.n	800aa6e <__swbuf_r+0x5a>
 800aa64:	89a3      	ldrh	r3, [r4, #12]
 800aa66:	07db      	lsls	r3, r3, #31
 800aa68:	d506      	bpl.n	800aa78 <__swbuf_r+0x64>
 800aa6a:	2e0a      	cmp	r6, #10
 800aa6c:	d104      	bne.n	800aa78 <__swbuf_r+0x64>
 800aa6e:	4621      	mov	r1, r4
 800aa70:	4628      	mov	r0, r5
 800aa72:	f7ff fd97 	bl	800a5a4 <_fflush_r>
 800aa76:	b938      	cbnz	r0, 800aa88 <__swbuf_r+0x74>
 800aa78:	4638      	mov	r0, r7
 800aa7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa7c:	4621      	mov	r1, r4
 800aa7e:	4628      	mov	r0, r5
 800aa80:	f000 f806 	bl	800aa90 <__swsetup_r>
 800aa84:	2800      	cmp	r0, #0
 800aa86:	d0d5      	beq.n	800aa34 <__swbuf_r+0x20>
 800aa88:	f04f 37ff 	mov.w	r7, #4294967295
 800aa8c:	e7f4      	b.n	800aa78 <__swbuf_r+0x64>
	...

0800aa90 <__swsetup_r>:
 800aa90:	b538      	push	{r3, r4, r5, lr}
 800aa92:	4b2a      	ldr	r3, [pc, #168]	; (800ab3c <__swsetup_r+0xac>)
 800aa94:	4605      	mov	r5, r0
 800aa96:	6818      	ldr	r0, [r3, #0]
 800aa98:	460c      	mov	r4, r1
 800aa9a:	b118      	cbz	r0, 800aaa4 <__swsetup_r+0x14>
 800aa9c:	6a03      	ldr	r3, [r0, #32]
 800aa9e:	b90b      	cbnz	r3, 800aaa4 <__swsetup_r+0x14>
 800aaa0:	f7fd ffb4 	bl	8008a0c <__sinit>
 800aaa4:	89a3      	ldrh	r3, [r4, #12]
 800aaa6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aaaa:	0718      	lsls	r0, r3, #28
 800aaac:	d422      	bmi.n	800aaf4 <__swsetup_r+0x64>
 800aaae:	06d9      	lsls	r1, r3, #27
 800aab0:	d407      	bmi.n	800aac2 <__swsetup_r+0x32>
 800aab2:	2309      	movs	r3, #9
 800aab4:	602b      	str	r3, [r5, #0]
 800aab6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800aaba:	81a3      	strh	r3, [r4, #12]
 800aabc:	f04f 30ff 	mov.w	r0, #4294967295
 800aac0:	e034      	b.n	800ab2c <__swsetup_r+0x9c>
 800aac2:	0758      	lsls	r0, r3, #29
 800aac4:	d512      	bpl.n	800aaec <__swsetup_r+0x5c>
 800aac6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aac8:	b141      	cbz	r1, 800aadc <__swsetup_r+0x4c>
 800aaca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aace:	4299      	cmp	r1, r3
 800aad0:	d002      	beq.n	800aad8 <__swsetup_r+0x48>
 800aad2:	4628      	mov	r0, r5
 800aad4:	f7fe ff0c 	bl	80098f0 <_free_r>
 800aad8:	2300      	movs	r3, #0
 800aada:	6363      	str	r3, [r4, #52]	; 0x34
 800aadc:	89a3      	ldrh	r3, [r4, #12]
 800aade:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800aae2:	81a3      	strh	r3, [r4, #12]
 800aae4:	2300      	movs	r3, #0
 800aae6:	6063      	str	r3, [r4, #4]
 800aae8:	6923      	ldr	r3, [r4, #16]
 800aaea:	6023      	str	r3, [r4, #0]
 800aaec:	89a3      	ldrh	r3, [r4, #12]
 800aaee:	f043 0308 	orr.w	r3, r3, #8
 800aaf2:	81a3      	strh	r3, [r4, #12]
 800aaf4:	6923      	ldr	r3, [r4, #16]
 800aaf6:	b94b      	cbnz	r3, 800ab0c <__swsetup_r+0x7c>
 800aaf8:	89a3      	ldrh	r3, [r4, #12]
 800aafa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800aafe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ab02:	d003      	beq.n	800ab0c <__swsetup_r+0x7c>
 800ab04:	4621      	mov	r1, r4
 800ab06:	4628      	mov	r0, r5
 800ab08:	f000 f884 	bl	800ac14 <__smakebuf_r>
 800ab0c:	89a0      	ldrh	r0, [r4, #12]
 800ab0e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ab12:	f010 0301 	ands.w	r3, r0, #1
 800ab16:	d00a      	beq.n	800ab2e <__swsetup_r+0x9e>
 800ab18:	2300      	movs	r3, #0
 800ab1a:	60a3      	str	r3, [r4, #8]
 800ab1c:	6963      	ldr	r3, [r4, #20]
 800ab1e:	425b      	negs	r3, r3
 800ab20:	61a3      	str	r3, [r4, #24]
 800ab22:	6923      	ldr	r3, [r4, #16]
 800ab24:	b943      	cbnz	r3, 800ab38 <__swsetup_r+0xa8>
 800ab26:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ab2a:	d1c4      	bne.n	800aab6 <__swsetup_r+0x26>
 800ab2c:	bd38      	pop	{r3, r4, r5, pc}
 800ab2e:	0781      	lsls	r1, r0, #30
 800ab30:	bf58      	it	pl
 800ab32:	6963      	ldrpl	r3, [r4, #20]
 800ab34:	60a3      	str	r3, [r4, #8]
 800ab36:	e7f4      	b.n	800ab22 <__swsetup_r+0x92>
 800ab38:	2000      	movs	r0, #0
 800ab3a:	e7f7      	b.n	800ab2c <__swsetup_r+0x9c>
 800ab3c:	2400006c 	.word	0x2400006c

0800ab40 <_raise_r>:
 800ab40:	291f      	cmp	r1, #31
 800ab42:	b538      	push	{r3, r4, r5, lr}
 800ab44:	4604      	mov	r4, r0
 800ab46:	460d      	mov	r5, r1
 800ab48:	d904      	bls.n	800ab54 <_raise_r+0x14>
 800ab4a:	2316      	movs	r3, #22
 800ab4c:	6003      	str	r3, [r0, #0]
 800ab4e:	f04f 30ff 	mov.w	r0, #4294967295
 800ab52:	bd38      	pop	{r3, r4, r5, pc}
 800ab54:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ab56:	b112      	cbz	r2, 800ab5e <_raise_r+0x1e>
 800ab58:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ab5c:	b94b      	cbnz	r3, 800ab72 <_raise_r+0x32>
 800ab5e:	4620      	mov	r0, r4
 800ab60:	f000 f830 	bl	800abc4 <_getpid_r>
 800ab64:	462a      	mov	r2, r5
 800ab66:	4601      	mov	r1, r0
 800ab68:	4620      	mov	r0, r4
 800ab6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab6e:	f000 b817 	b.w	800aba0 <_kill_r>
 800ab72:	2b01      	cmp	r3, #1
 800ab74:	d00a      	beq.n	800ab8c <_raise_r+0x4c>
 800ab76:	1c59      	adds	r1, r3, #1
 800ab78:	d103      	bne.n	800ab82 <_raise_r+0x42>
 800ab7a:	2316      	movs	r3, #22
 800ab7c:	6003      	str	r3, [r0, #0]
 800ab7e:	2001      	movs	r0, #1
 800ab80:	e7e7      	b.n	800ab52 <_raise_r+0x12>
 800ab82:	2400      	movs	r4, #0
 800ab84:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ab88:	4628      	mov	r0, r5
 800ab8a:	4798      	blx	r3
 800ab8c:	2000      	movs	r0, #0
 800ab8e:	e7e0      	b.n	800ab52 <_raise_r+0x12>

0800ab90 <raise>:
 800ab90:	4b02      	ldr	r3, [pc, #8]	; (800ab9c <raise+0xc>)
 800ab92:	4601      	mov	r1, r0
 800ab94:	6818      	ldr	r0, [r3, #0]
 800ab96:	f7ff bfd3 	b.w	800ab40 <_raise_r>
 800ab9a:	bf00      	nop
 800ab9c:	2400006c 	.word	0x2400006c

0800aba0 <_kill_r>:
 800aba0:	b538      	push	{r3, r4, r5, lr}
 800aba2:	4d07      	ldr	r5, [pc, #28]	; (800abc0 <_kill_r+0x20>)
 800aba4:	2300      	movs	r3, #0
 800aba6:	4604      	mov	r4, r0
 800aba8:	4608      	mov	r0, r1
 800abaa:	4611      	mov	r1, r2
 800abac:	602b      	str	r3, [r5, #0]
 800abae:	f7f6 fcde 	bl	800156e <_kill>
 800abb2:	1c43      	adds	r3, r0, #1
 800abb4:	d102      	bne.n	800abbc <_kill_r+0x1c>
 800abb6:	682b      	ldr	r3, [r5, #0]
 800abb8:	b103      	cbz	r3, 800abbc <_kill_r+0x1c>
 800abba:	6023      	str	r3, [r4, #0]
 800abbc:	bd38      	pop	{r3, r4, r5, pc}
 800abbe:	bf00      	nop
 800abc0:	24004464 	.word	0x24004464

0800abc4 <_getpid_r>:
 800abc4:	f7f6 bccb 	b.w	800155e <_getpid>

0800abc8 <__swhatbuf_r>:
 800abc8:	b570      	push	{r4, r5, r6, lr}
 800abca:	460c      	mov	r4, r1
 800abcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abd0:	2900      	cmp	r1, #0
 800abd2:	b096      	sub	sp, #88	; 0x58
 800abd4:	4615      	mov	r5, r2
 800abd6:	461e      	mov	r6, r3
 800abd8:	da0d      	bge.n	800abf6 <__swhatbuf_r+0x2e>
 800abda:	89a3      	ldrh	r3, [r4, #12]
 800abdc:	f013 0f80 	tst.w	r3, #128	; 0x80
 800abe0:	f04f 0100 	mov.w	r1, #0
 800abe4:	bf0c      	ite	eq
 800abe6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800abea:	2340      	movne	r3, #64	; 0x40
 800abec:	2000      	movs	r0, #0
 800abee:	6031      	str	r1, [r6, #0]
 800abf0:	602b      	str	r3, [r5, #0]
 800abf2:	b016      	add	sp, #88	; 0x58
 800abf4:	bd70      	pop	{r4, r5, r6, pc}
 800abf6:	466a      	mov	r2, sp
 800abf8:	f000 f848 	bl	800ac8c <_fstat_r>
 800abfc:	2800      	cmp	r0, #0
 800abfe:	dbec      	blt.n	800abda <__swhatbuf_r+0x12>
 800ac00:	9901      	ldr	r1, [sp, #4]
 800ac02:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ac06:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ac0a:	4259      	negs	r1, r3
 800ac0c:	4159      	adcs	r1, r3
 800ac0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac12:	e7eb      	b.n	800abec <__swhatbuf_r+0x24>

0800ac14 <__smakebuf_r>:
 800ac14:	898b      	ldrh	r3, [r1, #12]
 800ac16:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ac18:	079d      	lsls	r5, r3, #30
 800ac1a:	4606      	mov	r6, r0
 800ac1c:	460c      	mov	r4, r1
 800ac1e:	d507      	bpl.n	800ac30 <__smakebuf_r+0x1c>
 800ac20:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ac24:	6023      	str	r3, [r4, #0]
 800ac26:	6123      	str	r3, [r4, #16]
 800ac28:	2301      	movs	r3, #1
 800ac2a:	6163      	str	r3, [r4, #20]
 800ac2c:	b002      	add	sp, #8
 800ac2e:	bd70      	pop	{r4, r5, r6, pc}
 800ac30:	ab01      	add	r3, sp, #4
 800ac32:	466a      	mov	r2, sp
 800ac34:	f7ff ffc8 	bl	800abc8 <__swhatbuf_r>
 800ac38:	9900      	ldr	r1, [sp, #0]
 800ac3a:	4605      	mov	r5, r0
 800ac3c:	4630      	mov	r0, r6
 800ac3e:	f7fe fecb 	bl	80099d8 <_malloc_r>
 800ac42:	b948      	cbnz	r0, 800ac58 <__smakebuf_r+0x44>
 800ac44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac48:	059a      	lsls	r2, r3, #22
 800ac4a:	d4ef      	bmi.n	800ac2c <__smakebuf_r+0x18>
 800ac4c:	f023 0303 	bic.w	r3, r3, #3
 800ac50:	f043 0302 	orr.w	r3, r3, #2
 800ac54:	81a3      	strh	r3, [r4, #12]
 800ac56:	e7e3      	b.n	800ac20 <__smakebuf_r+0xc>
 800ac58:	89a3      	ldrh	r3, [r4, #12]
 800ac5a:	6020      	str	r0, [r4, #0]
 800ac5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac60:	81a3      	strh	r3, [r4, #12]
 800ac62:	9b00      	ldr	r3, [sp, #0]
 800ac64:	6163      	str	r3, [r4, #20]
 800ac66:	9b01      	ldr	r3, [sp, #4]
 800ac68:	6120      	str	r0, [r4, #16]
 800ac6a:	b15b      	cbz	r3, 800ac84 <__smakebuf_r+0x70>
 800ac6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac70:	4630      	mov	r0, r6
 800ac72:	f000 f81d 	bl	800acb0 <_isatty_r>
 800ac76:	b128      	cbz	r0, 800ac84 <__smakebuf_r+0x70>
 800ac78:	89a3      	ldrh	r3, [r4, #12]
 800ac7a:	f023 0303 	bic.w	r3, r3, #3
 800ac7e:	f043 0301 	orr.w	r3, r3, #1
 800ac82:	81a3      	strh	r3, [r4, #12]
 800ac84:	89a3      	ldrh	r3, [r4, #12]
 800ac86:	431d      	orrs	r5, r3
 800ac88:	81a5      	strh	r5, [r4, #12]
 800ac8a:	e7cf      	b.n	800ac2c <__smakebuf_r+0x18>

0800ac8c <_fstat_r>:
 800ac8c:	b538      	push	{r3, r4, r5, lr}
 800ac8e:	4d07      	ldr	r5, [pc, #28]	; (800acac <_fstat_r+0x20>)
 800ac90:	2300      	movs	r3, #0
 800ac92:	4604      	mov	r4, r0
 800ac94:	4608      	mov	r0, r1
 800ac96:	4611      	mov	r1, r2
 800ac98:	602b      	str	r3, [r5, #0]
 800ac9a:	f7f6 fcc7 	bl	800162c <_fstat>
 800ac9e:	1c43      	adds	r3, r0, #1
 800aca0:	d102      	bne.n	800aca8 <_fstat_r+0x1c>
 800aca2:	682b      	ldr	r3, [r5, #0]
 800aca4:	b103      	cbz	r3, 800aca8 <_fstat_r+0x1c>
 800aca6:	6023      	str	r3, [r4, #0]
 800aca8:	bd38      	pop	{r3, r4, r5, pc}
 800acaa:	bf00      	nop
 800acac:	24004464 	.word	0x24004464

0800acb0 <_isatty_r>:
 800acb0:	b538      	push	{r3, r4, r5, lr}
 800acb2:	4d06      	ldr	r5, [pc, #24]	; (800accc <_isatty_r+0x1c>)
 800acb4:	2300      	movs	r3, #0
 800acb6:	4604      	mov	r4, r0
 800acb8:	4608      	mov	r0, r1
 800acba:	602b      	str	r3, [r5, #0]
 800acbc:	f7f6 fcc6 	bl	800164c <_isatty>
 800acc0:	1c43      	adds	r3, r0, #1
 800acc2:	d102      	bne.n	800acca <_isatty_r+0x1a>
 800acc4:	682b      	ldr	r3, [r5, #0]
 800acc6:	b103      	cbz	r3, 800acca <_isatty_r+0x1a>
 800acc8:	6023      	str	r3, [r4, #0]
 800acca:	bd38      	pop	{r3, r4, r5, pc}
 800accc:	24004464 	.word	0x24004464

0800acd0 <_init>:
 800acd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acd2:	bf00      	nop
 800acd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acd6:	bc08      	pop	{r3}
 800acd8:	469e      	mov	lr, r3
 800acda:	4770      	bx	lr

0800acdc <_fini>:
 800acdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acde:	bf00      	nop
 800ace0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ace2:	bc08      	pop	{r3}
 800ace4:	469e      	mov	lr, r3
 800ace6:	4770      	bx	lr
