Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Nov 14 16:20:10 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20.0} -waveform {0 10.0}
create_clock -name {cam_pclk} [get_ports {cam_pclk}] -period {41.667} -waveform {0.000 20.834}
create_clock -name {hdmi_rx_pix_clk} [get_ports {hdmi_rx_pix_clk}] -period {6.734} -waveform {0.000 3.367}
create_generated_clock -name {ddrphy_clkin} -source [get_ports {sys_clk}] [get_pins {u_DDR3_interface_top.u_ddr3_interface.I_GTP_CLKDIV/CLKDIVOUT}] -master_clock [get_clocks {sys_clk}] -multiply_by {16} -divide_by {8}
create_generated_clock -name {ioclk0} -source [get_ports {sys_clk}] [get_pins {u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_0/CLKOUT}] -master_clock [get_clocks {sys_clk}] -multiply_by {16} -divide_by {2}
create_generated_clock -name {ioclk1} -source [get_ports {sys_clk}] [get_pins {u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_1/CLKOUT}] -master_clock [get_clocks {sys_clk}] -multiply_by {16} -divide_by {2}
create_generated_clock -name {ioclk2} -source [get_ports {sys_clk}] [get_pins {u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_2/CLKOUT}] -master_clock [get_clocks {sys_clk}] -multiply_by {16} -divide_by {2}
create_generated_clock -name {ioclk_gate_clk} -source [get_ports {sys_clk}] [get_pins {u_DDR3_interface_top.u_ddr3_interface.u_clkbufg_gate/CLKOUT}] -master_clock [get_clocks {sys_clk}] -multiply_by {16} -divide_by {8}
create_clock -name {cam_2_pclk} [get_ports {cam_2_pclk}] -period {41.667} -waveform {0.000 20.834}
set_clock_groups -name sys_clk -asynchronous -group [get_clocks {sys_clk}]
set_clock_groups -name ioclk0 -asynchronous -group [get_clocks {ioclk0}]
set_clock_groups -name ioclk1 -asynchronous -group [get_clocks {ioclk1}]
set_clock_groups -name ioclk2 -asynchronous -group [get_clocks {ioclk2}]
set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks {ioclk_gate_clk}]
set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks {ddrphy_clkin}]
set_clock_groups -name hdmi_rx_pix_clk -asynchronous -group [get_clocks {hdmi_rx_pix_clk}]
set_clock_groups -name cam_pclk -asynchronous -group [get_clocks {cam_pclk}]
set_clock_uncertainty {0.200} [get_clocks {ddrphy_clkin}]  -setup -hold
set_clock_uncertainty {0.200} [get_clocks {cam_pclk}]  -setup -hold

Logical Constraint:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Object                                                                                                                             | Attribute                     | Value                
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| i:u_Camera_2_top/u_sccb_driver/ND11                                                                                                | PAP_MARK_DEBUG                | true                 
| i:u_Camera_top/u_sccb_driver/ND11                                                                                                  | PAP_MARK_DEBUG                | true                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3                                                              | PAP_LOC                       | PLL_158_199          
| i:u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_1/u_pll_e3                                                              | PAP_LOC                       | PLL_158_179          
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate                                           | PAP_LOC                       | CLMA_150_192:FF3     
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_iobufco_dqs             | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs             | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_iobufco_dqs             | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE                 
| i:u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_iobufco_dqs             | PAP_DONT_TOUCH                | TRUE                 
| n:nt_cam_2_scl                                                                                                                     | PAP_MARK_DEBUG                | true                 
| n:nt_cam_pclk                                                                                                                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE                
| n:nt_cam_scl                                                                                                                       | PAP_MARK_DEBUG                | true                 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Constraint :
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME             | I/O DIRECTION     | LOC      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cam_2_sda            | inout             | Y13      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_sda              | inout             | T10      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_sda          | inout             | V20      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_sda          | inout             | P18      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[0]            | inout             | U1       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[1]            | inout             | U3       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[2]            | inout             | T2       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[3]            | inout             | Y2       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[4]            | inout             | T1       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[5]            | inout             | Y1       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[6]            | inout             | M7       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[7]            | inout             | W1       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[8]            | inout             | P1       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[9]            | inout             | M2       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[10]           | inout             | R1       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[11]           | inout             | M1       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[12]           | inout             | P2       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[13]           | inout             | L3       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[14]           | inout             | P3       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[15]           | inout             | N4       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[16]           | inout             | K4       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[17]           | inout             | K1       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[18]           | inout             | J3       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[19]           | inout             | L4       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[20]           | inout             | K3       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[21]           | inout             | M3       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[22]           | inout             | J1       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[23]           | inout             | M4       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[24]           | inout             | J6       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[25]           | inout             | F1       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[26]           | inout             | K7       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[27]           | inout             | F2       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[28]           | inout             | H5       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[29]           | inout             | H3       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[30]           | inout             | J4       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dq[31]           | inout             | G3       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dqs[0]           | inout             | V2       | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dqs[1]           | inout             | N3       | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dqs[2]           | inout             | M6       | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dqs[3]           | inout             | E3       | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dqs_n[0]         | inout             | V1       | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dqs_n[1]         | inout             | N1       | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dqs_n[2]         | inout             | L6       | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dqs_n[3]         | inout             | E1       | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_2_rst_n          | output            | W10      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_2_scl            | output            | Y11      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_rst_n            | output            | AB4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_scl              | output            | V9       | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rst_n            | output            | B20      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_tx_ctl           | output            | B18      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_txc              | output            | G16      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_txd[0]           | output            | F17      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_txd[1]           | output            | D17      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_txd[2]           | output            | C18      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_txd[3]           | output            | A18      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rst_n           | output            | R17      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_scl          | output            | V19      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[0]      | output            | V21      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[1]      | output            | V22      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[2]      | output            | T21      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[3]      | output            | T22      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[4]      | output            | R20      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[5]      | output            | R22      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[6]      | output            | R19      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[7]      | output            | P19      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[8]      | output            | M21      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[9]      | output            | M17      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[10]     | output            | M18      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[11]     | output            | M16      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[12]     | output            | N15      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[13]     | output            | L19      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[14]     | output            | K20      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[15]     | output            | L17      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[16]     | output            | K17      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[17]     | output            | N19      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[18]     | output            | J22      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[19]     | output            | J20      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[20]     | output            | K22      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[21]     | output            | H21      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[22]     | output            | H22      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_data[23]     | output            | H19      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_de           | output            | Y22      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_hs           | output            | Y21      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_pix_clk      | output            | M22      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_scl          | output            | P17      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_tx_vs           | output            | W20      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led1                 | output            | B2       | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led2                 | output            | A2       | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led3                 | output            | B3       | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led4                 | output            | A3       | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led5                 | output            | C5       | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led6                 | output            | A5       | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led7                 | output            | F7       | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_a[0]             | output            | N6       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_a[1]             | output            | R4       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_a[2]             | output            | P6       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_a[3]             | output            | F3       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_a[4]             | output            | V5       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_a[5]             | output            | E4       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_a[6]             | output            | V3       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_a[7]             | output            | D2       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_a[8]             | output            | U4       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_a[9]             | output            | P5       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_a[10]            | output            | P8       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_a[11]            | output            | T4       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_a[12]            | output            | P7       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_a[13]            | output            | P4       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_a[14]            | output            | T3       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_ba[0]            | output            | F5       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_ba[1]            | output            | W4       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_ba[2]            | output            | N7       | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_cas_n            | output            | H8       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_ck               | output            | T6       | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_ck_n             | output            | T5       | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_cke              | output            | Y3       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_cs_n             | output            | G6       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dm[0]            | output            | W3       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dm[1]            | output            | L1       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dm[2]            | output            | K2       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_dm[3]            | output            | G1       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_odt              | output            | G7       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_ras_n            | output            | J7       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_rst_n            | output            | C1       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mem_we_n             | output            | H6       | 1.5       | HSTL15_I       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_2_data[0]        | input             | V11      | 3.3       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_2_data[1]        | input             | Y10      | 3.3       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_2_data[2]        | input             | T11      | 3.3       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_2_data[3]        | input             | R11      | 3.3       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_2_data[4]        | input             | W11      | 3.3       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_2_data[5]        | input             | AB11     | 3.3       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_2_data[6]        | input             | AA10     | 3.3       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_2_data[7]        | input             | AB13     | 3.3       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_2_href           | input             | AB10     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_2_pclk           | input             | T12      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_2_vsync          | input             | U12      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_data[0]          | input             | Y6       | 3.3       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_data[1]          | input             | U8       | 3.3       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_data[2]          | input             | T8       | 3.3       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_data[3]          | input             | U9       | 3.3       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_data[4]          | input             | W8       | 3.3       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_data[5]          | input             | AB8      | 3.3       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_data[6]          | input             | Y9       | 3.3       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_data[7]          | input             | AB9      | 3.3       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_href             | input             | AB5      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_pclk             | input             | W6       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_vsync            | input             | Y5       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rx_ctl           | input             | F9       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rxc              | input             | F14      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rxd[0]           | input             | H10      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rxd[1]           | input             | H11      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rxd[2]           | input             | G13      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rxd[3]           | input             | H13      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[0]      | input             | U14      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[1]      | input             | U15      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[2]      | input             | T15      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[3]      | input             | W15      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[4]      | input             | Y16      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[5]      | input             | AB16     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[6]      | input             | AA16     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[7]      | input             | AB17     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[8]      | input             | Y17      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[9]      | input             | V17      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[10]     | input             | W18      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[11]     | input             | AB19     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[12]     | input             | AA18     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[13]     | input             | AB18     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[14]     | input             | Y18      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[15]     | input             | W17      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[16]     | input             | Y15      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[17]     | input             | AB15     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[18]     | input             | U16      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[19]     | input             | V15      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[20]     | input             | AA14     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[21]     | input             | AB14     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[22]     | input             | W14      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_data[23]     | input             | Y14      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_de           | input             | U13      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_hs           | input             | V13      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_pix_clk      | input             | AA12     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| hdmi_rx_vs           | input             | W13      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_in[0]            | input             | K18      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_in[1]            | input             | L15      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_in[2]            | input             | J17      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_in[3]            | input             | K16      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_rst_n            | input             | H17      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk              | input             | P20      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                                                         | Clk_Inst_Name                                            | Net_Name                                                     | Fanout     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| O                   | sys_clk_ibuf                                                            | u_DDR3_interface_top/u_ddr3_interface/u_clkbufg          | nt_sys_clk                                                   | 339        
| CLKOUT1             | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3     | u_DDR3_interface_top/u_ddr3_interface/u_clkbufg_gate     | u_DDR3_interface_top/u_ddr3_interface/ioclk_gate_clk_pll     | 1          
| CLKDIVOUT           | u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV                      | clkbufg_0                                                | u_DDR3_interface_top/ddrphy_clkin                            | 1          
| O                   | hdmi_rx_pix_clk_ibuf                                                    | clkbufg_1                                                | nt_hdmi_rx_pix_clk                                           | 2          
| O                   | cam_pclk_ibuf                                                           | clkbufg_2                                                | nt_cam_pclk                                                  | 1          
| O                   | cam_2_pclk_ibuf                                                         | clkbufg_3                                                | nt_cam_2_pclk                                                | 1          
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                         | Rst_Source_Inst                                                                                         | Fanout     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| N70_0                                                                                            | N70_0                                                                                                   | 332        
| hdmi_rgb_deo_inv                                                                                 | hdmi_rgb_deo_inv                                                                                        | 24         
| N100                                                                                             | N100                                                                                                    | 1          
| vip_rgb888_ycbcr444_inst/N64                                                                     | vip_rgb888_ycbcr444_inst/N64_mux20_4                                                                    | 8          
| vip_rgb888_ycbcr444_inst/N72                                                                     | vip_rgb888_ycbcr444_inst/N72_mux20_4                                                                    | 8          
| vip_rgb888_ycbcr444_inst/N56                                                                     | vip_rgb888_ycbcr444_inst/N56_mux20_4                                                                    | 8          
| yuv_rgb_inst/N81                                                                                 | yuv_rgb_inst/N81_mux31_15                                                                               | 8          
| yuv_rgb_inst/N73                                                                                 | yuv_rgb_inst/N73_mux31_15                                                                               | 8          
| yuv_rgb_inst/N65                                                                                 | yuv_rgb_inst/N65_mux31_15                                                                               | 8          
| u_Camera_2_top/u_cam_data_converter/N7                                                           | u_Camera_2_top/u_cam_data_converter/N7                                                                  | 66         
| u_DDR3_interface_top/u_AXI_rw_FIFO/N25                                                           | u_DDR3_interface_top/u_AXI_rw_FIFO/N25                                                                  | 246        
| u_DDR3_interface_top/u_ddr3_interface/N18                                                        | u_DDR3_interface_top/u_ddr3_interface/N18                                                               | 1          
| u_HDMI_top/u_ms72xx_init/N28_1                                                                   | u_HDMI_top/u_ms72xx_init/N28_1                                                                          | 1          
| u_HDMI_top/u_video_driver/N86                                                                    | u_HDMI_top/u_video_driver/N86                                                                           | 24         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_rst                                | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]     | 1          
| u_DDR3_interface_top/u_ddr3_interface/ddrphy_pll_rst                                             | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst                     | 2          
| u_HDMI_top/u_ms72xx_init/iic_dri_rx/N430                                                         | u_HDMI_top/u_ms72xx_init/iic_dri_rx/N430                                                                | 7          
| u_HDMI_top/u_ms72xx_init/iic_dri_rx/N22_1                                                        | u_HDMI_top/u_ms72xx_init/iic_dri_rx/N22_1                                                               | 72         
| u_HDMI_top/u_ms72xx_init/iic_dri_rx/N226                                                         | u_HDMI_top/u_ms72xx_init/iic_dri_rx/N491                                                                | 8          
| u_HDMI_top/u_ms72xx_init/iic_dri_rx/N441                                                         | u_HDMI_top/u_ms72xx_init/iic_dri_rx/N441                                                                | 1          
| _$$_GND_$$_                                                                                      | _$$_GND_$$_                                                                                             | 2          
| u_HDMI_top/u_ms72xx_init/iic_dri_rx/N495                                                         | u_HDMI_top/u_ms72xx_init/iic_dri_rx/N495_inv                                                            | 3          
| u_HDMI_top/u_ms72xx_init/iic_dri_rx/start                                                        | u_HDMI_top/u_ms72xx_init/iic_dri_rx/N20                                                                 | 4          
| u_HDMI_top/u_ms72xx_init/iic_dri_tx/N430                                                         | u_HDMI_top/u_ms72xx_init/iic_dri_tx/N430                                                                | 7          
| u_HDMI_top/u_ms72xx_init/iic_dri_tx/N226                                                         | u_HDMI_top/u_ms72xx_init/iic_dri_tx/N491                                                                | 8          
| u_HDMI_top/u_ms72xx_init/iic_dri_tx/N441                                                         | u_HDMI_top/u_ms72xx_init/iic_dri_tx/N441                                                                | 1          
| u_HDMI_top/u_ms72xx_init/iic_dri_tx/N495                                                         | u_HDMI_top/u_ms72xx_init/iic_dri_tx/N495_inv                                                            | 3          
| u_HDMI_top/u_ms72xx_init/iic_dri_tx/start                                                        | u_HDMI_top/u_ms72xx_init/iic_dri_tx/N20                                                                 | 4          
| u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1919                                                      | u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1919                                                             | 2          
| u_HDMI_top/u_ms72xx_init/u_ms7210_lut/N581                                                       | u_HDMI_top/u_ms72xx_init/u_ms7210_lut/N581                                                              | 2          
| u_HDMI_top/u_ms72xx_init/u_ms7210_lut/N3_1                                                       | u_HDMI_top/u_ms72xx_init/u_ms7210_lut/N3_1                                                              | 40         
| u_HDMI_top/u_ms72xx_init/u_ms7210_lut/N539                                                       | u_HDMI_top/u_ms72xx_init/u_ms7210_lut/N539                                                              | 22         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0                 | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0                        | 2226       
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0                     | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0                            | 22         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst     | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N17                                | 1685       
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/N43                          | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/N43                                 | 8          
| u_DDR3_interface_top/u_ddr3_interface/ddrphy_dqs_rst                                             | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst                     | 105        
| u_DDR3_interface_top/u_AXI_rw_FIFO/N46                                                           | u_DDR3_interface_top/u_AXI_rw_FIFO/N46                                                                  | 107        
| u_DDR3_interface_top/u_AXI_rw_FIFO/N26                                                           | u_DDR3_interface_top/u_AXI_rw_FIFO/N26                                                                  | 99         
| u_DDR3_interface_top/u_AXI_rw_FIFO/N31                                                           | u_DDR3_interface_top/u_AXI_rw_FIFO/N31                                                                  | 99         
| u_DDR3_interface_top/u_AXI_rw_FIFO/N36                                                           | u_DDR3_interface_top/u_AXI_rw_FIFO/N36                                                                  | 198        
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0       | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0              | 2          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg           | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg                  | 2          
| u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1                                   | u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1                                          | 6          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


CE Signal:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                                                                                                                       | CE_Source_Inst                                                                                                                                                                                 | Fanout     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| key_inst/N33                                                                                                                                                                                   | key_inst/N33                                                                                                                                                                                   | 4          
| nt_key_rst_n                                                                                                                                                                                   | key_rst_n_ibuf                                                                                                                                                                                 | 6          
| u_Camera_2_top/u_cam_data_converter/N15                                                                                                                                                        | u_Camera_2_top/u_cam_data_converter/N15                                                                                                                                                        | 4          
| u_Camera_2_top/u_cam_data_converter/N50                                                                                                                                                        | u_Camera_2_top/u_cam_data_converter/N50                                                                                                                                                        | 16         
| _$$_VCC_$$_                                                                                                                                                                                    | _$$_VCC_$$_                                                                                                                                                                                    | 52         
| u_Camera_2_top/sccb_exec                                                                                                                                                                       | u_Camera_2_top/u_ov5640_lut/sccb_exec                                                                                                                                                          | 8          
| u_Camera_2_top/u_ov5640_lut/N3                                                                                                                                                                 | u_Camera_2_top/u_ov5640_lut/N3_mux9                                                                                                                                                            | 15         
| u_Camera_2_top/u_sccb_driver/N722                                                                                                                                                              | u_Camera_2_top/u_sccb_driver/N722                                                                                                                                                              | 1          
| u_Camera_top/u_cam_data_converter/N15                                                                                                                                                          | u_Camera_top/u_cam_data_converter/N15                                                                                                                                                          | 4          
| u_Camera_top/u_cam_data_converter/N50                                                                                                                                                          | u_Camera_top/u_cam_data_converter/N50                                                                                                                                                          | 16         
| u_Camera_top/u_ov5640_lut/N25                                                                                                                                                                  | u_Camera_top/u_ov5640_lut/N25_9                                                                                                                                                                | 1          
| u_Camera_top/sccb_exec                                                                                                                                                                         | u_Camera_top/u_ov5640_lut/sccb_exec                                                                                                                                                            | 8          
| u_Camera_top/u_ov5640_lut/N3                                                                                                                                                                   | u_Camera_top/u_ov5640_lut/N3_mux9                                                                                                                                                              | 15         
| u_Camera_top/u_sccb_driver/N722                                                                                                                                                                | u_Camera_top/u_sccb_driver/N722                                                                                                                                                                | 1          
| u_DDR3_interface_top/u_simplified_AXI/N963                                                                                                                                                     | u_DDR3_interface_top/u_simplified_AXI/N963                                                                                                                                                     | 4          
| u_DDR3_interface_top/u_simplified_AXI/N911                                                                                                                                                     | u_DDR3_interface_top/u_simplified_AXI/N911                                                                                                                                                     | 4          
| u_DDR3_interface_top/u_simplified_AXI/fsm_c_1                                                                                                                                                  | u_DDR3_interface_top/u_simplified_AXI/fsm_c_1                                                                                                                                                  | 4          
| u_DDR3_interface_top/u_simplified_AXI/N966                                                                                                                                                     | u_DDR3_interface_top/u_simplified_AXI/N966                                                                                                                                                     | 4          
| u_DDR3_interface_top/u_simplified_AXI/N938                                                                                                                                                     | u_DDR3_interface_top/u_simplified_AXI/N938                                                                                                                                                     | 18         
| u_DDR3_interface_top/u_simplified_AXI/N946                                                                                                                                                     | u_DDR3_interface_top/u_simplified_AXI/N946_34                                                                                                                                                  | 2          
| u_DDR3_interface_top/u_simplified_AXI/N768                                                                                                                                                     | u_DDR3_interface_top/u_simplified_AXI/N768                                                                                                                                                     | 19         
| u_DDR3_interface_top/u_simplified_AXI/N781                                                                                                                                                     | u_DDR3_interface_top/u_simplified_AXI/N781_3                                                                                                                                                   | 2          
| u_DDR3_interface_top/u_simplified_AXI/N803                                                                                                                                                     | u_DDR3_interface_top/u_simplified_AXI/N803                                                                                                                                                     | 19         
| u_DDR3_interface_top/u_simplified_AXI/N816                                                                                                                                                     | u_DDR3_interface_top/u_simplified_AXI/N816_3                                                                                                                                                   | 2          
| u_DDR3_interface_top/u_simplified_AXI/N838                                                                                                                                                     | u_DDR3_interface_top/u_simplified_AXI/N838                                                                                                                                                     | 19         
| u_DDR3_interface_top/u_simplified_AXI/N851                                                                                                                                                     | u_DDR3_interface_top/u_simplified_AXI/N851_3                                                                                                                                                   | 2          
| u_DDR3_interface_top/u_simplified_AXI/N873                                                                                                                                                     | u_DDR3_interface_top/u_simplified_AXI/N873                                                                                                                                                     | 19         
| u_DDR3_interface_top/u_simplified_AXI/N886                                                                                                                                                     | u_DDR3_interface_top/u_simplified_AXI/N886_3                                                                                                                                                   | 2          
| u_DDR3_interface_top/u_simplified_AXI/N914                                                                                                                                                     | u_DDR3_interface_top/u_simplified_AXI/N914                                                                                                                                                     | 4          
| u_DDR3_interface_top/u_simplified_AXI/N917                                                                                                                                                     | u_DDR3_interface_top/u_simplified_AXI/N917                                                                                                                                                     | 4          
| u_HDMI_top/u_video_driver/N122                                                                                                                                                                 | u_HDMI_top/u_video_driver/N122_21                                                                                                                                                              | 12         
| u_HDMI_top/u_ms72xx_init/iic_dri_rx/N240                                                                                                                                                       | u_HDMI_top/u_ms72xx_init/iic_dri_rx/N240_5                                                                                                                                                     | 8          
| u_HDMI_top/u_ms72xx_init/iic_dri_rx/full_cycle                                                                                                                                                 | u_HDMI_top/u_ms72xx_init/iic_dri_rx/N307_8                                                                                                                                                     | 8          
| u_HDMI_top/u_ms72xx_init/iic_dri_rx/N147                                                                                                                                                       | u_HDMI_top/u_ms72xx_init/iic_dri_rx/N147                                                                                                                                                       | 1          
| u_HDMI_top/u_ms72xx_init/iic_dri_rx/N456                                                                                                                                                       | u_HDMI_top/u_ms72xx_init/iic_dri_rx/N456                                                                                                                                                       | 8          
| u_HDMI_top/u_ms72xx_init/iic_dri_rx/dsu                                                                                                                                                        | u_HDMI_top/u_ms72xx_init/iic_dri_rx/N312_3                                                                                                                                                     | 3          
| u_HDMI_top/u_ms72xx_init/iic_dri_rx/N500                                                                                                                                                       | u_HDMI_top/u_ms72xx_init/iic_dri_rx/N500                                                                                                                                                       | 4          
| u_HDMI_top/u_ms72xx_init/iic_dri_rx/start                                                                                                                                                      | u_HDMI_top/u_ms72xx_init/iic_dri_rx/N20                                                                                                                                                        | 2          
| u_HDMI_top/u_ms72xx_init/iic_dri_rx/twr_en                                                                                                                                                     | u_HDMI_top/u_ms72xx_init/iic_dri_rx/twr_en                                                                                                                                                     | 6          
| u_HDMI_top/u_ms72xx_init/iic_dri_tx/N240                                                                                                                                                       | u_HDMI_top/u_ms72xx_init/iic_dri_tx/N240_5                                                                                                                                                     | 8          
| u_HDMI_top/u_ms72xx_init/iic_dri_tx/full_cycle                                                                                                                                                 | u_HDMI_top/u_ms72xx_init/iic_dri_tx/N307_8                                                                                                                                                     | 8          
| u_HDMI_top/u_ms72xx_init/iic_dri_tx/N147                                                                                                                                                       | u_HDMI_top/u_ms72xx_init/iic_dri_tx/N147                                                                                                                                                       | 1          
| u_HDMI_top/u_ms72xx_init/iic_dri_tx/N456                                                                                                                                                       | u_HDMI_top/u_ms72xx_init/iic_dri_tx/N456                                                                                                                                                       | 8          
| u_HDMI_top/u_ms72xx_init/iic_dri_tx/dsu                                                                                                                                                        | u_HDMI_top/u_ms72xx_init/iic_dri_tx/N312                                                                                                                                                       | 3          
| u_HDMI_top/u_ms72xx_init/iic_dri_tx/N500                                                                                                                                                       | u_HDMI_top/u_ms72xx_init/iic_dri_tx/N500                                                                                                                                                       | 4          
| u_HDMI_top/u_ms72xx_init/iic_dri_tx/start                                                                                                                                                      | u_HDMI_top/u_ms72xx_init/iic_dri_tx/N20                                                                                                                                                        | 2          
| u_HDMI_top/u_ms72xx_init/iic_dri_tx/twr_en                                                                                                                                                     | u_HDMI_top/u_ms72xx_init/iic_dri_tx/twr_en                                                                                                                                                     | 6          
| u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955                                                                                                                                                    | u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955                                                                                                                                                    | 20         
| u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1896                                                                                                                                                    | u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1896                                                                                                                                                    | 9          
| u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1846                                                                                                                                                    | u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1846_1                                                                                                                                                  | 9          
| u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71                                                                                                                                                      | u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7                                                                                                                                                    | 2          
| u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2031_inv                                                                                                                                                | u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2031                                                                                                                                                    | 2          
| u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N97                                                                                                                                                      | u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1878                                                                                                                                                    | 1          
| u_HDMI_top/u_ms72xx_init/u_ms7210_lut/N591                                                                                                                                                     | u_HDMI_top/u_ms72xx_init/u_ms7210_lut/N591                                                                                                                                                     | 20         
| u_HDMI_top/u_ms72xx_init/u_ms7210_lut/N580                                                                                                                                                     | u_HDMI_top/u_ms72xx_init/u_ms7210_lut/N580                                                                                                                                                     | 6          
| u_HDMI_top/u_ms72xx_init/u_ms7210_lut/N537                                                                                                                                                     | u_HDMI_top/u_ms72xx_init/u_ms7210_lut/N537_1                                                                                                                                                   | 5          
| u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_5                                                                                                                                                  | u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_5                                                                                                                                                  | 1          
| u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N32                                                                                                                                | u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N32                                                                                                                                | 11         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/calib_done                                                                                                                                  | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done                                                                                                | 1          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N95                                                                                                                  | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N95_4                                                                                                                | 4          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N308                                                                                                                            | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N308_1                                                                                                                          | 15         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N392                                                                                                                            | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N392_1                                                                                                                          | 15         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N476                                                                                                                            | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N476_1                                                                                                                          | 15         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N560                                                                                                                            | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N560_1                                                                                                                          | 15         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N240                                                                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N240_5                                                                                                                    | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N219                                                                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N219                                                                                                                      | 9          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_done                                                                                                          | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/N12_4                                                                                                                      | 3          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/N1814                                                                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/N1814_1                                                                                                                    | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/N18                                                                                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/N18                                                                                                                    | 2          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/N2049                                                                                                                          | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/N2049                                                                                                                          | 14         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/N745                                                                                                                           | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/N745                                                                                                                           | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/N1792                                                                                                                          | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/N1792                                                                                                                          | 3          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/N750                                                                                                                           | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/N750                                                                                                                           | 3          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N228                                                                                                                        | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N228                                                                                                                        | 28         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N54                                                                                                                         | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N54_3                                                                                                                       | 4          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N282                                                                                                                        | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N282                                                                                                                        | 15         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N254                                                                                                                        | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N254                                                                                                                        | 15         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N258                                                                                                                        | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N258                                                                                                                        | 15         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N262                                                                                                                        | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N262                                                                                                                        | 15         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N266                                                                                                                        | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N266                                                                                                                        | 15         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N270                                                                                                                        | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N270                                                                                                                        | 15         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N274                                                                                                                        | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N274                                                                                                                        | 15         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N278                                                                                                                        | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/N278                                                                                                                        | 15         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/rd_en                                                                                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rdy                                                                                                       | 2          
| u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N87_1                                                                                                  | u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N87_1                                                                                                  | 13         
| u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N0_1                                                                                                   | u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N0_1                                                                                                   | 10         
| pix_req                                                                                                                                                                                        | u_HDMI_top/u_video_driver/N64_3                                                                                                                                                                | 6          
| u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N67_1                                                                                         | u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N67_1                                                                                         | 9          
| u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N0_1                                                                                          | u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N0_1                                                                                          | 12         
| u_DDR3_interface_top/axi_video0_wr_en                                                                                                                                                          | u_DDR3_interface_top/u_simplified_AXI/N306_2[1]                                                                                                                                                | 8          
| u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N67_1                                                                                         | u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N67_1                                                                                         | 9          
| u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N0_1                                                                                          | u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N0_1                                                                                          | 12         
| u_DDR3_interface_top/axi_video1_wr_en                                                                                                                                                          | u_DDR3_interface_top/u_simplified_AXI/N306_2[2]                                                                                                                                                | 8          
| u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N67_1                                                                                         | u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N67_1                                                                                         | 9          
| u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N0_1                                                                                          | u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N0_1                                                                                          | 12         
| u_DDR3_interface_top/axi_video2_wr_en                                                                                                                                                          | u_DDR3_interface_top/u_simplified_AXI/N306_2[3]                                                                                                                                                | 8          
| u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N67_1                                                                                         | u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N67_1                                                                                         | 9          
| u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N0_1                                                                                          | u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N0_1                                                                                          | 12         
| u_DDR3_interface_top/axi_video3_wr_en                                                                                                                                                          | u_DDR3_interface_top/u_simplified_AXI/N306_2[4]                                                                                                                                                | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N274                                                                                                           | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N274                                                                                                           | 16         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N285                                                                                                           | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N285                                                                                                           | 3          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/N752                                                                                                                 | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/N752_11                                                                                                              | 18         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/N685                                                                                                                 | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/N685                                                                                                                 | 18         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_2                                                                                                        | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_2                                                                                                        | 3          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43                                                                                              | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43                                                                                              | 19         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N281                                                                                                           | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N281                                                                                                           | 14         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N317                                                                                                           | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N317                                                                                                           | 15         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N252                                                                                                           | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N252                                                                                                           | 2          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N201                                                                                                           | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N201                                                                                                           | 2          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N172                                                                                                           | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N172                                                                                                           | 13         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N304                                                                                                           | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_28                                                                                                        | 15         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N418                                                                                                           | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N418                                                                                                           | 4          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N458                                                                                                           | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N458                                                                                                           | 7          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N461                                                                                                           | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N458_2                                                                                                         | 18         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N99_1                                                                                                          | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N99_1                                                                                                          | 4          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N371                                                                                                           | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N371                                                                                                           | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/ctrl_back_rdy                                                                                                              | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/ctrl_back_rdy                                                                                           | 36         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N104                                                                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N104                                                                                                    | 36         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N119                                                                                                          | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N119                                                                                                          | 35         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N126                                                                                                          | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N126                                                                                                          | 35         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N197                                                                                                          | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N197                                                                                                          | 36         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/N10                                                                                                          | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/N10                                                                                                          | 24         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/N14                                                                                                          | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/N14                                                                                                          | 24         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N10                                                                                                         | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N10                                                                                                         | 45         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N14                                                                                                         | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N14                                                                                                         | 45         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N409                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N409                                                                   | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N386                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N386                                                                   | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N359                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N359                                                                   | 5          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N377                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N377                                                                   | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N439                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N439                                                                   | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N449                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N466_1                                                                 | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N466                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N466                                                                   | 4          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N136                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N136_7                                                                 | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N456                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N456                                                                      | 26         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N598                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N598_1_6                                                                  | 10         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N607                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N607                                                                      | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N610                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N610                                                                      | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N570                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N570                                                                      | 12         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N386                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N386                                                                   | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N359                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N359                                                                   | 5          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N377                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N377                                                                   | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N439                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N439                                                                   | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N449                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_1                                                              | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N466                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N466                                                                   | 4          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N136                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N136_7                                                                 | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N598                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N598_1_6                                                                  | 10         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N607                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N607                                                                      | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N610                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N610                                                                      | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N570                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N570                                                                      | 12         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N386                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N386                                                                   | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N359                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N359                                                                   | 5          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N377                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N377                                                                   | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N439                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N439                                                                   | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N449                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_1                                                              | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N466                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N466                                                                   | 4          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N136                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N136_4                                                                 | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N598                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N598_1_6                                                                  | 10         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N607                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N607                                                                      | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N610                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N610                                                                      | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N570                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N570                                                                      | 12         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N386                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N386                                                                   | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N359                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N359                                                                   | 5          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N377                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N377                                                                   | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N439                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N439                                                                   | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N449                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N466_1                                                                 | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N466                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N466                                                                   | 4          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N136                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N136_4                                                                 | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N598                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N598_1_6                                                                  | 10         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N607                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N607                                                                      | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N610                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N610                                                                      | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N570                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N570                                                                      | 12         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/N28                                                                                           | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/N28                                                                                           | 8          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act                                                                                          | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N208                                                                                                    | 2          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N538                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N538_5                                                  | 3          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N327                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N327                                                    | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/gate_check                                                                              | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gate_check                                                             | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/gatecal_start                                                                                                                               | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/gatecal_start                                                                                                        | 12         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139                                                    | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N538                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N538_5                                                  | 3          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N327                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N327                                                    | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/gate_check                                                                              | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gate_check                                                             | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139                                                    | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N538                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N538_5                                                  | 3          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N327                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N327                                                    | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/gate_check                                                                              | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gate_check                                                             | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139                                                    | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N538                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N538_3                                                  | 3          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N327                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N327                                                    | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/gate_check                                                                              | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gate_check                                                             | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139                                                    | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/N19                                                                  | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/N19_5                                                                | 4          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/N19                                                                  | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/N19_5                                                                | 4          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/N19                                                                  | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/N19_5                                                                | 4          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N7_1                  | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N7_1                  | 5          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1                                               | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1                                               | 5          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N7_1     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N7_1     | 5          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1                                  | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1                                  | 5          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N7_1     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N7_1     | 5          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1                                  | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1                                  | 5          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/N3_1                                                                                                  | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/N3_1                                                                                                  | 6          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/data_in_ready_1                 | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/N0_1                                                                                                  | 6          
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                                                                                                 | Driver                                                                                                                                                                                                       | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                                                                                                                              | clkbufg_0                                                                                                                                                                                                    | 4545       
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0                                                                                         | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0                                                                                                                             | 2226       
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst                                                                             | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N17                                                                                                                                     | 1685       
| ntclkbufg_1                                                                                                                                                              | clkbufg_1                                                                                                                                                                                                    | 720        
| u_DDR3_interface_top/u_simplified_AXI/_N12657                                                                                                                            | u_DDR3_interface_top/u_simplified_AXI/N340_18                                                                                                                                                                | 512        
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/calib_done                                                                                                            | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done                                                                                                              | 508        
| nt_sys_clk                                                                                                                                                               | sys_clk_ibuf                                                                                                                                                                                                 | 339        
| N70_0                                                                                                                                                                    | N70_0                                                                                                                                                                                                        | 332        
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/data_out [0]                                                                                       | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/data_out[0]                                                                                                                            | 261        
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/data_out [1]                                                                                       | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/data_out[1]                                                                                                                            | 260        
| u_DDR3_interface_top/u_simplified_AXI/_N12666                                                                                                                            | u_DDR3_interface_top/u_simplified_AXI/N340_27                                                                                                                                                                | 256        
| u_DDR3_interface_top/u_simplified_AXI/_N12670                                                                                                                            | u_DDR3_interface_top/u_simplified_AXI/N340_31                                                                                                                                                                | 256        
| u_DDR3_interface_top/u_AXI_rw_FIFO/N25                                                                                                                                   | u_DDR3_interface_top/u_AXI_rw_FIFO/N25                                                                                                                                                                       | 246        
| u_DDR3_interface_top/u_AXI_rw_FIFO/N36                                                                                                                                   | u_DDR3_interface_top/u_AXI_rw_FIFO/N36                                                                                                                                                                       | 198        
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wvld_m                                                                            | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wvld_m                                                                                                                | 131        
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start                                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/N11_4                                                                                                                                    | 122        
| u_DDR3_interface_top/u_AXI_rw_FIFO/N46                                                                                                                                   | u_DDR3_interface_top/u_AXI_rw_FIFO/N46                                                                                                                                                                       | 107        
| u_DDR3_interface_top/u_ddr3_interface/ddrphy_dqs_rst                                                                                                                     | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst                                                                                                                          | 106        
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act                                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N208                                                                                                                  | 101        
| u_DDR3_interface_top/u_AXI_rw_FIFO/N31                                                                                                                                   | u_DDR3_interface_top/u_AXI_rw_FIFO/N31                                                                                                                                                                       | 99         
| u_DDR3_interface_top/u_AXI_rw_FIFO/N26                                                                                                                                   | u_DDR3_interface_top/u_AXI_rw_FIFO/N26                                                                                                                                                                       | 99         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/ctrl_back_rdy                                                                                        | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/ctrl_back_rdy                                                                                                         | 84         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/rdel_calibration                                                                                                      | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdel_calibration                                                                                                                   | 84         
| ntclkbufg_2                                                                                                                                                              | clkbufg_2                                                                                                                                                                                                    | 81         
| ntclkbufg_3                                                                                                                                                              | clkbufg_3                                                                                                                                                                                                    | 81         
| u_HDMI_top/u_ms72xx_init/iic_dri_rx/N22_1                                                                                                                                | u_HDMI_top/u_ms72xx_init/iic_dri_rx/N22_1                                                                                                                                                                    | 72         
| u_DDR3_interface_top/u_ddr3_interface/pll_clkin                                                                                                                          | u_DDR3_interface_top/u_ddr3_interface/u_clkbufg                                                                                                                                                              | 71         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [2]                                                            | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[2]                                                                                                 | 70         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [0]                                                            | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]                                                                                                 | 70         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr                                                                                  | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr                                                                                                                      | 70         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [1]                                                            | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[1]                                                                                                 | 70         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/gatecal_start                                                                                                         | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/gatecal_start                                                                                                                      | 69         
| u_Camera_2_top/u_cam_data_converter/N7                                                                                                                                   | u_Camera_2_top/u_cam_data_converter/N7                                                                                                                                                                       | 66         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d                                  | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d                                                                      | 65         
| u_DDR3_interface_top/u_simplified_AXI/fsm_c_2                                                                                                                            | u_DDR3_interface_top/u_simplified_AXI/fsm_c_2                                                                                                                                                                | 58         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11407               | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5                                   | 56         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/phy_ba [0]                                                                                                            | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ba[0]                                                                                                                                      | 52         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/phy_ba [1]                                                                                                            | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ba[1]                                                                                                                                      | 52         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/_N68586                                                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr2_ddr3[15:0]_4                                                                                                                              | 51         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17]                                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[17]                                                                                                         | 49         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]                                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]                                                                                                         | 47         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr                                                                     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N252                                                                                                                  | 47         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/phy_addr [15]                                                                                                         | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_addr[15]                                                                                                                                   | 46         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N14                                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N14                                                                                                                       | 46         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N10                                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N10                                                                                                                       | 46         
| u_Camera_2_top/dri_clk                                                                                                                                                   | u_Camera_2_top/u_sccb_driver/dri_clk                                                                                                                                                                         | 45         
| u_Camera_top/dri_clk                                                                                                                                                     | u_Camera_top/u_sccb_driver/dri_clk                                                                                                                                                                           | 45         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr                                                                     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N216                                                                                                                  | 45         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/init_start                                                                                           | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/init_start                                                                                                              | 45         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15]                                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[15]                                                                                                         | 44         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/gate_move_en                                                                                                          | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/gate_move_en                                                                                                                       | 44         
| u_DDR3_interface_top/u_simplified_AXI/_N69436                                                                                                                            | u_DDR3_interface_top/u_simplified_AXI/N734_23                                                                                                                                                                | 43         
| u_DDR3_interface_top/u_simplified_AXI/_N69435                                                                                                                            | u_DDR3_interface_top/u_simplified_AXI/N612_33                                                                                                                                                                | 43         
| yuv_rgb_inst/N20 [8]                                                                                                                                                     | yuv_rgb_inst/N20_2_4                                                                                                                                                                                         | 43         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/phy_addr [30]                                                                                                         | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_addr[30]                                                                                                                                   | 42         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr [26]                                                                                         | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[26]                                                                                                                              | 41         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr [25]                                                                                         | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[25]                                                                                                                              | 41         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11476               | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12                                  | 40         
| u_HDMI_top/u_ms72xx_init/u_ms7210_lut/N3_1                                                                                                                               | u_HDMI_top/u_ms72xx_init/u_ms7210_lut/N3_1                                                                                                                                                                   | 40         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda                                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N232_2                                                                                                                | 40         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/init_adj_rdel                                                                                                         | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/init_adj_rdel                                                                                                                      | 38         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[0]       | 38         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/rd_addr [0]     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[0]       | 38         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/rd_addr [0]     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[0]       | 38         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[0]       | 38         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N104                                                                              | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N104                                                                                                                  | 37         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [2]     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[2]       | 37         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/rd_addr [2]     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[2]       | 37         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [2]     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[2]       | 37         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [1]     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]       | 37         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N126                                                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N126                                                                                                                        | 37         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [1]     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]       | 37         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/rd_addr [2]     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[2]       | 37         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/rd_addr [1]     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[1]       | 37         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N119                                                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N119                                                                                                                        | 37         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/rd_addr [1]     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[1]       | 37         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N197                                                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N197                                                                                                                        | 36         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd                                                                     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N248                                                                                                                  | 36         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb     | 35         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/rd_addr [3]     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.raddr_msb     | 35         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_en_real      | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N1                                                  | 35         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb     | 35         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/rd_addr [3]     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.raddr_msb     | 35         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_en_real      | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N1                                                  | 35         
| hdmi_yuv_deo                                                                                                                                                             | vip_rgb888_ycbcr444_inst/per_img_deo_r[2]                                                                                                                                                                    | 33         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/rdel_move_en                                                                                                          | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdel_move_en                                                                                                                       | 33         
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd                                                                     | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N212                                                                                                                  | 33         
| yuv_rgb_inst/N32 [8]                                                                                                                                                     | yuv_rgb_inst/N32_2_4                                                                                                                                                                                         | 33         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [2]                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/N14[2]                                                                                 | 32         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [3]                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/N14[3]                                                                                 | 32         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [1]                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/N14[1]                                                                                 | 32         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [192]                                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192]                                                                                                                  | 32         
| u_DDR3_interface_top/axi_awvalid                                                                                                                                         | u_DDR3_interface_top/u_simplified_AXI/r_m_axi_awvalid                                                                                                                                                        | 32         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [0]                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/N14[0]                                                                                 | 32         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [160]                                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160]                                                                                                                  | 32         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [128]                                                                                   | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128]                                                                                                                  | 32         
| u_DDR3_interface_top/axi_arvalid                                                                                                                                         | u_DDR3_interface_top/u_simplified_AXI/r_m_axi_arvalid                                                                                                                                                        | 32         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [96]                                                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96]                                                                                                                   | 32         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [64]                                                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64]                                                                                                                   | 32         
| u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [32]                                                                                    | u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32]                                                                                                                   | 32         
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 1.77 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 8        | 84            | 10                 
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 5677     | 64200         | 9                  
| LUT                   | 6714     | 42800         | 16                 
| Distributed RAM       | 73       | 17000         | 1                  
| DLL                   | 1        | 10            | 10                 
| DQSL                  | 8        | 18            | 45                 
| DRM                   | 27.5     | 134           | 21                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 180      | 296           | 61                 
| IOCKDIV               | 1        | 20            | 5                  
| IOCKGATE              | 4        | 20            | 20                 
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 2        | 5             | 40                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 6        | 30            | 20                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+------------------------------------------------------------------------------------+
| Type       | File Name                                                            
+------------------------------------------------------------------------------------+
| Input      | D:/MY_FILE/FPGA/pango_project/synthesize/video_stitching_syn.adf     
| Output     | D:/MY_FILE/FPGA/pango_project/device_map/video_stitching_map.adf     
|            | D:/MY_FILE/FPGA/pango_project/device_map/video_stitching_dmr.prt     
|            | D:/MY_FILE/FPGA/pango_project/device_map/video_stitching.dmr         
|            | D:/MY_FILE/FPGA/pango_project/device_map/dmr.db                      
+------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 352 MB
Total CPU  time to dev_map completion : 0h:0m:7s
Process Total CPU  time to dev_map completion : 0h:0m:8s
Total real time to dev_map completion : 0h:0m:10s
