#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Wed Dec 25 19:47:41 2019
# Process ID: 23690
# Current directory: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_axis_protocol_checker_0_0_synth_1
# Command line: vivado -log design_1_axis_protocol_checker_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_protocol_checker_0_0.tcl
# Log file: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_axis_protocol_checker_0_0_synth_1/design_1_axis_protocol_checker_0_0.vds
# Journal file: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_axis_protocol_checker_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axis_protocol_checker_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/masudalab/DeepCAEonFPGA/ip_generated/xilinx_com_hls_network_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/masudalab/DeepCAEonFPGA/pynq/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_axis_protocol_checker_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23778 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1454.871 ; gain = 68.883 ; free physical = 5253 ; free virtual = 12146
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_protocol_checker_0_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_axis_protocol_checker_0_0/synth/design_1_axis_protocol_checker_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_protocol_checker_v2_0_2_top' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:661]
	Parameter C_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010011111 
	Parameter C_PC_MAXWAITS bound to: 65536 - type: integer 
	Parameter C_PC_MESSAGE_LEVEL bound to: 2 - type: integer 
	Parameter C_PC_HAS_SYSTEM_RESET bound to: 0 - type: integer 
	Parameter C_ENABLE_CONTROL bound to: 1 - type: integer 
	Parameter C_PC_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MARK_DEBUG bound to: 0 - type: integer 
	Parameter LP_AXIS_USER_BITS_PER_BYTE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:771]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:771]
INFO: [Synth 8-6157] synthesizing module 'axis_protocol_checker_v2_0_2_asr_inline' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:55]
	Parameter DATA_WIDTH_BYTES bound to: 2 - type: integer 
	Parameter DEST_WIDTH bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter DATA_MAX bound to: 15 - type: integer 
	Parameter DEST_MAX bound to: 0 - type: integer 
	Parameter STRB_WIDTH bound to: 2 - type: integer 
	Parameter STRB_MAX bound to: 1 - type: integer 
	Parameter KEEP_MAX bound to: 1 - type: integer 
	Parameter ID_MAX bound to: 0 - type: integer 
	Parameter TUSER_MAX bound to: 0 - type: integer 
	Parameter MAXWAITS bound to: 65536 - type: integer 
	Parameter L_WAIT_WIDTH bound to: 17 - type: integer 
	Parameter L_NUM_DATA_BYTES bound to: 2 - type: integer 
	Parameter L_NUM_DEQ_LANES bound to: 1 - type: integer 
	Parameter L_NUM_DAND1_LANES bound to: 1 - type: integer 
	Parameter L_NUM_DAND2_LANES bound to: 1 - type: integer 
	Parameter L_NUM_USER_BYTES bound to: 1 - type: integer 
	Parameter L_NUM_UBYTE_LANES bound to: 8 - type: integer 
	Parameter L_NUM_UEQ_LANES bound to: 1 - type: integer 
	Parameter L_NUM_UAND1_LANES bound to: 1 - type: integer 
	Parameter L_NUM_UAND2_LANES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_protocol_checker_v2_0_2_asr_inline' (1#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:55]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:890]
INFO: [Synth 8-6157] synthesizing module 'axis_protocol_checker_v2_0_2_reporter' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:537]
	Parameter C_PC_MESSAGE_LEVEL bound to: 2 - type: integer 
	Parameter C_PC_STATUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_protocol_checker_v2_0_2_reporter' (2#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:537]
WARNING: [Synth 8-6014] Unused sequential element reset_resync_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:778]
INFO: [Synth 8-4471] merging register 'TDEST_q_reg[0:0]' into 'TID_q_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:764]
INFO: [Synth 8-4471] merging register 'aresetn_i_q_reg' into 'TID_q_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:854]
INFO: [Synth 8-4471] merging register 'reset_pulse_violation_i_reg' into 'TID_q_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:874]
WARNING: [Synth 8-6014] Unused sequential element TDEST_q_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:764]
WARNING: [Synth 8-6014] Unused sequential element count_clk_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:844]
WARNING: [Synth 8-6014] Unused sequential element aresetn_i_q_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:854]
WARNING: [Synth 8-6014] Unused sequential element en_chk_r_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:864]
WARNING: [Synth 8-6014] Unused sequential element reset_pulse_violation_i_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:874]
WARNING: [Synth 8-3848] Net assert_pc_i in module/entity axis_protocol_checker_v2_0_2_top does not have driver. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:839]
INFO: [Synth 8-6155] done synthesizing module 'axis_protocol_checker_v2_0_2_top' (3#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:661]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_protocol_checker_0_0' (4#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_axis_protocol_checker_0_0/synth/design_1_axis_protocol_checker_0_0.v:58]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port aclk
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[31]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[30]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[29]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[28]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[27]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[26]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[25]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[24]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[23]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[22]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[21]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[20]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[19]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[18]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[17]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[16]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[15]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[14]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[13]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[12]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[11]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[10]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[9]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[8]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[7]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[6]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[5]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[4]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[3]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[2]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[1]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_reporter has unconnected port pc_status[0]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_top has unconnected port system_resetn
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_top has unconnected port pc_axis_tid[0]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_top has unconnected port pc_axis_tdest[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.621 ; gain = 113.633 ; free physical = 5231 ; free virtual = 12124
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.621 ; gain = 113.633 ; free physical = 5216 ; free virtual = 12109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.621 ; gain = 113.633 ; free physical = 5216 ; free virtual = 12109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_axis_protocol_checker_0_0/design_1_axis_protocol_checker_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_axis_protocol_checker_0_0/design_1_axis_protocol_checker_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_axis_protocol_checker_0_0/design_1_axis_protocol_checker_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_axis_protocol_checker_0_0/design_1_axis_protocol_checker_0_0.xdc] for cell 'inst'
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_axis_protocol_checker_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_axis_protocol_checker_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.621 ; gain = 0.000 ; free physical = 4799 ; free virtual = 11692
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.621 ; gain = 0.000 ; free physical = 4798 ; free virtual = 11691
Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1849.652 ; gain = 5.031 ; free physical = 4784 ; free virtual = 11677
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1849.652 ; gain = 463.664 ; free physical = 4855 ; free virtual = 11749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1849.652 ; gain = 463.664 ; free physical = 4855 ; free virtual = 11749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_axis_protocol_checker_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1849.652 ; gain = 463.664 ; free physical = 4856 ; free virtual = 11750
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'US1[2].tuser_stage_1_eq_reg[2:2]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:296]
INFO: [Synth 8-4471] merging register 'US1[3].tuser_stage_1_eq_reg[3:3]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:296]
INFO: [Synth 8-4471] merging register 'US1[4].tuser_stage_1_eq_reg[4:4]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:296]
INFO: [Synth 8-4471] merging register 'US1[5].tuser_stage_1_eq_reg[5:5]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:296]
INFO: [Synth 8-4471] merging register 'US1[6].tuser_stage_1_eq_reg[6:6]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:296]
INFO: [Synth 8-4471] merging register 'US1[7].tuser_stage_1_eq_reg[7:7]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:296]
INFO: [Synth 8-4471] merging register 'US2[1].tuser_stage_2_eq_reg[1:1]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:306]
INFO: [Synth 8-4471] merging register 'US2[2].tuser_stage_2_eq_reg[2:2]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:306]
INFO: [Synth 8-4471] merging register 'US2[3].tuser_stage_2_eq_reg[3:3]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:306]
INFO: [Synth 8-4471] merging register 'US2[4].tuser_stage_2_eq_reg[4:4]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:306]
INFO: [Synth 8-4471] merging register 'US2[5].tuser_stage_2_eq_reg[5:5]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:306]
INFO: [Synth 8-4471] merging register 'US2[6].tuser_stage_2_eq_reg[6:6]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:306]
INFO: [Synth 8-4471] merging register 'US2[7].tuser_stage_2_eq_reg[7:7]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:306]
INFO: [Synth 8-4471] merging register 'DS1[1].tdata_stage_1_eq_reg[1:1]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:318]
INFO: [Synth 8-4471] merging register 'DS1[1].tstrb_stage_1_eq_reg[1:1]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:320]
INFO: [Synth 8-4471] merging register 'DS1[1].tkeep_stage_1_eq_reg[1:1]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:319]
INFO: [Synth 8-4471] merging register 'DS1[2].tdata_stage_1_eq_reg[2:2]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:318]
INFO: [Synth 8-4471] merging register 'DS1[2].tstrb_stage_1_eq_reg[2:2]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:320]
INFO: [Synth 8-4471] merging register 'DS1[2].tkeep_stage_1_eq_reg[2:2]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:319]
INFO: [Synth 8-4471] merging register 'DS1[3].tdata_stage_1_eq_reg[3:3]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:318]
INFO: [Synth 8-4471] merging register 'DS1[3].tstrb_stage_1_eq_reg[3:3]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:320]
INFO: [Synth 8-4471] merging register 'DS1[3].tkeep_stage_1_eq_reg[3:3]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:319]
INFO: [Synth 8-4471] merging register 'DS1[4].tdata_stage_1_eq_reg[4:4]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:318]
INFO: [Synth 8-4471] merging register 'DS1[4].tstrb_stage_1_eq_reg[4:4]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:320]
INFO: [Synth 8-4471] merging register 'DS1[4].tkeep_stage_1_eq_reg[4:4]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:319]
INFO: [Synth 8-4471] merging register 'DS1[5].tdata_stage_1_eq_reg[5:5]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:318]
INFO: [Synth 8-4471] merging register 'DS1[5].tstrb_stage_1_eq_reg[5:5]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:320]
INFO: [Synth 8-4471] merging register 'DS1[5].tkeep_stage_1_eq_reg[5:5]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:319]
INFO: [Synth 8-4471] merging register 'DS1[6].tdata_stage_1_eq_reg[6:6]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:318]
INFO: [Synth 8-4471] merging register 'DS1[6].tstrb_stage_1_eq_reg[6:6]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:320]
INFO: [Synth 8-4471] merging register 'DS1[6].tkeep_stage_1_eq_reg[6:6]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:319]
INFO: [Synth 8-4471] merging register 'DS1[7].tdata_stage_1_eq_reg[7:7]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:318]
INFO: [Synth 8-4471] merging register 'DS1[7].tstrb_stage_1_eq_reg[7:7]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:320]
INFO: [Synth 8-4471] merging register 'DS1[7].tkeep_stage_1_eq_reg[7:7]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:319]
INFO: [Synth 8-4471] merging register 'DS2[1].tdata_stage_2_eq_reg[1:1]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:331]
INFO: [Synth 8-4471] merging register 'DS2[1].tstrb_stage_2_eq_reg[1:1]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:333]
INFO: [Synth 8-4471] merging register 'DS2[1].tkeep_stage_2_eq_reg[1:1]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:332]
INFO: [Synth 8-4471] merging register 'DS2[2].tdata_stage_2_eq_reg[2:2]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:331]
INFO: [Synth 8-4471] merging register 'DS2[2].tstrb_stage_2_eq_reg[2:2]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:333]
INFO: [Synth 8-4471] merging register 'DS2[2].tkeep_stage_2_eq_reg[2:2]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:332]
INFO: [Synth 8-4471] merging register 'DS2[3].tdata_stage_2_eq_reg[3:3]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:331]
INFO: [Synth 8-4471] merging register 'DS2[3].tstrb_stage_2_eq_reg[3:3]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:333]
INFO: [Synth 8-4471] merging register 'DS2[3].tkeep_stage_2_eq_reg[3:3]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:332]
INFO: [Synth 8-4471] merging register 'DS2[4].tdata_stage_2_eq_reg[4:4]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:331]
INFO: [Synth 8-4471] merging register 'DS2[4].tstrb_stage_2_eq_reg[4:4]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:333]
INFO: [Synth 8-4471] merging register 'DS2[4].tkeep_stage_2_eq_reg[4:4]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:332]
INFO: [Synth 8-4471] merging register 'DS2[5].tdata_stage_2_eq_reg[5:5]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:331]
INFO: [Synth 8-4471] merging register 'DS2[5].tstrb_stage_2_eq_reg[5:5]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:333]
INFO: [Synth 8-4471] merging register 'DS2[5].tkeep_stage_2_eq_reg[5:5]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:332]
INFO: [Synth 8-4471] merging register 'DS2[6].tdata_stage_2_eq_reg[6:6]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:331]
INFO: [Synth 8-4471] merging register 'DS2[6].tstrb_stage_2_eq_reg[6:6]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:333]
INFO: [Synth 8-4471] merging register 'DS2[6].tkeep_stage_2_eq_reg[6:6]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:332]
INFO: [Synth 8-4471] merging register 'DS2[7].tdata_stage_2_eq_reg[7:7]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:331]
INFO: [Synth 8-4471] merging register 'DS2[7].tstrb_stage_2_eq_reg[7:7]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:333]
INFO: [Synth 8-4471] merging register 'DS2[7].tkeep_stage_2_eq_reg[7:7]' into 'US1[1].tuser_stage_1_eq_reg[1:1]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:332]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1849.652 ; gain = 463.664 ; free physical = 4832 ; free virtual = 11726
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 34    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_protocol_checker_v2_0_2_asr_inline 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axis_protocol_checker_v2_0_2_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'PC/s5_reg[0:0]' into 'PC/s2_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/2566/hdl/axis_protocol_checker_v2_0_vl_rfs.v:151]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_top has unconnected port system_resetn
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_top has unconnected port pc_axis_tid[0]
WARNING: [Synth 8-3331] design axis_protocol_checker_v2_0_2_top has unconnected port pc_axis_tdest[0]
INFO: [Synth 8-3886] merging instance 'inst/PC/s10sq_reg[4]' (FDR) to 'inst/PC/s18sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/PC/s11sq_reg[4]' (FDR) to 'inst/PC/s18sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/PC/s17sq_reg[4]' (FDR) to 'inst/PC/s18sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/PC/s20sq_reg[4]' (FDR) to 'inst/PC/s18sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/PC/keep_eq_reg[2]' (FDS) to 'inst/PC/data_eq_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/PC/keep_eq_reg[3]' (FDS) to 'inst/PC/data_eq_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/PC/keep_eq_reg[4]' (FDS) to 'inst/PC/data_eq_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/PC/keep_eq_reg[5]' (FDS) to 'inst/PC/data_eq_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/PC/keep_eq_reg[6]' (FDS) to 'inst/PC/data_eq_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/PC/keep_eq_reg[7]' (FDS) to 'inst/PC/data_eq_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/PC/data_eq_reg[2]' (FDS) to 'inst/PC/data_eq_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/PC/data_eq_reg[3]' (FDS) to 'inst/PC/data_eq_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/PC/data_eq_reg[4]' (FDS) to 'inst/PC/data_eq_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/PC/data_eq_reg[5]' (FDS) to 'inst/PC/data_eq_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/PC/data_eq_reg[6]' (FDS) to 'inst/PC/data_eq_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/PC/data_eq_reg[7]' (FDS) to 'inst/PC/strb_eq_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/PC/strb_eq_reg[2]' (FDS) to 'inst/PC/strb_eq_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/PC/strb_eq_reg[3]' (FDS) to 'inst/PC/strb_eq_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/PC/strb_eq_reg[4]' (FDS) to 'inst/PC/strb_eq_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/PC/strb_eq_reg[5]' (FDS) to 'inst/PC/strb_eq_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/PC/strb_eq_reg[6]' (FDS) to 'inst/PC/strb_eq_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/PC/strb_eq_reg[7]' (FDS) to 'inst/PC/user_eq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/PC/user_eq_reg[1]' (FDS) to 'inst/PC/user_eq_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/PC/user_eq_reg[2]' (FDS) to 'inst/PC/user_eq_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/PC/user_eq_reg[3]' (FDS) to 'inst/PC/user_eq_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/PC/user_eq_reg[4]' (FDS) to 'inst/PC/user_eq_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/PC/user_eq_reg[5]' (FDS) to 'inst/PC/user_eq_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/PC/user_eq_reg[6]' (FDS) to 'inst/PC/user_eq_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\PC/user_eq_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/PC/s4sq_reg[1]' (FDR) to 'inst/PC/s18sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/PC/s7sq_reg[1]' (FDR) to 'inst/PC/s18sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/PC/s14sq_reg[1]' (FDR) to 'inst/PC/s18sq_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\PC/US1[1].tuser_stage_1_eq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\TID_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_status_i_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/TID_q_reg[0]' (FD) to 'inst/PC/s2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\PC/s2_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[11]' (FDE) to 'inst/pc_snapshot_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[12]' (FDE) to 'inst/pc_snapshot_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[13]' (FDE) to 'inst/pc_snapshot_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[14]' (FDE) to 'inst/pc_snapshot_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[15]' (FDE) to 'inst/pc_snapshot_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[16]' (FDE) to 'inst/pc_snapshot_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[17]' (FDE) to 'inst/pc_snapshot_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[18]' (FDE) to 'inst/pc_snapshot_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[19]' (FDE) to 'inst/pc_snapshot_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[20]' (FDE) to 'inst/pc_snapshot_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[21]' (FDE) to 'inst/pc_snapshot_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[22]' (FDE) to 'inst/pc_snapshot_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[23]' (FDE) to 'inst/pc_snapshot_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[24]' (FDE) to 'inst/pc_snapshot_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[25]' (FDE) to 'inst/pc_snapshot_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[26]' (FDE) to 'inst/pc_snapshot_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[27]' (FDE) to 'inst/pc_snapshot_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[28]' (FDE) to 'inst/pc_snapshot_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[29]' (FDE) to 'inst/pc_snapshot_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[30]' (FDE) to 'inst/pc_snapshot_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_snapshot_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[1]' (FDE) to 'inst/pc_snapshot_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/pc_snapshot_reg[31]' (FDE) to 'inst/pc_snapshot_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_snapshot_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[11]' (FDE) to 'inst/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[12]' (FDE) to 'inst/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[13]' (FDE) to 'inst/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[14]' (FDE) to 'inst/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[15]' (FDE) to 'inst/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[16]' (FDE) to 'inst/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[17]' (FDE) to 'inst/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[18]' (FDE) to 'inst/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[19]' (FDE) to 'inst/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[20]' (FDE) to 'inst/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[21]' (FDE) to 'inst/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[22]' (FDE) to 'inst/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[23]' (FDE) to 'inst/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[24]' (FDE) to 'inst/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[25]' (FDE) to 'inst/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[26]' (FDE) to 'inst/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[27]' (FDE) to 'inst/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[28]' (FDE) to 'inst/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[29]' (FDE) to 'inst/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[30]' (FDE) to 'inst/s_axi_rdata_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s_axi_rdata_i_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[1]' (FDE) to 'inst/s_axi_rdata_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s_axi_rdata_i_reg[31]' (FDE) to 'inst/s_axi_rdata_i_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s_axi_rdata_i_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/PC/s10sq_reg[3]' (FDR) to 'inst/PC/s17sq_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/PC/s11sq_reg[3]' (FDR) to 'inst/PC/s20sq_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/PC/s10sq_reg[2]' (FDR) to 'inst/PC/s17sq_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/PC/s11sq_reg[2]' (FDR) to 'inst/PC/s20sq_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/PC/s10sq_reg[1]' (FDR) to 'inst/PC/s17sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/PC/s11sq_reg[1]' (FDR) to 'inst/PC/s20sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/PC/s17sq_reg[3]' (FDR) to 'inst/PC/s20sq_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/PC/s17sq_reg[2]' (FDR) to 'inst/PC/s20sq_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/PC/s17sq_reg[1]' (FDR) to 'inst/PC/s20sq_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1849.652 ; gain = 463.664 ; free physical = 4823 ; free virtual = 11718
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1849.652 ; gain = 463.664 ; free physical = 4509 ; free virtual = 11408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1849.652 ; gain = 463.664 ; free physical = 4503 ; free virtual = 11401
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1849.652 ; gain = 463.664 ; free physical = 4500 ; free virtual = 11398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1849.652 ; gain = 463.664 ; free physical = 4479 ; free virtual = 11378
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1849.652 ; gain = 463.664 ; free physical = 4479 ; free virtual = 11378
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1849.652 ; gain = 463.664 ; free physical = 4478 ; free virtual = 11377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1849.652 ; gain = 463.664 ; free physical = 4478 ; free virtual = 11377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1849.652 ; gain = 463.664 ; free physical = 4478 ; free virtual = 11376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1849.652 ; gain = 463.664 ; free physical = 4478 ; free virtual = 11376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                      | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axis_protocol_checker_v2_0_2_top | PC/US2[0].tuser_stage_2_eq_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     4|
|3     |LUT2   |    24|
|4     |LUT3   |     3|
|5     |LUT4   |     2|
|6     |LUT5   |     4|
|7     |LUT6   |    20|
|8     |SRL16E |     1|
|9     |FDRE   |   122|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------------------------------+------+
|      |Instance |Module                                  |Cells |
+------+---------+----------------------------------------+------+
|1     |top      |                                        |   185|
|2     |  inst   |axis_protocol_checker_v2_0_2_top        |   185|
|3     |    PC   |axis_protocol_checker_v2_0_2_asr_inline |   113|
+------+---------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1849.652 ; gain = 463.664 ; free physical = 4478 ; free virtual = 11376
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1849.652 ; gain = 113.633 ; free physical = 4532 ; free virtual = 11430
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1849.660 ; gain = 463.664 ; free physical = 4531 ; free virtual = 11430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.660 ; gain = 0.000 ; free physical = 4436 ; free virtual = 11334
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
197 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1849.660 ; gain = 463.789 ; free physical = 4475 ; free virtual = 11374
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.660 ; gain = 0.000 ; free physical = 4473 ; free virtual = 11372
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_axis_protocol_checker_0_0_synth_1/design_1_axis_protocol_checker_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axis_protocol_checker_0_0, cache-ID = 24bab65d53674ed0
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.664 ; gain = 0.000 ; free physical = 4276 ; free virtual = 11174
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_axis_protocol_checker_0_0_synth_1/design_1_axis_protocol_checker_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axis_protocol_checker_0_0_utilization_synth.rpt -pb design_1_axis_protocol_checker_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 25 19:48:18 2019...
