/*
 * cpu mode driver
 * Jungwook Kim <jwook1.kim@samsung.com>
 * Enhanced with custom frequency and voltage control
 */

#include <linux/device.h>
#include <linux/kobject.h>
#include <linux/cpufreq.h>
#include <linux/slab.h>
#include <linux/cpufreq.h>
#include <linux/uaccess.h>
#include <linux/debugfs.h>
#include <linux/thermal.h>
#include <asm/topology.h>
#include <linux/kthread.h>
#include <linux/sched.h>
#include <linux/gpu_cooling.h>
#include <linux/of.h>
#include <soc/samsung/cal-if.h>
#include <soc/samsung/exynos-devfreq.h>
#include <soc/samsung/exynos-cpu_hotplug.h>
#include <linux/pm_qos.h>
#include <linux/miscdevice.h>
#include "../../../kernel/sched/sched.h"
#include "../../../kernel/sched/ems/ems.h"
#include <linux/cpumask.h>
#include <linux/kernel.h>

#define GAME_NORMAL_CL2_MAX 1690000
#define GAME_NORMAL_CL1_MAX 2314000
#define GAME_NORMAL_CL1_MAX_SSE 2314000
#define GAME_LITE_GPU 260000
#define DEFAULT_CPU_LIMIT 1794000

static struct emstune_mode_request emstune_req_gmc;

extern unsigned int get_cpufreq_max_limit(void);
extern unsigned int get_ocp_clipped_freq(void);
extern unsigned long arg_cpu_max_c1;
extern unsigned long arg_cpu_min_c1;
extern unsigned long arg_cpu_max_c2;
extern unsigned long arg_cpu_min_c2;
extern unsigned long arg_gpu_min;
extern unsigned long arg_gpu_max;
extern int exynos_cpufreq_update_volt_table(void);

static const char *prefix = "exynos_perf";

static uint cal_id_mif = 0;
static uint cal_id_g3d = 0;
static uint devfreq_mif = 0;

static int is_running = 0;
static int run = 0;
static uint polling_ms = 1000;
static uint bind_cpu = 0;
static uint is_game = 0;
static uint maxlock_delay_sec = 10;
static int cl2_max = GAME_NORMAL_CL2_MAX;
static int cl1_max = GAME_NORMAL_CL1_MAX;
static int cl0_max = PM_QOS_CLUSTER0_FREQ_MAX_DEFAULT_VALUE;
static int gpu_lite = GAME_LITE_GPU;
static int mif_max = PM_QOS_BUS_THROUGHPUT_MAX_DEFAULT_VALUE;
static int mif_min = PM_QOS_BUS_THROUGHPUT_DEFAULT_VALUE;
static int ta_sse_ur_thd = 50;
static int cl1_max_sse = GAME_NORMAL_CL1_MAX_SSE;

static int prev_is_game = 0;

// Enhanced custom frequency and voltage control
static unsigned int custom_cl0_freq = 0;
static unsigned int custom_cl0_voltage = 0;
static unsigned int custom_cl1_freq = 0;
static unsigned int custom_cl1_voltage = 0;
static unsigned int custom_cl2_freq = 0;
static unsigned int custom_cl2_voltage = 0;
static unsigned int custom_gpu_freq = 0;
static unsigned int custom_gpu_voltage = 0;

// Backup variables for voltage restoration
static unsigned int back_cl0_freq = 0;
static unsigned int back_cl0_voltage = 0;
static unsigned int back_cl1_freq = 0;
static unsigned int back_cl1_voltage = 0;
static unsigned int back_cl2_freq = 0;
static unsigned int back_cl2_voltage = 0;
static unsigned int back_gpu_freq = 0;
static unsigned int back_gpu_voltage = 0;

static bool gaming_mode_initialized = 0;

static struct pm_qos_request pm_qos_cl2_max;
static struct pm_qos_request pm_qos_cl1_max;
static struct pm_qos_request pm_qos_cl0_max;
static struct pm_qos_request pm_qos_mif_max;
static struct pm_qos_request pm_qos_mif_min;

enum {
    NORMAL_MODE,
    POWER_SCENARIO_MODE,
    PERFORMANCE_MODE,
    LIGHT_GAME_MODE,
    LIGHT_VIDEO_MODE,
    BALANCED_MODE,
    GAME_MODE,
};

#define CL1_MAX_SSE 2314000

// Apply custom frequency and voltage settings
static void apply_custom_settings(bool enable)
{
    if (enable && !gaming_mode_initialized) {
        // Apply custom CL0 (Little cores) settings
        if (custom_cl0_freq > 0) {
            if (!back_cl0_freq)
                back_cl0_freq = cl0_max;
            
            if (custom_cl0_voltage > 0 && !back_cl0_voltage) {
                back_cl0_voltage = fvmap_read(DVFS_CPUCL0, READ_VOLT, back_cl0_freq);
                fvmap_patch(DVFS_CPUCL0, back_cl0_freq, custom_cl0_voltage);
            }
            
            cal_dfs_set_rate(ACPM_DVFS_CPUCL0, custom_cl0_freq);
            pm_qos_update_request(&pm_qos_cl0_max, custom_cl0_freq);
        }

        // Apply custom CL1 (Big cores) settings
        if (custom_cl1_freq > 0) {
            if (!back_cl1_freq)
                back_cl1_freq = cl1_max;
            
            if (custom_cl1_voltage > 0 && !back_cl1_voltage) {
                back_cl1_voltage = fvmap_read(DVFS_CPUCL1, READ_VOLT, back_cl1_freq);
                fvmap_patch(DVFS_CPUCL1, back_cl1_freq, custom_cl1_voltage);
            }
            
            cal_dfs_set_rate(ACPM_DVFS_CPUCL1, custom_cl1_freq);
            pm_qos_update_request(&pm_qos_cl1_max, custom_cl1_freq);
        }

        // Apply custom CL2 (Prime cores) settings
        if (custom_cl2_freq > 0) {
            if (!back_cl2_freq)
                back_cl2_freq = cl2_max;
            
            if (custom_cl2_voltage > 0 && !back_cl2_voltage) {
                back_cl2_voltage = fvmap_read(DVFS_CPUCL2, READ_VOLT, back_cl2_freq);
                fvmap_patch(DVFS_CPUCL2, back_cl2_freq, custom_cl2_voltage);
            }
            
            cal_dfs_set_rate(ACPM_DVFS_CPUCL2, custom_cl2_freq);
            pm_qos_update_request(&pm_qos_cl2_max, custom_cl2_freq);
        }

        // Apply custom GPU settings
        if (custom_gpu_freq > 0) {
            if (!back_gpu_freq)
                back_gpu_freq = gpu_lite;
            
            if (custom_gpu_voltage > 0 && !back_gpu_voltage) {
                back_gpu_voltage = gpex_clock_get_voltage(back_gpu_freq);
                fvmap_patch(DVFS_G3D, back_gpu_freq, custom_gpu_voltage);
            }
            
            cal_dfs_set_rate(cal_id_g3d, custom_gpu_freq);
        }

        // Update voltage tables
        exynos_cpufreq_update_volt_table();
        gaming_mode_initialized = 1;
        
        pr_info("[%s] Custom settings applied - CL0:%u CL1:%u CL2:%u GPU:%u\n", 
                prefix, custom_cl0_freq, custom_cl1_freq, custom_cl2_freq, custom_gpu_freq);
    } 
    else if (!enable && gaming_mode_initialized) {
        // Restore original voltage settings
        if (back_cl0_voltage > 0) {
            fvmap_patch(DVFS_CPUCL0, back_cl0_freq, back_cl0_voltage);
            back_cl0_freq = back_cl0_voltage = 0;
        }
        
        if (back_cl1_voltage > 0) {
            fvmap_patch(DVFS_CPUCL1, back_cl1_freq, back_cl1_voltage);
            back_cl1_freq = back_cl1_voltage = 0;
        }
        
        if (back_cl2_voltage > 0) {
            fvmap_patch(DVFS_CPUCL2, back_cl2_freq, back_cl2_voltage);
            back_cl2_freq = back_cl2_voltage = 0;
        }
        
        if (back_gpu_voltage > 0) {
            fvmap_patch(DVFS_G3D, back_gpu_freq, back_gpu_voltage);
            back_gpu_freq = back_gpu_voltage = 0;
        }

        // Restore default frequencies
        pm_qos_update_request(&pm_qos_cl0_max, PM_QOS_CLUSTER0_FREQ_MAX_DEFAULT_VALUE);
        pm_qos_update_request(&pm_qos_cl1_max, PM_QOS_CLUSTER1_FREQ_MAX_DEFAULT_VALUE);
        pm_qos_update_request(&pm_qos_cl2_max, PM_QOS_CLUSTER2_FREQ_MAX_DEFAULT_VALUE);
        
        exynos_cpufreq_update_volt_table();
        gaming_mode_initialized = 0;
        
        pr_info("[%s] Custom settings restored to defaults\n", prefix);
    }
}

//---------------------------------------
// thread main
static int gmc_thread(void *data)
{
    int gpu_util = 0;
    uint gpu_freq = 0;
    int sus_array[2];
    int gpu_max_lock = 0;
    uint time_cnt = 1;
    int online_cpus = 0;
    int cpu = 0;
    int cpu_util_avg = 0;
    int cl1_max_org = cl1_max;

    if (is_running) {
        pr_info("[%s] gmc already running!!\n", prefix);
        return 0;
    }

    // start
    is_running = 1;
    pr_info("[%s] gmc start\n", prefix);

    pm_qos_add_request(&pm_qos_cl2_max, PM_QOS_CLUSTER2_FREQ_MAX, PM_QOS_CLUSTER2_FREQ_MAX_DEFAULT_VALUE);
    pm_qos_add_request(&pm_qos_cl1_max, PM_QOS_CLUSTER1_FREQ_MAX, PM_QOS_CLUSTER1_FREQ_MAX_DEFAULT_VALUE);
    pm_qos_add_request(&pm_qos_cl0_max, PM_QOS_CLUSTER0_FREQ_MAX, PM_QOS_CLUSTER0_FREQ_MAX_DEFAULT_VALUE);
    pm_qos_add_request(&pm_qos_mif_max, PM_QOS_BUS_THROUGHPUT_MAX, PM_QOS_BUS_THROUGHPUT_MAX_DEFAULT_VALUE);
    pm_qos_add_request(&pm_qos_mif_min, PM_QOS_BUS_THROUGHPUT, PM_QOS_BUS_THROUGHPUT_DEFAULT_VALUE);
    emstune_add_request(&emstune_req_gmc);

    while (is_running) {
        // Apply custom settings if any are configured
        if (custom_cl0_freq > 0 || custom_cl1_freq > 0 || custom_cl2_freq > 0 || custom_gpu_freq > 0) {
            apply_custom_settings(is_game);
        }

        // cpu util
        cpu_util_avg = 0;
        online_cpus = 0;
        for_each_online_cpu(cpu) {
            cpu_util_avg += ml_cpu_util(cpu);
            online_cpus++;
        }
        if (online_cpus)
            cpu_util_avg /= online_cpus;
        else
            cpu_util_avg = 0; // evita divisÃ£o por zero

        // gpu
        gpu_util = gpu_dvfs_get_utilization();
        gpu_freq = (uint)cal_dfs_cached_get_rate(cal_id_g3d);
        sus_array[0] = gpu_dvfs_get_sustainable_info_array(0);
        sus_array[1] = gpu_dvfs_get_sustainable_info_array(1);
        gpu_max_lock = gpu_dvfs_get_max_lock();

        time_cnt++;

        if (is_game) {
            int ta_sse_ur_sum = 0;
            int ta_sse_cnt = 0;
            int ta_sse_ur_avg = 0;

            for_each_cpu(cpu, cpu_active_mask) {
                struct rq *rq = cpu_rq(cpu);
                struct sched_entity *se;

                se = rq->cfs.curr;
                if (!entity_is_task(se)) {
                    struct cfs_rq *cfs_rq = se->my_q;

                    while (cfs_rq) {
                        se = cfs_rq->curr;
                        cfs_rq = se->my_q;
                    }
                }

                struct task_struct *p = container_of(se, struct task_struct, se);
                if (p->sse) {  // 32-bits task check
                    int grp = schedtune_task_group_idx(p);
                    if (grp == 3) {  // top-app group
                        ta_sse_ur_sum += ml_cpu_util(cpu) * 100 / capacity_cpu(task_cpu(p), p->sse);
                        ta_sse_cnt++;
                    }
                }
            }

            ta_sse_ur_avg = (ta_sse_cnt > 0) ? ta_sse_ur_sum / ta_sse_cnt : 0;

            if (ta_sse_ur_avg >= ta_sse_ur_thd) {
                cl1_max = cl1_max_sse;
            } else {
                cl1_max = cl1_max_org;
            }

            // Only update if not using custom frequency
            if (custom_cl1_freq == 0) {
                pm_qos_update_request(&pm_qos_cl1_max, cl1_max);
            }
            if (custom_cl2_freq == 0) {
                pm_qos_update_request(&pm_qos_cl2_max, cl2_max);
            }
            if (custom_cl0_freq == 0) {
                pm_qos_update_request(&pm_qos_cl0_max, cl0_max);
            }

            prev_is_game = 1;

        } else {
            if (gpu_dvfs_get_need_cpu_qos()) {
                pr_info("[%s] gmc >> sus time=%d", prefix, time_cnt);
                if (custom_cl2_freq == 0)
                    pm_qos_update_request(&pm_qos_cl2_max, PM_QOS_CLUSTER2_FREQ_MAX_DEFAULT_VALUE);
                if (custom_cl1_freq == 0)
                    pm_qos_update_request(&pm_qos_cl1_max, PM_QOS_CLUSTER1_FREQ_MAX_DEFAULT_VALUE);
                if (custom_cl0_freq == 0)
                    pm_qos_update_request(&pm_qos_cl0_max, PM_QOS_CLUSTER0_FREQ_MAX_DEFAULT_VALUE);
                pm_qos_update_request(&pm_qos_mif_max, PM_QOS_BUS_THROUGHPUT_MAX_DEFAULT_VALUE);
                pm_qos_update_request(&pm_qos_mif_min, PM_QOS_BUS_THROUGHPUT_DEFAULT_VALUE);
            } else {
                if (custom_cl2_freq == 0)
                    pm_qos_update_request(&pm_qos_cl2_max, PM_QOS_CLUSTER2_FREQ_MAX_DEFAULT_VALUE);
                if (custom_cl1_freq == 0)
                    pm_qos_update_request(&pm_qos_cl1_max, PM_QOS_CLUSTER1_FREQ_MAX_DEFAULT_VALUE);
                if (custom_cl0_freq == 0)
                    pm_qos_update_request(&pm_qos_cl0_max, PM_QOS_CLUSTER0_FREQ_MAX_DEFAULT_VALUE);
                pm_qos_update_request(&pm_qos_mif_max, PM_QOS_BUS_THROUGHPUT_MAX_DEFAULT_VALUE);
                pm_qos_update_request(&pm_qos_mif_min, PM_QOS_BUS_THROUGHPUT_DEFAULT_VALUE);
            }

            prev_is_game = 0;
        }

        msleep(polling_ms);
    }

    return 0;
}

static struct task_struct *task;
static void gmc_start(void)
{
    if (is_running) {
        pr_err("[%s] already running!!\n", prefix);
        return;
    }
    // run
    task = kthread_create(gmc_thread, NULL, "exynos_gmc_thread%u", 0);
    if (IS_ERR(task)) {
        pr_err("[%s] failed to create gmc thread\n", prefix);
        return;
    }
    kthread_bind_mask(task, cpu_coregroup_mask(bind_cpu));
    wake_up_process(task);
    return;
}

static void gmc_stop(void)
{
    is_running = 0;
    if (task)
        kthread_stop(task);
    
    // Restore settings when stopping
    apply_custom_settings(false);
    
    pr_info("[%s] gmc done\n", prefix);
}

/*********************************************************************
 *                          Sysfs interface                          *
 *********************************************************************/
//----------------------------------------
// DBGFS macro for MISC node
#define DBGFS_NODE(name) \
static int name##_seq_show(struct seq_file *file, void *iter) {    \
    seq_printf(file, "%d\n", name);    \
    return 0;    \
}    \
static ssize_t name##_seq_write(struct file *file, const char __user *buffer, size_t count, loff_t *off) {    \
    char buf[20];    \
    count = (count > 20)? 20 : count;    \
    if (copy_from_user(buf, buffer, count) != 0)    \
        return -EFAULT;    \
    sscanf(buf, "%d", &name);    \
    return count;    \
}    \
static int name##_debugfs_open(struct inode *inode, struct file *file) { \
    return single_open(file, name##_seq_show, inode->i_private);    \
}    \
static const struct file_operations name##_debugfs_fops = {    \
    .owner        = THIS_MODULE,    \
    .open        = name##_debugfs_open,    \
    .read        = seq_read,    \
    .write        = name##_seq_write,    \
    .llseek        = seq_lseek,    \
    .release    = single_release,    \
};

DBGFS_NODE(is_game)

// misc
static struct miscdevice is_game_miscdev;

static int register_is_game_misc(void)
{
    int ret;
    is_game_miscdev.minor = MISC_DYNAMIC_MINOR;
    is_game_miscdev.name = "is_game";
    is_game_miscdev.fops = &is_game_debugfs_fops;
    ret = misc_register(&is_game_miscdev);
    return ret;
}

#define DEF_NODE(name) \
static ssize_t show_##name(struct kobject *k, struct kobj_attribute *attr, char *buf) { \
    int ret = 0; \
    ret += sprintf(buf + ret, "%d\n", name); \
    return ret; } \
static ssize_t store_##name(struct kobject *k, struct kobj_attribute *attr, const char *buf, size_t count) { \
    if (sscanf(buf, "%d", &name) != 1) \
        return -EINVAL; \
    return count; } \
static struct kobj_attribute name##_attr = __ATTR(name, 0644, show_##name, store_##name);

// Enhanced macro for custom frequency/voltage controls
#define DEF_CUSTOM_NODE(name) \
static ssize_t show_##name(struct kobject *k, struct kobj_attribute *attr, char *buf) { \
    return sprintf(buf, "%u\n", name); \
} \
static ssize_t store_##name(struct kobject *k, struct kobj_attribute *attr, const char *buf, size_t count) { \
    unsigned int val; \
    if (sscanf(buf, "%u", &val) != 1) \
        return -EINVAL; \
    name = val; \
    pr_info("[%s] %s set to %u\n", prefix, #name, name); \
    return count; \
} \
static struct kobj_attribute name##_attr = __ATTR(name, 0644, show_##name, store_##name);

DEF_NODE(is_game)
DEF_NODE(polling_ms)
DEF_NODE(bind_cpu)
DEF_NODE(cl2_max)
DEF_NODE(cl1_max)
DEF_NODE(cl1_max_sse)
DEF_NODE(cl0_max)
DEF_NODE(mif_max)
DEF_NODE(mif_min)
DEF_NODE(gpu_lite)
DEF_NODE(maxlock_delay_sec)
DEF_NODE(ta_sse_ur_thd)

// Custom frequency and voltage controls
DEF_CUSTOM_NODE(custom_cl0_freq)
DEF_CUSTOM_NODE(custom_cl0_voltage)
DEF_CUSTOM_NODE(custom_cl1_freq)
DEF_CUSTOM_NODE(custom_cl1_voltage)
DEF_CUSTOM_NODE(custom_cl2_freq)
DEF_CUSTOM_NODE(custom_cl2_voltage)
DEF_CUSTOM_NODE(custom_gpu_freq)
DEF_CUSTOM_NODE(custom_gpu_voltage)

// run
static ssize_t show_run(struct kobject *k, struct kobj_attribute *attr, char *buf) 
{
    int ret = 0;
    ret += sprintf(buf, "%d", run);
    return ret;
}
static ssize_t store_run(struct kobject *k, struct kobj_attribute *attr, const char *buf, size_t count)
{
    if (sscanf(buf, "%d", &run) != 1)
        return -EINVAL;
    if (run)
        gmc_start();
    else
        gmc_stop();
    return count;
}
static struct kobj_attribute run_attr = __ATTR(run, 0644, show_run, store_run);

/*--------------------------------------*/
// MAIN

static struct kobject *gmc_kobj;
static struct attribute *gmc_attrs[] = {
    &run_attr.attr,
    &polling_ms_attr.attr,
    &bind_cpu_attr.attr,
    &is_game_attr.attr,
    &cl2_max_attr.attr,
    &cl1_max_attr.attr,
    &cl1_max_sse_attr.attr,
    &cl0_max_attr.attr,
    &mif_max_attr.attr,
    &mif_min_attr.attr,
    &gpu_lite_attr.attr,
    &maxlock_delay_sec_attr.attr,
    &ta_sse_ur_thd_attr.attr,
    // Custom frequency and voltage controls
    &custom_cl0_freq_attr.attr,
    &custom_cl0_voltage_attr.attr,
    &custom_cl1_freq_attr.attr,
    &custom_cl1_voltage_attr.attr,
    &custom_cl2_freq_attr.attr,
    &custom_cl2_voltage_attr.attr,
    &custom_gpu_freq_attr.attr,
    &custom_gpu_voltage_attr.attr,
    NULL
};
static struct attribute_group gmc_group = {
    .attrs = gmc_attrs,
};

static int __init exynos_perf_gmc_init(void)
{
    struct device_node *dn = NULL;
    int ret;

    dn = of_find_node_by_name(dn, "exynos_perf_ncmemcpy");
    if (!dn) {
        printk("%s: exynos_perf_ncmemcpy node is not exist\n", __FILE__);
        return -EINVAL;
    }

    of_property_read_u32(dn, "cal-id-mif", &cal_id_mif);
    of_property_read_u32(dn, "cal-id-g3d", &cal_id_g3d);
    of_property_read_u32(dn, "devfreq-mif", &devfreq_mif);

    gmc_kobj = kobject_create_and_add("gmc", kernel_kobj);

    if (!gmc_kobj) {
        pr_info("[%s] gmc create node failed: %s\n", prefix, __FILE__);
        return -EINVAL;
    }

    ret = sysfs_create_group(gmc_kobj, &gmc_group);
    if (ret) {
        pr_info("[%s] gmc create group failed: %s\n", prefix, __FILE__);
        return -EINVAL;
    }

    register_is_game_misc();

    run = 1;
    gmc_start();

    pr_info("[%s] Enhanced GMC driver initialized with custom freq/voltage control\n", prefix);

    return 0;
}
late_initcall(exynos_perf_gmc_init);
