Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,33
design__inferred_latch__count,0
design__instance__count,14638
design__instance__area,84795.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,446
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005485801957547665
power__switching__total,0.0002045724104391411
power__leakage__total,9.18045088837971E-8
power__total,0.0007532443851232529
clock__skew__worst_hold__corner:nom_tt_025C_1v80,1.1436063530960068
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.6436064086071596
timing__hold__ws__corner:nom_tt_025C_1v80,0.279899666921981
timing__setup__ws__corner:nom_tt_025C_1v80,56.86117693191857
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.279900
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,92.457809
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,48
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,446
design__max_cap_violation__count__corner:nom_ss_100C_1v60,3
clock__skew__worst_hold__corner:nom_ss_100C_1v60,2.3205289457910276
clock__skew__worst_setup__corner:nom_ss_100C_1v60,2.8205290013021806
timing__hold__ws__corner:nom_ss_100C_1v60,0.8081449072014507
timing__setup__ws__corner:nom_ss_100C_1v60,53.21855817774205
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.808145
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,83.711754
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,446
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.6756281281228493
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.1756280726116966
timing__hold__ws__corner:nom_ff_n40C_1v95,0.0971319163704499
timing__setup__ws__corner:nom_ff_n40C_1v95,58.040063287155085
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.097132
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,95.331955
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,48
design__max_fanout_violation__count,446
design__max_cap_violation__count,3
clock__skew__worst_hold,2.372182961651008
clock__skew__worst_setup,1.1525776215225176
timing__hold__ws,0.09607281908615542
timing__setup__ws,53.16315005364043
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.096073
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,83.612564
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 550.0 400.0
design__core__bbox,5.52 10.88 544.18 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,220000
design__core__area,203657
design__instance__count__stdcell,14638
design__instance__area__stdcell,84795.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.416363
design__instance__utilization__stdcell,0.416363
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,34974688
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,218402
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,512
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,7601
route__net__special,2
route__drc_errors__iter:1,5744
route__wirelength__iter:1,259332
route__drc_errors__iter:2,2423
route__wirelength__iter:2,256815
route__drc_errors__iter:3,1972
route__wirelength__iter:3,255871
route__drc_errors__iter:4,167
route__wirelength__iter:4,255474
route__drc_errors__iter:5,0
route__wirelength__iter:5,255416
route__drc_errors,0
route__wirelength,255416
route__vias,62282
route__vias__singlecut,62282
route__vias__multicut,0
design__disconnected_pin__count,164
design__critical_disconnected_pin__count,0
route__wirelength__max,692.99
timing__unannotated_net__count__corner:nom_tt_025C_1v80,424
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,424
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,424
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,446
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,1.1095668031759929
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.6095668586871457
timing__hold__ws__corner:min_tt_025C_1v80,0.2792416377166753
timing__setup__ws__corner:min_tt_025C_1v80,56.882422160318654
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.279242
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,92.519165
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,424
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,20
design__max_fanout_violation__count__corner:min_ss_100C_1v60,446
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,2.26158320694369
clock__skew__worst_setup__corner:min_ss_100C_1v60,2.761583262454843
timing__hold__ws__corner:min_ss_100C_1v60,0.8056746609017964
timing__setup__ws__corner:min_ss_100C_1v60,53.26870828545034
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.805675
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,83.822731
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,424
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,446
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.6525776770336705
clock__skew__worst_setup__corner:min_ff_n40C_1v95,1.1525776215225176
timing__hold__ws__corner:min_ff_n40C_1v95,0.09689360699147427
timing__setup__ws__corner:min_ff_n40C_1v95,58.05405742673166
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.096894
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,95.374702
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,424
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,446
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,1.1760852624661673
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.67608531797732
timing__hold__ws__corner:max_tt_025C_1v80,0.2791911225676262
timing__setup__ws__corner:max_tt_025C_1v80,56.83220810376233
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.279191
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,92.405853
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,424
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,48
design__max_fanout_violation__count__corner:max_ss_100C_1v60,446
design__max_cap_violation__count__corner:max_ss_100C_1v60,3
clock__skew__worst_hold__corner:max_ss_100C_1v60,2.372182961651008
clock__skew__worst_setup__corner:max_ss_100C_1v60,2.872183017162161
timing__hold__ws__corner:max_ss_100C_1v60,0.8091816334911663
timing__setup__ws__corner:max_ss_100C_1v60,53.16315005364043
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.809182
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,83.612564
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,424
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,446
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.6982430387071497
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.1982430942183024
timing__hold__ws__corner:max_ff_n40C_1v95,0.09607281908615542
timing__setup__ws__corner:max_ff_n40C_1v95,58.021180613418224
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.096073
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,95.295105
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,424
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,424
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000067674
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000739113
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000712535
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000739113
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000692999999999999971816815047542803540636668913066387176513671875
ir__drop__worst,0.000067700000000000005724413998375865730849909596145153045654296875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
