-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MPSQ_getParallelograms is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    wp_superpoints_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    wp_superpoints_ce0 : OUT STD_LOGIC;
    wp_superpoints_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    wp_superpoints_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    wp_superpoints_ce1 : OUT STD_LOGIC;
    wp_superpoints_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    wp_parameters_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    wp_parameters_ce0 : OUT STD_LOGIC;
    wp_parameters_we0 : OUT STD_LOGIC;
    wp_parameters_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    wp_parameters_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    wp_parameters_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    wp_parameters_ce1 : OUT STD_LOGIC;
    wp_parameters_we1 : OUT STD_LOGIC;
    wp_parameters_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    wp_parameters_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of MPSQ_getParallelograms is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv64_1F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011111";
    constant ap_const_lv64_6C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101100";
    constant ap_const_lv64_66 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100110";
    constant ap_const_lv32_FEB04E1C : STD_LOGIC_VECTOR (31 downto 0) := "11111110101100000100111000011100";
    constant ap_const_lv32_14FB1E4 : STD_LOGIC_VECTOR (31 downto 0) := "00000001010011111011000111100100";
    constant ap_const_lv26_15EF424 : STD_LOGIC_VECTOR (25 downto 0) := "01010111101111010000100100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_1F : STD_LOGIC_VECTOR (7 downto 0) := "00011111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal i_reg_198 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_parameters_addr_reg_582 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sext_ln40_fu_281_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln40_reg_593 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln37_fu_293_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln37_reg_599 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state4_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state16_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state22_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state28_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state34_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_state40_pp0_stage1_iter6 : BOOLEAN;
    signal ap_block_state46_pp0_stage1_iter7 : BOOLEAN;
    signal ap_block_state52_pp0_stage1_iter8 : BOOLEAN;
    signal ap_block_state58_pp0_stage1_iter9 : BOOLEAN;
    signal ap_block_state64_pp0_stage1_iter10 : BOOLEAN;
    signal ap_block_state70_pp0_stage1_iter11 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal icmp_ln53_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_615 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_615_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_615_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_615_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_615_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_615_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_615_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_615_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_615_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_615_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_615_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_615_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_fu_354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_reg_619 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_reg_619_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_reg_619_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_reg_619_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_reg_619_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_reg_619_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_reg_619_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_reg_619_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_reg_619_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_reg_619_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_reg_619_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_reg_619_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln68_fu_384_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln68_reg_623 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln68_reg_623_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln68_reg_623_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln68_reg_623_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln68_reg_623_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln68_reg_623_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln68_reg_623_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln68_reg_623_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln68_reg_623_pp0_iter8_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln68_reg_623_pp0_iter9_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln68_reg_623_pp0_iter10_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal wp_superpoints_load_2_reg_628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state5_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state17_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state23_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state29_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state35_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_state41_pp0_stage2_iter6 : BOOLEAN;
    signal ap_block_state47_pp0_stage2_iter7 : BOOLEAN;
    signal ap_block_state53_pp0_stage2_iter8 : BOOLEAN;
    signal ap_block_state59_pp0_stage2_iter9 : BOOLEAN;
    signal ap_block_state65_pp0_stage2_iter10 : BOOLEAN;
    signal ap_block_state71_pp0_stage2_iter11 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal wp_superpoints_load_3_reg_633 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln60_fu_394_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln60_reg_638 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln69_fu_425_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln69_reg_643 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln69_reg_643_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln69_reg_643_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln69_reg_643_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln69_reg_643_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln69_reg_643_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln69_reg_643_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln69_reg_643_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln69_reg_643_pp0_iter8_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln69_reg_643_pp0_iter9_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln69_reg_643_pp0_iter10_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln69_reg_643_pp0_iter11_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln71_fu_455_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln71_reg_649 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln71_reg_649_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln71_reg_649_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln71_reg_649_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln71_reg_649_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln71_reg_649_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln71_reg_649_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln71_reg_649_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln71_reg_649_pp0_iter8_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln71_reg_649_pp0_iter9_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln71_reg_649_pp0_iter10_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln71_reg_649_pp0_iter11_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal j_fu_525_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_reg_654 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state45_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state51_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state57_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state63_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state69_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal c_V_reg_659 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal d_V_reg_664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state4 : STD_LOGIC;
    signal ap_block_state8_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state20_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_state26_pp0_stage5_iter3 : BOOLEAN;
    signal ap_block_state32_pp0_stage5_iter4 : BOOLEAN;
    signal ap_block_state38_pp0_stage5_iter5 : BOOLEAN;
    signal ap_block_state44_pp0_stage5_iter6 : BOOLEAN;
    signal ap_block_state50_pp0_stage5_iter7 : BOOLEAN;
    signal ap_block_state56_pp0_stage5_iter8 : BOOLEAN;
    signal ap_block_state62_pp0_stage5_iter9 : BOOLEAN;
    signal ap_block_state68_pp0_stage5_iter10 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state7_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state19_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state25_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_state31_pp0_stage4_iter4 : BOOLEAN;
    signal ap_block_state37_pp0_stage4_iter5 : BOOLEAN;
    signal ap_block_state43_pp0_stage4_iter6 : BOOLEAN;
    signal ap_block_state49_pp0_stage4_iter7 : BOOLEAN;
    signal ap_block_state55_pp0_stage4_iter8 : BOOLEAN;
    signal ap_block_state61_pp0_stage4_iter9 : BOOLEAN;
    signal ap_block_state67_pp0_stage4_iter10 : BOOLEAN;
    signal ap_block_state73_pp0_stage4_iter11 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_210_z_i : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_210_z_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_210_j : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_i_phi_fu_202_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state6_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state18_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state24_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state30_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state36_pp0_stage3_iter5 : BOOLEAN;
    signal ap_block_state42_pp0_stage3_iter6 : BOOLEAN;
    signal ap_block_state48_pp0_stage3_iter7 : BOOLEAN;
    signal ap_block_state54_pp0_stage3_iter8 : BOOLEAN;
    signal ap_block_state60_pp0_stage3_iter9 : BOOLEAN;
    signal ap_block_state66_pp0_stage3_iter10 : BOOLEAN;
    signal ap_block_state72_pp0_stage3_iter11 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln57_fu_315_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln58_fu_326_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln72_fu_467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln73_fu_508_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln68_fu_531_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln69_fu_540_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln70_fu_550_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln71_fu_560_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_fu_76 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln691_fu_513_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal icmp_ln878_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal z1_min_V_fu_237_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln878_14_fu_249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal z1_max_V_fu_255_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln886_fu_267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln38_fu_263_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal z1_max_V_1_fu_273_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln37_fu_245_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal z1_min_V_1_fu_285_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln57_fu_297_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_96_cast_fu_301_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln57_fu_309_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln58_fu_320_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln53_fu_331_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_344_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln68_fu_360_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln68_1_fu_372_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_97_cast_fu_364_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_98_cast_fu_376_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln55_fu_390_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln69_fu_401_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln69_3_fu_413_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_99_cast_fu_405_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_100_cast_fu_417_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln71_fu_431_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln71_1_fu_443_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_101_cast_fu_435_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_102_cast_fu_447_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln72_fu_461_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln73_fu_472_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln73_1_fu_484_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_103_cast_fu_476_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_104_cast_fu_488_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln73_fu_496_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln73_fu_502_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln69_fu_535_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln70_fu_545_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln71_fu_555_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component MPSQ_straightLineProjectorFromLayerIJtoK IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        z_i : IN STD_LOGIC_VECTOR (31 downto 0);
        z_j : IN STD_LOGIC_VECTOR (31 downto 0);
        i : IN STD_LOGIC_VECTOR (2 downto 0);
        j : IN STD_LOGIC_VECTOR (31 downto 0);
        k : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_straightLineProjectorFromLayerIJtoK_fu_210 : component MPSQ_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_ready,
        ap_ce => ap_const_logic_1,
        z_i => grp_straightLineProjectorFromLayerIJtoK_fu_210_z_i,
        z_j => grp_straightLineProjectorFromLayerIJtoK_fu_210_z_j,
        i => ap_const_lv3_1,
        j => grp_straightLineProjectorFromLayerIJtoK_fu_210_j,
        k => ap_const_lv3_5,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln53_fu_335_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    empty_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                empty_fu_76 <= ap_const_lv32_0;
            elsif (((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln66_reg_619 = ap_const_lv1_1))) then 
                empty_fu_76 <= add_ln691_fu_513_p2;
            end if; 
        end if;
    end process;

    i_reg_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                i_reg_198 <= j_reg_654;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                i_reg_198 <= ap_const_lv64_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln60_reg_638 <= add_ln60_fu_394_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln53_reg_615_pp0_iter10_reg = ap_const_lv1_1))) then
                c_V_reg_659 <= grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln53_reg_615_pp0_iter11_reg = ap_const_lv1_1))) then
                d_V_reg_664 <= grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln53_reg_615 <= icmp_ln53_fu_335_p2;
                icmp_ln53_reg_615_pp0_iter10_reg <= icmp_ln53_reg_615_pp0_iter9_reg;
                icmp_ln53_reg_615_pp0_iter11_reg <= icmp_ln53_reg_615_pp0_iter10_reg;
                icmp_ln53_reg_615_pp0_iter1_reg <= icmp_ln53_reg_615;
                icmp_ln53_reg_615_pp0_iter2_reg <= icmp_ln53_reg_615_pp0_iter1_reg;
                icmp_ln53_reg_615_pp0_iter3_reg <= icmp_ln53_reg_615_pp0_iter2_reg;
                icmp_ln53_reg_615_pp0_iter4_reg <= icmp_ln53_reg_615_pp0_iter3_reg;
                icmp_ln53_reg_615_pp0_iter5_reg <= icmp_ln53_reg_615_pp0_iter4_reg;
                icmp_ln53_reg_615_pp0_iter6_reg <= icmp_ln53_reg_615_pp0_iter5_reg;
                icmp_ln53_reg_615_pp0_iter7_reg <= icmp_ln53_reg_615_pp0_iter6_reg;
                icmp_ln53_reg_615_pp0_iter8_reg <= icmp_ln53_reg_615_pp0_iter7_reg;
                icmp_ln53_reg_615_pp0_iter9_reg <= icmp_ln53_reg_615_pp0_iter8_reg;
                icmp_ln66_reg_619_pp0_iter10_reg <= icmp_ln66_reg_619_pp0_iter9_reg;
                icmp_ln66_reg_619_pp0_iter11_reg <= icmp_ln66_reg_619_pp0_iter10_reg;
                icmp_ln66_reg_619_pp0_iter1_reg <= icmp_ln66_reg_619;
                icmp_ln66_reg_619_pp0_iter2_reg <= icmp_ln66_reg_619_pp0_iter1_reg;
                icmp_ln66_reg_619_pp0_iter3_reg <= icmp_ln66_reg_619_pp0_iter2_reg;
                icmp_ln66_reg_619_pp0_iter4_reg <= icmp_ln66_reg_619_pp0_iter3_reg;
                icmp_ln66_reg_619_pp0_iter5_reg <= icmp_ln66_reg_619_pp0_iter4_reg;
                icmp_ln66_reg_619_pp0_iter6_reg <= icmp_ln66_reg_619_pp0_iter5_reg;
                icmp_ln66_reg_619_pp0_iter7_reg <= icmp_ln66_reg_619_pp0_iter6_reg;
                icmp_ln66_reg_619_pp0_iter8_reg <= icmp_ln66_reg_619_pp0_iter7_reg;
                icmp_ln66_reg_619_pp0_iter9_reg <= icmp_ln66_reg_619_pp0_iter8_reg;
                    sub_ln68_reg_623_pp0_iter10_reg(6 downto 1) <= sub_ln68_reg_623_pp0_iter9_reg(6 downto 1);
                    sub_ln68_reg_623_pp0_iter1_reg(6 downto 1) <= sub_ln68_reg_623(6 downto 1);
                    sub_ln68_reg_623_pp0_iter2_reg(6 downto 1) <= sub_ln68_reg_623_pp0_iter1_reg(6 downto 1);
                    sub_ln68_reg_623_pp0_iter3_reg(6 downto 1) <= sub_ln68_reg_623_pp0_iter2_reg(6 downto 1);
                    sub_ln68_reg_623_pp0_iter4_reg(6 downto 1) <= sub_ln68_reg_623_pp0_iter3_reg(6 downto 1);
                    sub_ln68_reg_623_pp0_iter5_reg(6 downto 1) <= sub_ln68_reg_623_pp0_iter4_reg(6 downto 1);
                    sub_ln68_reg_623_pp0_iter6_reg(6 downto 1) <= sub_ln68_reg_623_pp0_iter5_reg(6 downto 1);
                    sub_ln68_reg_623_pp0_iter7_reg(6 downto 1) <= sub_ln68_reg_623_pp0_iter6_reg(6 downto 1);
                    sub_ln68_reg_623_pp0_iter8_reg(6 downto 1) <= sub_ln68_reg_623_pp0_iter7_reg(6 downto 1);
                    sub_ln68_reg_623_pp0_iter9_reg(6 downto 1) <= sub_ln68_reg_623_pp0_iter8_reg(6 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln53_fu_335_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln66_reg_619 <= icmp_ln66_fu_354_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                j_reg_654 <= j_fu_525_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                sext_ln37_reg_599 <= sext_ln37_fu_293_p1;
                sext_ln40_reg_593 <= sext_ln40_fu_281_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln53_fu_335_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln66_fu_354_p2 = ap_const_lv1_1))) then
                    sub_ln68_reg_623(6 downto 1) <= sub_ln68_fu_384_p2(6 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln66_reg_619 = ap_const_lv1_1))) then
                    sub_ln69_reg_643(6 downto 1) <= sub_ln69_fu_425_p2(6 downto 1);
                    sub_ln71_reg_649(6 downto 1) <= sub_ln71_fu_455_p2(6 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    sub_ln69_reg_643_pp0_iter10_reg(6 downto 1) <= sub_ln69_reg_643_pp0_iter9_reg(6 downto 1);
                    sub_ln69_reg_643_pp0_iter11_reg(6 downto 1) <= sub_ln69_reg_643_pp0_iter10_reg(6 downto 1);
                    sub_ln69_reg_643_pp0_iter1_reg(6 downto 1) <= sub_ln69_reg_643(6 downto 1);
                    sub_ln69_reg_643_pp0_iter2_reg(6 downto 1) <= sub_ln69_reg_643_pp0_iter1_reg(6 downto 1);
                    sub_ln69_reg_643_pp0_iter3_reg(6 downto 1) <= sub_ln69_reg_643_pp0_iter2_reg(6 downto 1);
                    sub_ln69_reg_643_pp0_iter4_reg(6 downto 1) <= sub_ln69_reg_643_pp0_iter3_reg(6 downto 1);
                    sub_ln69_reg_643_pp0_iter5_reg(6 downto 1) <= sub_ln69_reg_643_pp0_iter4_reg(6 downto 1);
                    sub_ln69_reg_643_pp0_iter6_reg(6 downto 1) <= sub_ln69_reg_643_pp0_iter5_reg(6 downto 1);
                    sub_ln69_reg_643_pp0_iter7_reg(6 downto 1) <= sub_ln69_reg_643_pp0_iter6_reg(6 downto 1);
                    sub_ln69_reg_643_pp0_iter8_reg(6 downto 1) <= sub_ln69_reg_643_pp0_iter7_reg(6 downto 1);
                    sub_ln69_reg_643_pp0_iter9_reg(6 downto 1) <= sub_ln69_reg_643_pp0_iter8_reg(6 downto 1);
                    sub_ln71_reg_649_pp0_iter10_reg(6 downto 1) <= sub_ln71_reg_649_pp0_iter9_reg(6 downto 1);
                    sub_ln71_reg_649_pp0_iter11_reg(6 downto 1) <= sub_ln71_reg_649_pp0_iter10_reg(6 downto 1);
                    sub_ln71_reg_649_pp0_iter1_reg(6 downto 1) <= sub_ln71_reg_649(6 downto 1);
                    sub_ln71_reg_649_pp0_iter2_reg(6 downto 1) <= sub_ln71_reg_649_pp0_iter1_reg(6 downto 1);
                    sub_ln71_reg_649_pp0_iter3_reg(6 downto 1) <= sub_ln71_reg_649_pp0_iter2_reg(6 downto 1);
                    sub_ln71_reg_649_pp0_iter4_reg(6 downto 1) <= sub_ln71_reg_649_pp0_iter3_reg(6 downto 1);
                    sub_ln71_reg_649_pp0_iter5_reg(6 downto 1) <= sub_ln71_reg_649_pp0_iter4_reg(6 downto 1);
                    sub_ln71_reg_649_pp0_iter6_reg(6 downto 1) <= sub_ln71_reg_649_pp0_iter5_reg(6 downto 1);
                    sub_ln71_reg_649_pp0_iter7_reg(6 downto 1) <= sub_ln71_reg_649_pp0_iter6_reg(6 downto 1);
                    sub_ln71_reg_649_pp0_iter8_reg(6 downto 1) <= sub_ln71_reg_649_pp0_iter7_reg(6 downto 1);
                    sub_ln71_reg_649_pp0_iter9_reg(6 downto 1) <= sub_ln71_reg_649_pp0_iter8_reg(6 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                wp_superpoints_load_2_reg_628 <= wp_superpoints_q1;
                wp_superpoints_load_3_reg_633 <= wp_superpoints_q0;
            end if;
        end if;
    end process;
    sub_ln68_reg_623(0) <= '0';
    sub_ln68_reg_623_pp0_iter1_reg(0) <= '0';
    sub_ln68_reg_623_pp0_iter2_reg(0) <= '0';
    sub_ln68_reg_623_pp0_iter3_reg(0) <= '0';
    sub_ln68_reg_623_pp0_iter4_reg(0) <= '0';
    sub_ln68_reg_623_pp0_iter5_reg(0) <= '0';
    sub_ln68_reg_623_pp0_iter6_reg(0) <= '0';
    sub_ln68_reg_623_pp0_iter7_reg(0) <= '0';
    sub_ln68_reg_623_pp0_iter8_reg(0) <= '0';
    sub_ln68_reg_623_pp0_iter9_reg(0) <= '0';
    sub_ln68_reg_623_pp0_iter10_reg(0) <= '0';
    sub_ln69_reg_643(0) <= '0';
    sub_ln69_reg_643_pp0_iter1_reg(0) <= '0';
    sub_ln69_reg_643_pp0_iter2_reg(0) <= '0';
    sub_ln69_reg_643_pp0_iter3_reg(0) <= '0';
    sub_ln69_reg_643_pp0_iter4_reg(0) <= '0';
    sub_ln69_reg_643_pp0_iter5_reg(0) <= '0';
    sub_ln69_reg_643_pp0_iter6_reg(0) <= '0';
    sub_ln69_reg_643_pp0_iter7_reg(0) <= '0';
    sub_ln69_reg_643_pp0_iter8_reg(0) <= '0';
    sub_ln69_reg_643_pp0_iter9_reg(0) <= '0';
    sub_ln69_reg_643_pp0_iter10_reg(0) <= '0';
    sub_ln69_reg_643_pp0_iter11_reg(0) <= '0';
    sub_ln71_reg_649(0) <= '0';
    sub_ln71_reg_649_pp0_iter1_reg(0) <= '0';
    sub_ln71_reg_649_pp0_iter2_reg(0) <= '0';
    sub_ln71_reg_649_pp0_iter3_reg(0) <= '0';
    sub_ln71_reg_649_pp0_iter4_reg(0) <= '0';
    sub_ln71_reg_649_pp0_iter5_reg(0) <= '0';
    sub_ln71_reg_649_pp0_iter6_reg(0) <= '0';
    sub_ln71_reg_649_pp0_iter7_reg(0) <= '0';
    sub_ln71_reg_649_pp0_iter8_reg(0) <= '0';
    sub_ln71_reg_649_pp0_iter9_reg(0) <= '0';
    sub_ln71_reg_649_pp0_iter10_reg(0) <= '0';
    sub_ln71_reg_649_pp0_iter11_reg(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln53_fu_335_p2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter11, ap_block_pp0_stage1_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage4_subdone, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((not(((icmp_ln53_fu_335_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                elsif (((icmp_ln53_fu_335_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state74;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                    ap_NS_fsm <= ap_ST_fsm_state74;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln60_fu_394_p2 <= std_logic_vector(unsigned(trunc_ln55_fu_390_p1) + unsigned(ap_const_lv32_1));
    add_ln691_fu_513_p2 <= std_logic_vector(unsigned(wp_parameters_q0) + unsigned(ap_const_lv32_1));
    add_ln70_fu_545_p2 <= std_logic_vector(unsigned(sub_ln69_reg_643_pp0_iter11_reg) + unsigned(ap_const_lv7_2));
    add_ln71_fu_555_p2 <= std_logic_vector(unsigned(sub_ln71_reg_649_pp0_iter11_reg) + unsigned(ap_const_lv7_3));
    add_ln72_fu_461_p2 <= std_logic_vector(unsigned(sub_ln71_fu_455_p2) + unsigned(ap_const_lv7_4));
    add_ln73_fu_502_p2 <= std_logic_vector(unsigned(sub_ln73_fu_496_p2) + unsigned(ap_const_lv7_5));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state74 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage5_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage4_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage5_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage3_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage4_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage5_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage2_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage3_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage4_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage5_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage1_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage2_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage3_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage4_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage5_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage1_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage2_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage3_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage4_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage5_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage1_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage2_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp0_stage3_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage4_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp0_stage5_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp0_stage1_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp0_stage2_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp0_stage3_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp0_stage4_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp0_stage5_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp0_stage1_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp0_stage2_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp0_stage3_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp0_stage4_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state4_assign_proc : process(icmp_ln53_fu_335_p2)
    begin
        if ((icmp_ln53_fu_335_p2 = ap_const_lv1_0)) then 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state74) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_202_p4_assign_proc : process(i_reg_198, ap_CS_fsm_pp0_stage1, icmp_ln53_reg_615, j_reg_654, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1)
    begin
        if (((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_i_phi_fu_202_p4 <= j_reg_654;
        else 
            ap_phi_mux_i_phi_fu_202_p4 <= i_reg_198;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_start_reg;

    grp_straightLineProjectorFromLayerIJtoK_fu_210_j_assign_proc : process(icmp_ln53_reg_615, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, add_ln60_fu_394_p2, add_ln60_reg_638, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_210_j <= add_ln60_reg_638;
        elsif (((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_210_j <= add_ln60_fu_394_p2;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_210_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_210_z_i_assign_proc : process(sext_ln40_reg_593, sext_ln37_reg_599, icmp_ln53_reg_615, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_210_z_i <= sext_ln40_reg_593;
        elsif ((((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_210_z_i <= sext_ln37_reg_599;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_210_z_i <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_210_z_j_assign_proc : process(wp_superpoints_q0, icmp_ln53_reg_615, wp_superpoints_load_2_reg_628, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, wp_superpoints_load_3_reg_633, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_210_z_j <= wp_superpoints_load_2_reg_628;
        elsif (((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_210_z_j <= wp_superpoints_load_3_reg_633;
        elsif (((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_210_z_j <= wp_superpoints_q0;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_210_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln53_fu_335_p2 <= "1" when (signed(ap_phi_mux_i_phi_fu_202_p4) < signed(sext_ln53_fu_331_p1)) else "0";
    icmp_ln66_fu_354_p2 <= "1" when (signed(tmp_fu_344_p4) < signed(ap_const_lv30_1)) else "0";
    icmp_ln878_14_fu_249_p2 <= "1" when (signed(wp_superpoints_q0) < signed(ap_const_lv32_14FB1E4)) else "0";
    icmp_ln878_fu_231_p2 <= "1" when (signed(wp_superpoints_q1) < signed(ap_const_lv32_FEB04E1C)) else "0";
    icmp_ln886_fu_267_p2 <= "1" when (signed(z1_min_V_fu_237_p3) > signed(z1_max_V_fu_255_p3)) else "0";
    j_fu_525_p2 <= std_logic_vector(unsigned(i_reg_198) + unsigned(ap_const_lv64_1));
    or_ln57_fu_309_p2 <= (tmp_96_cast_fu_301_p3 or ap_const_lv8_1);
    or_ln58_fu_320_p2 <= (tmp_96_cast_fu_301_p3 or ap_const_lv8_1F);
    or_ln69_fu_535_p2 <= (sub_ln69_reg_643_pp0_iter10_reg or ap_const_lv7_1);
        sext_ln37_fu_293_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z1_min_V_1_fu_285_p3),32));

        sext_ln40_fu_281_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z1_max_V_1_fu_273_p3),32));

        sext_ln53_fu_331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(wp_parameters_q1),64));

    sub_ln68_fu_384_p2 <= std_logic_vector(unsigned(tmp_97_cast_fu_364_p3) - unsigned(tmp_98_cast_fu_376_p3));
    sub_ln69_fu_425_p2 <= std_logic_vector(unsigned(tmp_99_cast_fu_405_p3) - unsigned(tmp_100_cast_fu_417_p3));
    sub_ln71_fu_455_p2 <= std_logic_vector(unsigned(tmp_101_cast_fu_435_p3) - unsigned(tmp_102_cast_fu_447_p3));
    sub_ln73_fu_496_p2 <= std_logic_vector(unsigned(tmp_103_cast_fu_476_p3) - unsigned(tmp_104_cast_fu_488_p3));
    tmp_100_cast_fu_417_p3 <= (trunc_ln69_3_fu_413_p1 & ap_const_lv1_0);
    tmp_101_cast_fu_435_p3 <= (trunc_ln71_fu_431_p1 & ap_const_lv3_0);
    tmp_102_cast_fu_447_p3 <= (trunc_ln71_1_fu_443_p1 & ap_const_lv1_0);
    tmp_103_cast_fu_476_p3 <= (trunc_ln73_fu_472_p1 & ap_const_lv3_0);
    tmp_104_cast_fu_488_p3 <= (trunc_ln73_1_fu_484_p1 & ap_const_lv1_0);
    tmp_96_cast_fu_301_p3 <= (trunc_ln57_fu_297_p1 & ap_const_lv5_0);
    tmp_97_cast_fu_364_p3 <= (trunc_ln68_fu_360_p1 & ap_const_lv3_0);
    tmp_98_cast_fu_376_p3 <= (trunc_ln68_1_fu_372_p1 & ap_const_lv1_0);
    tmp_99_cast_fu_405_p3 <= (trunc_ln69_fu_401_p1 & ap_const_lv3_0);
    tmp_fu_344_p4 <= empty_fu_76(31 downto 2);
    trunc_ln37_fu_245_p1 <= z1_min_V_fu_237_p3(26 - 1 downto 0);
    trunc_ln38_fu_263_p1 <= z1_max_V_fu_255_p3(26 - 1 downto 0);
    trunc_ln55_fu_390_p1 <= i_reg_198(32 - 1 downto 0);
    trunc_ln57_fu_297_p1 <= ap_phi_mux_i_phi_fu_202_p4(3 - 1 downto 0);
    trunc_ln68_1_fu_372_p1 <= empty_fu_76(6 - 1 downto 0);
    trunc_ln68_fu_360_p1 <= empty_fu_76(4 - 1 downto 0);
    trunc_ln69_3_fu_413_p1 <= wp_parameters_q0(6 - 1 downto 0);
    trunc_ln69_fu_401_p1 <= wp_parameters_q0(4 - 1 downto 0);
    trunc_ln71_1_fu_443_p1 <= wp_parameters_q1(6 - 1 downto 0);
    trunc_ln71_fu_431_p1 <= wp_parameters_q1(4 - 1 downto 0);
    trunc_ln73_1_fu_484_p1 <= wp_parameters_q0(6 - 1 downto 0);
    trunc_ln73_fu_472_p1 <= wp_parameters_q0(4 - 1 downto 0);
    wp_parameters_addr_reg_582 <= ap_const_lv64_6C(7 - 1 downto 0);

    wp_parameters_address0_assign_proc : process(wp_parameters_addr_reg_582, ap_CS_fsm_state2, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage0, zext_ln73_fu_508_p1, zext_ln69_fu_540_p1, zext_ln70_fu_550_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            wp_parameters_address0 <= zext_ln70_fu_550_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            wp_parameters_address0 <= zext_ln69_fu_540_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            wp_parameters_address0 <= zext_ln73_fu_508_p1(7 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            wp_parameters_address0 <= wp_parameters_addr_reg_582;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_parameters_address0 <= ap_const_lv64_6C(7 - 1 downto 0);
        else 
            wp_parameters_address0 <= "XXXXXXX";
        end if; 
    end process;


    wp_parameters_address1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter10, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage0, zext_ln72_fu_467_p1, zext_ln68_fu_531_p1, zext_ln71_fu_560_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            wp_parameters_address1 <= zext_ln71_fu_560_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            wp_parameters_address1 <= zext_ln68_fu_531_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            wp_parameters_address1 <= zext_ln72_fu_467_p1(7 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            wp_parameters_address1 <= ap_const_lv64_6C(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            wp_parameters_address1 <= ap_const_lv64_66(7 - 1 downto 0);
        else 
            wp_parameters_address1 <= "XXXXXXX";
        end if; 
    end process;


    wp_parameters_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            wp_parameters_ce0 <= ap_const_logic_1;
        else 
            wp_parameters_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            wp_parameters_ce1 <= ap_const_logic_1;
        else 
            wp_parameters_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters_d0_assign_proc : process(ap_CS_fsm_state2, sext_ln40_reg_593, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_return, c_V_reg_659, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            wp_parameters_d0 <= c_V_reg_659;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            wp_parameters_d0 <= grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_return;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            wp_parameters_d0 <= sext_ln40_reg_593;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_parameters_d0 <= ap_const_lv32_0;
        else 
            wp_parameters_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    wp_parameters_d1_assign_proc : process(sext_ln37_reg_599, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_return, ap_enable_reg_pp0_iter11, d_V_reg_664, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, add_ln691_fu_513_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            wp_parameters_d1 <= d_V_reg_664;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            wp_parameters_d1 <= grp_straightLineProjectorFromLayerIJtoK_fu_210_ap_return;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            wp_parameters_d1 <= add_ln691_fu_513_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            wp_parameters_d1 <= sext_ln37_reg_599;
        else 
            wp_parameters_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    wp_parameters_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_reg_615, icmp_ln66_reg_619, icmp_ln66_reg_619_pp0_iter10_reg, icmp_ln66_reg_619_pp0_iter11_reg, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln66_reg_619_pp0_iter11_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln66_reg_619_pp0_iter10_reg = ap_const_lv1_1)) or ((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln66_reg_619 = ap_const_lv1_1)))) then 
            wp_parameters_we0 <= ap_const_logic_1;
        else 
            wp_parameters_we0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters_we1_assign_proc : process(icmp_ln53_reg_615, icmp_ln66_reg_619, icmp_ln66_reg_619_pp0_iter10_reg, icmp_ln66_reg_619_pp0_iter11_reg, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln66_reg_619_pp0_iter10_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln66_reg_619_pp0_iter11_reg = ap_const_lv1_1)) or ((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln66_reg_619 = ap_const_lv1_1)) or ((icmp_ln53_reg_615 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln66_reg_619 = ap_const_lv1_1)))) then 
            wp_parameters_we1 <= ap_const_logic_1;
        else 
            wp_parameters_we1 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, zext_ln58_fu_326_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            wp_superpoints_address0 <= zext_ln58_fu_326_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            wp_superpoints_address0 <= ap_const_lv64_1F(8 - 1 downto 0);
        else 
            wp_superpoints_address0 <= "XXXXXXXX";
        end if; 
    end process;


    wp_superpoints_address1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, zext_ln57_fu_315_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            wp_superpoints_address1 <= zext_ln57_fu_315_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            wp_superpoints_address1 <= ap_const_lv64_1(8 - 1 downto 0);
        else 
            wp_superpoints_address1 <= "XXXXXXXX";
        end if; 
    end process;


    wp_superpoints_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            wp_superpoints_ce0 <= ap_const_logic_1;
        else 
            wp_superpoints_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints_ce1_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            wp_superpoints_ce1 <= ap_const_logic_1;
        else 
            wp_superpoints_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    z1_max_V_1_fu_273_p3 <= 
        ap_const_lv26_15EF424 when (icmp_ln886_fu_267_p2(0) = '1') else 
        trunc_ln38_fu_263_p1;
    z1_max_V_fu_255_p3 <= 
        wp_superpoints_q0 when (icmp_ln878_14_fu_249_p2(0) = '1') else 
        ap_const_lv32_14FB1E4;
    z1_min_V_1_fu_285_p3 <= 
        ap_const_lv26_15EF424 when (icmp_ln886_fu_267_p2(0) = '1') else 
        trunc_ln37_fu_245_p1;
    z1_min_V_fu_237_p3 <= 
        ap_const_lv32_FEB04E1C when (icmp_ln878_fu_231_p2(0) = '1') else 
        wp_superpoints_q1;
    zext_ln57_fu_315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln57_fu_309_p2),64));
    zext_ln58_fu_326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln58_fu_320_p2),64));
    zext_ln68_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln68_reg_623_pp0_iter10_reg),64));
    zext_ln69_fu_540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln69_fu_535_p2),64));
    zext_ln70_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln70_fu_545_p2),64));
    zext_ln71_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln71_fu_555_p2),64));
    zext_ln72_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln72_fu_461_p2),64));
    zext_ln73_fu_508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln73_fu_502_p2),64));
end behav;
