
*** Running vivado
    with args -log system_Note_Generator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_Note_Generator_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_Note_Generator_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/anton/Desktop/RTLogik/Repositories/Zynth/ip/NCA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vivado_ws/Zynth.cache/ip 
Command: synth_design -top system_Note_Generator_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_Note_Generator_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16608
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1021.969 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_Note_Generator_0_0' [c:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vivado_ws/Zynth.gen/sources_1/bd/system/ip/system_Note_Generator_0_0/synth/system_Note_Generator_0_0.vhd:67]
	Parameter g_FFTW_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Note_Generator' declared at 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd:10' bound to instance 'U0' of component 'Note_Generator' [c:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vivado_ws/Zynth.gen/sources_1/bd/system/ip/system_Note_Generator_0_0/synth/system_Note_Generator_0_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'Note_Generator' [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd:23]
	Parameter g_FFTW_WIDTH bound to: 24 - type: integer 
	Parameter g_ACC_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'DDS' declared at 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/DDS.vhd:14' bound to instance 'DDS_1' of component 'DDS' [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd:53]
INFO: [Synth 8-638] synthesizing module 'DDS' [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/DDS.vhd:28]
	Parameter g_ACC_WIDTH bound to: 24 - type: integer 
	Parameter g_ACC_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'NCO' declared at 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/NCO.vhd:15' bound to instance 'NCO_1' of component 'NCO' [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/DDS.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NCO' [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/NCO.vhd:28]
	Parameter g_ACC_WIDTH bound to: 24 - type: integer 
	Parameter g_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Accumulator' declared at 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/Accumulator.vhd:10' bound to instance 'Acc_1' of component 'Accumulator' [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/NCO.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Accumulator' [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/Accumulator.vhd:22]
	Parameter g_WIDTH bound to: 24 - type: integer 
WARNING: [Synth 8-614] signal 'i_Updown' is read in the process but is not in the sensitivity list [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/Accumulator.vhd:40]
WARNING: [Synth 8-614] signal 'r_Dir' is read in the process but is not in the sensitivity list [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/Accumulator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Accumulator' (1#1) [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/Accumulator.vhd:22]
INFO: [Synth 8-3491] module 'SineLUT_ROM' declared at 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/SineLUT_ROM.vhd:16' bound to instance 'SineROM_1' of component 'SineLUT_ROM' [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/NCO.vhd:77]
INFO: [Synth 8-638] synthesizing module 'SineLUT_ROM' [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/SineLUT_ROM.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'SineLUT_ROM' (2#1) [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/SineLUT_ROM.vhd:26]
INFO: [Synth 8-226] default block is never used [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/NCO.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'NCO' (3#1) [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/NCO.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'DDS' (4#1) [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/DDS.vhd:28]
	Parameter g_ACC_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'DDS' declared at 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/DDS.vhd:14' bound to instance 'DDS_2' of component 'DDS' [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd:66]
	Parameter g_ACC_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'DDS' declared at 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/DDS.vhd:14' bound to instance 'DDS_3' of component 'DDS' [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Note_Generator' (5#1) [C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/source/hw/rtl/Note_Generator.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'system_Note_Generator_0_0' (6#1) [c:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vivado_ws/Zynth.gen/sources_1/bd/system/ip/system_Note_Generator_0_0/synth/system_Note_Generator_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.969 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.969 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 9     
	   3 Input   24 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---ROMs : 
	                    ROMs := 3     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 30    
	   5 Input   16 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP r_Mult_reg, operation Mode is: (A*B)'.
DSP Report: register r_Mult_reg is absorbed into DSP r_Mult_reg.
DSP Report: operator multOp is absorbed into DSP r_Mult_reg.
DSP Report: Generating DSP r_Mult_reg, operation Mode is: (A*B)'.
DSP Report: register r_Mult_reg is absorbed into DSP r_Mult_reg.
DSP Report: operator multOp is absorbed into DSP r_Mult_reg.
DSP Report: Generating DSP r_Mult_reg, operation Mode is: (A*B)'.
DSP Report: register r_Mult_reg is absorbed into DSP r_Mult_reg.
DSP Report: operator multOp is absorbed into DSP r_Mult_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1021.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+----------------------------+---------------+----------------+
|Module Name | RTL Object                 | Depth x Width | Implemented As | 
+------------+----------------------------+---------------+----------------+
|DDS         | NCO_1/SineROM_1/o_Data_reg | 1024x16       | Block RAM      | 
|DDS         | NCO_1/SineROM_1/o_Data_reg | 1024x16       | Block RAM      | 
|DDS         | NCO_1/SineROM_1/o_Data_reg | 1024x16       | Block RAM      | 
+------------+----------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DDS         | (A*B)'      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|DDS         | (A*B)'      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|DDS         | (A*B)'      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1021.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/DDS_1/NCO_1/SineROM_1/o_Data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/DDS_1/NCO_1/SineROM_1/o_Data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/DDS_3/NCO_1/SineROM_1/o_Data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1021.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1021.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1021.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1021.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1021.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1021.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1021.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    67|
|2     |DSP48E1  |     3|
|3     |LUT1     |     9|
|4     |LUT2     |    84|
|5     |LUT3     |    25|
|6     |LUT4     |   294|
|7     |LUT5     |   171|
|8     |LUT6     |     7|
|9     |RAMB18E1 |     2|
|10    |FDRE     |   121|
+------+---------+------+

Report Instance Areas: 
+------+------------------+---------------+------+
|      |Instance          |Module         |Cells |
+------+------------------+---------------+------+
|1     |top               |               |   783|
|2     |  U0              |Note_Generator |   783|
|3     |    DDS_1         |DDS            |   245|
|4     |      NCO_1       |NCO_4          |   234|
|5     |        Acc_1     |Accumulator_5  |   231|
|6     |        SineROM_1 |SineLUT_ROM_6  |     3|
|7     |    DDS_2         |DDS_0          |   243|
|8     |      NCO_1       |NCO_2          |   232|
|9     |        Acc_1     |Accumulator_3  |   232|
|10    |    DDS_3         |DDS_1          |   245|
|11    |      NCO_1       |NCO            |   234|
|12    |        Acc_1     |Accumulator    |   232|
|13    |        SineROM_1 |SineLUT_ROM    |     2|
+------+------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1021.969 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1021.969 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1021.969 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1021.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1021.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1021.969 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vivado_ws/Zynth.runs/system_Note_Generator_0_0_synth_1/system_Note_Generator_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1255.164 ; gain = 233.195
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vivado_ws/Zynth.runs/system_Note_Generator_0_0_synth_1/system_Note_Generator_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_Note_Generator_0_0_utilization_synth.rpt -pb system_Note_Generator_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 15 19:54:07 2021...
