// Autogenerated using stratification.
requires "x86-configuration.k"

module MULW-R16
  imports X86-CONFIGURATION

  rule <k>
    execinstr (mulw R1:R16,  .Operands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
"RAX" |-> concatenateMInt( extractMInt( getParentValue(%rax, RSMap), 0, 48), extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 48, 64)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(%rax, RSMap), 48, 64))), 16, 32))

"RDX" |-> concatenateMInt( extractMInt( getParentValue(%rdx, RSMap), 0, 48), extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 48, 64)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(%rax, RSMap), 48, 64))), 0, 16))

"CF" |-> (#ifMInt (notBool eqMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 48, 64)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(%rax, RSMap), 48, 64))), 0, 16), mi(16, 0))) #then mi(1, 1) #else mi(1, 0) #fi)

"PF" |-> (undefMInt)

"AF" |-> (undefMInt)

"ZF" |-> (undefMInt)

"SF" |-> (undefMInt)

"OF" |-> (#ifMInt (notBool eqMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 48, 64)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(%rax, RSMap), 48, 64))), 0, 16), mi(16, 0))) #then mi(1, 1) #else mi(1, 0) #fi)
)

    </regstate>
    
endmodule

module MULW-R16-SEMANTICS
  imports MULW-R16
endmodule
