#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Wed May 10 19:12:11 2017
# Process ID: 27924
# Current directory: /home/INTRA/chakal/workspace/project/vivado
# Command line: vivado
# Log file: /home/INTRA/chakal/workspace/project/vivado/vivado.log
# Journal file: /home/INTRA/chakal/workspace/project/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
Warning: Cannot convert string "nil2" to type FontStruct
xterm:  unable to open font "-misc-fixed-medium-r-semicondensed-*-13-120-75-75-c-60-iso10646-1", trying "fixed"....
open_project /home/INTRA/chakal/workspace/project/vivado/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 5879.770 ; gain = 131.363 ; free physical = 2509 ; free virtual = 7629
update_compile_order -fileset sources_1
open_bd_design {/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- Cyril_IP:user:zed_audio:1.0 - zed_audio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:MY_AXI_AUDIO:1.0 - MY_AXI_AUDIO_0
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_1
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:mixer:1.0 - mixer_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <project> from BD file </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd>
startgroup
create_bd_cell -type ip -vlnv tamu.edu:user:ZedboardOLED:1.0 ZedboardOLED_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins ZedboardOLED_0/S00_AXI]
</ZedboardOLED_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C50000 [ 64K ]>
startgroup
create_bd_port -dir O DC
connect_bd_net [get_bd_pins /ZedboardOLED_0/DC] [get_bd_ports DC]
endgroup
startgroup
create_bd_port -dir O RES
connect_bd_net [get_bd_pins /ZedboardOLED_0/RES] [get_bd_ports RES]
endgroup
startgroup
create_bd_port -dir O SCLK
connect_bd_net [get_bd_pins /ZedboardOLED_0/SCLK] [get_bd_ports SCLK]
endgroup
startgroup
create_bd_port -dir O SDIN
connect_bd_net [get_bd_pins /ZedboardOLED_0/SDIN] [get_bd_ports SDIN]
endgroup
startgroup
create_bd_port -dir O VBAT
connect_bd_net [get_bd_pins /ZedboardOLED_0/VBAT] [get_bd_ports VBAT]
endgroup
startgroup
create_bd_port -dir O VDD
connect_bd_net [get_bd_pins /ZedboardOLED_0/VDD] [get_bd_ports VDD]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6023.418 ; gain = 37.168 ; free physical = 2306 ; free virtual = 7426
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sws_8bits ( DIP switches ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE sws_8bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 sws_8bits
INFO: [board_rule 100-100] connect_bd_intf_net /sws_8bits /axi_gpio_0/GPIO
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
validate_bd_design
create_bd_cell: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:08 . Memory (MB): peak = 6044.031 ; gain = 1.336 ; free physical = 2278 ; free virtual = 7403
validate_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 6044.746 ; gain = 3.047 ; free physical = 2274 ; free virtual = 7400
