# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 12.0 Build 178 05/31/2012 SJ Full Version
# Date created = 15:32:20  September 12, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		led_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY Cyclone
set_global_assignment -name DEVICE EP1C3T144C8
set_global_assignment -name TOP_LEVEL_ENTITY led_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:32:20  SEPTEMBER 12, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION 12.0
set_global_assignment -name VERILOG_FILE led_test.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name DEVICE_MIGRATION_LIST EP1C3T144C8
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CYCLONE_CONFIGURATION_DEVICE EPCS1
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_26 -to led[0]
set_location_assignment PIN_11 -to led[1]
set_location_assignment PIN_10 -to led[2]
set_location_assignment PIN_31 -to key[0]
set_location_assignment PIN_28 -to key[1]
set_location_assignment PIN_27 -to key[2]
set_location_assignment PIN_3 -to num[0]
set_location_assignment PIN_143 -to num[1]
set_location_assignment PIN_2 -to num[2]
set_location_assignment PIN_7 -to num[3]
set_location_assignment PIN_5 -to num[4]
set_location_assignment PIN_1 -to num[5]
set_location_assignment PIN_140 -to num[6]
set_location_assignment PIN_4 -to num[7]
set_location_assignment PIN_141 -to com[0]
set_location_assignment PIN_142 -to com[1]
set_location_assignment PIN_144 -to com[2]
set_location_assignment PIN_6 -to com[3]
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"
set_location_assignment PIN_16 -to clock
set_location_assignment PIN_17 -to reset
set_global_assignment -name VERILOG_FILE show_number.v
set_global_assignment -name VERILOG_FILE show_number2.v
set_global_assignment -name VERILOG_INCLUDE_FILE number.vh
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top