#OPTIONS:"|-layerid|0|-orig_srs|/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/proj/ulx3s_sdram_hex_v/project/synwork/project_project_comp.srs|-top|sdram_hex_oled|-prodtype|synplify_pro|-dspmac|-fixsmult|-infer_seqShift|-nram|-sdff_counter|-divnmod|-nostructver|-lattice|-I|/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/proj/ulx3s_sdram_hex_v|-I|/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/proj/ulx3s_sdram_hex_v/project/|-I|/usr/local/diamond/3.13/synpbase/lib|-v2001|-devicelib|/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v|-devicelib|/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-lib|work|-fv2001|-lib|work|-fv2001|-lib|work|-fv2001|-lib|work|-fv2001|-lib|work|-fv2001"
#CUR:"/usr/local/diamond/3.13/synpbase/linux_a_64/c_ver":1691686800
#CUR:"/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v":1691686808
#CUR:"/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v":1691686809
#CUR:"/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v":1691686317
#CUR:"/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v":1691686317
#CUR:"/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh":1691686317
#CUR:"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/sdram_hex_oled.v":1707451665
#CUR:"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/clk_25_125_25_12_100.v":1707845074
#CUR:"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/sdram_16bit.v":1707451665
#CUR:"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/oled_video.v":1707451665
#CUR:"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":1707451665
#numinternalfiles:5
#defaultlanguage:verilog
0			"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/sdram_hex_oled.v" verilog
1			"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/clk_25_125_25_12_100.v" verilog
2			"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/sdram_16bit.v" verilog
3			"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/oled_video.v" verilog
4			"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v" verilog
#Dependency Lists(Uses List)
0 1 2 4 3
1 -1
2 -1
3 -1
4 -1
#Dependency Lists(Users Of)
0 -1
1 0
2 0
3 0
4 0
#Design Unit to File Association
module work sdram_hex_oled 0
module work clk_25_125_25_12_100 1
module work sdram_16bit 2
module work hex_decoder 4
module work oled_video 3
