/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_moca_genet_intrl2_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 8:58p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:22:03 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_moca_genet_intrl2_0.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 8:58p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_GENET_INTRL2_0_H__
#define BCHP_MOCA_GENET_INTRL2_0_H__

/***************************************************************************
 *MOCA_GENET_INTRL2_0
 ***************************************************************************/
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS      0x00300200 /* CPU interrupt Status Register */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET         0x00300204 /* CPU interrupt Set Register */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR       0x00300208 /* CPU interrupt Clear Register */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS 0x0030020c /* CPU interrupt Mask Status Register */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET    0x00300210 /* CPU interrupt Mask Set Register */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR  0x00300214 /* CPU interrupt Mask Clear Register */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS      0x00300218 /* PCI interrupt Status Register */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET         0x0030021c /* PCI interrupt Set Register */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR       0x00300220 /* PCI interrupt Clear Register */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS 0x00300224 /* PCI interrupt Mask Status Register */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET    0x00300228 /* PCI interrupt Mask Set Register */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR  0x0030022c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: reserved0 [31:19] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_reserved0_MASK         0xfff80000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_reserved0_SHIFT        19

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: tdma_buffer_done_intr [18:18] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_tdma_buffer_done_intr_MASK 0x00040000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_tdma_buffer_done_intr_SHIFT 18

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: tdma_packet_done_intr [17:17] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_tdma_packet_done_intr_MASK 0x00020000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_tdma_packet_done_intr_SHIFT 17

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: tdma_multi_buffer_done_intr [16:16] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_tdma_multi_buffer_done_intr_MASK 0x00010000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_tdma_multi_buffer_done_intr_SHIFT 16

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: rdma_buffer_done_intr [15:15] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_rdma_buffer_done_intr_MASK 0x00008000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_rdma_buffer_done_intr_SHIFT 15

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: rdma_packet_done_intr [14:14] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_rdma_packet_done_intr_MASK 0x00004000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_rdma_packet_done_intr_SHIFT 14

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: rdma_multi_buffer_done_intr [13:13] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_rdma_multi_buffer_done_intr_MASK 0x00002000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_rdma_multi_buffer_done_intr_SHIFT 13

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: mpd_r_intr [12:12] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_mpd_r_intr_MASK        0x00001000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_mpd_r_intr_SHIFT       12

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: hfb_mm_intr [11:11] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_hfb_mm_intr_MASK       0x00000800
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_hfb_mm_intr_SHIFT      11

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: hfb_sm_intr [10:10] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_hfb_sm_intr_MASK       0x00000400
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_hfb_sm_intr_SHIFT      10

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: rbuf_overflow_intr [09:09] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_rbuf_overflow_intr_MASK 0x00000200
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_rbuf_overflow_intr_SHIFT 9

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: umac_tbuf_underrun [08:08] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_umac_tbuf_underrun_MASK 0x00000100
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_umac_tbuf_underrun_SHIFT 8

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: umac_tsv_intr [07:07] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_umac_tsv_intr_MASK     0x00000080
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_umac_tsv_intr_SHIFT    7

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: umac_intr [06:06] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_umac_intr_MASK         0x00000040
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_umac_intr_SHIFT        6

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: phy_link_down_intr [05:05] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_phy_link_down_intr_MASK 0x00000020
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_phy_link_down_intr_SHIFT 5

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: phy_link_up_intr [04:04] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_phy_link_up_intr_MASK  0x00000010
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_phy_link_up_intr_SHIFT 4

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: phy_engy_det_f_intr [03:03] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_phy_engy_det_f_intr_MASK 0x00000008
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_phy_engy_det_f_intr_SHIFT 3

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: phy_engy_det_r_intr [02:02] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_phy_engy_det_r_intr_MASK 0x00000004
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_phy_engy_det_r_intr_SHIFT 2

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: phy_intr [01:01] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_phy_intr_MASK          0x00000002
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_phy_intr_SHIFT         1

/* MOCA_GENET_INTRL2_0 :: CPU_STATUS :: gisb_intr [00:00] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_gisb_intr_MASK         0x00000001
#define BCHP_MOCA_GENET_INTRL2_0_CPU_STATUS_gisb_intr_SHIFT        0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MOCA_GENET_INTRL2_0 :: CPU_SET :: reserved0 [31:19] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_reserved0_MASK            0xfff80000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_reserved0_SHIFT           19

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: tdma_buffer_done_intr [18:18] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_tdma_buffer_done_intr_MASK 0x00040000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_tdma_buffer_done_intr_SHIFT 18

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: tdma_packet_done_intr [17:17] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_tdma_packet_done_intr_MASK 0x00020000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_tdma_packet_done_intr_SHIFT 17

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: tdma_multi_buffer_done_intr [16:16] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_tdma_multi_buffer_done_intr_MASK 0x00010000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_tdma_multi_buffer_done_intr_SHIFT 16

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: rdma_buffer_done_intr [15:15] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_rdma_buffer_done_intr_MASK 0x00008000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_rdma_buffer_done_intr_SHIFT 15

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: rdma_packet_done_intr [14:14] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_rdma_packet_done_intr_MASK 0x00004000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_rdma_packet_done_intr_SHIFT 14

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: rdma_multi_buffer_done_intr [13:13] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_rdma_multi_buffer_done_intr_MASK 0x00002000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_rdma_multi_buffer_done_intr_SHIFT 13

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: mpd_r_intr [12:12] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_mpd_r_intr_MASK           0x00001000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_mpd_r_intr_SHIFT          12

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: hfb_mm_intr [11:11] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_hfb_mm_intr_MASK          0x00000800
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_hfb_mm_intr_SHIFT         11

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: hfb_sm_intr [10:10] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_hfb_sm_intr_MASK          0x00000400
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_hfb_sm_intr_SHIFT         10

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: rbuf_overflow_intr [09:09] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_rbuf_overflow_intr_MASK   0x00000200
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_rbuf_overflow_intr_SHIFT  9

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: umac_tbuf_underrun [08:08] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_umac_tbuf_underrun_MASK   0x00000100
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_umac_tbuf_underrun_SHIFT  8

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: umac_tsv_intr [07:07] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_umac_tsv_intr_MASK        0x00000080
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_umac_tsv_intr_SHIFT       7

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: umac_intr [06:06] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_umac_intr_MASK            0x00000040
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_umac_intr_SHIFT           6

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: phy_link_down_intr [05:05] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_phy_link_down_intr_MASK   0x00000020
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_phy_link_down_intr_SHIFT  5

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: phy_link_up_intr [04:04] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_phy_link_up_intr_MASK     0x00000010
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_phy_link_up_intr_SHIFT    4

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: phy_engy_det_f_intr [03:03] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_phy_engy_det_f_intr_MASK  0x00000008
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_phy_engy_det_f_intr_SHIFT 3

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: phy_engy_det_r_intr [02:02] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_phy_engy_det_r_intr_MASK  0x00000004
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_phy_engy_det_r_intr_SHIFT 2

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: phy_intr [01:01] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_phy_intr_MASK             0x00000002
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_phy_intr_SHIFT            1

/* MOCA_GENET_INTRL2_0 :: CPU_SET :: gisb_intr [00:00] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_gisb_intr_MASK            0x00000001
#define BCHP_MOCA_GENET_INTRL2_0_CPU_SET_gisb_intr_SHIFT           0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: reserved0 [31:19] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_reserved0_MASK          0xfff80000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_reserved0_SHIFT         19

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: tdma_buffer_done_intr [18:18] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_tdma_buffer_done_intr_MASK 0x00040000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_tdma_buffer_done_intr_SHIFT 18

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: tdma_packet_done_intr [17:17] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_tdma_packet_done_intr_MASK 0x00020000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_tdma_packet_done_intr_SHIFT 17

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: tdma_multi_buffer_done_intr [16:16] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_tdma_multi_buffer_done_intr_MASK 0x00010000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_tdma_multi_buffer_done_intr_SHIFT 16

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: rdma_buffer_done_intr [15:15] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_rdma_buffer_done_intr_MASK 0x00008000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_rdma_buffer_done_intr_SHIFT 15

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: rdma_packet_done_intr [14:14] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_rdma_packet_done_intr_MASK 0x00004000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_rdma_packet_done_intr_SHIFT 14

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: rdma_multi_buffer_done_intr [13:13] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_rdma_multi_buffer_done_intr_MASK 0x00002000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_rdma_multi_buffer_done_intr_SHIFT 13

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: mpd_r_intr [12:12] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_mpd_r_intr_MASK         0x00001000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_mpd_r_intr_SHIFT        12

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: hfb_mm_intr [11:11] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_hfb_mm_intr_MASK        0x00000800
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_hfb_mm_intr_SHIFT       11

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: hfb_sm_intr [10:10] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_hfb_sm_intr_MASK        0x00000400
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_hfb_sm_intr_SHIFT       10

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: rbuf_overflow_intr [09:09] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_rbuf_overflow_intr_MASK 0x00000200
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_rbuf_overflow_intr_SHIFT 9

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: umac_tbuf_underrun [08:08] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_umac_tbuf_underrun_MASK 0x00000100
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_umac_tbuf_underrun_SHIFT 8

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: umac_tsv_intr [07:07] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_umac_tsv_intr_MASK      0x00000080
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_umac_tsv_intr_SHIFT     7

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: umac_intr [06:06] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_umac_intr_MASK          0x00000040
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_umac_intr_SHIFT         6

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: phy_link_down_intr [05:05] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_phy_link_down_intr_MASK 0x00000020
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_phy_link_down_intr_SHIFT 5

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: phy_link_up_intr [04:04] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_phy_link_up_intr_MASK   0x00000010
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_phy_link_up_intr_SHIFT  4

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: phy_engy_det_f_intr [03:03] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_phy_engy_det_f_intr_MASK 0x00000008
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_phy_engy_det_f_intr_SHIFT 3

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: phy_engy_det_r_intr [02:02] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_phy_engy_det_r_intr_MASK 0x00000004
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_phy_engy_det_r_intr_SHIFT 2

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: phy_intr [01:01] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_phy_intr_MASK           0x00000002
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_phy_intr_SHIFT          1

/* MOCA_GENET_INTRL2_0 :: CPU_CLEAR :: gisb_intr [00:00] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_gisb_intr_MASK          0x00000001
#define BCHP_MOCA_GENET_INTRL2_0_CPU_CLEAR_gisb_intr_SHIFT         0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: reserved0 [31:19] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_reserved0_MASK    0xfff80000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_reserved0_SHIFT   19

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: tdma_buffer_done_intr_mask [18:18] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_tdma_buffer_done_intr_mask_MASK 0x00040000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_tdma_buffer_done_intr_mask_SHIFT 18

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: tdma_packet_done_intr_mask [17:17] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_tdma_packet_done_intr_mask_MASK 0x00020000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_tdma_packet_done_intr_mask_SHIFT 17

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr_mask [16:16] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_tdma_multi_buffer_done_intr_mask_MASK 0x00010000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_tdma_multi_buffer_done_intr_mask_SHIFT 16

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: rdma_buffer_done_intr_mask [15:15] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_rdma_buffer_done_intr_mask_MASK 0x00008000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_rdma_buffer_done_intr_mask_SHIFT 15

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: rdma_packet_done_intr_mask [14:14] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_rdma_packet_done_intr_mask_MASK 0x00004000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_rdma_packet_done_intr_mask_SHIFT 14

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: rdma_multi_buffer_done_intr_mask [13:13] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_rdma_multi_buffer_done_intr_mask_MASK 0x00002000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_rdma_multi_buffer_done_intr_mask_SHIFT 13

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: mpd_r_intr_mask [12:12] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_mpd_r_intr_mask_MASK 0x00001000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_mpd_r_intr_mask_SHIFT 12

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: hfb_mm_intr_mask [11:11] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_hfb_mm_intr_mask_MASK 0x00000800
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_hfb_mm_intr_mask_SHIFT 11

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: hfb_sm_intr_mask [10:10] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_hfb_sm_intr_mask_MASK 0x00000400
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_hfb_sm_intr_mask_SHIFT 10

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: rbuf_overflow_mask [09:09] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_rbuf_overflow_mask_MASK 0x00000200
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_rbuf_overflow_mask_SHIFT 9

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: umac_tbuf_underrun_mask [08:08] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_umac_tbuf_underrun_mask_MASK 0x00000100
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_umac_tbuf_underrun_mask_SHIFT 8

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: umac_tsv_intr_mask [07:07] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_umac_tsv_intr_mask_MASK 0x00000080
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_umac_tsv_intr_mask_SHIFT 7

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: umac_intr_mask [06:06] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_umac_intr_mask_MASK 0x00000040
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_umac_intr_mask_SHIFT 6

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: phy_link_down_intr_mask [05:05] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_phy_link_down_intr_mask_MASK 0x00000020
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_phy_link_down_intr_mask_SHIFT 5

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: phy_link_up_intr_mask [04:04] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_phy_link_up_intr_mask_MASK 0x00000010
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_phy_link_up_intr_mask_SHIFT 4

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: phy_engy_det_f_intr_mask [03:03] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_phy_engy_det_f_intr_mask_MASK 0x00000008
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_phy_engy_det_f_intr_mask_SHIFT 3

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: phy_engy_det_r_intr_mask [02:02] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_phy_engy_det_r_intr_mask_MASK 0x00000004
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_phy_engy_det_r_intr_mask_SHIFT 2

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: phy_intr_mask [01:01] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_phy_intr_mask_MASK 0x00000002
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_phy_intr_mask_SHIFT 1

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_STATUS :: gisb_intr_mask [00:00] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_gisb_intr_mask_MASK 0x00000001
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_STATUS_gisb_intr_mask_SHIFT 0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: reserved0 [31:19] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_reserved0_MASK       0xfff80000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_reserved0_SHIFT      19

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: tdma_buffer_done_intr_mask [18:18] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_tdma_buffer_done_intr_mask_MASK 0x00040000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_tdma_buffer_done_intr_mask_SHIFT 18

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: tdma_packet_done_intr_mask [17:17] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_tdma_packet_done_intr_mask_MASK 0x00020000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_tdma_packet_done_intr_mask_SHIFT 17

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr_mask [16:16] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_tdma_multi_buffer_done_intr_mask_MASK 0x00010000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_tdma_multi_buffer_done_intr_mask_SHIFT 16

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: rdma_buffer_done_intr_mask [15:15] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_rdma_buffer_done_intr_mask_MASK 0x00008000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_rdma_buffer_done_intr_mask_SHIFT 15

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: rdma_packet_done_intr_mask [14:14] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_rdma_packet_done_intr_mask_MASK 0x00004000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_rdma_packet_done_intr_mask_SHIFT 14

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: rdma_multi_buffer_done_intr_mask [13:13] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_rdma_multi_buffer_done_intr_mask_MASK 0x00002000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_rdma_multi_buffer_done_intr_mask_SHIFT 13

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: mpd_r_intr_mask [12:12] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_mpd_r_intr_mask_MASK 0x00001000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_mpd_r_intr_mask_SHIFT 12

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: hfb_mm_intr_mask [11:11] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_hfb_mm_intr_mask_MASK 0x00000800
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_hfb_mm_intr_mask_SHIFT 11

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: hfb_sm_intr_mask [10:10] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_hfb_sm_intr_mask_MASK 0x00000400
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_hfb_sm_intr_mask_SHIFT 10

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: rbuf_overflow_mask [09:09] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_rbuf_overflow_mask_MASK 0x00000200
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_rbuf_overflow_mask_SHIFT 9

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: umac_tbuf_underrun_mask [08:08] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_umac_tbuf_underrun_mask_MASK 0x00000100
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_umac_tbuf_underrun_mask_SHIFT 8

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: umac_tsv_intr_mask [07:07] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_umac_tsv_intr_mask_MASK 0x00000080
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_umac_tsv_intr_mask_SHIFT 7

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: umac_intr_mask [06:06] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_umac_intr_mask_MASK  0x00000040
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_umac_intr_mask_SHIFT 6

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: phy_link_down_intr_mask [05:05] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_phy_link_down_intr_mask_MASK 0x00000020
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_phy_link_down_intr_mask_SHIFT 5

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: phy_link_up_intr_mask [04:04] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_phy_link_up_intr_mask_MASK 0x00000010
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_phy_link_up_intr_mask_SHIFT 4

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: phy_engy_det_f_intr_mask [03:03] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_phy_engy_det_f_intr_mask_MASK 0x00000008
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_phy_engy_det_f_intr_mask_SHIFT 3

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: phy_engy_det_r_intr_mask [02:02] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_phy_engy_det_r_intr_mask_MASK 0x00000004
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_phy_engy_det_r_intr_mask_SHIFT 2

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: phy_intr_mask [01:01] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_phy_intr_mask_MASK   0x00000002
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_phy_intr_mask_SHIFT  1

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_SET :: gisb_intr_mask [00:00] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_gisb_intr_mask_MASK  0x00000001
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_SET_gisb_intr_mask_SHIFT 0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: reserved0 [31:19] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_reserved0_MASK     0xfff80000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_reserved0_SHIFT    19

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: tdma_buffer_done_intr_mask [18:18] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_tdma_buffer_done_intr_mask_MASK 0x00040000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_tdma_buffer_done_intr_mask_SHIFT 18

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: tdma_packet_done_intr_mask [17:17] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_tdma_packet_done_intr_mask_MASK 0x00020000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_tdma_packet_done_intr_mask_SHIFT 17

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr_mask [16:16] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr_mask_MASK 0x00010000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr_mask_SHIFT 16

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: rdma_buffer_done_intr_mask [15:15] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_rdma_buffer_done_intr_mask_MASK 0x00008000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_rdma_buffer_done_intr_mask_SHIFT 15

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: rdma_packet_done_intr_mask [14:14] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_rdma_packet_done_intr_mask_MASK 0x00004000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_rdma_packet_done_intr_mask_SHIFT 14

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: rdma_multi_buffer_done_intr_mask [13:13] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_MASK 0x00002000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_SHIFT 13

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: mpd_r_intr_mask [12:12] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_mpd_r_intr_mask_MASK 0x00001000
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_mpd_r_intr_mask_SHIFT 12

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: hfb_mm_intr_mask [11:11] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_hfb_mm_intr_mask_MASK 0x00000800
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_hfb_mm_intr_mask_SHIFT 11

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: hfb_sm_intr_mask [10:10] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_hfb_sm_intr_mask_MASK 0x00000400
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_hfb_sm_intr_mask_SHIFT 10

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: rbuf_overflow_mask [09:09] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_rbuf_overflow_mask_MASK 0x00000200
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_rbuf_overflow_mask_SHIFT 9

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: umac_tbuf_underrun_mask [08:08] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_umac_tbuf_underrun_mask_MASK 0x00000100
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_umac_tbuf_underrun_mask_SHIFT 8

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: umac_tsv_intr_mask [07:07] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_umac_tsv_intr_mask_MASK 0x00000080
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_umac_tsv_intr_mask_SHIFT 7

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: umac_intr_mask [06:06] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_umac_intr_mask_MASK 0x00000040
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_umac_intr_mask_SHIFT 6

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: phy_link_down_intr_mask [05:05] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_phy_link_down_intr_mask_MASK 0x00000020
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_phy_link_down_intr_mask_SHIFT 5

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: phy_link_up_intr_mask [04:04] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_phy_link_up_intr_mask_MASK 0x00000010
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_phy_link_up_intr_mask_SHIFT 4

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: phy_engy_det_f_intr_mask [03:03] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_phy_engy_det_f_intr_mask_MASK 0x00000008
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_phy_engy_det_f_intr_mask_SHIFT 3

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: phy_engy_det_r_intr_mask [02:02] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_phy_engy_det_r_intr_mask_MASK 0x00000004
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_phy_engy_det_r_intr_mask_SHIFT 2

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: phy_intr_mask [01:01] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_phy_intr_mask_MASK 0x00000002
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_phy_intr_mask_SHIFT 1

/* MOCA_GENET_INTRL2_0 :: CPU_MASK_CLEAR :: gisb_intr_mask [00:00] */
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_gisb_intr_mask_MASK 0x00000001
#define BCHP_MOCA_GENET_INTRL2_0_CPU_MASK_CLEAR_gisb_intr_mask_SHIFT 0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: reserved0 [31:19] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_reserved0_MASK         0xfff80000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_reserved0_SHIFT        19

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: tdma_buffer_done_intr [18:18] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_tdma_buffer_done_intr_MASK 0x00040000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_tdma_buffer_done_intr_SHIFT 18

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: tdma_packet_done_intr [17:17] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_tdma_packet_done_intr_MASK 0x00020000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_tdma_packet_done_intr_SHIFT 17

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: tdma_multi_buffer_done_intr [16:16] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_tdma_multi_buffer_done_intr_MASK 0x00010000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_tdma_multi_buffer_done_intr_SHIFT 16

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: rdma_buffer_done_intr [15:15] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_rdma_buffer_done_intr_MASK 0x00008000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_rdma_buffer_done_intr_SHIFT 15

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: rdma_packet_done_intr [14:14] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_rdma_packet_done_intr_MASK 0x00004000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_rdma_packet_done_intr_SHIFT 14

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: rdma_multi_buffer_done_intr [13:13] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_rdma_multi_buffer_done_intr_MASK 0x00002000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_rdma_multi_buffer_done_intr_SHIFT 13

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: mpd_r_intr [12:12] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_mpd_r_intr_MASK        0x00001000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_mpd_r_intr_SHIFT       12

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: hfb_mm_intr [11:11] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_hfb_mm_intr_MASK       0x00000800
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_hfb_mm_intr_SHIFT      11

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: hfb_sm_intr [10:10] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_hfb_sm_intr_MASK       0x00000400
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_hfb_sm_intr_SHIFT      10

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: rbuf_overflow_intr [09:09] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_rbuf_overflow_intr_MASK 0x00000200
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_rbuf_overflow_intr_SHIFT 9

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: umac_tbuf_underrun [08:08] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_umac_tbuf_underrun_MASK 0x00000100
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_umac_tbuf_underrun_SHIFT 8

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: umac_tsv_intr [07:07] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_umac_tsv_intr_MASK     0x00000080
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_umac_tsv_intr_SHIFT    7

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: umac_intr [06:06] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_umac_intr_MASK         0x00000040
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_umac_intr_SHIFT        6

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: phy_link_down_intr [05:05] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_phy_link_down_intr_MASK 0x00000020
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_phy_link_down_intr_SHIFT 5

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: phy_link_up_intr [04:04] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_phy_link_up_intr_MASK  0x00000010
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_phy_link_up_intr_SHIFT 4

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: phy_engy_det_f_intr [03:03] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_phy_engy_det_f_intr_MASK 0x00000008
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_phy_engy_det_f_intr_SHIFT 3

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: phy_engy_det_r_intr [02:02] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_phy_engy_det_r_intr_MASK 0x00000004
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_phy_engy_det_r_intr_SHIFT 2

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: phy_intr [01:01] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_phy_intr_MASK          0x00000002
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_phy_intr_SHIFT         1

/* MOCA_GENET_INTRL2_0 :: PCI_STATUS :: gisb_intr [00:00] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_gisb_intr_MASK         0x00000001
#define BCHP_MOCA_GENET_INTRL2_0_PCI_STATUS_gisb_intr_SHIFT        0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MOCA_GENET_INTRL2_0 :: PCI_SET :: reserved0 [31:19] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_reserved0_MASK            0xfff80000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_reserved0_SHIFT           19

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: tdma_buffer_done_intr [18:18] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_tdma_buffer_done_intr_MASK 0x00040000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_tdma_buffer_done_intr_SHIFT 18

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: tdma_packet_done_intr [17:17] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_tdma_packet_done_intr_MASK 0x00020000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_tdma_packet_done_intr_SHIFT 17

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: tdma_multi_buffer_done_intr [16:16] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_tdma_multi_buffer_done_intr_MASK 0x00010000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_tdma_multi_buffer_done_intr_SHIFT 16

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: rdma_buffer_done_intr [15:15] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_rdma_buffer_done_intr_MASK 0x00008000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_rdma_buffer_done_intr_SHIFT 15

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: rdma_packet_done_intr [14:14] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_rdma_packet_done_intr_MASK 0x00004000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_rdma_packet_done_intr_SHIFT 14

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: rdma_multi_buffer_done_intr [13:13] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_rdma_multi_buffer_done_intr_MASK 0x00002000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_rdma_multi_buffer_done_intr_SHIFT 13

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: mpd_r_intr [12:12] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_mpd_r_intr_MASK           0x00001000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_mpd_r_intr_SHIFT          12

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: hfb_mm_intr [11:11] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_hfb_mm_intr_MASK          0x00000800
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_hfb_mm_intr_SHIFT         11

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: hfb_sm_intr [10:10] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_hfb_sm_intr_MASK          0x00000400
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_hfb_sm_intr_SHIFT         10

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: rbuf_overflow_intr [09:09] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_rbuf_overflow_intr_MASK   0x00000200
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_rbuf_overflow_intr_SHIFT  9

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: umac_tbuf_underrun [08:08] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_umac_tbuf_underrun_MASK   0x00000100
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_umac_tbuf_underrun_SHIFT  8

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: umac_tsv_intr [07:07] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_umac_tsv_intr_MASK        0x00000080
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_umac_tsv_intr_SHIFT       7

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: umac_intr [06:06] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_umac_intr_MASK            0x00000040
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_umac_intr_SHIFT           6

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: phy_link_down_intr [05:05] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_phy_link_down_intr_MASK   0x00000020
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_phy_link_down_intr_SHIFT  5

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: phy_link_up_intr [04:04] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_phy_link_up_intr_MASK     0x00000010
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_phy_link_up_intr_SHIFT    4

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: phy_engy_det_f_intr [03:03] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_phy_engy_det_f_intr_MASK  0x00000008
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_phy_engy_det_f_intr_SHIFT 3

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: phy_engy_det_r_intr [02:02] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_phy_engy_det_r_intr_MASK  0x00000004
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_phy_engy_det_r_intr_SHIFT 2

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: phy_intr [01:01] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_phy_intr_MASK             0x00000002
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_phy_intr_SHIFT            1

/* MOCA_GENET_INTRL2_0 :: PCI_SET :: gisb_intr [00:00] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_gisb_intr_MASK            0x00000001
#define BCHP_MOCA_GENET_INTRL2_0_PCI_SET_gisb_intr_SHIFT           0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: reserved0 [31:19] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_reserved0_MASK          0xfff80000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_reserved0_SHIFT         19

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: tdma_buffer_done_intr [18:18] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_tdma_buffer_done_intr_MASK 0x00040000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_tdma_buffer_done_intr_SHIFT 18

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: tdma_packet_done_intr [17:17] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_tdma_packet_done_intr_MASK 0x00020000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_tdma_packet_done_intr_SHIFT 17

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: tdma_multi_buffer_done_intr [16:16] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_tdma_multi_buffer_done_intr_MASK 0x00010000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_tdma_multi_buffer_done_intr_SHIFT 16

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: rdma_buffer_done_intr [15:15] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_rdma_buffer_done_intr_MASK 0x00008000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_rdma_buffer_done_intr_SHIFT 15

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: rdma_packet_done_intr [14:14] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_rdma_packet_done_intr_MASK 0x00004000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_rdma_packet_done_intr_SHIFT 14

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: rdma_multi_buffer_done_intr [13:13] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_rdma_multi_buffer_done_intr_MASK 0x00002000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_rdma_multi_buffer_done_intr_SHIFT 13

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: mpd_r_intr [12:12] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_mpd_r_intr_MASK         0x00001000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_mpd_r_intr_SHIFT        12

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: hfb_mm_intr [11:11] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_hfb_mm_intr_MASK        0x00000800
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_hfb_mm_intr_SHIFT       11

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: hfb_sm_intr [10:10] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_hfb_sm_intr_MASK        0x00000400
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_hfb_sm_intr_SHIFT       10

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: rbuf_overflow_intr [09:09] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_rbuf_overflow_intr_MASK 0x00000200
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_rbuf_overflow_intr_SHIFT 9

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: umac_tbuf_underrun [08:08] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_umac_tbuf_underrun_MASK 0x00000100
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_umac_tbuf_underrun_SHIFT 8

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: umac_tsv_intr [07:07] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_umac_tsv_intr_MASK      0x00000080
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_umac_tsv_intr_SHIFT     7

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: umac_intr [06:06] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_umac_intr_MASK          0x00000040
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_umac_intr_SHIFT         6

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: phy_link_down_intr [05:05] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_phy_link_down_intr_MASK 0x00000020
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_phy_link_down_intr_SHIFT 5

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: phy_link_up_intr [04:04] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_phy_link_up_intr_MASK   0x00000010
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_phy_link_up_intr_SHIFT  4

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: phy_engy_det_f_intr [03:03] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_phy_engy_det_f_intr_MASK 0x00000008
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_phy_engy_det_f_intr_SHIFT 3

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: phy_engy_det_r_intr [02:02] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_phy_engy_det_r_intr_MASK 0x00000004
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_phy_engy_det_r_intr_SHIFT 2

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: phy_intr [01:01] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_phy_intr_MASK           0x00000002
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_phy_intr_SHIFT          1

/* MOCA_GENET_INTRL2_0 :: PCI_CLEAR :: gisb_intr [00:00] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_gisb_intr_MASK          0x00000001
#define BCHP_MOCA_GENET_INTRL2_0_PCI_CLEAR_gisb_intr_SHIFT         0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: reserved0 [31:19] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_reserved0_MASK    0xfff80000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_reserved0_SHIFT   19

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: tdma_buffer_done_intr_mask [18:18] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_tdma_buffer_done_intr_mask_MASK 0x00040000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_tdma_buffer_done_intr_mask_SHIFT 18

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: tdma_packet_done_intr_mask [17:17] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_tdma_packet_done_intr_mask_MASK 0x00020000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_tdma_packet_done_intr_mask_SHIFT 17

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr_mask [16:16] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_tdma_multi_buffer_done_intr_mask_MASK 0x00010000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_tdma_multi_buffer_done_intr_mask_SHIFT 16

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: rdma_buffer_done_intr_mask [15:15] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_rdma_buffer_done_intr_mask_MASK 0x00008000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_rdma_buffer_done_intr_mask_SHIFT 15

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: rdma_packet_done_intr_mask [14:14] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_rdma_packet_done_intr_mask_MASK 0x00004000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_rdma_packet_done_intr_mask_SHIFT 14

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: rdma_multi_buffer_done_intr_mask [13:13] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_rdma_multi_buffer_done_intr_mask_MASK 0x00002000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_rdma_multi_buffer_done_intr_mask_SHIFT 13

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: mpd_r_intr_mask [12:12] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_mpd_r_intr_mask_MASK 0x00001000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_mpd_r_intr_mask_SHIFT 12

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: hfb_mm_intr_mask [11:11] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_hfb_mm_intr_mask_MASK 0x00000800
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_hfb_mm_intr_mask_SHIFT 11

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: hfb_sm_intr_mask [10:10] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_hfb_sm_intr_mask_MASK 0x00000400
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_hfb_sm_intr_mask_SHIFT 10

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: rbuf_overflow_mask [09:09] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_rbuf_overflow_mask_MASK 0x00000200
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_rbuf_overflow_mask_SHIFT 9

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: umac_tbuf_underrun_mask [08:08] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_umac_tbuf_underrun_mask_MASK 0x00000100
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_umac_tbuf_underrun_mask_SHIFT 8

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: umac_tsv_intr_mask [07:07] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_umac_tsv_intr_mask_MASK 0x00000080
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_umac_tsv_intr_mask_SHIFT 7

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: umac_intr_mask [06:06] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_umac_intr_mask_MASK 0x00000040
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_umac_intr_mask_SHIFT 6

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: phy_link_down_intr_mask [05:05] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_phy_link_down_intr_mask_MASK 0x00000020
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_phy_link_down_intr_mask_SHIFT 5

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: phy_link_up_intr_mask [04:04] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_phy_link_up_intr_mask_MASK 0x00000010
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_phy_link_up_intr_mask_SHIFT 4

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: phy_engy_det_f_intr_mask [03:03] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_phy_engy_det_f_intr_mask_MASK 0x00000008
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_phy_engy_det_f_intr_mask_SHIFT 3

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: phy_engy_det_r_intr_mask [02:02] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_phy_engy_det_r_intr_mask_MASK 0x00000004
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_phy_engy_det_r_intr_mask_SHIFT 2

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: phy_intr_mask [01:01] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_phy_intr_mask_MASK 0x00000002
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_phy_intr_mask_SHIFT 1

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_STATUS :: gisb_intr_mask [00:00] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_gisb_intr_mask_MASK 0x00000001
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_STATUS_gisb_intr_mask_SHIFT 0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: reserved0 [31:19] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_reserved0_MASK       0xfff80000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_reserved0_SHIFT      19

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: tdma_buffer_done_intr_mask [18:18] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_tdma_buffer_done_intr_mask_MASK 0x00040000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_tdma_buffer_done_intr_mask_SHIFT 18

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: tdma_packet_done_intr_mask [17:17] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_tdma_packet_done_intr_mask_MASK 0x00020000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_tdma_packet_done_intr_mask_SHIFT 17

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr_mask [16:16] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_tdma_multi_buffer_done_intr_mask_MASK 0x00010000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_tdma_multi_buffer_done_intr_mask_SHIFT 16

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: rdma_buffer_done_intr_mask [15:15] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_rdma_buffer_done_intr_mask_MASK 0x00008000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_rdma_buffer_done_intr_mask_SHIFT 15

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: rdma_packet_done_intr_mask [14:14] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_rdma_packet_done_intr_mask_MASK 0x00004000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_rdma_packet_done_intr_mask_SHIFT 14

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: rdma_multi_buffer_done_intr_mask [13:13] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_rdma_multi_buffer_done_intr_mask_MASK 0x00002000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_rdma_multi_buffer_done_intr_mask_SHIFT 13

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: mpd_r_intr_mask [12:12] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_mpd_r_intr_mask_MASK 0x00001000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_mpd_r_intr_mask_SHIFT 12

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: hfb_mm_intr_mask [11:11] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_hfb_mm_intr_mask_MASK 0x00000800
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_hfb_mm_intr_mask_SHIFT 11

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: hfb_sm_intr_mask [10:10] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_hfb_sm_intr_mask_MASK 0x00000400
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_hfb_sm_intr_mask_SHIFT 10

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: rbuf_overflow_mask [09:09] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_rbuf_overflow_mask_MASK 0x00000200
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_rbuf_overflow_mask_SHIFT 9

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: umac_tbuf_underrun_mask [08:08] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_umac_tbuf_underrun_mask_MASK 0x00000100
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_umac_tbuf_underrun_mask_SHIFT 8

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: umac_tsv_intr_mask [07:07] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_umac_tsv_intr_mask_MASK 0x00000080
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_umac_tsv_intr_mask_SHIFT 7

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: umac_intr_mask [06:06] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_umac_intr_mask_MASK  0x00000040
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_umac_intr_mask_SHIFT 6

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: phy_link_down_intr_mask [05:05] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_phy_link_down_intr_mask_MASK 0x00000020
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_phy_link_down_intr_mask_SHIFT 5

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: phy_link_up_intr_mask [04:04] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_phy_link_up_intr_mask_MASK 0x00000010
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_phy_link_up_intr_mask_SHIFT 4

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: phy_engy_det_f_intr_mask [03:03] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_phy_engy_det_f_intr_mask_MASK 0x00000008
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_phy_engy_det_f_intr_mask_SHIFT 3

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: phy_engy_det_r_intr_mask [02:02] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_phy_engy_det_r_intr_mask_MASK 0x00000004
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_phy_engy_det_r_intr_mask_SHIFT 2

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: phy_intr_mask [01:01] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_phy_intr_mask_MASK   0x00000002
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_phy_intr_mask_SHIFT  1

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_SET :: gisb_intr_mask [00:00] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_gisb_intr_mask_MASK  0x00000001
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_SET_gisb_intr_mask_SHIFT 0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: reserved0 [31:19] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_reserved0_MASK     0xfff80000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_reserved0_SHIFT    19

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: tdma_buffer_done_intr_mask [18:18] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_tdma_buffer_done_intr_mask_MASK 0x00040000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_tdma_buffer_done_intr_mask_SHIFT 18

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: tdma_packet_done_intr_mask [17:17] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_tdma_packet_done_intr_mask_MASK 0x00020000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_tdma_packet_done_intr_mask_SHIFT 17

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr_mask [16:16] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr_mask_MASK 0x00010000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr_mask_SHIFT 16

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: rdma_buffer_done_intr_mask [15:15] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_rdma_buffer_done_intr_mask_MASK 0x00008000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_rdma_buffer_done_intr_mask_SHIFT 15

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: rdma_packet_done_intr_mask [14:14] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_rdma_packet_done_intr_mask_MASK 0x00004000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_rdma_packet_done_intr_mask_SHIFT 14

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: rdma_multi_buffer_done_intr_mask [13:13] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_MASK 0x00002000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_SHIFT 13

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: mpd_r_intr_mask [12:12] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_mpd_r_intr_mask_MASK 0x00001000
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_mpd_r_intr_mask_SHIFT 12

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: hfb_mm_intr_mask [11:11] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_hfb_mm_intr_mask_MASK 0x00000800
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_hfb_mm_intr_mask_SHIFT 11

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: hfb_sm_intr_mask [10:10] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_hfb_sm_intr_mask_MASK 0x00000400
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_hfb_sm_intr_mask_SHIFT 10

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: rbuf_overflow_mask [09:09] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_rbuf_overflow_mask_MASK 0x00000200
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_rbuf_overflow_mask_SHIFT 9

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: umac_tbuf_underrun_mask [08:08] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_umac_tbuf_underrun_mask_MASK 0x00000100
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_umac_tbuf_underrun_mask_SHIFT 8

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: umac_tsv_intr_mask [07:07] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_umac_tsv_intr_mask_MASK 0x00000080
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_umac_tsv_intr_mask_SHIFT 7

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: umac_intr_mask [06:06] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_umac_intr_mask_MASK 0x00000040
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_umac_intr_mask_SHIFT 6

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: phy_link_down_intr_mask [05:05] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_phy_link_down_intr_mask_MASK 0x00000020
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_phy_link_down_intr_mask_SHIFT 5

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: phy_link_up_intr_mask [04:04] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_phy_link_up_intr_mask_MASK 0x00000010
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_phy_link_up_intr_mask_SHIFT 4

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: phy_engy_det_f_intr_mask [03:03] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_phy_engy_det_f_intr_mask_MASK 0x00000008
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_phy_engy_det_f_intr_mask_SHIFT 3

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: phy_engy_det_r_intr_mask [02:02] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_phy_engy_det_r_intr_mask_MASK 0x00000004
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_phy_engy_det_r_intr_mask_SHIFT 2

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: phy_intr_mask [01:01] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_phy_intr_mask_MASK 0x00000002
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_phy_intr_mask_SHIFT 1

/* MOCA_GENET_INTRL2_0 :: PCI_MASK_CLEAR :: gisb_intr_mask [00:00] */
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_gisb_intr_mask_MASK 0x00000001
#define BCHP_MOCA_GENET_INTRL2_0_PCI_MASK_CLEAR_gisb_intr_mask_SHIFT 0

#endif /* #ifndef BCHP_MOCA_GENET_INTRL2_0_H__ */

/* End of File */
