#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Oct  3 10:41:41 2018
# Process ID: 22652
# Current directory: D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a
# Command line: vivado.exe -mode gui -journal ./circuit_ch1_1a_Flow.jou -log ./circuit_ch1_1a_Flow.log -source ./HDS_Scripts/circuit_ch1_1a_Flow.tcl
# Log file: D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/./circuit_ch1_1a_Flow.log
# Journal file: D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a\./circuit_ch1_1a_Flow.jou
#-----------------------------------------------------------
start_gui
source ./HDS_Scripts/circuit_ch1_1a_Flow.tcl
# lappend ::auto_path "$::env(HDS_HOME)/resources/tcl/tcllib1.4"
# set ::hdsDebug 0
# proc ::hdsDebugPuts {msg} {
#    if {$::hdsDebug} {
#       puts $msg
#    }
# }
# set normVars {HDS_PROJECT_DIR HDS_TEAM_HOME HDS_HOME XILINX_VIVADO}
# foreach varName $normVars {
#    if {[info exists ::env($varName)]} {
#       set ::env($varName) [file normalize [subst -nobackslash {$::env($varName)}]]
#    }
# }
# puts "## HDS #Running Vivado Project Creation/Update#"
## HDS #Running Vivado Project Creation/Update#
# set ::errorCount 0
# if {[catch {source ./HDS_Scripts/circuit_ch1_1a_Create.tcl} errMsg]} {
#    if {[regexp "(?q)$errMsg" $errorInfo]} {
#       puts "Error: $errorInfo"
#    } else {
#       puts "Error: $errMsg"
#    }
#    return
# }
Creating project ./circuit_ch1_1a.xpr
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
## get_filesets
## get_property DEFAULT_LIB [current_project]
## current_project
## current_project
## current_project
## current_project
Project HDL files to add stored in:
   ./HDS_Scripts/circuit_ch1_1a_fileList.tcl
## list
## list
## list
## join $vivadoCoresExtList "|"
## get_files -all -quiet
## join $nonIpFiles \n
## join $ipFiles \n
## join $coreIpFiles \n
### list
### list
### list
# if {$::errorCount == 0} {
#    puts "Note: \"source ./HDS_Scripts/circuit_ch1_1a_Create.tcl\" completed successfully\n"
# } else {
#    puts "Error: \"source ./HDS_Scripts/circuit_ch1_1a_Create.tcl\" completed with errors\n"
# }
Note: "source ./HDS_Scripts/circuit_ch1_1a_Create.tcl" completed successfully

update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse D:/ECM_DCD/username/ip_repo/training_lib/zybo_training.xdc
launch_runs synth_1 -jobs 4
[Wed Oct  3 10:50:28 2018] Launched synth_1...
Run output will be captured here: D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ECM_DCD/username/ip_repo/training_lib/zybo_training.xdc]
Finished Parsing XDC File [D:/ECM_DCD/username/ip_repo/training_lib/zybo_training.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1228.359 ; gain = 324.648
set_property IOSTANDARD LVCMOS33 [get_ports [list {buzzer[1]} {buzzer[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {encoder0[1]} {encoder0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {encoder1[1]} {encoder1[0]}]]
place_ports {encoder0[1]} T17
place_ports {encoder0[0]} Y17
place_ports {encoder1[1]} J15
place_ports {encoder1[0]} H15
place_ports {buzzer[1]} T20
place_ports {buzzer[0]} W20
set_property target_constrs_file D:/ECM_DCD/username/ip_repo/training_lib/zybo_training.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1603.309 ; gain = 0.000
[Wed Oct  3 10:53:48 2018] Launched impl_1...
Run output will be captured here: D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279A42B9EA
set_property PROGRAM.FILE {D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.runs/impl_1/circuit_ch1_1a.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.runs/impl_1/circuit_ch1_1a.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct  3 10:57:41 2018] Launched synth_1...
Run output will be captured here: D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.runs/synth_1/runme.log
[Wed Oct  3 10:57:41 2018] Launched impl_1...
Run output will be captured here: D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.runs/impl_1/circuit_ch1_1a.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
place_ports clk L16
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct  3 11:23:10 2018] Launched synth_1...
Run output will be captured here: D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.runs/synth_1/runme.log
[Wed Oct  3 11:23:10 2018] Launched impl_1...
Run output will be captured here: D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct  3 11:23:57 2018] Launched synth_1...
Run output will be captured here: D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.runs/synth_1/runme.log
[Wed Oct  3 11:23:57 2018] Launched impl_1...
Run output will be captured here: D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.runs/impl_1/circuit_ch1_1a.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: circuit_ch1_1a
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1871.844 ; gain = 63.961
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'circuit_ch1_1a' [D:/ECM_DCD/username/ip_repo/training_lib/hdl/circuit_ch1_1a_rtl.vhd:27]
WARNING: [Synth 8-3848] Net buzzer in module/entity circuit_ch1_1a does not have driver. [D:/ECM_DCD/username/ip_repo/training_lib/hdl/circuit_ch1_1a_rtl.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'circuit_ch1_1a' (1#1) [D:/ECM_DCD/username/ip_repo/training_lib/hdl/circuit_ch1_1a_rtl.vhd:27]
WARNING: [Synth 8-3331] design circuit_ch1_1a has unconnected port buzzer[1]
WARNING: [Synth 8-3331] design circuit_ch1_1a has unconnected port buzzer[0]
WARNING: [Synth 8-3331] design circuit_ch1_1a has unconnected port buttons[3]
WARNING: [Synth 8-3331] design circuit_ch1_1a has unconnected port buttons[2]
WARNING: [Synth 8-3331] design circuit_ch1_1a has unconnected port buttons[1]
WARNING: [Synth 8-3331] design circuit_ch1_1a has unconnected port buttons[0]
WARNING: [Synth 8-3331] design circuit_ch1_1a has unconnected port encoder0[1]
WARNING: [Synth 8-3331] design circuit_ch1_1a has unconnected port encoder0[0]
WARNING: [Synth 8-3331] design circuit_ch1_1a has unconnected port encoder1[1]
WARNING: [Synth 8-3331] design circuit_ch1_1a has unconnected port encoder1[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1871.844 ; gain = 63.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1871.844 ; gain = 63.961
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ECM_DCD/username/ip_repo/training_lib/zybo_training.xdc]
Finished Parsing XDC File [D:/ECM_DCD/username/ip_repo/training_lib/zybo_training.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.320 ; gain = 183.438
5 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.320 ; gain = 183.438
close_project
****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/ECM_DCD/username/ip_repo/training_lib/vivado/circuit_ch1_1a/circuit_ch1_1a.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Oct  3 13:26:18 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  3 13:26:18 2018...
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  3 13:26:34 2018...
