m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim
vSistemaEmbarcado_RAM
!s110 1745789829
!i10b 1
!s100 _[;oj3KgPG7VF@^MzAWoT3
IaUPEd?n8kIQ3:W1ESRU[]3
VDg1SIo80bB@j0V0VzS_@n1
R0
w1745788886
8C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_RAM.v
FC:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_RAM.v
L0 21
OV;L;10.5b;63
r1
!s85 0
31
!s108 1745789829.000000
!s107 C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_RAM.v|
!s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_RAM.v|-work|RAM|
!i113 1
o-work RAM
tCvgOpt 0
n@sistema@embarcado_@r@a@m
