# Day 25 â€“ SR Flip-Flop (Set-Reset) â€“ Edge Triggered

## ğŸ“˜ Introduction
The **SR Flip-Flop** is the clocked version of the SR Latch. It is an **edge-triggered sequential circuit**, meaning it changes state only on a clock edge. It has two inputs **S (Set)** and **R (Reset)**, and one output **Q**.

This circuit is widely used in sequential logic but has a limitation â€” the **invalid condition (S=R=1)**. Thatâ€™s why in practical systems, it often gets replaced by **JK or D flip-flops**.

---

## ğŸ“œ Truth Table

| **S** | **R** | **clk** | **Q (Next State)** | **Description**       |
|-------|-------|---------|---------------------|-----------------------|
| 0     | 0     | â†‘       | Q (No Change)      | Hold                  |
| 0     | 1     | â†‘       | 0                   | Reset                 |
| 1     | 0     | â†‘       | 1                   | Set                   |
| 1     | 1     | â†‘       | Invalid             | Not Allowed           |

---

## ğŸ› ï¸ Implementation
- **Inputs:** `S`, `R`, `clk`
- **Output:** `Q`
- **Behavior:** Edge-triggered â€” updates output only at clock rising edge.

---

## ğŸ“‚ Files
- `sr_ff.v` â†’ Verilog implementation of SR Flip-Flop  
- `sr_ff_tb.v` â†’ Testbench for SR Flip-Flop  
- `sr_ff.vcd` â†’ Waveform file for simulation  

---

## ğŸ§ª Simulation Results
âœ… **S=1, R=0 â†’ Set** (Q=1)  
âœ… **S=0, R=1 â†’ Reset** (Q=0)  
âœ… **S=0, R=0 â†’ Hold** (Q retains state)  
âš ï¸ **S=1, R=1 â†’ Invalid** (not used in practical designs)  

Waveform and log outputs confirm correct functionality.

---

## ğŸ”— Explore More
- â–¶ï¸ [EDA Playground Link](https://edaplayground.com/x/D3qE)  
- ğŸ’» [GitHub Repo](https://github.com/mitanshigaur09/verilog-coding-streak)

---

## ğŸš€ Learning Highlight
The SR Flip-Flop demonstrates the transition from **level-sensitive latches** to **edge-triggered sequential circuits**, forming the foundation of reliable digital systems. However, due to the **invalid state issue**, **JK** and **D Flip-Flops** are preferred in modern designs.
