// Seed: 1412909662
`define pp_12 0
`define pp_13 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input id_3,
    output id_4,
    input id_5,
    output id_6,
    output id_7,
    input logic id_8,
    inout logic id_9,
    input id_10,
    input id_11
);
  type_15(
      1, id_0
  );
  logic id_12;
endmodule
