{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551406089695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551406089710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 28 21:08:09 2019 " "Processing started: Thu Feb 28 21:08:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551406089710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406089710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406089710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551406090507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1551406090507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/d_negedge_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/d_negedge_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_negedge_flip_flop " "Found entity 1: d_negedge_flip_flop" {  } { { "PC/d_negedge_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/two_port_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/two_port_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_port_mem " "Found entity 1: two_port_mem" {  } { { "Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_16_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_16_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_16_reg " "Found entity 1: bit_16_reg" {  } { { "bit_16_reg.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bit_16_reg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Register File/RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/mux_8_1_bit_16.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/mux_8_1_bit_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_1_bit_16 " "Found entity 1: mux_8_1_bit_16" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/decoder_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/decoder_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_8 " "Found entity 1: decoder_3_8" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp/nzp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file nzp/nzp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 NZP_register " "Found entity 1: NZP_register" {  } { { "NZP/NZP_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP_register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp/nzp.v 1 1 " "Found 1 design units, including 1 entities, in source file nzp/nzp.v" { { "Info" "ISGN_ENTITY_NAME" "1 NZP " "Found entity 1: NZP" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marmux/marmux.v 1 1 " "Found 1 design units, including 1 entities, in source file marmux/marmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MARMux " "Found entity 1: MARMux" {  } { { "MARMux/MARMux.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/MARMux/MARMux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122821 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 LC3Control.v(303) " "Verilog HDL Expression warning at LC3Control.v(303): truncated literal to match 2 bits" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 303 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1551406122821 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 LC3Control.v(304) " "Verilog HDL Expression warning at LC3Control.v(304): truncated literal to match 2 bits" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 304 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1551406122821 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LC3Control LC3Control.v(31) " "Verilog Module Declaration warning at LC3Control.v(31): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LC3Control\"" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 31 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551406122821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3control/lc3control.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3control/lc3control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3Control " "Found entity 1: LC3Control" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR/IR.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eab/eab.v 1 1 " "Found 1 design units, including 1 entities, in source file eab/eab.v" { { "Info" "ISGN_ENTITY_NAME" "1 EAB " "Found entity 1: EAB" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122836 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LC3.v(96) " "Verilog HDL Module Instantiation warning at LC3.v(96): ignored dangling comma in List of Port Connections" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 96 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1551406122836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc LC3.v(33) " "Verilog HDL Declaration information at LC3.v(33): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551406122836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir LC3.v(33) " "Verilog HDL Declaration information at LC3.v(33): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551406122836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3 " "Found entity 1: LC3" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_tri_state_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_tri_state_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_tri_state_buffer " "Found entity 1: bus_tri_state_buffer" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file general_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 general_tb " "Found entity 1: general_tb" {  } { { "general_tb.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/general_tb.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551406122853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406122853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LC3 " "Elaborating entity \"LC3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551406122978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_tri_state_buffer bus_tri_state_buffer:tsb " "Elaborating entity \"bus_tri_state_buffer\" for hierarchy \"bus_tri_state_buffer:tsb\"" {  } { { "LC3.v" "tsb" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551406123009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LC3Control LC3Control:FSM " "Elaborating entity \"LC3Control\" for hierarchy \"LC3Control:FSM\"" {  } { { "LC3.v" "FSM" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551406123009 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset 0 LC3Control.v(38) " "Net \"reset\" at LC3Control.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1551406123024 "|LC3|LC3Control:FSM"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_state\[5\] LC3Control.v(301) " "Can't resolve multiple constant drivers for net \"current_state\[5\]\" at LC3Control.v(301)" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 301 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406123039 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "LC3Control.v(295) " "Constant driver at LC3Control.v(295)" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 295 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406123039 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_state\[4\] LC3Control.v(301) " "Can't resolve multiple constant drivers for net \"current_state\[4\]\" at LC3Control.v(301)" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 301 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406123039 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_state\[3\] LC3Control.v(301) " "Can't resolve multiple constant drivers for net \"current_state\[3\]\" at LC3Control.v(301)" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 301 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406123039 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_state\[2\] LC3Control.v(301) " "Can't resolve multiple constant drivers for net \"current_state\[2\]\" at LC3Control.v(301)" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 301 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406123039 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_state\[1\] LC3Control.v(301) " "Can't resolve multiple constant drivers for net \"current_state\[1\]\" at LC3Control.v(301)" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 301 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406123039 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_state\[0\] LC3Control.v(301) " "Can't resolve multiple constant drivers for net \"current_state\[0\]\" at LC3Control.v(301)" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 301 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406123039 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state\[5\] LC3Control.v(301) " "Can't resolve multiple constant drivers for net \"next_state\[5\]\" at LC3Control.v(301)" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 301 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406123039 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "LC3Control.v(53) " "Constant driver at LC3Control.v(53)" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 53 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406123039 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state\[4\] LC3Control.v(301) " "Can't resolve multiple constant drivers for net \"next_state\[4\]\" at LC3Control.v(301)" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 301 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406123039 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state\[3\] LC3Control.v(301) " "Can't resolve multiple constant drivers for net \"next_state\[3\]\" at LC3Control.v(301)" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 301 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406123039 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state\[2\] LC3Control.v(301) " "Can't resolve multiple constant drivers for net \"next_state\[2\]\" at LC3Control.v(301)" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 301 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406123039 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state\[1\] LC3Control.v(301) " "Can't resolve multiple constant drivers for net \"next_state\[1\]\" at LC3Control.v(301)" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 301 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406123039 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state\[0\] LC3Control.v(301) " "Can't resolve multiple constant drivers for net \"next_state\[0\]\" at LC3Control.v(301)" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 301 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406123039 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "LC3Control:FSM " "Can't elaborate user hierarchy \"LC3Control:FSM\"" {  } { { "LC3.v" "FSM" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 96 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551406123055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER1/Digital Logic/LC-3/output_files/LC3.map.smsg " "Generated suppressed messages file C:/Users/USER1/Digital Logic/LC-3/output_files/LC3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406123149 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551406123338 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 28 21:08:43 2019 " "Processing ended: Thu Feb 28 21:08:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551406123338 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551406123338 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551406123338 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406123338 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 17 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551406124040 ""}
