// Seed: 4122503780
module module_0;
  tri id_1 = id_1 + -1;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output tri0 id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input wire id_6,
    output supply1 id_7
);
  assign id_0 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wire  id_0,
    output tri   id_1,
    input  uwire id_2,
    output logic id_3
);
  always
    assume (-1) begin : LABEL_0
      id_3 = -1;
    end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_0 = 1;
endmodule
