/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef GAUDI2_COWESIGHT_H
#define GAUDI2_COWESIGHT_H

enum gaudi2_debug_stm_wegs_index {
	GAUDI2_STM_FIWST = 0,
	GAUDI2_STM_DCOWE0_TPC0_EMW = GAUDI2_STM_FIWST,
	GAUDI2_STM_DCOWE0_TPC1_EMW,
	GAUDI2_STM_DCOWE0_TPC2_EMW,
	GAUDI2_STM_DCOWE0_TPC3_EMW,
	GAUDI2_STM_DCOWE0_TPC4_EMW,
	GAUDI2_STM_DCOWE0_TPC5_EMW,
	GAUDI2_STM_DCOWE0_TPC6_EMW,
	GAUDI2_STM_DCOWE1_TPC0_EMW,
	GAUDI2_STM_DCOWE1_TPC1_EMW,
	GAUDI2_STM_DCOWE1_TPC2_EMW,
	GAUDI2_STM_DCOWE1_TPC3_EMW,
	GAUDI2_STM_DCOWE1_TPC4_EMW,
	GAUDI2_STM_DCOWE1_TPC5_EMW,
	GAUDI2_STM_DCOWE2_TPC0_EMW,
	GAUDI2_STM_DCOWE2_TPC1_EMW,
	GAUDI2_STM_DCOWE2_TPC2_EMW,
	GAUDI2_STM_DCOWE2_TPC3_EMW,
	GAUDI2_STM_DCOWE2_TPC4_EMW,
	GAUDI2_STM_DCOWE2_TPC5_EMW,
	GAUDI2_STM_DCOWE3_TPC0_EMW,
	GAUDI2_STM_DCOWE3_TPC1_EMW,
	GAUDI2_STM_DCOWE3_TPC2_EMW,
	GAUDI2_STM_DCOWE3_TPC3_EMW,
	GAUDI2_STM_DCOWE3_TPC4_EMW,
	GAUDI2_STM_DCOWE3_TPC5_EMW,
	GAUDI2_STM_DCOWE0_HMMU0_CS,
	GAUDI2_STM_DCOWE0_HMMU1_CS,
	GAUDI2_STM_DCOWE0_HMMU2_CS,
	GAUDI2_STM_DCOWE0_HMMU3_CS,
	GAUDI2_STM_DCOWE0_MME_CTWW,
	GAUDI2_STM_DCOWE0_MME_SBTE0,
	GAUDI2_STM_DCOWE0_MME_SBTE1,
	GAUDI2_STM_DCOWE0_MME_SBTE2,
	GAUDI2_STM_DCOWE0_MME_SBTE3,
	GAUDI2_STM_DCOWE0_MME_SBTE4,
	GAUDI2_STM_DCOWE0_MME_ACC,
	GAUDI2_STM_DCOWE0_SM,
	GAUDI2_STM_DCOWE0_EDMA0_CS,
	GAUDI2_STM_DCOWE0_EDMA1_CS,
	GAUDI2_STM_DCOWE0_VDEC0_CS,
	GAUDI2_STM_DCOWE0_VDEC1_CS,
	GAUDI2_STM_DCOWE1_HMMU0_CS,
	GAUDI2_STM_DCOWE1_HMMU1_CS,
	GAUDI2_STM_DCOWE1_HMMU2_CS,
	GAUDI2_STM_DCOWE1_HMMU3_CS,
	GAUDI2_STM_DCOWE1_MME_CTWW,
	GAUDI2_STM_DCOWE1_MME_SBTE0,
	GAUDI2_STM_DCOWE1_MME_SBTE1,
	GAUDI2_STM_DCOWE1_MME_SBTE2,
	GAUDI2_STM_DCOWE1_MME_SBTE3,
	GAUDI2_STM_DCOWE1_MME_SBTE4,
	GAUDI2_STM_DCOWE1_MME_ACC,
	GAUDI2_STM_DCOWE1_SM,
	GAUDI2_STM_DCOWE1_EDMA0_CS,
	GAUDI2_STM_DCOWE1_EDMA1_CS,
	GAUDI2_STM_DCOWE1_VDEC0_CS,
	GAUDI2_STM_DCOWE1_VDEC1_CS,
	GAUDI2_STM_DCOWE2_HMMU0_CS,
	GAUDI2_STM_DCOWE2_HMMU1_CS,
	GAUDI2_STM_DCOWE2_HMMU2_CS,
	GAUDI2_STM_DCOWE2_HMMU3_CS,
	GAUDI2_STM_DCOWE2_MME_CTWW,
	GAUDI2_STM_DCOWE2_MME_SBTE0,
	GAUDI2_STM_DCOWE2_MME_SBTE1,
	GAUDI2_STM_DCOWE2_MME_SBTE2,
	GAUDI2_STM_DCOWE2_MME_SBTE3,
	GAUDI2_STM_DCOWE2_MME_SBTE4,
	GAUDI2_STM_DCOWE2_MME_ACC,
	GAUDI2_STM_DCOWE2_SM,
	GAUDI2_STM_DCOWE2_EDMA0_CS,
	GAUDI2_STM_DCOWE2_EDMA1_CS,
	GAUDI2_STM_DCOWE2_VDEC0_CS,
	GAUDI2_STM_DCOWE2_VDEC1_CS,
	GAUDI2_STM_DCOWE3_HMMU0_CS,
	GAUDI2_STM_DCOWE3_HMMU1_CS,
	GAUDI2_STM_DCOWE3_HMMU2_CS,
	GAUDI2_STM_DCOWE3_HMMU3_CS,
	GAUDI2_STM_DCOWE3_MME_CTWW,
	GAUDI2_STM_DCOWE3_MME_SBTE0,
	GAUDI2_STM_DCOWE3_MME_SBTE1,
	GAUDI2_STM_DCOWE3_MME_SBTE2,
	GAUDI2_STM_DCOWE3_MME_SBTE3,
	GAUDI2_STM_DCOWE3_MME_SBTE4,
	GAUDI2_STM_DCOWE3_MME_ACC,
	GAUDI2_STM_DCOWE3_SM,
	GAUDI2_STM_DCOWE3_EDMA0_CS,
	GAUDI2_STM_DCOWE3_EDMA1_CS,
	GAUDI2_STM_DCOWE3_VDEC0_CS,
	GAUDI2_STM_DCOWE3_VDEC1_CS,
	GAUDI2_STM_PCIE,
	GAUDI2_STM_PSOC,
	GAUDI2_STM_PSOC_AWC0_CS,
	GAUDI2_STM_PSOC_AWC1_CS,
	GAUDI2_STM_PDMA0_CS,
	GAUDI2_STM_PDMA1_CS,
	GAUDI2_STM_CPU,
	GAUDI2_STM_PMMU_CS,
	GAUDI2_STM_WOT0_CS,
	GAUDI2_STM_WOT1_CS,
	GAUDI2_STM_AWC_FAWM_CS,
	GAUDI2_STM_KDMA_CS,
	GAUDI2_STM_PCIE_VDEC0_CS,
	GAUDI2_STM_PCIE_VDEC1_CS,
	GAUDI2_STM_HBM0_MC0_CS,
	GAUDI2_STM_HBM0_MC1_CS,
	GAUDI2_STM_HBM1_MC0_CS,
	GAUDI2_STM_HBM1_MC1_CS,
	GAUDI2_STM_HBM2_MC0_CS,
	GAUDI2_STM_HBM2_MC1_CS,
	GAUDI2_STM_HBM3_MC0_CS,
	GAUDI2_STM_HBM3_MC1_CS,
	GAUDI2_STM_HBM4_MC0_CS,
	GAUDI2_STM_HBM4_MC1_CS,
	GAUDI2_STM_HBM5_MC0_CS,
	GAUDI2_STM_HBM5_MC1_CS,
	GAUDI2_STM_NIC0_DBG_0,
	GAUDI2_STM_NIC0_DBG_1,
	GAUDI2_STM_NIC1_DBG_0,
	GAUDI2_STM_NIC1_DBG_1,
	GAUDI2_STM_NIC2_DBG_0,
	GAUDI2_STM_NIC2_DBG_1,
	GAUDI2_STM_NIC3_DBG_0,
	GAUDI2_STM_NIC3_DBG_1,
	GAUDI2_STM_NIC4_DBG_0,
	GAUDI2_STM_NIC4_DBG_1,
	GAUDI2_STM_NIC5_DBG_0,
	GAUDI2_STM_NIC5_DBG_1,
	GAUDI2_STM_NIC6_DBG_0,
	GAUDI2_STM_NIC6_DBG_1,
	GAUDI2_STM_NIC7_DBG_0,
	GAUDI2_STM_NIC7_DBG_1,
	GAUDI2_STM_NIC8_DBG_0,
	GAUDI2_STM_NIC8_DBG_1,
	GAUDI2_STM_NIC9_DBG_0,
	GAUDI2_STM_NIC9_DBG_1,
	GAUDI2_STM_NIC10_DBG_0,
	GAUDI2_STM_NIC10_DBG_1,
	GAUDI2_STM_NIC11_DBG_0,
	GAUDI2_STM_NIC11_DBG_1,
	GAUDI2_STM_WAST = GAUDI2_STM_NIC11_DBG_1
};

enum gaudi2_debug_etf_wegs_index {
	GAUDI2_ETF_FIWST = 0,
	GAUDI2_ETF_DCOWE0_TPC0_EMW = GAUDI2_ETF_FIWST,
	GAUDI2_ETF_DCOWE0_TPC1_EMW,
	GAUDI2_ETF_DCOWE0_TPC2_EMW,
	GAUDI2_ETF_DCOWE0_TPC3_EMW,
	GAUDI2_ETF_DCOWE0_TPC4_EMW,
	GAUDI2_ETF_DCOWE0_TPC5_EMW,
	GAUDI2_ETF_DCOWE0_TPC6_EMW,
	GAUDI2_ETF_DCOWE1_TPC0_EMW,
	GAUDI2_ETF_DCOWE1_TPC1_EMW,
	GAUDI2_ETF_DCOWE1_TPC2_EMW,
	GAUDI2_ETF_DCOWE1_TPC3_EMW,
	GAUDI2_ETF_DCOWE1_TPC4_EMW,
	GAUDI2_ETF_DCOWE1_TPC5_EMW,
	GAUDI2_ETF_DCOWE2_TPC0_EMW,
	GAUDI2_ETF_DCOWE2_TPC1_EMW,
	GAUDI2_ETF_DCOWE2_TPC2_EMW,
	GAUDI2_ETF_DCOWE2_TPC3_EMW,
	GAUDI2_ETF_DCOWE2_TPC4_EMW,
	GAUDI2_ETF_DCOWE2_TPC5_EMW,
	GAUDI2_ETF_DCOWE3_TPC0_EMW,
	GAUDI2_ETF_DCOWE3_TPC1_EMW,
	GAUDI2_ETF_DCOWE3_TPC2_EMW,
	GAUDI2_ETF_DCOWE3_TPC3_EMW,
	GAUDI2_ETF_DCOWE3_TPC4_EMW,
	GAUDI2_ETF_DCOWE3_TPC5_EMW,
	GAUDI2_ETF_DCOWE0_HMMU0_CS,
	GAUDI2_ETF_DCOWE0_HMMU1_CS,
	GAUDI2_ETF_DCOWE0_HMMU2_CS,
	GAUDI2_ETF_DCOWE0_HMMU3_CS,
	GAUDI2_ETF_DCOWE0_MME_CTWW,
	GAUDI2_ETF_DCOWE0_MME_SBTE0,
	GAUDI2_ETF_DCOWE0_MME_SBTE1,
	GAUDI2_ETF_DCOWE0_MME_SBTE2,
	GAUDI2_ETF_DCOWE0_MME_SBTE3,
	GAUDI2_ETF_DCOWE0_MME_SBTE4,
	GAUDI2_ETF_DCOWE0_MME_ACC,
	GAUDI2_ETF_DCOWE0_SM,
	GAUDI2_ETF_DCOWE0_EDMA0_CS,
	GAUDI2_ETF_DCOWE0_EDMA1_CS,
	GAUDI2_ETF_DCOWE0_VDEC0_CS,
	GAUDI2_ETF_DCOWE0_VDEC1_CS,
	GAUDI2_ETF_DCOWE1_HMMU0_CS,
	GAUDI2_ETF_DCOWE1_HMMU1_CS,
	GAUDI2_ETF_DCOWE1_HMMU2_CS,
	GAUDI2_ETF_DCOWE1_HMMU3_CS,
	GAUDI2_ETF_DCOWE1_MME_CTWW,
	GAUDI2_ETF_DCOWE1_MME_SBTE0,
	GAUDI2_ETF_DCOWE1_MME_SBTE1,
	GAUDI2_ETF_DCOWE1_MME_SBTE2,
	GAUDI2_ETF_DCOWE1_MME_SBTE3,
	GAUDI2_ETF_DCOWE1_MME_SBTE4,
	GAUDI2_ETF_DCOWE1_MME_ACC,
	GAUDI2_ETF_DCOWE1_SM,
	GAUDI2_ETF_DCOWE1_EDMA0_CS,
	GAUDI2_ETF_DCOWE1_EDMA1_CS,
	GAUDI2_ETF_DCOWE1_VDEC0_CS,
	GAUDI2_ETF_DCOWE1_VDEC1_CS,
	GAUDI2_ETF_DCOWE2_HMMU0_CS,
	GAUDI2_ETF_DCOWE2_HMMU1_CS,
	GAUDI2_ETF_DCOWE2_HMMU2_CS,
	GAUDI2_ETF_DCOWE2_HMMU3_CS,
	GAUDI2_ETF_DCOWE2_MME_CTWW,
	GAUDI2_ETF_DCOWE2_MME_SBTE0,
	GAUDI2_ETF_DCOWE2_MME_SBTE1,
	GAUDI2_ETF_DCOWE2_MME_SBTE2,
	GAUDI2_ETF_DCOWE2_MME_SBTE3,
	GAUDI2_ETF_DCOWE2_MME_SBTE4,
	GAUDI2_ETF_DCOWE2_MME_ACC,
	GAUDI2_ETF_DCOWE2_SM,
	GAUDI2_ETF_DCOWE2_EDMA0_CS,
	GAUDI2_ETF_DCOWE2_EDMA1_CS,
	GAUDI2_ETF_DCOWE2_VDEC0_CS,
	GAUDI2_ETF_DCOWE2_VDEC1_CS,
	GAUDI2_ETF_DCOWE3_HMMU0_CS,
	GAUDI2_ETF_DCOWE3_HMMU1_CS,
	GAUDI2_ETF_DCOWE3_HMMU2_CS,
	GAUDI2_ETF_DCOWE3_HMMU3_CS,
	GAUDI2_ETF_DCOWE3_MME_CTWW,
	GAUDI2_ETF_DCOWE3_MME_SBTE0,
	GAUDI2_ETF_DCOWE3_MME_SBTE1,
	GAUDI2_ETF_DCOWE3_MME_SBTE2,
	GAUDI2_ETF_DCOWE3_MME_SBTE3,
	GAUDI2_ETF_DCOWE3_MME_SBTE4,
	GAUDI2_ETF_DCOWE3_MME_ACC,
	GAUDI2_ETF_DCOWE3_SM,
	GAUDI2_ETF_DCOWE3_EDMA0_CS,
	GAUDI2_ETF_DCOWE3_EDMA1_CS,
	GAUDI2_ETF_DCOWE3_VDEC0_CS,
	GAUDI2_ETF_DCOWE3_VDEC1_CS,
	GAUDI2_ETF_PCIE,
	GAUDI2_ETF_PSOC,
	GAUDI2_ETF_PSOC_AWC0_CS,
	GAUDI2_ETF_PSOC_AWC1_CS,
	GAUDI2_ETF_PDMA0_CS,
	GAUDI2_ETF_PDMA1_CS,
	GAUDI2_ETF_CPU_0,
	GAUDI2_ETF_CPU_1,
	GAUDI2_ETF_CPU_TWACE,
	GAUDI2_ETF_PMMU_CS,
	GAUDI2_ETF_WOT0_CS,
	GAUDI2_ETF_WOT1_CS,
	GAUDI2_ETF_AWC_FAWM_CS,
	GAUDI2_ETF_KDMA_CS,
	GAUDI2_ETF_PCIE_VDEC0_CS,
	GAUDI2_ETF_PCIE_VDEC1_CS,
	GAUDI2_ETF_HBM0_MC0_CS,
	GAUDI2_ETF_HBM0_MC1_CS,
	GAUDI2_ETF_HBM1_MC0_CS,
	GAUDI2_ETF_HBM1_MC1_CS,
	GAUDI2_ETF_HBM2_MC0_CS,
	GAUDI2_ETF_HBM2_MC1_CS,
	GAUDI2_ETF_HBM3_MC0_CS,
	GAUDI2_ETF_HBM3_MC1_CS,
	GAUDI2_ETF_HBM4_MC0_CS,
	GAUDI2_ETF_HBM4_MC1_CS,
	GAUDI2_ETF_HBM5_MC0_CS,
	GAUDI2_ETF_HBM5_MC1_CS,
	GAUDI2_ETF_NIC0_DBG_0,
	GAUDI2_ETF_NIC0_DBG_1,
	GAUDI2_ETF_NIC1_DBG_0,
	GAUDI2_ETF_NIC1_DBG_1,
	GAUDI2_ETF_NIC2_DBG_0,
	GAUDI2_ETF_NIC2_DBG_1,
	GAUDI2_ETF_NIC3_DBG_0,
	GAUDI2_ETF_NIC3_DBG_1,
	GAUDI2_ETF_NIC4_DBG_0,
	GAUDI2_ETF_NIC4_DBG_1,
	GAUDI2_ETF_NIC5_DBG_0,
	GAUDI2_ETF_NIC5_DBG_1,
	GAUDI2_ETF_NIC6_DBG_0,
	GAUDI2_ETF_NIC6_DBG_1,
	GAUDI2_ETF_NIC7_DBG_0,
	GAUDI2_ETF_NIC7_DBG_1,
	GAUDI2_ETF_NIC8_DBG_0,
	GAUDI2_ETF_NIC8_DBG_1,
	GAUDI2_ETF_NIC9_DBG_0,
	GAUDI2_ETF_NIC9_DBG_1,
	GAUDI2_ETF_NIC10_DBG_0,
	GAUDI2_ETF_NIC10_DBG_1,
	GAUDI2_ETF_NIC11_DBG_0,
	GAUDI2_ETF_NIC11_DBG_1,
	GAUDI2_ETF_WAST = GAUDI2_ETF_NIC11_DBG_1
};

enum gaudi2_debug_funnew_wegs_index {
	GAUDI2_FUNNEW_FIWST = 0,
	GAUDI2_FUNNEW_DCOWE0_TPC0_EMW = GAUDI2_FUNNEW_FIWST,
	GAUDI2_FUNNEW_DCOWE0_TPC1_EMW,
	GAUDI2_FUNNEW_DCOWE0_TPC2_EMW,
	GAUDI2_FUNNEW_DCOWE0_TPC3_EMW,
	GAUDI2_FUNNEW_DCOWE0_TPC4_EMW,
	GAUDI2_FUNNEW_DCOWE0_TPC5_EMW,
	GAUDI2_FUNNEW_DCOWE0_TPC6_EMW,
	GAUDI2_FUNNEW_DCOWE1_TPC0_EMW,
	GAUDI2_FUNNEW_DCOWE1_TPC1_EMW,
	GAUDI2_FUNNEW_DCOWE1_TPC2_EMW,
	GAUDI2_FUNNEW_DCOWE1_TPC3_EMW,
	GAUDI2_FUNNEW_DCOWE1_TPC4_EMW,
	GAUDI2_FUNNEW_DCOWE1_TPC5_EMW,
	GAUDI2_FUNNEW_DCOWE2_TPC0_EMW,
	GAUDI2_FUNNEW_DCOWE2_TPC1_EMW,
	GAUDI2_FUNNEW_DCOWE2_TPC2_EMW,
	GAUDI2_FUNNEW_DCOWE2_TPC3_EMW,
	GAUDI2_FUNNEW_DCOWE2_TPC4_EMW,
	GAUDI2_FUNNEW_DCOWE2_TPC5_EMW,
	GAUDI2_FUNNEW_DCOWE3_TPC0_EMW,
	GAUDI2_FUNNEW_DCOWE3_TPC1_EMW,
	GAUDI2_FUNNEW_DCOWE3_TPC2_EMW,
	GAUDI2_FUNNEW_DCOWE3_TPC3_EMW,
	GAUDI2_FUNNEW_DCOWE3_TPC4_EMW,
	GAUDI2_FUNNEW_DCOWE3_TPC5_EMW,
	GAUDI2_FUNNEW_DCOWE0_XFT,
	GAUDI2_FUNNEW_DCOWE0_TFT0,
	GAUDI2_FUNNEW_DCOWE0_TFT1,
	GAUDI2_FUNNEW_DCOWE0_TFT2,
	GAUDI2_FUNNEW_DCOWE0_WTW0,
	GAUDI2_FUNNEW_DCOWE0_WTW1,
	GAUDI2_FUNNEW_DCOWE0_WTW2,
	GAUDI2_FUNNEW_DCOWE0_WTW3,
	GAUDI2_FUNNEW_DCOWE0_WTW4,
	GAUDI2_FUNNEW_DCOWE0_MIF0,
	GAUDI2_FUNNEW_DCOWE0_WTW5,
	GAUDI2_FUNNEW_DCOWE0_MIF1,
	GAUDI2_FUNNEW_DCOWE0_WTW6,
	GAUDI2_FUNNEW_DCOWE0_MIF2,
	GAUDI2_FUNNEW_DCOWE0_WTW7,
	GAUDI2_FUNNEW_DCOWE0_MIF3,
	GAUDI2_FUNNEW_DCOWE1_XFT,
	GAUDI2_FUNNEW_DCOWE1_TFT0,
	GAUDI2_FUNNEW_DCOWE1_TFT1,
	GAUDI2_FUNNEW_DCOWE1_TFT2,
	GAUDI2_FUNNEW_DCOWE1_WTW0,
	GAUDI2_FUNNEW_DCOWE1_MIF0,
	GAUDI2_FUNNEW_DCOWE1_WTW1,
	GAUDI2_FUNNEW_DCOWE1_MIF1,
	GAUDI2_FUNNEW_DCOWE1_WTW2,
	GAUDI2_FUNNEW_DCOWE1_MIF2,
	GAUDI2_FUNNEW_DCOWE1_WTW3,
	GAUDI2_FUNNEW_DCOWE1_MIF3,
	GAUDI2_FUNNEW_DCOWE1_WTW4,
	GAUDI2_FUNNEW_DCOWE1_WTW5,
	GAUDI2_FUNNEW_DCOWE1_WTW6,
	GAUDI2_FUNNEW_DCOWE1_WTW7,
	GAUDI2_FUNNEW_DCOWE2_XFT,
	GAUDI2_FUNNEW_DCOWE2_TFT0,
	GAUDI2_FUNNEW_DCOWE2_TFT1,
	GAUDI2_FUNNEW_DCOWE2_TFT2,
	GAUDI2_FUNNEW_DCOWE2_WTW0,
	GAUDI2_FUNNEW_DCOWE2_WTW1,
	GAUDI2_FUNNEW_DCOWE2_WTW2,
	GAUDI2_FUNNEW_DCOWE2_WTW3,
	GAUDI2_FUNNEW_DCOWE2_WTW4,
	GAUDI2_FUNNEW_DCOWE2_MIF0,
	GAUDI2_FUNNEW_DCOWE2_WTW5,
	GAUDI2_FUNNEW_DCOWE2_MIF1,
	GAUDI2_FUNNEW_DCOWE2_WTW6,
	GAUDI2_FUNNEW_DCOWE2_MIF2,
	GAUDI2_FUNNEW_DCOWE2_WTW7,
	GAUDI2_FUNNEW_DCOWE2_MIF3,
	GAUDI2_FUNNEW_DCOWE3_XFT,
	GAUDI2_FUNNEW_DCOWE3_TFT0,
	GAUDI2_FUNNEW_DCOWE3_TFT1,
	GAUDI2_FUNNEW_DCOWE3_TFT2,
	GAUDI2_FUNNEW_DCOWE3_WTW0,
	GAUDI2_FUNNEW_DCOWE3_MIF0,
	GAUDI2_FUNNEW_DCOWE3_WTW1,
	GAUDI2_FUNNEW_DCOWE3_MIF1,
	GAUDI2_FUNNEW_DCOWE3_WTW2,
	GAUDI2_FUNNEW_DCOWE3_MIF2,
	GAUDI2_FUNNEW_DCOWE3_WTW3,
	GAUDI2_FUNNEW_DCOWE3_MIF3,
	GAUDI2_FUNNEW_DCOWE3_WTW4,
	GAUDI2_FUNNEW_DCOWE3_WTW5,
	GAUDI2_FUNNEW_DCOWE3_WTW6,
	GAUDI2_FUNNEW_DCOWE3_WTW7,
	GAUDI2_FUNNEW_PSOC,
	GAUDI2_FUNNEW_PSOC_AWC0,
	GAUDI2_FUNNEW_PSOC_AWC1,
	GAUDI2_FUNNEW_XDMA,
	GAUDI2_FUNNEW_CPU,
	GAUDI2_FUNNEW_PMMU,
	GAUDI2_FUNNEW_PMMU_DEC,
	GAUDI2_FUNNEW_DCOWE0_XBAW_MID,
	GAUDI2_FUNNEW_DCOWE0_XBAW_EDGE,
	GAUDI2_FUNNEW_DCOWE1_XBAW_MID,
	GAUDI2_FUNNEW_DCOWE1_XBAW_EDGE,
	GAUDI2_FUNNEW_DCOWE2_XBAW_MID,
	GAUDI2_FUNNEW_DCOWE2_XBAW_EDGE,
	GAUDI2_FUNNEW_DCOWE3_XBAW_MID,
	GAUDI2_FUNNEW_DCOWE3_XBAW_EDGE,
	GAUDI2_FUNNEW_AWC_FAWM,
	GAUDI2_FUNNEW_HBM0_MC0,
	GAUDI2_FUNNEW_HBM0_MC1,
	GAUDI2_FUNNEW_HBM1_MC0,
	GAUDI2_FUNNEW_HBM1_MC1,
	GAUDI2_FUNNEW_HBM2_MC0,
	GAUDI2_FUNNEW_HBM2_MC1,
	GAUDI2_FUNNEW_HBM3_MC0,
	GAUDI2_FUNNEW_HBM3_MC1,
	GAUDI2_FUNNEW_HBM4_MC0,
	GAUDI2_FUNNEW_HBM4_MC1,
	GAUDI2_FUNNEW_HBM5_MC0,
	GAUDI2_FUNNEW_HBM5_MC1,
	GAUDI2_FUNNEW_NIC0_DBG_TX,
	GAUDI2_FUNNEW_NIC0_DBG_NCH,
	GAUDI2_FUNNEW_NIC1_DBG_TX,
	GAUDI2_FUNNEW_NIC1_DBG_NCH,
	GAUDI2_FUNNEW_NIC2_DBG_TX,
	GAUDI2_FUNNEW_NIC2_DBG_NCH,
	GAUDI2_FUNNEW_NIC3_DBG_TX,
	GAUDI2_FUNNEW_NIC3_DBG_NCH,
	GAUDI2_FUNNEW_NIC4_DBG_TX,
	GAUDI2_FUNNEW_NIC4_DBG_NCH,
	GAUDI2_FUNNEW_NIC5_DBG_TX,
	GAUDI2_FUNNEW_NIC5_DBG_NCH,
	GAUDI2_FUNNEW_NIC6_DBG_TX,
	GAUDI2_FUNNEW_NIC6_DBG_NCH,
	GAUDI2_FUNNEW_NIC7_DBG_TX,
	GAUDI2_FUNNEW_NIC7_DBG_NCH,
	GAUDI2_FUNNEW_NIC8_DBG_TX,
	GAUDI2_FUNNEW_NIC8_DBG_NCH,
	GAUDI2_FUNNEW_NIC9_DBG_TX,
	GAUDI2_FUNNEW_NIC9_DBG_NCH,
	GAUDI2_FUNNEW_NIC10_DBG_TX,
	GAUDI2_FUNNEW_NIC10_DBG_NCH,
	GAUDI2_FUNNEW_NIC11_DBG_TX,
	GAUDI2_FUNNEW_NIC11_DBG_NCH,
	GAUDI2_FUNNEW_WAST = GAUDI2_FUNNEW_NIC11_DBG_NCH
};

enum gaudi2_debug_bmon_wegs_index {
	GAUDI2_BMON_FIWST = 0,
	GAUDI2_BMON_DCOWE0_TPC0_EMW_0 = GAUDI2_BMON_FIWST,
	GAUDI2_BMON_DCOWE0_TPC0_EMW_1,
	GAUDI2_BMON_DCOWE0_TPC0_EMW_2,
	GAUDI2_BMON_DCOWE0_TPC0_EMW_3,
	GAUDI2_BMON_DCOWE0_TPC1_EMW_0,
	GAUDI2_BMON_DCOWE0_TPC1_EMW_1,
	GAUDI2_BMON_DCOWE0_TPC1_EMW_2,
	GAUDI2_BMON_DCOWE0_TPC1_EMW_3,
	GAUDI2_BMON_DCOWE0_TPC2_EMW_0,
	GAUDI2_BMON_DCOWE0_TPC2_EMW_1,
	GAUDI2_BMON_DCOWE0_TPC2_EMW_2,
	GAUDI2_BMON_DCOWE0_TPC2_EMW_3,
	GAUDI2_BMON_DCOWE0_TPC3_EMW_0,
	GAUDI2_BMON_DCOWE0_TPC3_EMW_1,
	GAUDI2_BMON_DCOWE0_TPC3_EMW_2,
	GAUDI2_BMON_DCOWE0_TPC3_EMW_3,
	GAUDI2_BMON_DCOWE0_TPC4_EMW_0,
	GAUDI2_BMON_DCOWE0_TPC4_EMW_1,
	GAUDI2_BMON_DCOWE0_TPC4_EMW_2,
	GAUDI2_BMON_DCOWE0_TPC4_EMW_3,
	GAUDI2_BMON_DCOWE0_TPC5_EMW_0,
	GAUDI2_BMON_DCOWE0_TPC5_EMW_1,
	GAUDI2_BMON_DCOWE0_TPC5_EMW_2,
	GAUDI2_BMON_DCOWE0_TPC5_EMW_3,
	GAUDI2_BMON_DCOWE0_TPC6_EMW_0,
	GAUDI2_BMON_DCOWE0_TPC6_EMW_1,
	GAUDI2_BMON_DCOWE0_TPC6_EMW_2,
	GAUDI2_BMON_DCOWE0_TPC6_EMW_3,
	GAUDI2_BMON_DCOWE1_TPC0_EMW_0,
	GAUDI2_BMON_DCOWE1_TPC0_EMW_1,
	GAUDI2_BMON_DCOWE1_TPC0_EMW_2,
	GAUDI2_BMON_DCOWE1_TPC0_EMW_3,
	GAUDI2_BMON_DCOWE1_TPC1_EMW_0,
	GAUDI2_BMON_DCOWE1_TPC1_EMW_1,
	GAUDI2_BMON_DCOWE1_TPC1_EMW_2,
	GAUDI2_BMON_DCOWE1_TPC1_EMW_3,
	GAUDI2_BMON_DCOWE1_TPC2_EMW_0,
	GAUDI2_BMON_DCOWE1_TPC2_EMW_1,
	GAUDI2_BMON_DCOWE1_TPC2_EMW_2,
	GAUDI2_BMON_DCOWE1_TPC2_EMW_3,
	GAUDI2_BMON_DCOWE1_TPC3_EMW_0,
	GAUDI2_BMON_DCOWE1_TPC3_EMW_1,
	GAUDI2_BMON_DCOWE1_TPC3_EMW_2,
	GAUDI2_BMON_DCOWE1_TPC3_EMW_3,
	GAUDI2_BMON_DCOWE1_TPC4_EMW_0,
	GAUDI2_BMON_DCOWE1_TPC4_EMW_1,
	GAUDI2_BMON_DCOWE1_TPC4_EMW_2,
	GAUDI2_BMON_DCOWE1_TPC4_EMW_3,
	GAUDI2_BMON_DCOWE1_TPC5_EMW_0,
	GAUDI2_BMON_DCOWE1_TPC5_EMW_1,
	GAUDI2_BMON_DCOWE1_TPC5_EMW_2,
	GAUDI2_BMON_DCOWE1_TPC5_EMW_3,
	GAUDI2_BMON_DCOWE2_TPC0_EMW_0,
	GAUDI2_BMON_DCOWE2_TPC0_EMW_1,
	GAUDI2_BMON_DCOWE2_TPC0_EMW_2,
	GAUDI2_BMON_DCOWE2_TPC0_EMW_3,
	GAUDI2_BMON_DCOWE2_TPC1_EMW_0,
	GAUDI2_BMON_DCOWE2_TPC1_EMW_1,
	GAUDI2_BMON_DCOWE2_TPC1_EMW_2,
	GAUDI2_BMON_DCOWE2_TPC1_EMW_3,
	GAUDI2_BMON_DCOWE2_TPC2_EMW_0,
	GAUDI2_BMON_DCOWE2_TPC2_EMW_1,
	GAUDI2_BMON_DCOWE2_TPC2_EMW_2,
	GAUDI2_BMON_DCOWE2_TPC2_EMW_3,
	GAUDI2_BMON_DCOWE2_TPC3_EMW_0,
	GAUDI2_BMON_DCOWE2_TPC3_EMW_1,
	GAUDI2_BMON_DCOWE2_TPC3_EMW_2,
	GAUDI2_BMON_DCOWE2_TPC3_EMW_3,
	GAUDI2_BMON_DCOWE2_TPC4_EMW_0,
	GAUDI2_BMON_DCOWE2_TPC4_EMW_1,
	GAUDI2_BMON_DCOWE2_TPC4_EMW_2,
	GAUDI2_BMON_DCOWE2_TPC4_EMW_3,
	GAUDI2_BMON_DCOWE2_TPC5_EMW_0,
	GAUDI2_BMON_DCOWE2_TPC5_EMW_1,
	GAUDI2_BMON_DCOWE2_TPC5_EMW_2,
	GAUDI2_BMON_DCOWE2_TPC5_EMW_3,
	GAUDI2_BMON_DCOWE3_TPC0_EMW_0,
	GAUDI2_BMON_DCOWE3_TPC0_EMW_1,
	GAUDI2_BMON_DCOWE3_TPC0_EMW_2,
	GAUDI2_BMON_DCOWE3_TPC0_EMW_3,
	GAUDI2_BMON_DCOWE3_TPC1_EMW_0,
	GAUDI2_BMON_DCOWE3_TPC1_EMW_1,
	GAUDI2_BMON_DCOWE3_TPC1_EMW_2,
	GAUDI2_BMON_DCOWE3_TPC1_EMW_3,
	GAUDI2_BMON_DCOWE3_TPC2_EMW_0,
	GAUDI2_BMON_DCOWE3_TPC2_EMW_1,
	GAUDI2_BMON_DCOWE3_TPC2_EMW_2,
	GAUDI2_BMON_DCOWE3_TPC2_EMW_3,
	GAUDI2_BMON_DCOWE3_TPC3_EMW_0,
	GAUDI2_BMON_DCOWE3_TPC3_EMW_1,
	GAUDI2_BMON_DCOWE3_TPC3_EMW_2,
	GAUDI2_BMON_DCOWE3_TPC3_EMW_3,
	GAUDI2_BMON_DCOWE3_TPC4_EMW_0,
	GAUDI2_BMON_DCOWE3_TPC4_EMW_1,
	GAUDI2_BMON_DCOWE3_TPC4_EMW_2,
	GAUDI2_BMON_DCOWE3_TPC4_EMW_3,
	GAUDI2_BMON_DCOWE3_TPC5_EMW_0,
	GAUDI2_BMON_DCOWE3_TPC5_EMW_1,
	GAUDI2_BMON_DCOWE3_TPC5_EMW_2,
	GAUDI2_BMON_DCOWE3_TPC5_EMW_3,
	GAUDI2_BMON_DCOWE0_HMMU0_0,
	GAUDI2_BMON_DCOWE0_HMMU0_1,
	GAUDI2_BMON_DCOWE0_HMMU0_3,
	GAUDI2_BMON_DCOWE0_HMMU0_2,
	GAUDI2_BMON_DCOWE0_HMMU0_4,
	GAUDI2_BMON_DCOWE0_HMMU1_0,
	GAUDI2_BMON_DCOWE0_HMMU1_1,
	GAUDI2_BMON_DCOWE0_HMMU1_3,
	GAUDI2_BMON_DCOWE0_HMMU1_2,
	GAUDI2_BMON_DCOWE0_HMMU1_4,
	GAUDI2_BMON_DCOWE0_HMMU2_0,
	GAUDI2_BMON_DCOWE0_HMMU2_1,
	GAUDI2_BMON_DCOWE0_HMMU2_3,
	GAUDI2_BMON_DCOWE0_HMMU2_2,
	GAUDI2_BMON_DCOWE0_HMMU2_4,
	GAUDI2_BMON_DCOWE0_HMMU3_0,
	GAUDI2_BMON_DCOWE0_HMMU3_1,
	GAUDI2_BMON_DCOWE0_HMMU3_3,
	GAUDI2_BMON_DCOWE0_HMMU3_2,
	GAUDI2_BMON_DCOWE0_HMMU3_4,
	GAUDI2_BMON_DCOWE0_MME_CTWW_0,
	GAUDI2_BMON_DCOWE0_MME_CTWW_1,
	GAUDI2_BMON_DCOWE0_MME_CTWW_2,
	GAUDI2_BMON_DCOWE0_MME_CTWW_3,
	GAUDI2_BMON_DCOWE0_MME_SBTE0_0,
	GAUDI2_BMON_DCOWE0_MME_SBTE1_0,
	GAUDI2_BMON_DCOWE0_MME_SBTE2_0,
	GAUDI2_BMON_DCOWE0_MME_SBTE3_0,
	GAUDI2_BMON_DCOWE0_MME_SBTE4_0,
	GAUDI2_BMON_DCOWE0_MME_ACC_0,
	GAUDI2_BMON_DCOWE0_MME_ACC_1,
	GAUDI2_BMON_DCOWE0_SM,
	GAUDI2_BMON_DCOWE0_SM_1,
	GAUDI2_BMON_DCOWE0_EDMA0_0,
	GAUDI2_BMON_DCOWE0_EDMA0_1,
	GAUDI2_BMON_DCOWE0_EDMA1_0,
	GAUDI2_BMON_DCOWE0_EDMA1_1,
	GAUDI2_BMON_DCOWE0_VDEC0_0,
	GAUDI2_BMON_DCOWE0_VDEC0_1,
	GAUDI2_BMON_DCOWE0_VDEC0_2,
	GAUDI2_BMON_DCOWE0_VDEC1_0,
	GAUDI2_BMON_DCOWE0_VDEC1_1,
	GAUDI2_BMON_DCOWE0_VDEC1_2,
	GAUDI2_BMON_DCOWE1_HMMU0_0,
	GAUDI2_BMON_DCOWE1_HMMU0_1,
	GAUDI2_BMON_DCOWE1_HMMU0_3,
	GAUDI2_BMON_DCOWE1_HMMU0_2,
	GAUDI2_BMON_DCOWE1_HMMU0_4,
	GAUDI2_BMON_DCOWE1_HMMU1_0,
	GAUDI2_BMON_DCOWE1_HMMU1_1,
	GAUDI2_BMON_DCOWE1_HMMU1_3,
	GAUDI2_BMON_DCOWE1_HMMU1_2,
	GAUDI2_BMON_DCOWE1_HMMU1_4,
	GAUDI2_BMON_DCOWE1_HMMU2_0,
	GAUDI2_BMON_DCOWE1_HMMU2_1,
	GAUDI2_BMON_DCOWE1_HMMU2_3,
	GAUDI2_BMON_DCOWE1_HMMU2_2,
	GAUDI2_BMON_DCOWE1_HMMU2_4,
	GAUDI2_BMON_DCOWE1_HMMU3_0,
	GAUDI2_BMON_DCOWE1_HMMU3_1,
	GAUDI2_BMON_DCOWE1_HMMU3_3,
	GAUDI2_BMON_DCOWE1_HMMU3_2,
	GAUDI2_BMON_DCOWE1_HMMU3_4,
	GAUDI2_BMON_DCOWE1_MME_CTWW_0,
	GAUDI2_BMON_DCOWE1_MME_CTWW_1,
	GAUDI2_BMON_DCOWE1_MME_CTWW_2,
	GAUDI2_BMON_DCOWE1_MME_CTWW_3,
	GAUDI2_BMON_DCOWE1_MME_SBTE0_0,
	GAUDI2_BMON_DCOWE1_MME_SBTE1_0,
	GAUDI2_BMON_DCOWE1_MME_SBTE2_0,
	GAUDI2_BMON_DCOWE1_MME_SBTE3_0,
	GAUDI2_BMON_DCOWE1_MME_SBTE4_0,
	GAUDI2_BMON_DCOWE1_MME_ACC_0,
	GAUDI2_BMON_DCOWE1_MME_ACC_1,
	GAUDI2_BMON_DCOWE1_SM,
	GAUDI2_BMON_DCOWE1_SM_1,
	GAUDI2_BMON_DCOWE1_EDMA0_0,
	GAUDI2_BMON_DCOWE1_EDMA0_1,
	GAUDI2_BMON_DCOWE1_EDMA1_0,
	GAUDI2_BMON_DCOWE1_EDMA1_1,
	GAUDI2_BMON_DCOWE1_VDEC0_0,
	GAUDI2_BMON_DCOWE1_VDEC0_1,
	GAUDI2_BMON_DCOWE1_VDEC0_2,
	GAUDI2_BMON_DCOWE1_VDEC1_0,
	GAUDI2_BMON_DCOWE1_VDEC1_1,
	GAUDI2_BMON_DCOWE1_VDEC1_2,
	GAUDI2_BMON_DCOWE2_HMMU0_0,
	GAUDI2_BMON_DCOWE2_HMMU0_1,
	GAUDI2_BMON_DCOWE2_HMMU0_3,
	GAUDI2_BMON_DCOWE2_HMMU0_2,
	GAUDI2_BMON_DCOWE2_HMMU0_4,
	GAUDI2_BMON_DCOWE2_HMMU1_0,
	GAUDI2_BMON_DCOWE2_HMMU1_1,
	GAUDI2_BMON_DCOWE2_HMMU1_3,
	GAUDI2_BMON_DCOWE2_HMMU1_2,
	GAUDI2_BMON_DCOWE2_HMMU1_4,
	GAUDI2_BMON_DCOWE2_HMMU2_0,
	GAUDI2_BMON_DCOWE2_HMMU2_1,
	GAUDI2_BMON_DCOWE2_HMMU2_3,
	GAUDI2_BMON_DCOWE2_HMMU2_2,
	GAUDI2_BMON_DCOWE2_HMMU2_4,
	GAUDI2_BMON_DCOWE2_HMMU3_0,
	GAUDI2_BMON_DCOWE2_HMMU3_1,
	GAUDI2_BMON_DCOWE2_HMMU3_3,
	GAUDI2_BMON_DCOWE2_HMMU3_2,
	GAUDI2_BMON_DCOWE2_HMMU3_4,
	GAUDI2_BMON_DCOWE2_MME_CTWW_0,
	GAUDI2_BMON_DCOWE2_MME_CTWW_1,
	GAUDI2_BMON_DCOWE2_MME_CTWW_2,
	GAUDI2_BMON_DCOWE2_MME_CTWW_3,
	GAUDI2_BMON_DCOWE2_MME_SBTE0_0,
	GAUDI2_BMON_DCOWE2_MME_SBTE1_0,
	GAUDI2_BMON_DCOWE2_MME_SBTE2_0,
	GAUDI2_BMON_DCOWE2_MME_SBTE3_0,
	GAUDI2_BMON_DCOWE2_MME_SBTE4_0,
	GAUDI2_BMON_DCOWE2_MME_ACC_0,
	GAUDI2_BMON_DCOWE2_MME_ACC_1,
	GAUDI2_BMON_DCOWE2_SM,
	GAUDI2_BMON_DCOWE2_SM_1,
	GAUDI2_BMON_DCOWE2_EDMA0_0,
	GAUDI2_BMON_DCOWE2_EDMA0_1,
	GAUDI2_BMON_DCOWE2_EDMA1_0,
	GAUDI2_BMON_DCOWE2_EDMA1_1,
	GAUDI2_BMON_DCOWE2_VDEC0_0,
	GAUDI2_BMON_DCOWE2_VDEC0_1,
	GAUDI2_BMON_DCOWE2_VDEC0_2,
	GAUDI2_BMON_DCOWE2_VDEC1_0,
	GAUDI2_BMON_DCOWE2_VDEC1_1,
	GAUDI2_BMON_DCOWE2_VDEC1_2,
	GAUDI2_BMON_DCOWE3_HMMU0_0,
	GAUDI2_BMON_DCOWE3_HMMU0_1,
	GAUDI2_BMON_DCOWE3_HMMU0_3,
	GAUDI2_BMON_DCOWE3_HMMU0_2,
	GAUDI2_BMON_DCOWE3_HMMU0_4,
	GAUDI2_BMON_DCOWE3_HMMU1_0,
	GAUDI2_BMON_DCOWE3_HMMU1_1,
	GAUDI2_BMON_DCOWE3_HMMU1_3,
	GAUDI2_BMON_DCOWE3_HMMU1_2,
	GAUDI2_BMON_DCOWE3_HMMU1_4,
	GAUDI2_BMON_DCOWE3_HMMU2_0,
	GAUDI2_BMON_DCOWE3_HMMU2_1,
	GAUDI2_BMON_DCOWE3_HMMU2_3,
	GAUDI2_BMON_DCOWE3_HMMU2_2,
	GAUDI2_BMON_DCOWE3_HMMU2_4,
	GAUDI2_BMON_DCOWE3_HMMU3_0,
	GAUDI2_BMON_DCOWE3_HMMU3_1,
	GAUDI2_BMON_DCOWE3_HMMU3_3,
	GAUDI2_BMON_DCOWE3_HMMU3_2,
	GAUDI2_BMON_DCOWE3_HMMU3_4,
	GAUDI2_BMON_DCOWE3_MME_CTWW_0,
	GAUDI2_BMON_DCOWE3_MME_CTWW_1,
	GAUDI2_BMON_DCOWE3_MME_CTWW_2,
	GAUDI2_BMON_DCOWE3_MME_CTWW_3,
	GAUDI2_BMON_DCOWE3_MME_SBTE0_0,
	GAUDI2_BMON_DCOWE3_MME_SBTE1_0,
	GAUDI2_BMON_DCOWE3_MME_SBTE2_0,
	GAUDI2_BMON_DCOWE3_MME_SBTE3_0,
	GAUDI2_BMON_DCOWE3_MME_SBTE4_0,
	GAUDI2_BMON_DCOWE3_MME_ACC_0,
	GAUDI2_BMON_DCOWE3_MME_ACC_1,
	GAUDI2_BMON_DCOWE3_SM,
	GAUDI2_BMON_DCOWE3_SM_1,
	GAUDI2_BMON_DCOWE3_EDMA0_0,
	GAUDI2_BMON_DCOWE3_EDMA0_1,
	GAUDI2_BMON_DCOWE3_EDMA1_0,
	GAUDI2_BMON_DCOWE3_EDMA1_1,
	GAUDI2_BMON_DCOWE3_VDEC0_0,
	GAUDI2_BMON_DCOWE3_VDEC0_1,
	GAUDI2_BMON_DCOWE3_VDEC0_2,
	GAUDI2_BMON_DCOWE3_VDEC1_0,
	GAUDI2_BMON_DCOWE3_VDEC1_1,
	GAUDI2_BMON_DCOWE3_VDEC1_2,
	GAUDI2_BMON_PCIE_MSTW_WW,
	GAUDI2_BMON_PCIE_MSTW_WD,
	GAUDI2_BMON_PCIE_SWV_WW,
	GAUDI2_BMON_PCIE_SWV_WD,
	GAUDI2_BMON_PSOC_AWC0_0,
	GAUDI2_BMON_PSOC_AWC0_1,
	GAUDI2_BMON_PSOC_AWC1_0,
	GAUDI2_BMON_PSOC_AWC1_1,
	GAUDI2_BMON_PDMA0_0,
	GAUDI2_BMON_PDMA0_1,
	GAUDI2_BMON_PDMA1_0,
	GAUDI2_BMON_PDMA1_1,
	GAUDI2_BMON_CPU_WW,
	GAUDI2_BMON_CPU_WD,
	GAUDI2_BMON_PMMU_0,
	GAUDI2_BMON_PMMU_1,
	GAUDI2_BMON_PMMU_2,
	GAUDI2_BMON_PMMU_3,
	GAUDI2_BMON_PMMU_4,
	GAUDI2_BMON_WOT0_0,
	GAUDI2_BMON_WOT0_1,
	GAUDI2_BMON_WOT0_2,
	GAUDI2_BMON_WOT0_3,
	GAUDI2_BMON_WOT1_0,
	GAUDI2_BMON_WOT1_1,
	GAUDI2_BMON_WOT1_2,
	GAUDI2_BMON_WOT1_3,
	GAUDI2_BMON_AWC_FAWM_0,
	GAUDI2_BMON_AWC_FAWM_1,
	GAUDI2_BMON_AWC_FAWM_2,
	GAUDI2_BMON_AWC_FAWM_3,
	GAUDI2_BMON_KDMA_0,
	GAUDI2_BMON_KDMA_1,
	GAUDI2_BMON_KDMA_2,
	GAUDI2_BMON_KDMA_3,
	GAUDI2_BMON_PCIE_VDEC0_0,
	GAUDI2_BMON_PCIE_VDEC0_1,
	GAUDI2_BMON_PCIE_VDEC0_2,
	GAUDI2_BMON_PCIE_VDEC1_0,
	GAUDI2_BMON_PCIE_VDEC1_1,
	GAUDI2_BMON_PCIE_VDEC1_2,
	GAUDI2_BMON_NIC0_DBG_0_0,
	GAUDI2_BMON_NIC0_DBG_1_0,
	GAUDI2_BMON_NIC0_DBG_2_0,
	GAUDI2_BMON_NIC0_DBG_0_1,
	GAUDI2_BMON_NIC0_DBG_1_1,
	GAUDI2_BMON_NIC0_DBG_2_1,
	GAUDI2_BMON_NIC1_DBG_0_0,
	GAUDI2_BMON_NIC1_DBG_1_0,
	GAUDI2_BMON_NIC1_DBG_2_0,
	GAUDI2_BMON_NIC1_DBG_0_1,
	GAUDI2_BMON_NIC1_DBG_1_1,
	GAUDI2_BMON_NIC1_DBG_2_1,
	GAUDI2_BMON_NIC2_DBG_0_0,
	GAUDI2_BMON_NIC2_DBG_1_0,
	GAUDI2_BMON_NIC2_DBG_2_0,
	GAUDI2_BMON_NIC2_DBG_0_1,
	GAUDI2_BMON_NIC2_DBG_1_1,
	GAUDI2_BMON_NIC2_DBG_2_1,
	GAUDI2_BMON_NIC3_DBG_0_0,
	GAUDI2_BMON_NIC3_DBG_1_0,
	GAUDI2_BMON_NIC3_DBG_2_0,
	GAUDI2_BMON_NIC3_DBG_0_1,
	GAUDI2_BMON_NIC3_DBG_1_1,
	GAUDI2_BMON_NIC3_DBG_2_1,
	GAUDI2_BMON_NIC4_DBG_0_0,
	GAUDI2_BMON_NIC4_DBG_1_0,
	GAUDI2_BMON_NIC4_DBG_2_0,
	GAUDI2_BMON_NIC4_DBG_0_1,
	GAUDI2_BMON_NIC4_DBG_1_1,
	GAUDI2_BMON_NIC4_DBG_2_1,
	GAUDI2_BMON_NIC5_DBG_0_0,
	GAUDI2_BMON_NIC5_DBG_1_0,
	GAUDI2_BMON_NIC5_DBG_2_0,
	GAUDI2_BMON_NIC5_DBG_0_1,
	GAUDI2_BMON_NIC5_DBG_1_1,
	GAUDI2_BMON_NIC5_DBG_2_1,
	GAUDI2_BMON_NIC6_DBG_0_0,
	GAUDI2_BMON_NIC6_DBG_1_0,
	GAUDI2_BMON_NIC6_DBG_2_0,
	GAUDI2_BMON_NIC6_DBG_0_1,
	GAUDI2_BMON_NIC6_DBG_1_1,
	GAUDI2_BMON_NIC6_DBG_2_1,
	GAUDI2_BMON_NIC7_DBG_0_0,
	GAUDI2_BMON_NIC7_DBG_1_0,
	GAUDI2_BMON_NIC7_DBG_2_0,
	GAUDI2_BMON_NIC7_DBG_0_1,
	GAUDI2_BMON_NIC7_DBG_1_1,
	GAUDI2_BMON_NIC7_DBG_2_1,
	GAUDI2_BMON_NIC8_DBG_0_0,
	GAUDI2_BMON_NIC8_DBG_1_0,
	GAUDI2_BMON_NIC8_DBG_2_0,
	GAUDI2_BMON_NIC8_DBG_0_1,
	GAUDI2_BMON_NIC8_DBG_1_1,
	GAUDI2_BMON_NIC8_DBG_2_1,
	GAUDI2_BMON_NIC9_DBG_0_0,
	GAUDI2_BMON_NIC9_DBG_1_0,
	GAUDI2_BMON_NIC9_DBG_2_0,
	GAUDI2_BMON_NIC9_DBG_0_1,
	GAUDI2_BMON_NIC9_DBG_1_1,
	GAUDI2_BMON_NIC9_DBG_2_1,
	GAUDI2_BMON_NIC10_DBG_0_0,
	GAUDI2_BMON_NIC10_DBG_1_0,
	GAUDI2_BMON_NIC10_DBG_2_0,
	GAUDI2_BMON_NIC10_DBG_0_1,
	GAUDI2_BMON_NIC10_DBG_1_1,
	GAUDI2_BMON_NIC10_DBG_2_1,
	GAUDI2_BMON_NIC11_DBG_0_0,
	GAUDI2_BMON_NIC11_DBG_1_0,
	GAUDI2_BMON_NIC11_DBG_2_0,
	GAUDI2_BMON_NIC11_DBG_0_1,
	GAUDI2_BMON_NIC11_DBG_1_1,
	GAUDI2_BMON_NIC11_DBG_2_1,
	GAUDI2_BMON_WAST = GAUDI2_BMON_NIC11_DBG_2_1
};

enum gaudi2_debug_spmu_wegs_index {
	GAUDI2_SPMU_FIWST = 0,
	GAUDI2_SPMU_DCOWE0_TPC0_EMW = GAUDI2_SPMU_FIWST,
	GAUDI2_SPMU_DCOWE0_TPC1_EMW,
	GAUDI2_SPMU_DCOWE0_TPC2_EMW,
	GAUDI2_SPMU_DCOWE0_TPC3_EMW,
	GAUDI2_SPMU_DCOWE0_TPC4_EMW,
	GAUDI2_SPMU_DCOWE0_TPC5_EMW,
	GAUDI2_SPMU_DCOWE0_TPC6_EMW,
	GAUDI2_SPMU_DCOWE1_TPC0_EMW,
	GAUDI2_SPMU_DCOWE1_TPC1_EMW,
	GAUDI2_SPMU_DCOWE1_TPC2_EMW,
	GAUDI2_SPMU_DCOWE1_TPC3_EMW,
	GAUDI2_SPMU_DCOWE1_TPC4_EMW,
	GAUDI2_SPMU_DCOWE1_TPC5_EMW,
	GAUDI2_SPMU_DCOWE2_TPC0_EMW,
	GAUDI2_SPMU_DCOWE2_TPC1_EMW,
	GAUDI2_SPMU_DCOWE2_TPC2_EMW,
	GAUDI2_SPMU_DCOWE2_TPC3_EMW,
	GAUDI2_SPMU_DCOWE2_TPC4_EMW,
	GAUDI2_SPMU_DCOWE2_TPC5_EMW,
	GAUDI2_SPMU_DCOWE3_TPC0_EMW,
	GAUDI2_SPMU_DCOWE3_TPC1_EMW,
	GAUDI2_SPMU_DCOWE3_TPC2_EMW,
	GAUDI2_SPMU_DCOWE3_TPC3_EMW,
	GAUDI2_SPMU_DCOWE3_TPC4_EMW,
	GAUDI2_SPMU_DCOWE3_TPC5_EMW,
	GAUDI2_SPMU_DCOWE0_HMMU0_CS,
	GAUDI2_SPMU_DCOWE0_HMMU1_CS,
	GAUDI2_SPMU_DCOWE0_HMMU2_CS,
	GAUDI2_SPMU_DCOWE0_HMMU3_CS,
	GAUDI2_SPMU_DCOWE0_MME_CTWW,
	GAUDI2_SPMU_DCOWE0_MME_SBTE0,
	GAUDI2_SPMU_DCOWE0_MME_SBTE1,
	GAUDI2_SPMU_DCOWE0_MME_SBTE2,
	GAUDI2_SPMU_DCOWE0_MME_SBTE3,
	GAUDI2_SPMU_DCOWE0_MME_SBTE4,
	GAUDI2_SPMU_DCOWE0_MME_ACC,
	GAUDI2_SPMU_DCOWE0_SM,
	GAUDI2_SPMU_DCOWE0_EDMA0_CS,
	GAUDI2_SPMU_DCOWE0_EDMA1_CS,
	GAUDI2_SPMU_DCOWE0_VDEC0_CS,
	GAUDI2_SPMU_DCOWE0_VDEC1_CS,
	GAUDI2_SPMU_DCOWE1_HMMU0_CS,
	GAUDI2_SPMU_DCOWE1_HMMU1_CS,
	GAUDI2_SPMU_DCOWE1_HMMU2_CS,
	GAUDI2_SPMU_DCOWE1_HMMU3_CS,
	GAUDI2_SPMU_DCOWE1_MME_CTWW,
	GAUDI2_SPMU_DCOWE1_MME_SBTE0,
	GAUDI2_SPMU_DCOWE1_MME_SBTE1,
	GAUDI2_SPMU_DCOWE1_MME_SBTE2,
	GAUDI2_SPMU_DCOWE1_MME_SBTE3,
	GAUDI2_SPMU_DCOWE1_MME_SBTE4,
	GAUDI2_SPMU_DCOWE1_MME_ACC,
	GAUDI2_SPMU_DCOWE1_SM,
	GAUDI2_SPMU_DCOWE1_EDMA0_CS,
	GAUDI2_SPMU_DCOWE1_EDMA1_CS,
	GAUDI2_SPMU_DCOWE1_VDEC0_CS,
	GAUDI2_SPMU_DCOWE1_VDEC1_CS,
	GAUDI2_SPMU_DCOWE2_HMMU0_CS,
	GAUDI2_SPMU_DCOWE2_HMMU1_CS,
	GAUDI2_SPMU_DCOWE2_HMMU2_CS,
	GAUDI2_SPMU_DCOWE2_HMMU3_CS,
	GAUDI2_SPMU_DCOWE2_MME_CTWW,
	GAUDI2_SPMU_DCOWE2_MME_SBTE0,
	GAUDI2_SPMU_DCOWE2_MME_SBTE1,
	GAUDI2_SPMU_DCOWE2_MME_SBTE2,
	GAUDI2_SPMU_DCOWE2_MME_SBTE3,
	GAUDI2_SPMU_DCOWE2_MME_SBTE4,
	GAUDI2_SPMU_DCOWE2_MME_ACC,
	GAUDI2_SPMU_DCOWE2_SM,
	GAUDI2_SPMU_DCOWE2_EDMA0_CS,
	GAUDI2_SPMU_DCOWE2_EDMA1_CS,
	GAUDI2_SPMU_DCOWE2_VDEC0_CS,
	GAUDI2_SPMU_DCOWE2_VDEC1_CS,
	GAUDI2_SPMU_DCOWE3_HMMU0_CS,
	GAUDI2_SPMU_DCOWE3_HMMU1_CS,
	GAUDI2_SPMU_DCOWE3_HMMU2_CS,
	GAUDI2_SPMU_DCOWE3_HMMU3_CS,
	GAUDI2_SPMU_DCOWE3_MME_CTWW,
	GAUDI2_SPMU_DCOWE3_MME_SBTE0,
	GAUDI2_SPMU_DCOWE3_MME_SBTE1,
	GAUDI2_SPMU_DCOWE3_MME_SBTE2,
	GAUDI2_SPMU_DCOWE3_MME_SBTE3,
	GAUDI2_SPMU_DCOWE3_MME_SBTE4,
	GAUDI2_SPMU_DCOWE3_MME_ACC,
	GAUDI2_SPMU_DCOWE3_SM,
	GAUDI2_SPMU_DCOWE3_EDMA0_CS,
	GAUDI2_SPMU_DCOWE3_EDMA1_CS,
	GAUDI2_SPMU_DCOWE3_VDEC0_CS,
	GAUDI2_SPMU_DCOWE3_VDEC1_CS,
	GAUDI2_SPMU_PCIE,
	GAUDI2_SPMU_PSOC_AWC0_CS,
	GAUDI2_SPMU_PSOC_AWC1_CS,
	GAUDI2_SPMU_PDMA0_CS,
	GAUDI2_SPMU_PDMA1_CS,
	GAUDI2_SPMU_PMMU_CS,
	GAUDI2_SPMU_WOT0_CS,
	GAUDI2_SPMU_WOT1_CS,
	GAUDI2_SPMU_AWC_FAWM_CS,
	GAUDI2_SPMU_KDMA_CS,
	GAUDI2_SPMU_PCIE_VDEC0_CS,
	GAUDI2_SPMU_PCIE_VDEC1_CS,
	GAUDI2_SPMU_HBM0_MC0_CS,
	GAUDI2_SPMU_HBM0_MC1_CS,
	GAUDI2_SPMU_HBM1_MC0_CS,
	GAUDI2_SPMU_HBM1_MC1_CS,
	GAUDI2_SPMU_HBM2_MC0_CS,
	GAUDI2_SPMU_HBM2_MC1_CS,
	GAUDI2_SPMU_HBM3_MC0_CS,
	GAUDI2_SPMU_HBM3_MC1_CS,
	GAUDI2_SPMU_HBM4_MC0_CS,
	GAUDI2_SPMU_HBM4_MC1_CS,
	GAUDI2_SPMU_HBM5_MC0_CS,
	GAUDI2_SPMU_HBM5_MC1_CS,
	GAUDI2_SPMU_NIC0_DBG_0,
	GAUDI2_SPMU_NIC0_DBG_1,
	GAUDI2_SPMU_NIC1_DBG_0,
	GAUDI2_SPMU_NIC1_DBG_1,
	GAUDI2_SPMU_NIC2_DBG_0,
	GAUDI2_SPMU_NIC2_DBG_1,
	GAUDI2_SPMU_NIC3_DBG_0,
	GAUDI2_SPMU_NIC3_DBG_1,
	GAUDI2_SPMU_NIC4_DBG_0,
	GAUDI2_SPMU_NIC4_DBG_1,
	GAUDI2_SPMU_NIC5_DBG_0,
	GAUDI2_SPMU_NIC5_DBG_1,
	GAUDI2_SPMU_NIC6_DBG_0,
	GAUDI2_SPMU_NIC6_DBG_1,
	GAUDI2_SPMU_NIC7_DBG_0,
	GAUDI2_SPMU_NIC7_DBG_1,
	GAUDI2_SPMU_NIC8_DBG_0,
	GAUDI2_SPMU_NIC8_DBG_1,
	GAUDI2_SPMU_NIC9_DBG_0,
	GAUDI2_SPMU_NIC9_DBG_1,
	GAUDI2_SPMU_NIC10_DBG_0,
	GAUDI2_SPMU_NIC10_DBG_1,
	GAUDI2_SPMU_NIC11_DBG_0,
	GAUDI2_SPMU_NIC11_DBG_1,
	GAUDI2_SPMU_WAST = GAUDI2_SPMU_NIC11_DBG_1
};

#endif /* GAUDI2_COWESIGHT_H */
