{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1619611004419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1619611004419 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "1_1_0 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"1_1_0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1619611004439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619611004522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619611004522 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1619611005253 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1619611005286 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1619611005453 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1619611005509 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "97 97 " "No exact pin location assignment(s) for 97 pins of 97 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1619611005890 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1619611025127 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 718 global CLKCTRL_G10 " "CLOCK_50~inputCLKENA0 with 718 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1619611025752 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1619611025752 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619611025753 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1619611025778 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619611025783 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619611025797 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1619611025806 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1619611025806 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1619611025811 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1619611025814 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1619611025819 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1619611025819 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619611025990 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619611040397 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619611040397 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619611040397 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1619611040397 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1619611040397 ""}
{ "Info" "ISTA_SDC_FOUND" "1_1_0.out.sdc " "Reading SDC File: '1_1_0.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1619611040420 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 49 soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin pin " "Ignored filter at 1_1_0.out.sdc(49): soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1619611040421 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 49 soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] pin " "Ignored filter at 1_1_0.out.sdc(49): soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1619611040422 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 12 -divide_by 2 -master_clock \{CLOCK_50\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\]  " "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 12 -divide_by 2 -master_clock \{CLOCK_50\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\] " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040423 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(49): Argument -source is an empty collection" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 50 soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at 1_1_0.out.sdc(50): soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1619611040424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 50 soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at 1_1_0.out.sdc(50): soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1619611040424 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 6 -master_clock \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 6 -master_clock \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040425 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(50): Argument -source is an empty collection" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 51 soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at 1_1_0.out.sdc(51): soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1619611040426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 51 soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at 1_1_0.out.sdc(51): soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1619611040426 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 30 -master_clock \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 30 -master_clock \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040427 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(51): Argument -source is an empty collection" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 64 soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at 1_1_0.out.sdc(64): soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1619611040427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 64 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(64): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040428 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 64 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(64): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 65 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(65): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040429 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 65 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(65): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 66 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(66): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040429 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 66 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(66): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 67 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(67): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040430 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 67 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(67): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 68 soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at 1_1_0.out.sdc(68): soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1619611040430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 68 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(68): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040430 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 68 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(68): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 69 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(69): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040431 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 69 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(69): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 70 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(70): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040432 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 70 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(70): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 71 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(71): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040432 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 71 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(71): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 72 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(72): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040433 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 72 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(72): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 73 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(73): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040433 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 73 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(73): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 74 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(74): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040434 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 74 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(74): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 75 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(75): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040435 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 75 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(75): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 76 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(76): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040435 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 76 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(76): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 77 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(77): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040436 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 77 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(77): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 78 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(78): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040436 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 78 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(78): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 79 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(79): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040437 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 79 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(79): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 80 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(80): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040437 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 80 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(80): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 81 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(81): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040438 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 81 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(81): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 82 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(82): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040438 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 82 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(82): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 83 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(83): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040439 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 83 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(83): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 84 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(84): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040439 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 84 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(84): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 85 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(85): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040439 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 85 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(85): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 86 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(86): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040440 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 86 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(86): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 87 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(87): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040440 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 87 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(87): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 88 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(88): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040441 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 88 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(88): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 89 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(89): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040441 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 89 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(89): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 90 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(90): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040441 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 90 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(90): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 91 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(91): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040442 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 91 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(91): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 92 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(92): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040442 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 92 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(92): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 93 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(93): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040443 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 93 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(93): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 94 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(94): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040443 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 94 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(94): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 95 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(95): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619611040443 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 95 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(95): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619611040444 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1619611040473 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1619611040474 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1619611040476 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1619611040477 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1619611040477 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1619611040477 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1619611040477 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1619611040477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1619611040538 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1619611040905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619611069994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1619611097154 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1619611101147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619611101147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1619611103753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1619611116909 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1619611116909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1619611120553 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1619611120553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619611120556 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.19 " "Total time spent on timing analysis during the Fitter is 4.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1619611124982 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619611125067 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619611126920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619611126922 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619611128683 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619611138405 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1619611138887 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently enabled " "Pin GPIO_0\[32\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently enabled " "Pin GPIO_0\[33\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently enabled " "Pin GPIO_0\[35\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently enabled " "Pin GPIO_1\[18\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently enabled " "Pin GPIO_1\[34\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently enabled " "Pin GPIO_1\[35\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619611138910 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1619611138910 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/output_files/1_1_0.fit.smsg " "Generated suppressed messages file /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/output_files/1_1_0.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1619611139219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 86 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1634 " "Peak virtual memory: 1634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619611140717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 28 13:59:00 2021 " "Processing ended: Wed Apr 28 13:59:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619611140717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:17 " "Elapsed time: 00:02:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619611140717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:55 " "Total CPU time (on all processors): 00:03:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619611140717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1619611140717 ""}
