
Ultrasonic_wifi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d18  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08005ea8  08005ea8  00006ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006048  08006048  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006048  08006048  00007048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006050  08006050  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006050  08006050  00007050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006054  08006054  00007054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006058  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000066c  20000060  080060b8  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006cc  080060b8  000086cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012372  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027b8  00000000  00000000  0001a402  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001038  00000000  00000000  0001cbc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cb0  00000000  00000000  0001dbf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027248  00000000  00000000  0001e8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001328a  00000000  00000000  00045af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2c0b  00000000  00000000  00058d7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014b985  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048e0  00000000  00000000  0014b9c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001502a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005e90 	.word	0x08005e90

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08005e90 	.word	0x08005e90

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <rx_push>:
static uint8_t rxbuf[RXBUF_SIZE];
static volatile uint16_t rx_head = 0;
static volatile uint16_t rx_tail = 0;

/* -------- Ring Buffer Helpers ---------- */
static void rx_push(uint8_t b) {
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
    rxbuf[rx_head++] = b;
 80005b6:	4b0d      	ldr	r3, [pc, #52]	@ (80005ec <rx_push+0x40>)
 80005b8:	881b      	ldrh	r3, [r3, #0]
 80005ba:	b29b      	uxth	r3, r3
 80005bc:	1c5a      	adds	r2, r3, #1
 80005be:	b291      	uxth	r1, r2
 80005c0:	4a0a      	ldr	r2, [pc, #40]	@ (80005ec <rx_push+0x40>)
 80005c2:	8011      	strh	r1, [r2, #0]
 80005c4:	4619      	mov	r1, r3
 80005c6:	4a0a      	ldr	r2, [pc, #40]	@ (80005f0 <rx_push+0x44>)
 80005c8:	79fb      	ldrb	r3, [r7, #7]
 80005ca:	5453      	strb	r3, [r2, r1]
    if (rx_head >= RXBUF_SIZE) rx_head = 0;
 80005cc:	4b07      	ldr	r3, [pc, #28]	@ (80005ec <rx_push+0x40>)
 80005ce:	881b      	ldrh	r3, [r3, #0]
 80005d0:	b29b      	uxth	r3, r3
 80005d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80005d6:	d302      	bcc.n	80005de <rx_push+0x32>
 80005d8:	4b04      	ldr	r3, [pc, #16]	@ (80005ec <rx_push+0x40>)
 80005da:	2200      	movs	r2, #0
 80005dc:	801a      	strh	r2, [r3, #0]
}
 80005de:	bf00      	nop
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	20000484 	.word	0x20000484
 80005f0:	20000084 	.word	0x20000084

080005f4 <rx_count>:

static uint16_t rx_count(void) {
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
    if (rx_head >= rx_tail) return (rx_head - rx_tail);
 80005f8:	4b10      	ldr	r3, [pc, #64]	@ (800063c <rx_count+0x48>)
 80005fa:	881b      	ldrh	r3, [r3, #0]
 80005fc:	b29a      	uxth	r2, r3
 80005fe:	4b10      	ldr	r3, [pc, #64]	@ (8000640 <rx_count+0x4c>)
 8000600:	881b      	ldrh	r3, [r3, #0]
 8000602:	b29b      	uxth	r3, r3
 8000604:	429a      	cmp	r2, r3
 8000606:	d308      	bcc.n	800061a <rx_count+0x26>
 8000608:	4b0c      	ldr	r3, [pc, #48]	@ (800063c <rx_count+0x48>)
 800060a:	881b      	ldrh	r3, [r3, #0]
 800060c:	b29a      	uxth	r2, r3
 800060e:	4b0c      	ldr	r3, [pc, #48]	@ (8000640 <rx_count+0x4c>)
 8000610:	881b      	ldrh	r3, [r3, #0]
 8000612:	b29b      	uxth	r3, r3
 8000614:	1ad3      	subs	r3, r2, r3
 8000616:	b29b      	uxth	r3, r3
 8000618:	e00a      	b.n	8000630 <rx_count+0x3c>
    return (RXBUF_SIZE - rx_tail) + rx_head;
 800061a:	4b08      	ldr	r3, [pc, #32]	@ (800063c <rx_count+0x48>)
 800061c:	881b      	ldrh	r3, [r3, #0]
 800061e:	b29a      	uxth	r2, r3
 8000620:	4b07      	ldr	r3, [pc, #28]	@ (8000640 <rx_count+0x4c>)
 8000622:	881b      	ldrh	r3, [r3, #0]
 8000624:	b29b      	uxth	r3, r3
 8000626:	1ad3      	subs	r3, r2, r3
 8000628:	b29b      	uxth	r3, r3
 800062a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800062e:	b29b      	uxth	r3, r3
}
 8000630:	4618      	mov	r0, r3
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	20000484 	.word	0x20000484
 8000640:	20000486 	.word	0x20000486

08000644 <rx_peek_char>:

static uint8_t rx_peek_char(uint16_t idx) {
 8000644:	b480      	push	{r7}
 8000646:	b085      	sub	sp, #20
 8000648:	af00      	add	r7, sp, #0
 800064a:	4603      	mov	r3, r0
 800064c:	80fb      	strh	r3, [r7, #6]
    uint16_t pos = rx_tail + idx;
 800064e:	4b0b      	ldr	r3, [pc, #44]	@ (800067c <rx_peek_char+0x38>)
 8000650:	881b      	ldrh	r3, [r3, #0]
 8000652:	b29a      	uxth	r2, r3
 8000654:	88fb      	ldrh	r3, [r7, #6]
 8000656:	4413      	add	r3, r2
 8000658:	81fb      	strh	r3, [r7, #14]
    if (pos >= RXBUF_SIZE) pos -= RXBUF_SIZE;
 800065a:	89fb      	ldrh	r3, [r7, #14]
 800065c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000660:	d303      	bcc.n	800066a <rx_peek_char+0x26>
 8000662:	89fb      	ldrh	r3, [r7, #14]
 8000664:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8000668:	81fb      	strh	r3, [r7, #14]
    return rxbuf[pos];
 800066a:	89fb      	ldrh	r3, [r7, #14]
 800066c:	4a04      	ldr	r2, [pc, #16]	@ (8000680 <rx_peek_char+0x3c>)
 800066e:	5cd3      	ldrb	r3, [r2, r3]
}
 8000670:	4618      	mov	r0, r3
 8000672:	3714      	adds	r7, #20
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr
 800067c:	20000486 	.word	0x20000486
 8000680:	20000084 	.word	0x20000084

08000684 <rx_pop>:

static uint8_t rx_pop(void) {
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
    uint8_t b = rxbuf[rx_tail++];
 800068a:	4b0d      	ldr	r3, [pc, #52]	@ (80006c0 <rx_pop+0x3c>)
 800068c:	881b      	ldrh	r3, [r3, #0]
 800068e:	b29b      	uxth	r3, r3
 8000690:	1c5a      	adds	r2, r3, #1
 8000692:	b291      	uxth	r1, r2
 8000694:	4a0a      	ldr	r2, [pc, #40]	@ (80006c0 <rx_pop+0x3c>)
 8000696:	8011      	strh	r1, [r2, #0]
 8000698:	461a      	mov	r2, r3
 800069a:	4b0a      	ldr	r3, [pc, #40]	@ (80006c4 <rx_pop+0x40>)
 800069c:	5c9b      	ldrb	r3, [r3, r2]
 800069e:	71fb      	strb	r3, [r7, #7]
    if (rx_tail >= RXBUF_SIZE) rx_tail = 0;
 80006a0:	4b07      	ldr	r3, [pc, #28]	@ (80006c0 <rx_pop+0x3c>)
 80006a2:	881b      	ldrh	r3, [r3, #0]
 80006a4:	b29b      	uxth	r3, r3
 80006a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80006aa:	d302      	bcc.n	80006b2 <rx_pop+0x2e>
 80006ac:	4b04      	ldr	r3, [pc, #16]	@ (80006c0 <rx_pop+0x3c>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	801a      	strh	r2, [r3, #0]
    return b;
 80006b2:	79fb      	ldrb	r3, [r7, #7]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	370c      	adds	r7, #12
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr
 80006c0:	20000486 	.word	0x20000486
 80006c4:	20000084 	.word	0x20000084

080006c8 <esp_send_raw>:

/* -------- UART Send -------- */
static void esp_send_raw(const char *s) {
 80006c8:	b590      	push	{r4, r7, lr}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(esp_huart, (uint8_t *)s, strlen(s), 2000);
 80006d0:	4b08      	ldr	r3, [pc, #32]	@ (80006f4 <esp_send_raw+0x2c>)
 80006d2:	681c      	ldr	r4, [r3, #0]
 80006d4:	6878      	ldr	r0, [r7, #4]
 80006d6:	f7ff fd7b 	bl	80001d0 <strlen>
 80006da:	4603      	mov	r3, r0
 80006dc:	b29a      	uxth	r2, r3
 80006de:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80006e2:	6879      	ldr	r1, [r7, #4]
 80006e4:	4620      	mov	r0, r4
 80006e6:	f003 fb83 	bl	8003df0 <HAL_UART_Transmit>
}
 80006ea:	bf00      	nop
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd90      	pop	{r4, r7, pc}
 80006f2:	bf00      	nop
 80006f4:	2000007c 	.word	0x2000007c

080006f8 <ESPAP_Init>:

/* -------- Init -------- */
void ESPAP_Init(UART_HandleTypeDef *huart) {
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
    esp_huart = huart;
 8000700:	4a04      	ldr	r2, [pc, #16]	@ (8000714 <ESPAP_Init+0x1c>)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6013      	str	r3, [r2, #0]
    /* DO NOT start UART receive here.
       main.c starts:
       HAL_UART_Receive_IT(&huart2, &esp_rx_tmp, 1);
    */
}
 8000706:	bf00      	nop
 8000708:	370c      	adds	r7, #12
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	2000007c 	.word	0x2000007c

08000718 <ESPAP_Reset>:

/* -------- Basic Commands -------- */
void ESPAP_Reset(void) {
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
    esp_send_raw("AT+RST\r\n");
 800071c:	4802      	ldr	r0, [pc, #8]	@ (8000728 <ESPAP_Reset+0x10>)
 800071e:	f7ff ffd3 	bl	80006c8 <esp_send_raw>
}
 8000722:	bf00      	nop
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	08005ea8 	.word	0x08005ea8

0800072c <ESPAP_SendAT>:

void ESPAP_SendAT(void) {
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
    esp_send_raw("AT\r\n");
 8000730:	4802      	ldr	r0, [pc, #8]	@ (800073c <ESPAP_SendAT+0x10>)
 8000732:	f7ff ffc9 	bl	80006c8 <esp_send_raw>
}
 8000736:	bf00      	nop
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	08005eb4 	.word	0x08005eb4

08000740 <ESPAP_SetAPMode>:

void ESPAP_SetAPMode(void) {
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
    esp_send_raw("AT+CWMODE=2\r\n");
 8000744:	4802      	ldr	r0, [pc, #8]	@ (8000750 <ESPAP_SetAPMode+0x10>)
 8000746:	f7ff ffbf 	bl	80006c8 <esp_send_raw>
}
 800074a:	bf00      	nop
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	08005ebc 	.word	0x08005ebc

08000754 <ESPAP_SetAP>:

void ESPAP_SetAP(const char* ssid, const char* pwd) {
 8000754:	b580      	push	{r7, lr}
 8000756:	b0a4      	sub	sp, #144	@ 0x90
 8000758:	af02      	add	r7, sp, #8
 800075a:	6078      	str	r0, [r7, #4]
 800075c:	6039      	str	r1, [r7, #0]
    char cmd[128];

    if (!pwd || pwd[0]=='\0')
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d003      	beq.n	800076c <ESPAP_SetAP+0x18>
 8000764:	683b      	ldr	r3, [r7, #0]
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d107      	bne.n	800077c <ESPAP_SetAP+0x28>
        snprintf(cmd, sizeof(cmd), "AT+CWSAP=\"%s\",\"\",5,3\r\n", ssid);
 800076c:	f107 0008 	add.w	r0, r7, #8
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4a0d      	ldr	r2, [pc, #52]	@ (80007a8 <ESPAP_SetAP+0x54>)
 8000774:	2180      	movs	r1, #128	@ 0x80
 8000776:	f004 fed7 	bl	8005528 <sniprintf>
 800077a:	e008      	b.n	800078e <ESPAP_SetAP+0x3a>
    else
        snprintf(cmd, sizeof(cmd), "AT+CWSAP=\"%s\",\"%s\",5,3\r\n", ssid, pwd);
 800077c:	f107 0008 	add.w	r0, r7, #8
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	9300      	str	r3, [sp, #0]
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	4a09      	ldr	r2, [pc, #36]	@ (80007ac <ESPAP_SetAP+0x58>)
 8000788:	2180      	movs	r1, #128	@ 0x80
 800078a:	f004 fecd 	bl	8005528 <sniprintf>

    esp_send_raw(cmd);
 800078e:	f107 0308 	add.w	r3, r7, #8
 8000792:	4618      	mov	r0, r3
 8000794:	f7ff ff98 	bl	80006c8 <esp_send_raw>
    HAL_Delay(3000); // important
 8000798:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800079c:	f000 fdfc 	bl	8001398 <HAL_Delay>
}
 80007a0:	bf00      	nop
 80007a2:	3788      	adds	r7, #136	@ 0x88
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	08005ecc 	.word	0x08005ecc
 80007ac:	08005ee4 	.word	0x08005ee4

080007b0 <ESPAP_EnableMUX>:

void ESPAP_EnableMUX(void) {
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
    esp_send_raw("AT+CIPMUX=1\r\n");
 80007b4:	4802      	ldr	r0, [pc, #8]	@ (80007c0 <ESPAP_EnableMUX+0x10>)
 80007b6:	f7ff ff87 	bl	80006c8 <esp_send_raw>
}
 80007ba:	bf00      	nop
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	08005f00 	.word	0x08005f00

080007c4 <ESPAP_StartServer>:

void ESPAP_StartServer(uint16_t port) {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b092      	sub	sp, #72	@ 0x48
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	4603      	mov	r3, r0
 80007cc:	80fb      	strh	r3, [r7, #6]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+CIPSERVER=1,%u\r\n", port);
 80007ce:	88fb      	ldrh	r3, [r7, #6]
 80007d0:	f107 0008 	add.w	r0, r7, #8
 80007d4:	4a08      	ldr	r2, [pc, #32]	@ (80007f8 <ESPAP_StartServer+0x34>)
 80007d6:	2140      	movs	r1, #64	@ 0x40
 80007d8:	f004 fea6 	bl	8005528 <sniprintf>
    esp_send_raw(cmd);
 80007dc:	f107 0308 	add.w	r3, r7, #8
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ff71 	bl	80006c8 <esp_send_raw>
    HAL_Delay(500);
 80007e6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007ea:	f000 fdd5 	bl	8001398 <HAL_Delay>
}
 80007ee:	bf00      	nop
 80007f0:	3748      	adds	r7, #72	@ 0x48
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	08005f10 	.word	0x08005f10

080007fc <ESPAP_UpdateDistance>:

void ESPAP_UpdateDistance(uint32_t d) {
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
    latest_distance_cm = d;
 8000804:	4a04      	ldr	r2, [pc, #16]	@ (8000818 <ESPAP_UpdateDistance+0x1c>)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	6013      	str	r3, [r2, #0]
}
 800080a:	bf00      	nop
 800080c:	370c      	adds	r7, #12
 800080e:	46bd      	mov	sp, r7
 8000810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	20000080 	.word	0x20000080

0800081c <reply_with_distance>:

/* -------- Send Webpage -------- */
static void reply_with_distance(int linkid) {
 800081c:	b580      	push	{r7, lr}
 800081e:	b0d6      	sub	sp, #344	@ 0x158
 8000820:	af02      	add	r7, sp, #8
 8000822:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8000826:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800082a:	6018      	str	r0, [r3, #0]
    char body[256];

    int len = snprintf(
 800082c:	4b21      	ldr	r3, [pc, #132]	@ (80008b4 <reply_with_distance+0x98>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8000834:	4a20      	ldr	r2, [pc, #128]	@ (80008b8 <reply_with_distance+0x9c>)
 8000836:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800083a:	f004 fe75 	bl	8005528 <sniprintf>
 800083e:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
        "</html>",
        (unsigned long)latest_distance_cm
    );

    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+CIPSEND=%d,%d\r\n", linkid, len);
 8000842:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8000846:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800084a:	f107 000c 	add.w	r0, r7, #12
 800084e:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8000852:	9200      	str	r2, [sp, #0]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4a19      	ldr	r2, [pc, #100]	@ (80008bc <reply_with_distance+0xa0>)
 8000858:	2140      	movs	r1, #64	@ 0x40
 800085a:	f004 fe65 	bl	8005528 <sniprintf>

    esp_send_raw(cmd);
 800085e:	f107 030c 	add.w	r3, r7, #12
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff ff30 	bl	80006c8 <esp_send_raw>
    HAL_Delay(60);
 8000868:	203c      	movs	r0, #60	@ 0x3c
 800086a:	f000 fd95 	bl	8001398 <HAL_Delay>

    HAL_UART_Transmit(esp_huart, (uint8_t *)body, len, 1000);
 800086e:	4b14      	ldr	r3, [pc, #80]	@ (80008c0 <reply_with_distance+0xa4>)
 8000870:	6818      	ldr	r0, [r3, #0]
 8000872:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8000876:	b29a      	uxth	r2, r3
 8000878:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 800087c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000880:	f003 fab6 	bl	8003df0 <HAL_UART_Transmit>

    HAL_Delay(20);
 8000884:	2014      	movs	r0, #20
 8000886:	f000 fd87 	bl	8001398 <HAL_Delay>

    snprintf(cmd, sizeof(cmd), "AT+CIPCLOSE=%d\r\n", linkid);
 800088a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800088e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8000892:	f107 000c 	add.w	r0, r7, #12
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4a0a      	ldr	r2, [pc, #40]	@ (80008c4 <reply_with_distance+0xa8>)
 800089a:	2140      	movs	r1, #64	@ 0x40
 800089c:	f004 fe44 	bl	8005528 <sniprintf>
    esp_send_raw(cmd);
 80008a0:	f107 030c 	add.w	r3, r7, #12
 80008a4:	4618      	mov	r0, r3
 80008a6:	f7ff ff0f 	bl	80006c8 <esp_send_raw>
}
 80008aa:	bf00      	nop
 80008ac:	f507 77a8 	add.w	r7, r7, #336	@ 0x150
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	20000080 	.word	0x20000080
 80008b8:	08005f24 	.word	0x08005f24
 80008bc:	08005f90 	.word	0x08005f90
 80008c0:	2000007c 	.word	0x2000007c
 80008c4:	08005fa4 	.word	0x08005fa4

080008c8 <process_rx_stream>:

/* -------- Process +IPD -------- */
static void process_rx_stream(void) {
 80008c8:	b590      	push	{r4, r7, lr}
 80008ca:	b087      	sub	sp, #28
 80008cc:	af00      	add	r7, sp, #0
    while (rx_count() > 5) {
 80008ce:	e0a6      	b.n	8000a1e <process_rx_stream+0x156>
        uint16_t cnt = rx_count();
 80008d0:	f7ff fe90 	bl	80005f4 <rx_count>
 80008d4:	4603      	mov	r3, r0
 80008d6:	80fb      	strh	r3, [r7, #6]
        uint16_t i;
        uint8_t found = 0;
 80008d8:	2300      	movs	r3, #0
 80008da:	757b      	strb	r3, [r7, #21]

        for (i = 0; i + 4 < cnt; i++) {
 80008dc:	2300      	movs	r3, #0
 80008de:	82fb      	strh	r3, [r7, #22]
 80008e0:	e030      	b.n	8000944 <process_rx_stream+0x7c>
            if (rx_peek_char(i)=='+' &&
 80008e2:	8afb      	ldrh	r3, [r7, #22]
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff fead 	bl	8000644 <rx_peek_char>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b2b      	cmp	r3, #43	@ 0x2b
 80008ee:	d126      	bne.n	800093e <process_rx_stream+0x76>
                rx_peek_char(i+1)=='I' &&
 80008f0:	8afb      	ldrh	r3, [r7, #22]
 80008f2:	3301      	adds	r3, #1
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	4618      	mov	r0, r3
 80008f8:	f7ff fea4 	bl	8000644 <rx_peek_char>
 80008fc:	4603      	mov	r3, r0
            if (rx_peek_char(i)=='+' &&
 80008fe:	2b49      	cmp	r3, #73	@ 0x49
 8000900:	d11d      	bne.n	800093e <process_rx_stream+0x76>
                rx_peek_char(i+2)=='P' &&
 8000902:	8afb      	ldrh	r3, [r7, #22]
 8000904:	3302      	adds	r3, #2
 8000906:	b29b      	uxth	r3, r3
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff fe9b 	bl	8000644 <rx_peek_char>
 800090e:	4603      	mov	r3, r0
                rx_peek_char(i+1)=='I' &&
 8000910:	2b50      	cmp	r3, #80	@ 0x50
 8000912:	d114      	bne.n	800093e <process_rx_stream+0x76>
                rx_peek_char(i+3)=='D' &&
 8000914:	8afb      	ldrh	r3, [r7, #22]
 8000916:	3303      	adds	r3, #3
 8000918:	b29b      	uxth	r3, r3
 800091a:	4618      	mov	r0, r3
 800091c:	f7ff fe92 	bl	8000644 <rx_peek_char>
 8000920:	4603      	mov	r3, r0
                rx_peek_char(i+2)=='P' &&
 8000922:	2b44      	cmp	r3, #68	@ 0x44
 8000924:	d10b      	bne.n	800093e <process_rx_stream+0x76>
                rx_peek_char(i+4)==',') {
 8000926:	8afb      	ldrh	r3, [r7, #22]
 8000928:	3304      	adds	r3, #4
 800092a:	b29b      	uxth	r3, r3
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff fe89 	bl	8000644 <rx_peek_char>
 8000932:	4603      	mov	r3, r0
                rx_peek_char(i+3)=='D' &&
 8000934:	2b2c      	cmp	r3, #44	@ 0x2c
 8000936:	d102      	bne.n	800093e <process_rx_stream+0x76>
                found = 1;
 8000938:	2301      	movs	r3, #1
 800093a:	757b      	strb	r3, [r7, #21]
                break;
 800093c:	e007      	b.n	800094e <process_rx_stream+0x86>
        for (i = 0; i + 4 < cnt; i++) {
 800093e:	8afb      	ldrh	r3, [r7, #22]
 8000940:	3301      	adds	r3, #1
 8000942:	82fb      	strh	r3, [r7, #22]
 8000944:	8afb      	ldrh	r3, [r7, #22]
 8000946:	1d1a      	adds	r2, r3, #4
 8000948:	88fb      	ldrh	r3, [r7, #6]
 800094a:	429a      	cmp	r2, r3
 800094c:	dbc9      	blt.n	80008e2 <process_rx_stream+0x1a>
            }
        }

        if (!found) {
 800094e:	7d7b      	ldrb	r3, [r7, #21]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d110      	bne.n	8000976 <process_rx_stream+0xae>
            if (cnt > 5)
 8000954:	88fb      	ldrh	r3, [r7, #6]
 8000956:	2b05      	cmp	r3, #5
 8000958:	d968      	bls.n	8000a2c <process_rx_stream+0x164>
                for (uint16_t k = 0; k < cnt - 5; k++) rx_pop();
 800095a:	2300      	movs	r3, #0
 800095c:	827b      	strh	r3, [r7, #18]
 800095e:	e004      	b.n	800096a <process_rx_stream+0xa2>
 8000960:	f7ff fe90 	bl	8000684 <rx_pop>
 8000964:	8a7b      	ldrh	r3, [r7, #18]
 8000966:	3301      	adds	r3, #1
 8000968:	827b      	strh	r3, [r7, #18]
 800096a:	8a7a      	ldrh	r2, [r7, #18]
 800096c:	88fb      	ldrh	r3, [r7, #6]
 800096e:	3b05      	subs	r3, #5
 8000970:	429a      	cmp	r2, r3
 8000972:	dbf5      	blt.n	8000960 <process_rx_stream+0x98>
            break;
 8000974:	e05a      	b.n	8000a2c <process_rx_stream+0x164>
        }

        for (uint16_t k = 0; k < i; k++) rx_pop();
 8000976:	2300      	movs	r3, #0
 8000978:	823b      	strh	r3, [r7, #16]
 800097a:	e004      	b.n	8000986 <process_rx_stream+0xbe>
 800097c:	f7ff fe82 	bl	8000684 <rx_pop>
 8000980:	8a3b      	ldrh	r3, [r7, #16]
 8000982:	3301      	adds	r3, #1
 8000984:	823b      	strh	r3, [r7, #16]
 8000986:	8a3a      	ldrh	r2, [r7, #16]
 8000988:	8afb      	ldrh	r3, [r7, #22]
 800098a:	429a      	cmp	r2, r3
 800098c:	d3f6      	bcc.n	800097c <process_rx_stream+0xb4>
        for (int k = 0; k < 5; k++) rx_pop();
 800098e:	2300      	movs	r3, #0
 8000990:	60fb      	str	r3, [r7, #12]
 8000992:	e004      	b.n	800099e <process_rx_stream+0xd6>
 8000994:	f7ff fe76 	bl	8000684 <rx_pop>
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	3301      	adds	r3, #1
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	2b04      	cmp	r3, #4
 80009a2:	ddf7      	ble.n	8000994 <process_rx_stream+0xcc>

        int linkid = 0;
 80009a4:	2300      	movs	r3, #0
 80009a6:	60bb      	str	r3, [r7, #8]
        while (rx_count() && rx_peek_char(0)>='0' && rx_peek_char(0)<='9')
 80009a8:	e00b      	b.n	80009c2 <process_rx_stream+0xfa>
            linkid = linkid * 10 + (rx_pop() - '0');
 80009aa:	68ba      	ldr	r2, [r7, #8]
 80009ac:	4613      	mov	r3, r2
 80009ae:	009b      	lsls	r3, r3, #2
 80009b0:	4413      	add	r3, r2
 80009b2:	005b      	lsls	r3, r3, #1
 80009b4:	461c      	mov	r4, r3
 80009b6:	f7ff fe65 	bl	8000684 <rx_pop>
 80009ba:	4603      	mov	r3, r0
 80009bc:	3b30      	subs	r3, #48	@ 0x30
 80009be:	4423      	add	r3, r4
 80009c0:	60bb      	str	r3, [r7, #8]
        while (rx_count() && rx_peek_char(0)>='0' && rx_peek_char(0)<='9')
 80009c2:	f7ff fe17 	bl	80005f4 <rx_count>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d00b      	beq.n	80009e4 <process_rx_stream+0x11c>
 80009cc:	2000      	movs	r0, #0
 80009ce:	f7ff fe39 	bl	8000644 <rx_peek_char>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b2f      	cmp	r3, #47	@ 0x2f
 80009d6:	d905      	bls.n	80009e4 <process_rx_stream+0x11c>
 80009d8:	2000      	movs	r0, #0
 80009da:	f7ff fe33 	bl	8000644 <rx_peek_char>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b39      	cmp	r3, #57	@ 0x39
 80009e2:	d9e2      	bls.n	80009aa <process_rx_stream+0xe2>

        if (rx_count() && rx_peek_char(0)==',') rx_pop();
 80009e4:	f7ff fe06 	bl	80005f4 <rx_count>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d00d      	beq.n	8000a0a <process_rx_stream+0x142>
 80009ee:	2000      	movs	r0, #0
 80009f0:	f7ff fe28 	bl	8000644 <rx_peek_char>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b2c      	cmp	r3, #44	@ 0x2c
 80009f8:	d107      	bne.n	8000a0a <process_rx_stream+0x142>
 80009fa:	f7ff fe43 	bl	8000684 <rx_pop>

        while (rx_count()) {
 80009fe:	e004      	b.n	8000a0a <process_rx_stream+0x142>
            if (rx_pop()==':') break;
 8000a00:	f7ff fe40 	bl	8000684 <rx_pop>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b3a      	cmp	r3, #58	@ 0x3a
 8000a08:	d005      	beq.n	8000a16 <process_rx_stream+0x14e>
        while (rx_count()) {
 8000a0a:	f7ff fdf3 	bl	80005f4 <rx_count>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d1f5      	bne.n	8000a00 <process_rx_stream+0x138>
 8000a14:	e000      	b.n	8000a18 <process_rx_stream+0x150>
            if (rx_pop()==':') break;
 8000a16:	bf00      	nop
        }

        reply_with_distance(linkid);
 8000a18:	68b8      	ldr	r0, [r7, #8]
 8000a1a:	f7ff feff 	bl	800081c <reply_with_distance>
    while (rx_count() > 5) {
 8000a1e:	f7ff fde9 	bl	80005f4 <rx_count>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b05      	cmp	r3, #5
 8000a26:	f63f af53 	bhi.w	80008d0 <process_rx_stream+0x8>
    }
}
 8000a2a:	e000      	b.n	8000a2e <process_rx_stream+0x166>
            break;
 8000a2c:	bf00      	nop
}
 8000a2e:	bf00      	nop
 8000a30:	371c      	adds	r7, #28
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd90      	pop	{r4, r7, pc}

08000a36 <ESPAP_HandleUARTByte>:

/* -------- Byte Callback -------- */
void ESPAP_HandleUARTByte(uint8_t b) {
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b082      	sub	sp, #8
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	71fb      	strb	r3, [r7, #7]
    rx_push(b);
 8000a40:	79fb      	ldrb	r3, [r7, #7]
 8000a42:	4618      	mov	r0, r3
 8000a44:	f7ff fdb2 	bl	80005ac <rx_push>
    process_rx_stream();
 8000a48:	f7ff ff3e 	bl	80008c8 <process_rx_stream>
}
 8000a4c:	bf00      	nop
 8000a4e:	3708      	adds	r7, #8
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}

08000a54 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  HAL_Init();
 8000a58:	f000 fc29 	bl	80012ae <HAL_Init>
  SystemClock_Config();
 8000a5c:	f000 f864 	bl	8000b28 <SystemClock_Config>
  MX_GPIO_Init();
 8000a60:	f000 f928 	bl	8000cb4 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000a64:	f000 f8a6 	bl	8000bb4 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000a68:	f000 f8f4 	bl	8000c54 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 --------------------------------------------------------*/

  /* 1) Initialize microsecond delay */
  DWT_Delay_Init();
 8000a6c:	f000 fae2 	bl	8001034 <DWT_Delay_Init>

  /* 2) Initialize Ultrasonic Trigger pin + Timer */
  Ultrasonic_Init(&htim3, TRIG_GPIO_Port, TRIG_Pin);
 8000a70:	2220      	movs	r2, #32
 8000a72:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8000a76:	4826      	ldr	r0, [pc, #152]	@ (8000b10 <main+0xbc>)
 8000a78:	f000 fb20 	bl	80010bc <Ultrasonic_Init>

  /* 3) Start TIM3 Input Capture interrupt */
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	4824      	ldr	r0, [pc, #144]	@ (8000b10 <main+0xbc>)
 8000a80:	f002 fb78 	bl	8003174 <HAL_TIM_IC_Start_IT>

  /* 4) Initialize ESP module */
  ESPAP_Init(&huart2);
 8000a84:	4823      	ldr	r0, [pc, #140]	@ (8000b14 <main+0xc0>)
 8000a86:	f7ff fe37 	bl	80006f8 <ESPAP_Init>

  /* Start receiving UART bytes */
  HAL_UART_Receive_IT(&huart2, &esp_rx_tmp, 1);
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	4922      	ldr	r1, [pc, #136]	@ (8000b18 <main+0xc4>)
 8000a8e:	4821      	ldr	r0, [pc, #132]	@ (8000b14 <main+0xc0>)
 8000a90:	f003 fa38 	bl	8003f04 <HAL_UART_Receive_IT>

  /* Reset and Configure ESP8266 in AP Mode */
  ESPAP_Reset();
 8000a94:	f7ff fe40 	bl	8000718 <ESPAP_Reset>
  HAL_Delay(1500);
 8000a98:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000a9c:	f000 fc7c 	bl	8001398 <HAL_Delay>

  ESPAP_SendAT();
 8000aa0:	f7ff fe44 	bl	800072c <ESPAP_SendAT>
  HAL_Delay(500);
 8000aa4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000aa8:	f000 fc76 	bl	8001398 <HAL_Delay>

  ESPAP_SetAPMode(); // CWMODE=2
 8000aac:	f7ff fe48 	bl	8000740 <ESPAP_SetAPMode>
  HAL_Delay(500);
 8000ab0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ab4:	f000 fc70 	bl	8001398 <HAL_Delay>

  // AP Name = UltrasonicESP, Password = ""
  ESPAP_SetAP("UltrasonicESP", "");
 8000ab8:	4918      	ldr	r1, [pc, #96]	@ (8000b1c <main+0xc8>)
 8000aba:	4819      	ldr	r0, [pc, #100]	@ (8000b20 <main+0xcc>)
 8000abc:	f7ff fe4a 	bl	8000754 <ESPAP_SetAP>
  HAL_Delay(1000);
 8000ac0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ac4:	f000 fc68 	bl	8001398 <HAL_Delay>

  ESPAP_EnableMUX();
 8000ac8:	f7ff fe72 	bl	80007b0 <ESPAP_EnableMUX>
  HAL_Delay(500);
 8000acc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ad0:	f000 fc62 	bl	8001398 <HAL_Delay>

  ESPAP_StartServer(80);
 8000ad4:	2050      	movs	r0, #80	@ 0x50
 8000ad6:	f7ff fe75 	bl	80007c4 <ESPAP_StartServer>
  HAL_Delay(1000);
 8000ada:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ade:	f000 fc5b 	bl	8001398 <HAL_Delay>

  while (1)
  {
    /* USER CODE BEGIN WHILE */

    distance_cm = Ultrasonic_Measure();
 8000ae2:	f000 fb07 	bl	80010f4 <Ultrasonic_Measure>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	4a0e      	ldr	r2, [pc, #56]	@ (8000b24 <main+0xd0>)
 8000aea:	6013      	str	r3, [r2, #0]
    if (distance_cm == 0xFFFFFFFF)
 8000aec:	4b0d      	ldr	r3, [pc, #52]	@ (8000b24 <main+0xd0>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000af4:	d102      	bne.n	8000afc <main+0xa8>
      distance_cm = 0;
 8000af6:	4b0b      	ldr	r3, [pc, #44]	@ (8000b24 <main+0xd0>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]

    ESPAP_UpdateDistance(distance_cm);
 8000afc:	4b09      	ldr	r3, [pc, #36]	@ (8000b24 <main+0xd0>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4618      	mov	r0, r3
 8000b02:	f7ff fe7b 	bl	80007fc <ESPAP_UpdateDistance>

    HAL_Delay(300);  // 3 samples per second
 8000b06:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000b0a:	f000 fc45 	bl	8001398 <HAL_Delay>
    distance_cm = Ultrasonic_Measure();
 8000b0e:	e7e8      	b.n	8000ae2 <main+0x8e>
 8000b10:	20000488 	.word	0x20000488
 8000b14:	200004d4 	.word	0x200004d4
 8000b18:	2000055c 	.word	0x2000055c
 8000b1c:	08005fb8 	.word	0x08005fb8
 8000b20:	08005fbc 	.word	0x08005fbc
 8000b24:	20000560 	.word	0x20000560

08000b28 <SystemClock_Config>:

/* ------------------------------------------------------------- */
/* System Clock Configuration                                    */
/* ------------------------------------------------------------- */
void SystemClock_Config(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b096      	sub	sp, #88	@ 0x58
 8000b2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b2e:	f107 0314 	add.w	r3, r7, #20
 8000b32:	2244      	movs	r2, #68	@ 0x44
 8000b34:	2100      	movs	r1, #0
 8000b36:	4618      	mov	r0, r3
 8000b38:	f004 fd2c 	bl	8005594 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b3c:	463b      	mov	r3, r7
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	605a      	str	r2, [r3, #4]
 8000b44:	609a      	str	r2, [r3, #8]
 8000b46:	60da      	str	r2, [r3, #12]
 8000b48:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b4a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000b4e:	f000 ffa7 	bl	8001aa0 <HAL_PWREx_ControlVoltageScaling>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <SystemClock_Config+0x34>
    Error_Handler();
 8000b58:	f000 f908 	bl	8000d6c <Error_Handler>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000b5c:	2310      	movs	r3, #16
 8000b5e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000b60:	2301      	movs	r3, #1
 8000b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000b64:	2300      	movs	r3, #0
 8000b66:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000b68:	2360      	movs	r3, #96	@ 0x60
 8000b6a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	4618      	mov	r0, r3
 8000b76:	f000 ffe9 	bl	8001b4c <HAL_RCC_OscConfig>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <SystemClock_Config+0x5c>
    Error_Handler();
 8000b80:	f000 f8f4 	bl	8000d6c <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000b84:	230f      	movs	r3, #15
 8000b86:	603b      	str	r3, [r7, #0]
                              | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b90:	2300      	movs	r3, #0
 8000b92:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b94:	2300      	movs	r3, #0
 8000b96:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b98:	463b      	mov	r3, r7
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f001 fbb1 	bl	8002304 <HAL_RCC_ClockConfig>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <SystemClock_Config+0x84>
    Error_Handler();
 8000ba8:	f000 f8e0 	bl	8000d6c <Error_Handler>
}
 8000bac:	bf00      	nop
 8000bae:	3758      	adds	r7, #88	@ 0x58
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}

08000bb4 <MX_TIM3_Init>:

/* ------------------------------------------------------------- */
/* TIM3 Initialization                                            */
/* ------------------------------------------------------------- */
static void MX_TIM3_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b088      	sub	sp, #32
 8000bb8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bba:	f107 0314 	add.w	r3, r7, #20
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	605a      	str	r2, [r3, #4]
 8000bc4:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000bc6:	1d3b      	adds	r3, r7, #4
 8000bc8:	2200      	movs	r2, #0
 8000bca:	601a      	str	r2, [r3, #0]
 8000bcc:	605a      	str	r2, [r3, #4]
 8000bce:	609a      	str	r2, [r3, #8]
 8000bd0:	60da      	str	r2, [r3, #12]

  htim3.Instance = TIM3;
 8000bd2:	4b1e      	ldr	r3, [pc, #120]	@ (8000c4c <MX_TIM3_Init+0x98>)
 8000bd4:	4a1e      	ldr	r2, [pc, #120]	@ (8000c50 <MX_TIM3_Init+0x9c>)
 8000bd6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;     // 1MHz = 1s tick
 8000bd8:	4b1c      	ldr	r3, [pc, #112]	@ (8000c4c <MX_TIM3_Init+0x98>)
 8000bda:	224f      	movs	r2, #79	@ 0x4f
 8000bdc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bde:	4b1b      	ldr	r3, [pc, #108]	@ (8000c4c <MX_TIM3_Init+0x98>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000be4:	4b19      	ldr	r3, [pc, #100]	@ (8000c4c <MX_TIM3_Init+0x98>)
 8000be6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000bea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bec:	4b17      	ldr	r3, [pc, #92]	@ (8000c4c <MX_TIM3_Init+0x98>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bf2:	4b16      	ldr	r3, [pc, #88]	@ (8000c4c <MX_TIM3_Init+0x98>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	619a      	str	r2, [r3, #24]

  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8000bf8:	4814      	ldr	r0, [pc, #80]	@ (8000c4c <MX_TIM3_Init+0x98>)
 8000bfa:	f002 fa63 	bl	80030c4 <HAL_TIM_IC_Init>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_TIM3_Init+0x54>
    Error_Handler();
 8000c04:	f000 f8b2 	bl	8000d6c <Error_Handler>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode     = TIM_MASTERSLAVEMODE_DISABLE;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	61fb      	str	r3, [r7, #28]
  HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 8000c10:	f107 0314 	add.w	r3, r7, #20
 8000c14:	4619      	mov	r1, r3
 8000c16:	480d      	ldr	r0, [pc, #52]	@ (8000c4c <MX_TIM3_Init+0x98>)
 8000c18:	f002 fff6 	bl	8003c08 <HAL_TIMEx_MasterConfigSynchronization>

  sConfigIC.ICPolarity  = TIM_INPUTCHANNELPOLARITY_RISING;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000c20:	2301      	movs	r3, #1
 8000c22:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000c24:	2300      	movs	r3, #0
 8000c26:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter    = 0;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	613b      	str	r3, [r7, #16]

  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000c2c:	1d3b      	adds	r3, r7, #4
 8000c2e:	2200      	movs	r2, #0
 8000c30:	4619      	mov	r1, r3
 8000c32:	4806      	ldr	r0, [pc, #24]	@ (8000c4c <MX_TIM3_Init+0x98>)
 8000c34:	f002 fcef 	bl	8003616 <HAL_TIM_IC_ConfigChannel>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_TIM3_Init+0x8e>
    Error_Handler();
 8000c3e:	f000 f895 	bl	8000d6c <Error_Handler>
}
 8000c42:	bf00      	nop
 8000c44:	3720      	adds	r7, #32
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000488 	.word	0x20000488
 8000c50:	40000400 	.word	0x40000400

08000c54 <MX_USART2_UART_Init>:

/* ------------------------------------------------------------- */
/* UART2 Initialization                                           */
/* ------------------------------------------------------------- */
static void MX_USART2_UART_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8000c58:	4b14      	ldr	r3, [pc, #80]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c5a:	4a15      	ldr	r2, [pc, #84]	@ (8000cb0 <MX_USART2_UART_Init+0x5c>)
 8000c5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate   = 115200;
 8000c5e:	4b13      	ldr	r3, [pc, #76]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c66:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits   = UART_STOPBITS_1;
 8000c6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity     = UART_PARITY_NONE;
 8000c72:	4b0e      	ldr	r3, [pc, #56]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode       = UART_MODE_TX_RX;
 8000c78:	4b0c      	ldr	r3, [pc, #48]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c7a:	220c      	movs	r2, #12
 8000c7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8000c7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c84:	4b09      	ldr	r3, [pc, #36]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c8a:	4b08      	ldr	r3, [pc, #32]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c90:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	625a      	str	r2, [r3, #36]	@ 0x24

  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c96:	4805      	ldr	r0, [pc, #20]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c98:	f003 f85c 	bl	8003d54 <HAL_UART_Init>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <MX_USART2_UART_Init+0x52>
    Error_Handler();
 8000ca2:	f000 f863 	bl	8000d6c <Error_Handler>
}
 8000ca6:	bf00      	nop
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	200004d4 	.word	0x200004d4
 8000cb0:	40004400 	.word	0x40004400

08000cb4 <MX_GPIO_Init>:

/* ------------------------------------------------------------- */
/* GPIO Initialization                                            */
/* ------------------------------------------------------------- */
static void MX_GPIO_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b086      	sub	sp, #24
 8000cb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cba:	1d3b      	adds	r3, r7, #4
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	605a      	str	r2, [r3, #4]
 8000cc2:	609a      	str	r2, [r3, #8]
 8000cc4:	60da      	str	r2, [r3, #12]
 8000cc6:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc8:	4b11      	ldr	r3, [pc, #68]	@ (8000d10 <MX_GPIO_Init+0x5c>)
 8000cca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ccc:	4a10      	ldr	r2, [pc, #64]	@ (8000d10 <MX_GPIO_Init+0x5c>)
 8000cce:	f043 0301 	orr.w	r3, r3, #1
 8000cd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8000d10 <MX_GPIO_Init+0x5c>)
 8000cd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cd8:	f003 0301 	and.w	r3, r3, #1
 8000cdc:	603b      	str	r3, [r7, #0]
 8000cde:	683b      	ldr	r3, [r7, #0]

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	2120      	movs	r1, #32
 8000ce4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ce8:	f000 feb4 	bl	8001a54 <HAL_GPIO_WritePin>

  /* TRIG Pin: PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000cec:	2320      	movs	r3, #32
 8000cee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cfc:	1d3b      	adds	r3, r7, #4
 8000cfe:	4619      	mov	r1, r3
 8000d00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d04:	f000 fcfc 	bl	8001700 <HAL_GPIO_Init>
}
 8000d08:	bf00      	nop
 8000d0a:	3718      	adds	r7, #24
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	40021000 	.word	0x40021000

08000d14 <HAL_TIM_IC_CaptureCallback>:

/* ------------------------------------------------------------- */
/* Callback handlers                                             */
/* ------------------------------------------------------------- */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a04      	ldr	r2, [pc, #16]	@ (8000d34 <HAL_TIM_IC_CaptureCallback+0x20>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d102      	bne.n	8000d2c <HAL_TIM_IC_CaptureCallback+0x18>
    Ultrasonic_IC_CaptureCallback(htim);
 8000d26:	6878      	ldr	r0, [r7, #4]
 8000d28:	f000 fa48 	bl	80011bc <Ultrasonic_IC_CaptureCallback>
}
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	40000400 	.word	0x40000400

08000d38 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  if (huart == &huart2)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	4a08      	ldr	r2, [pc, #32]	@ (8000d64 <HAL_UART_RxCpltCallback+0x2c>)
 8000d44:	4293      	cmp	r3, r2
 8000d46:	d109      	bne.n	8000d5c <HAL_UART_RxCpltCallback+0x24>
  {
    ESPAP_HandleUARTByte(esp_rx_tmp);
 8000d48:	4b07      	ldr	r3, [pc, #28]	@ (8000d68 <HAL_UART_RxCpltCallback+0x30>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f7ff fe72 	bl	8000a36 <ESPAP_HandleUARTByte>
    HAL_UART_Receive_IT(&huart2, &esp_rx_tmp, 1);
 8000d52:	2201      	movs	r2, #1
 8000d54:	4904      	ldr	r1, [pc, #16]	@ (8000d68 <HAL_UART_RxCpltCallback+0x30>)
 8000d56:	4803      	ldr	r0, [pc, #12]	@ (8000d64 <HAL_UART_RxCpltCallback+0x2c>)
 8000d58:	f003 f8d4 	bl	8003f04 <HAL_UART_Receive_IT>
  }
}
 8000d5c:	bf00      	nop
 8000d5e:	3708      	adds	r7, #8
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	200004d4 	.word	0x200004d4
 8000d68:	2000055c 	.word	0x2000055c

08000d6c <Error_Handler>:

/* ------------------------------------------------------------- */
void Error_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d70:	b672      	cpsid	i
}
 8000d72:	bf00      	nop
  __disable_irq();
  while (1) {}
 8000d74:	bf00      	nop
 8000d76:	e7fd      	b.n	8000d74 <Error_Handler+0x8>

08000d78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000dbc <HAL_MspInit+0x44>)
 8000d80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d82:	4a0e      	ldr	r2, [pc, #56]	@ (8000dbc <HAL_MspInit+0x44>)
 8000d84:	f043 0301 	orr.w	r3, r3, #1
 8000d88:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000dbc <HAL_MspInit+0x44>)
 8000d8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d8e:	f003 0301 	and.w	r3, r3, #1
 8000d92:	607b      	str	r3, [r7, #4]
 8000d94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d96:	4b09      	ldr	r3, [pc, #36]	@ (8000dbc <HAL_MspInit+0x44>)
 8000d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d9a:	4a08      	ldr	r2, [pc, #32]	@ (8000dbc <HAL_MspInit+0x44>)
 8000d9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000da0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000da2:	4b06      	ldr	r3, [pc, #24]	@ (8000dbc <HAL_MspInit+0x44>)
 8000da4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000da6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000daa:	603b      	str	r3, [r7, #0]
 8000dac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dae:	bf00      	nop
 8000db0:	370c      	adds	r7, #12
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	40021000 	.word	0x40021000

08000dc0 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b08a      	sub	sp, #40	@ 0x28
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 0314 	add.w	r3, r7, #20
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a1b      	ldr	r2, [pc, #108]	@ (8000e4c <HAL_TIM_IC_MspInit+0x8c>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d130      	bne.n	8000e44 <HAL_TIM_IC_MspInit+0x84>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000de2:	4b1b      	ldr	r3, [pc, #108]	@ (8000e50 <HAL_TIM_IC_MspInit+0x90>)
 8000de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000de6:	4a1a      	ldr	r2, [pc, #104]	@ (8000e50 <HAL_TIM_IC_MspInit+0x90>)
 8000de8:	f043 0302 	orr.w	r3, r3, #2
 8000dec:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dee:	4b18      	ldr	r3, [pc, #96]	@ (8000e50 <HAL_TIM_IC_MspInit+0x90>)
 8000df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000df2:	f003 0302 	and.w	r3, r3, #2
 8000df6:	613b      	str	r3, [r7, #16]
 8000df8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfa:	4b15      	ldr	r3, [pc, #84]	@ (8000e50 <HAL_TIM_IC_MspInit+0x90>)
 8000dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dfe:	4a14      	ldr	r2, [pc, #80]	@ (8000e50 <HAL_TIM_IC_MspInit+0x90>)
 8000e00:	f043 0301 	orr.w	r3, r3, #1
 8000e04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e06:	4b12      	ldr	r3, [pc, #72]	@ (8000e50 <HAL_TIM_IC_MspInit+0x90>)
 8000e08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e0a:	f003 0301 	and.w	r3, r3, #1
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000e12:	2340      	movs	r3, #64	@ 0x40
 8000e14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e16:	2302      	movs	r3, #2
 8000e18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000e22:	2302      	movs	r3, #2
 8000e24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e26:	f107 0314 	add.w	r3, r7, #20
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e30:	f000 fc66 	bl	8001700 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000e34:	2200      	movs	r2, #0
 8000e36:	2100      	movs	r1, #0
 8000e38:	201d      	movs	r0, #29
 8000e3a:	f000 fbac 	bl	8001596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000e3e:	201d      	movs	r0, #29
 8000e40:	f000 fbc5 	bl	80015ce <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000e44:	bf00      	nop
 8000e46:	3728      	adds	r7, #40	@ 0x28
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	40000400 	.word	0x40000400
 8000e50:	40021000 	.word	0x40021000

08000e54 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b0ac      	sub	sp, #176	@ 0xb0
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e5c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]
 8000e64:	605a      	str	r2, [r3, #4]
 8000e66:	609a      	str	r2, [r3, #8]
 8000e68:	60da      	str	r2, [r3, #12]
 8000e6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e6c:	f107 0314 	add.w	r3, r7, #20
 8000e70:	2288      	movs	r2, #136	@ 0x88
 8000e72:	2100      	movs	r1, #0
 8000e74:	4618      	mov	r0, r3
 8000e76:	f004 fb8d 	bl	8005594 <memset>
  if(huart->Instance==USART2)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a25      	ldr	r2, [pc, #148]	@ (8000f14 <HAL_UART_MspInit+0xc0>)
 8000e80:	4293      	cmp	r3, r2
 8000e82:	d143      	bne.n	8000f0c <HAL_UART_MspInit+0xb8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000e84:	2302      	movs	r3, #2
 8000e86:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e8c:	f107 0314 	add.w	r3, r7, #20
 8000e90:	4618      	mov	r0, r3
 8000e92:	f001 fc5b 	bl	800274c <HAL_RCCEx_PeriphCLKConfig>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000e9c:	f7ff ff66 	bl	8000d6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8000f18 <HAL_UART_MspInit+0xc4>)
 8000ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ea4:	4a1c      	ldr	r2, [pc, #112]	@ (8000f18 <HAL_UART_MspInit+0xc4>)
 8000ea6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000eaa:	6593      	str	r3, [r2, #88]	@ 0x58
 8000eac:	4b1a      	ldr	r3, [pc, #104]	@ (8000f18 <HAL_UART_MspInit+0xc4>)
 8000eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eb4:	613b      	str	r3, [r7, #16]
 8000eb6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb8:	4b17      	ldr	r3, [pc, #92]	@ (8000f18 <HAL_UART_MspInit+0xc4>)
 8000eba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ebc:	4a16      	ldr	r2, [pc, #88]	@ (8000f18 <HAL_UART_MspInit+0xc4>)
 8000ebe:	f043 0301 	orr.w	r3, r3, #1
 8000ec2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ec4:	4b14      	ldr	r3, [pc, #80]	@ (8000f18 <HAL_UART_MspInit+0xc4>)
 8000ec6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ec8:	f003 0301 	and.w	r3, r3, #1
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ed0:	230c      	movs	r3, #12
 8000ed2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000edc:	2300      	movs	r3, #0
 8000ede:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ee8:	2307      	movs	r3, #7
 8000eea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eee:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ef8:	f000 fc02 	bl	8001700 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000efc:	2200      	movs	r2, #0
 8000efe:	2100      	movs	r1, #0
 8000f00:	2026      	movs	r0, #38	@ 0x26
 8000f02:	f000 fb48 	bl	8001596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f06:	2026      	movs	r0, #38	@ 0x26
 8000f08:	f000 fb61 	bl	80015ce <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000f0c:	bf00      	nop
 8000f0e:	37b0      	adds	r7, #176	@ 0xb0
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	40004400 	.word	0x40004400
 8000f18:	40021000 	.word	0x40021000

08000f1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f20:	bf00      	nop
 8000f22:	e7fd      	b.n	8000f20 <NMI_Handler+0x4>

08000f24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f28:	bf00      	nop
 8000f2a:	e7fd      	b.n	8000f28 <HardFault_Handler+0x4>

08000f2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f30:	bf00      	nop
 8000f32:	e7fd      	b.n	8000f30 <MemManage_Handler+0x4>

08000f34 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f38:	bf00      	nop
 8000f3a:	e7fd      	b.n	8000f38 <BusFault_Handler+0x4>

08000f3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f40:	bf00      	nop
 8000f42:	e7fd      	b.n	8000f40 <UsageFault_Handler+0x4>

08000f44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f48:	bf00      	nop
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr

08000f52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f52:	b480      	push	{r7}
 8000f54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f56:	bf00      	nop
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f64:	bf00      	nop
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr

08000f6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f72:	f000 f9f1 	bl	8001358 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
	...

08000f7c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000f80:	4802      	ldr	r0, [pc, #8]	@ (8000f8c <TIM3_IRQHandler+0x10>)
 8000f82:	f002 fa41 	bl	8003408 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	20000488 	.word	0x20000488

08000f90 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f94:	4802      	ldr	r0, [pc, #8]	@ (8000fa0 <USART2_IRQHandler+0x10>)
 8000f96:	f003 f801 	bl	8003f9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f9a:	bf00      	nop
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	200004d4 	.word	0x200004d4

08000fa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fac:	4a14      	ldr	r2, [pc, #80]	@ (8001000 <_sbrk+0x5c>)
 8000fae:	4b15      	ldr	r3, [pc, #84]	@ (8001004 <_sbrk+0x60>)
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fb8:	4b13      	ldr	r3, [pc, #76]	@ (8001008 <_sbrk+0x64>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d102      	bne.n	8000fc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fc0:	4b11      	ldr	r3, [pc, #68]	@ (8001008 <_sbrk+0x64>)
 8000fc2:	4a12      	ldr	r2, [pc, #72]	@ (800100c <_sbrk+0x68>)
 8000fc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fc6:	4b10      	ldr	r3, [pc, #64]	@ (8001008 <_sbrk+0x64>)
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4413      	add	r3, r2
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d207      	bcs.n	8000fe4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fd4:	f004 fae6 	bl	80055a4 <__errno>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	220c      	movs	r2, #12
 8000fdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fde:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe2:	e009      	b.n	8000ff8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fe4:	4b08      	ldr	r3, [pc, #32]	@ (8001008 <_sbrk+0x64>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fea:	4b07      	ldr	r3, [pc, #28]	@ (8001008 <_sbrk+0x64>)
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	4a05      	ldr	r2, [pc, #20]	@ (8001008 <_sbrk+0x64>)
 8000ff4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ff6:	68fb      	ldr	r3, [r7, #12]
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3718      	adds	r7, #24
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20018000 	.word	0x20018000
 8001004:	00000400 	.word	0x00000400
 8001008:	20000564 	.word	0x20000564
 800100c:	200006d0 	.word	0x200006d0

08001010 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001014:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <SystemInit+0x20>)
 8001016:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800101a:	4a05      	ldr	r2, [pc, #20]	@ (8001030 <SystemInit+0x20>)
 800101c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001020:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <DWT_Delay_Init>:
static volatile uint32_t ic_rising = 0;
static volatile uint32_t ic_falling = 0;
static volatile uint8_t capture_done = 0;

void DWT_Delay_Init(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
    if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk))
 8001038:	4b0c      	ldr	r3, [pc, #48]	@ (800106c <DWT_Delay_Init+0x38>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d105      	bne.n	8001050 <DWT_Delay_Init+0x1c>
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001044:	4b09      	ldr	r3, [pc, #36]	@ (800106c <DWT_Delay_Init+0x38>)
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	4a08      	ldr	r2, [pc, #32]	@ (800106c <DWT_Delay_Init+0x38>)
 800104a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800104e:	60d3      	str	r3, [r2, #12]

    DWT->CYCCNT = 0;
 8001050:	4b07      	ldr	r3, [pc, #28]	@ (8001070 <DWT_Delay_Init+0x3c>)
 8001052:	2200      	movs	r2, #0
 8001054:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001056:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <DWT_Delay_Init+0x3c>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4a05      	ldr	r2, [pc, #20]	@ (8001070 <DWT_Delay_Init+0x3c>)
 800105c:	f043 0301 	orr.w	r3, r3, #1
 8001060:	6013      	str	r3, [r2, #0]
}
 8001062:	bf00      	nop
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr
 800106c:	e000edf0 	.word	0xe000edf0
 8001070:	e0001000 	.word	0xe0001000

08001074 <DWT_Delay_us>:

void DWT_Delay_us(uint32_t microseconds)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
    uint32_t cycles = (HAL_RCC_GetHCLKFreq() / 1000000UL) * microseconds;
 800107c:	f001 face 	bl	800261c <HAL_RCC_GetHCLKFreq>
 8001080:	4603      	mov	r3, r0
 8001082:	4a0c      	ldr	r2, [pc, #48]	@ (80010b4 <DWT_Delay_us+0x40>)
 8001084:	fba2 2303 	umull	r2, r3, r2, r3
 8001088:	0c9a      	lsrs	r2, r3, #18
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	fb02 f303 	mul.w	r3, r2, r3
 8001090:	60fb      	str	r3, [r7, #12]
    uint32_t start = DWT->CYCCNT;
 8001092:	4b09      	ldr	r3, [pc, #36]	@ (80010b8 <DWT_Delay_us+0x44>)
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < cycles) {}
 8001098:	bf00      	nop
 800109a:	4b07      	ldr	r3, [pc, #28]	@ (80010b8 <DWT_Delay_us+0x44>)
 800109c:	685a      	ldr	r2, [r3, #4]
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	68fa      	ldr	r2, [r7, #12]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d8f8      	bhi.n	800109a <DWT_Delay_us+0x26>
}
 80010a8:	bf00      	nop
 80010aa:	bf00      	nop
 80010ac:	3710      	adds	r7, #16
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	431bde83 	.word	0x431bde83
 80010b8:	e0001000 	.word	0xe0001000

080010bc <Ultrasonic_Init>:

void Ultrasonic_Init(TIM_HandleTypeDef *htim, GPIO_TypeDef* trig_port, uint16_t trig_pin)
{
 80010bc:	b480      	push	{r7}
 80010be:	b085      	sub	sp, #20
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	4613      	mov	r3, r2
 80010c8:	80fb      	strh	r3, [r7, #6]
    hTim_local = htim;
 80010ca:	4a07      	ldr	r2, [pc, #28]	@ (80010e8 <Ultrasonic_Init+0x2c>)
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	6013      	str	r3, [r2, #0]
    TRIG_PORT  = trig_port;
 80010d0:	4a06      	ldr	r2, [pc, #24]	@ (80010ec <Ultrasonic_Init+0x30>)
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	6013      	str	r3, [r2, #0]
    TRIG_PIN   = trig_pin;
 80010d6:	4a06      	ldr	r2, [pc, #24]	@ (80010f0 <Ultrasonic_Init+0x34>)
 80010d8:	88fb      	ldrh	r3, [r7, #6]
 80010da:	8013      	strh	r3, [r2, #0]
}
 80010dc:	bf00      	nop
 80010de:	3714      	adds	r7, #20
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	20000568 	.word	0x20000568
 80010ec:	2000056c 	.word	0x2000056c
 80010f0:	20000570 	.word	0x20000570

080010f4 <Ultrasonic_Measure>:

uint32_t Ultrasonic_Measure(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
    capture_done = 0;
 80010fa:	4b2a      	ldr	r3, [pc, #168]	@ (80011a4 <Ultrasonic_Measure+0xb0>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	701a      	strb	r2, [r3, #0]
    ic_rising = ic_falling = 0;
 8001100:	2300      	movs	r3, #0
 8001102:	4a29      	ldr	r2, [pc, #164]	@ (80011a8 <Ultrasonic_Measure+0xb4>)
 8001104:	6013      	str	r3, [r2, #0]
 8001106:	4a29      	ldr	r2, [pc, #164]	@ (80011ac <Ultrasonic_Measure+0xb8>)
 8001108:	6013      	str	r3, [r2, #0]

    /* send 10us trigger pulse */
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 800110a:	4b29      	ldr	r3, [pc, #164]	@ (80011b0 <Ultrasonic_Measure+0xbc>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a29      	ldr	r2, [pc, #164]	@ (80011b4 <Ultrasonic_Measure+0xc0>)
 8001110:	8811      	ldrh	r1, [r2, #0]
 8001112:	2201      	movs	r2, #1
 8001114:	4618      	mov	r0, r3
 8001116:	f000 fc9d 	bl	8001a54 <HAL_GPIO_WritePin>
    DWT_Delay_us(10);
 800111a:	200a      	movs	r0, #10
 800111c:	f7ff ffaa 	bl	8001074 <DWT_Delay_us>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8001120:	4b23      	ldr	r3, [pc, #140]	@ (80011b0 <Ultrasonic_Measure+0xbc>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a23      	ldr	r2, [pc, #140]	@ (80011b4 <Ultrasonic_Measure+0xc0>)
 8001126:	8811      	ldrh	r1, [r2, #0]
 8001128:	2200      	movs	r2, #0
 800112a:	4618      	mov	r0, r3
 800112c:	f000 fc92 	bl	8001a54 <HAL_GPIO_WritePin>

    uint32_t start = HAL_GetTick();
 8001130:	f000 f926 	bl	8001380 <HAL_GetTick>
 8001134:	60b8      	str	r0, [r7, #8]
    while (!capture_done)
 8001136:	e009      	b.n	800114c <Ultrasonic_Measure+0x58>
    {
        if (HAL_GetTick() - start > 100)
 8001138:	f000 f922 	bl	8001380 <HAL_GetTick>
 800113c:	4602      	mov	r2, r0
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	2b64      	cmp	r3, #100	@ 0x64
 8001144:	d902      	bls.n	800114c <Ultrasonic_Measure+0x58>
            return 0xFFFFFFFF;
 8001146:	f04f 33ff 	mov.w	r3, #4294967295
 800114a:	e026      	b.n	800119a <Ultrasonic_Measure+0xa6>
    while (!capture_done)
 800114c:	4b15      	ldr	r3, [pc, #84]	@ (80011a4 <Ultrasonic_Measure+0xb0>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b00      	cmp	r3, #0
 8001154:	d0f0      	beq.n	8001138 <Ultrasonic_Measure+0x44>
    }

    uint32_t ticks;
    if (ic_falling >= ic_rising)
 8001156:	4b14      	ldr	r3, [pc, #80]	@ (80011a8 <Ultrasonic_Measure+0xb4>)
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	4b14      	ldr	r3, [pc, #80]	@ (80011ac <Ultrasonic_Measure+0xb8>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	429a      	cmp	r2, r3
 8001160:	d306      	bcc.n	8001170 <Ultrasonic_Measure+0x7c>
        ticks = ic_falling - ic_rising;
 8001162:	4b11      	ldr	r3, [pc, #68]	@ (80011a8 <Ultrasonic_Measure+0xb4>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	4b11      	ldr	r3, [pc, #68]	@ (80011ac <Ultrasonic_Measure+0xb8>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	e007      	b.n	8001180 <Ultrasonic_Measure+0x8c>
    else
        ticks = (0xFFFF - ic_rising) + ic_falling + 1;
 8001170:	4b0d      	ldr	r3, [pc, #52]	@ (80011a8 <Ultrasonic_Measure+0xb4>)
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	4b0d      	ldr	r3, [pc, #52]	@ (80011ac <Ultrasonic_Measure+0xb8>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800117e:	60fb      	str	r3, [r7, #12]

    uint32_t echo_us = ticks; // timer = 1MHz => 1 tick = 1s
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	607b      	str	r3, [r7, #4]
    uint32_t distance_cm = (echo_us * 343UL) / 2000UL;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f240 1257 	movw	r2, #343	@ 0x157
 800118a:	fb02 f303 	mul.w	r3, r2, r3
 800118e:	4a0a      	ldr	r2, [pc, #40]	@ (80011b8 <Ultrasonic_Measure+0xc4>)
 8001190:	fba2 2303 	umull	r2, r3, r2, r3
 8001194:	09db      	lsrs	r3, r3, #7
 8001196:	603b      	str	r3, [r7, #0]

    return distance_cm;
 8001198:	683b      	ldr	r3, [r7, #0]
}
 800119a:	4618      	mov	r0, r3
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	2000057c 	.word	0x2000057c
 80011a8:	20000578 	.word	0x20000578
 80011ac:	20000574 	.word	0x20000574
 80011b0:	2000056c 	.word	0x2000056c
 80011b4:	20000570 	.word	0x20000570
 80011b8:	10624dd3 	.word	0x10624dd3

080011bc <Ultrasonic_IC_CaptureCallback>:

void Ultrasonic_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
    if (htim->Instance != TIM3)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a1f      	ldr	r2, [pc, #124]	@ (8001248 <Ultrasonic_IC_CaptureCallback+0x8c>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d137      	bne.n	800123e <Ultrasonic_IC_CaptureCallback+0x82>
        return;

    static uint8_t rising = 1;
    uint32_t val = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80011ce:	2100      	movs	r1, #0
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f002 fabd 	bl	8003750 <HAL_TIM_ReadCapturedValue>
 80011d6:	60f8      	str	r0, [r7, #12]

    if (rising)
 80011d8:	4b1c      	ldr	r3, [pc, #112]	@ (800124c <Ultrasonic_IC_CaptureCallback+0x90>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d016      	beq.n	800120e <Ultrasonic_IC_CaptureCallback+0x52>
    {
        ic_rising = val;
 80011e0:	4a1b      	ldr	r2, [pc, #108]	@ (8001250 <Ultrasonic_IC_CaptureCallback+0x94>)
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	6013      	str	r3, [r2, #0]
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	6a1a      	ldr	r2, [r3, #32]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f022 020a 	bic.w	r2, r2, #10
 80011f4:	621a      	str	r2, [r3, #32]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	6a1a      	ldr	r2, [r3, #32]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f042 0202 	orr.w	r2, r2, #2
 8001204:	621a      	str	r2, [r3, #32]
        rising = 0;
 8001206:	4b11      	ldr	r3, [pc, #68]	@ (800124c <Ultrasonic_IC_CaptureCallback+0x90>)
 8001208:	2200      	movs	r2, #0
 800120a:	701a      	strb	r2, [r3, #0]
 800120c:	e018      	b.n	8001240 <Ultrasonic_IC_CaptureCallback+0x84>
    }
    else
    {
        ic_falling = val;
 800120e:	4a11      	ldr	r2, [pc, #68]	@ (8001254 <Ultrasonic_IC_CaptureCallback+0x98>)
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	6013      	str	r3, [r2, #0]
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	6a1a      	ldr	r2, [r3, #32]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f022 020a 	bic.w	r2, r2, #10
 8001222:	621a      	str	r2, [r3, #32]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	6a12      	ldr	r2, [r2, #32]
 800122e:	621a      	str	r2, [r3, #32]
        rising = 1;
 8001230:	4b06      	ldr	r3, [pc, #24]	@ (800124c <Ultrasonic_IC_CaptureCallback+0x90>)
 8001232:	2201      	movs	r2, #1
 8001234:	701a      	strb	r2, [r3, #0]
        capture_done = 1;
 8001236:	4b08      	ldr	r3, [pc, #32]	@ (8001258 <Ultrasonic_IC_CaptureCallback+0x9c>)
 8001238:	2201      	movs	r2, #1
 800123a:	701a      	strb	r2, [r3, #0]
 800123c:	e000      	b.n	8001240 <Ultrasonic_IC_CaptureCallback+0x84>
        return;
 800123e:	bf00      	nop
    }
}
 8001240:	3710      	adds	r7, #16
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40000400 	.word	0x40000400
 800124c:	20000004 	.word	0x20000004
 8001250:	20000574 	.word	0x20000574
 8001254:	20000578 	.word	0x20000578
 8001258:	2000057c 	.word	0x2000057c

0800125c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800125c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001294 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001260:	f7ff fed6 	bl	8001010 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001264:	480c      	ldr	r0, [pc, #48]	@ (8001298 <LoopForever+0x6>)
  ldr r1, =_edata
 8001266:	490d      	ldr	r1, [pc, #52]	@ (800129c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001268:	4a0d      	ldr	r2, [pc, #52]	@ (80012a0 <LoopForever+0xe>)
  movs r3, #0
 800126a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800126c:	e002      	b.n	8001274 <LoopCopyDataInit>

0800126e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800126e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001270:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001272:	3304      	adds	r3, #4

08001274 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001274:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001276:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001278:	d3f9      	bcc.n	800126e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800127a:	4a0a      	ldr	r2, [pc, #40]	@ (80012a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800127c:	4c0a      	ldr	r4, [pc, #40]	@ (80012a8 <LoopForever+0x16>)
  movs r3, #0
 800127e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001280:	e001      	b.n	8001286 <LoopFillZerobss>

08001282 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001282:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001284:	3204      	adds	r2, #4

08001286 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001286:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001288:	d3fb      	bcc.n	8001282 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800128a:	f004 f991 	bl	80055b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800128e:	f7ff fbe1 	bl	8000a54 <main>

08001292 <LoopForever>:

LoopForever:
    b LoopForever
 8001292:	e7fe      	b.n	8001292 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001294:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001298:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800129c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80012a0:	08006058 	.word	0x08006058
  ldr r2, =_sbss
 80012a4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80012a8:	200006cc 	.word	0x200006cc

080012ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012ac:	e7fe      	b.n	80012ac <ADC1_2_IRQHandler>

080012ae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b082      	sub	sp, #8
 80012b2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012b4:	2300      	movs	r3, #0
 80012b6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012b8:	2003      	movs	r0, #3
 80012ba:	f000 f961 	bl	8001580 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012be:	200f      	movs	r0, #15
 80012c0:	f000 f80e 	bl	80012e0 <HAL_InitTick>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d002      	beq.n	80012d0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	71fb      	strb	r3, [r7, #7]
 80012ce:	e001      	b.n	80012d4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012d0:	f7ff fd52 	bl	8000d78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012d4:	79fb      	ldrb	r3, [r7, #7]
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
	...

080012e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012e8:	2300      	movs	r3, #0
 80012ea:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80012ec:	4b17      	ldr	r3, [pc, #92]	@ (800134c <HAL_InitTick+0x6c>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d023      	beq.n	800133c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80012f4:	4b16      	ldr	r3, [pc, #88]	@ (8001350 <HAL_InitTick+0x70>)
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	4b14      	ldr	r3, [pc, #80]	@ (800134c <HAL_InitTick+0x6c>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	4619      	mov	r1, r3
 80012fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001302:	fbb3 f3f1 	udiv	r3, r3, r1
 8001306:	fbb2 f3f3 	udiv	r3, r2, r3
 800130a:	4618      	mov	r0, r3
 800130c:	f000 f96d 	bl	80015ea <HAL_SYSTICK_Config>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d10f      	bne.n	8001336 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2b0f      	cmp	r3, #15
 800131a:	d809      	bhi.n	8001330 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800131c:	2200      	movs	r2, #0
 800131e:	6879      	ldr	r1, [r7, #4]
 8001320:	f04f 30ff 	mov.w	r0, #4294967295
 8001324:	f000 f937 	bl	8001596 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001328:	4a0a      	ldr	r2, [pc, #40]	@ (8001354 <HAL_InitTick+0x74>)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6013      	str	r3, [r2, #0]
 800132e:	e007      	b.n	8001340 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	73fb      	strb	r3, [r7, #15]
 8001334:	e004      	b.n	8001340 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	73fb      	strb	r3, [r7, #15]
 800133a:	e001      	b.n	8001340 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001340:	7bfb      	ldrb	r3, [r7, #15]
}
 8001342:	4618      	mov	r0, r3
 8001344:	3710      	adds	r7, #16
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	2000000c 	.word	0x2000000c
 8001350:	20000000 	.word	0x20000000
 8001354:	20000008 	.word	0x20000008

08001358 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800135c:	4b06      	ldr	r3, [pc, #24]	@ (8001378 <HAL_IncTick+0x20>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	461a      	mov	r2, r3
 8001362:	4b06      	ldr	r3, [pc, #24]	@ (800137c <HAL_IncTick+0x24>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4413      	add	r3, r2
 8001368:	4a04      	ldr	r2, [pc, #16]	@ (800137c <HAL_IncTick+0x24>)
 800136a:	6013      	str	r3, [r2, #0]
}
 800136c:	bf00      	nop
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	2000000c 	.word	0x2000000c
 800137c:	20000580 	.word	0x20000580

08001380 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  return uwTick;
 8001384:	4b03      	ldr	r3, [pc, #12]	@ (8001394 <HAL_GetTick+0x14>)
 8001386:	681b      	ldr	r3, [r3, #0]
}
 8001388:	4618      	mov	r0, r3
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	20000580 	.word	0x20000580

08001398 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013a0:	f7ff ffee 	bl	8001380 <HAL_GetTick>
 80013a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013b0:	d005      	beq.n	80013be <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80013b2:	4b0a      	ldr	r3, [pc, #40]	@ (80013dc <HAL_Delay+0x44>)
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	461a      	mov	r2, r3
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	4413      	add	r3, r2
 80013bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013be:	bf00      	nop
 80013c0:	f7ff ffde 	bl	8001380 <HAL_GetTick>
 80013c4:	4602      	mov	r2, r0
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	68fa      	ldr	r2, [r7, #12]
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d8f7      	bhi.n	80013c0 <HAL_Delay+0x28>
  {
  }
}
 80013d0:	bf00      	nop
 80013d2:	bf00      	nop
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	2000000c 	.word	0x2000000c

080013e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f003 0307 	and.w	r3, r3, #7
 80013ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001424 <__NVIC_SetPriorityGrouping+0x44>)
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013f6:	68ba      	ldr	r2, [r7, #8]
 80013f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013fc:	4013      	ands	r3, r2
 80013fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001408:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800140c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001410:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001412:	4a04      	ldr	r2, [pc, #16]	@ (8001424 <__NVIC_SetPriorityGrouping+0x44>)
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	60d3      	str	r3, [r2, #12]
}
 8001418:	bf00      	nop
 800141a:	3714      	adds	r7, #20
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr
 8001424:	e000ed00 	.word	0xe000ed00

08001428 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800142c:	4b04      	ldr	r3, [pc, #16]	@ (8001440 <__NVIC_GetPriorityGrouping+0x18>)
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	0a1b      	lsrs	r3, r3, #8
 8001432:	f003 0307 	and.w	r3, r3, #7
}
 8001436:	4618      	mov	r0, r3
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr
 8001440:	e000ed00 	.word	0xe000ed00

08001444 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800144e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001452:	2b00      	cmp	r3, #0
 8001454:	db0b      	blt.n	800146e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001456:	79fb      	ldrb	r3, [r7, #7]
 8001458:	f003 021f 	and.w	r2, r3, #31
 800145c:	4907      	ldr	r1, [pc, #28]	@ (800147c <__NVIC_EnableIRQ+0x38>)
 800145e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001462:	095b      	lsrs	r3, r3, #5
 8001464:	2001      	movs	r0, #1
 8001466:	fa00 f202 	lsl.w	r2, r0, r2
 800146a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	e000e100 	.word	0xe000e100

08001480 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	6039      	str	r1, [r7, #0]
 800148a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800148c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001490:	2b00      	cmp	r3, #0
 8001492:	db0a      	blt.n	80014aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	b2da      	uxtb	r2, r3
 8001498:	490c      	ldr	r1, [pc, #48]	@ (80014cc <__NVIC_SetPriority+0x4c>)
 800149a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800149e:	0112      	lsls	r2, r2, #4
 80014a0:	b2d2      	uxtb	r2, r2
 80014a2:	440b      	add	r3, r1
 80014a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014a8:	e00a      	b.n	80014c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	b2da      	uxtb	r2, r3
 80014ae:	4908      	ldr	r1, [pc, #32]	@ (80014d0 <__NVIC_SetPriority+0x50>)
 80014b0:	79fb      	ldrb	r3, [r7, #7]
 80014b2:	f003 030f 	and.w	r3, r3, #15
 80014b6:	3b04      	subs	r3, #4
 80014b8:	0112      	lsls	r2, r2, #4
 80014ba:	b2d2      	uxtb	r2, r2
 80014bc:	440b      	add	r3, r1
 80014be:	761a      	strb	r2, [r3, #24]
}
 80014c0:	bf00      	nop
 80014c2:	370c      	adds	r7, #12
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	e000e100 	.word	0xe000e100
 80014d0:	e000ed00 	.word	0xe000ed00

080014d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b089      	sub	sp, #36	@ 0x24
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	f003 0307 	and.w	r3, r3, #7
 80014e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	f1c3 0307 	rsb	r3, r3, #7
 80014ee:	2b04      	cmp	r3, #4
 80014f0:	bf28      	it	cs
 80014f2:	2304      	movcs	r3, #4
 80014f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014f6:	69fb      	ldr	r3, [r7, #28]
 80014f8:	3304      	adds	r3, #4
 80014fa:	2b06      	cmp	r3, #6
 80014fc:	d902      	bls.n	8001504 <NVIC_EncodePriority+0x30>
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	3b03      	subs	r3, #3
 8001502:	e000      	b.n	8001506 <NVIC_EncodePriority+0x32>
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001508:	f04f 32ff 	mov.w	r2, #4294967295
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	43da      	mvns	r2, r3
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	401a      	ands	r2, r3
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800151c:	f04f 31ff 	mov.w	r1, #4294967295
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	fa01 f303 	lsl.w	r3, r1, r3
 8001526:	43d9      	mvns	r1, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800152c:	4313      	orrs	r3, r2
         );
}
 800152e:	4618      	mov	r0, r3
 8001530:	3724      	adds	r7, #36	@ 0x24
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
	...

0800153c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	3b01      	subs	r3, #1
 8001548:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800154c:	d301      	bcc.n	8001552 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800154e:	2301      	movs	r3, #1
 8001550:	e00f      	b.n	8001572 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001552:	4a0a      	ldr	r2, [pc, #40]	@ (800157c <SysTick_Config+0x40>)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3b01      	subs	r3, #1
 8001558:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800155a:	210f      	movs	r1, #15
 800155c:	f04f 30ff 	mov.w	r0, #4294967295
 8001560:	f7ff ff8e 	bl	8001480 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001564:	4b05      	ldr	r3, [pc, #20]	@ (800157c <SysTick_Config+0x40>)
 8001566:	2200      	movs	r2, #0
 8001568:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800156a:	4b04      	ldr	r3, [pc, #16]	@ (800157c <SysTick_Config+0x40>)
 800156c:	2207      	movs	r2, #7
 800156e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001570:	2300      	movs	r3, #0
}
 8001572:	4618      	mov	r0, r3
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	e000e010 	.word	0xe000e010

08001580 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f7ff ff29 	bl	80013e0 <__NVIC_SetPriorityGrouping>
}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}

08001596 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001596:	b580      	push	{r7, lr}
 8001598:	b086      	sub	sp, #24
 800159a:	af00      	add	r7, sp, #0
 800159c:	4603      	mov	r3, r0
 800159e:	60b9      	str	r1, [r7, #8]
 80015a0:	607a      	str	r2, [r7, #4]
 80015a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015a4:	2300      	movs	r3, #0
 80015a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015a8:	f7ff ff3e 	bl	8001428 <__NVIC_GetPriorityGrouping>
 80015ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ae:	687a      	ldr	r2, [r7, #4]
 80015b0:	68b9      	ldr	r1, [r7, #8]
 80015b2:	6978      	ldr	r0, [r7, #20]
 80015b4:	f7ff ff8e 	bl	80014d4 <NVIC_EncodePriority>
 80015b8:	4602      	mov	r2, r0
 80015ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015be:	4611      	mov	r1, r2
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff ff5d 	bl	8001480 <__NVIC_SetPriority>
}
 80015c6:	bf00      	nop
 80015c8:	3718      	adds	r7, #24
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b082      	sub	sp, #8
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	4603      	mov	r3, r0
 80015d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff ff31 	bl	8001444 <__NVIC_EnableIRQ>
}
 80015e2:	bf00      	nop
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b082      	sub	sp, #8
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f7ff ffa2 	bl	800153c <SysTick_Config>
 80015f8:	4603      	mov	r3, r0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}

08001602 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001602:	b480      	push	{r7}
 8001604:	b085      	sub	sp, #20
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800160a:	2300      	movs	r3, #0
 800160c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001614:	b2db      	uxtb	r3, r3
 8001616:	2b02      	cmp	r3, #2
 8001618:	d008      	beq.n	800162c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2204      	movs	r2, #4
 800161e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2200      	movs	r2, #0
 8001624:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e022      	b.n	8001672 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f022 020e 	bic.w	r2, r2, #14
 800163a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f022 0201 	bic.w	r2, r2, #1
 800164a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001650:	f003 021c 	and.w	r2, r3, #28
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001658:	2101      	movs	r1, #1
 800165a:	fa01 f202 	lsl.w	r2, r1, r2
 800165e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2201      	movs	r2, #1
 8001664:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2200      	movs	r2, #0
 800166c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001670:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001672:	4618      	mov	r0, r3
 8001674:	3714      	adds	r7, #20
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr

0800167e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	b084      	sub	sp, #16
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001686:	2300      	movs	r3, #0
 8001688:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001690:	b2db      	uxtb	r3, r3
 8001692:	2b02      	cmp	r3, #2
 8001694:	d005      	beq.n	80016a2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2204      	movs	r2, #4
 800169a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	73fb      	strb	r3, [r7, #15]
 80016a0:	e029      	b.n	80016f6 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f022 020e 	bic.w	r2, r2, #14
 80016b0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f022 0201 	bic.w	r2, r2, #1
 80016c0:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c6:	f003 021c 	and.w	r2, r3, #28
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ce:	2101      	movs	r1, #1
 80016d0:	fa01 f202 	lsl.w	r2, r1, r2
 80016d4:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2201      	movs	r2, #1
 80016da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2200      	movs	r2, #0
 80016e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d003      	beq.n	80016f6 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	4798      	blx	r3
    }
  }
  return status;
 80016f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3710      	adds	r7, #16
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}

08001700 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001700:	b480      	push	{r7}
 8001702:	b087      	sub	sp, #28
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800170a:	2300      	movs	r3, #0
 800170c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800170e:	e17f      	b.n	8001a10 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	2101      	movs	r1, #1
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	fa01 f303 	lsl.w	r3, r1, r3
 800171c:	4013      	ands	r3, r2
 800171e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	2b00      	cmp	r3, #0
 8001724:	f000 8171 	beq.w	8001a0a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f003 0303 	and.w	r3, r3, #3
 8001730:	2b01      	cmp	r3, #1
 8001732:	d005      	beq.n	8001740 <HAL_GPIO_Init+0x40>
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f003 0303 	and.w	r3, r3, #3
 800173c:	2b02      	cmp	r3, #2
 800173e:	d130      	bne.n	80017a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	2203      	movs	r2, #3
 800174c:	fa02 f303 	lsl.w	r3, r2, r3
 8001750:	43db      	mvns	r3, r3
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	4013      	ands	r3, r2
 8001756:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	68da      	ldr	r2, [r3, #12]
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	fa02 f303 	lsl.w	r3, r2, r3
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	4313      	orrs	r3, r2
 8001768:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001776:	2201      	movs	r2, #1
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	fa02 f303 	lsl.w	r3, r2, r3
 800177e:	43db      	mvns	r3, r3
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	4013      	ands	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	091b      	lsrs	r3, r3, #4
 800178c:	f003 0201 	and.w	r2, r3, #1
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	fa02 f303 	lsl.w	r3, r2, r3
 8001796:	693a      	ldr	r2, [r7, #16]
 8001798:	4313      	orrs	r3, r2
 800179a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	f003 0303 	and.w	r3, r3, #3
 80017aa:	2b03      	cmp	r3, #3
 80017ac:	d118      	bne.n	80017e0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80017b4:	2201      	movs	r2, #1
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	fa02 f303 	lsl.w	r3, r2, r3
 80017bc:	43db      	mvns	r3, r3
 80017be:	693a      	ldr	r2, [r7, #16]
 80017c0:	4013      	ands	r3, r2
 80017c2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	08db      	lsrs	r3, r3, #3
 80017ca:	f003 0201 	and.w	r2, r3, #1
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	fa02 f303 	lsl.w	r3, r2, r3
 80017d4:	693a      	ldr	r2, [r7, #16]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	693a      	ldr	r2, [r7, #16]
 80017de:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f003 0303 	and.w	r3, r3, #3
 80017e8:	2b03      	cmp	r3, #3
 80017ea:	d017      	beq.n	800181c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	2203      	movs	r2, #3
 80017f8:	fa02 f303 	lsl.w	r3, r2, r3
 80017fc:	43db      	mvns	r3, r3
 80017fe:	693a      	ldr	r2, [r7, #16]
 8001800:	4013      	ands	r3, r2
 8001802:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	689a      	ldr	r2, [r3, #8]
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	fa02 f303 	lsl.w	r3, r2, r3
 8001810:	693a      	ldr	r2, [r7, #16]
 8001812:	4313      	orrs	r3, r2
 8001814:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	693a      	ldr	r2, [r7, #16]
 800181a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f003 0303 	and.w	r3, r3, #3
 8001824:	2b02      	cmp	r3, #2
 8001826:	d123      	bne.n	8001870 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	08da      	lsrs	r2, r3, #3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	3208      	adds	r2, #8
 8001830:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001834:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	f003 0307 	and.w	r3, r3, #7
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	220f      	movs	r2, #15
 8001840:	fa02 f303 	lsl.w	r3, r2, r3
 8001844:	43db      	mvns	r3, r3
 8001846:	693a      	ldr	r2, [r7, #16]
 8001848:	4013      	ands	r3, r2
 800184a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	691a      	ldr	r2, [r3, #16]
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	f003 0307 	and.w	r3, r3, #7
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	fa02 f303 	lsl.w	r3, r2, r3
 800185c:	693a      	ldr	r2, [r7, #16]
 800185e:	4313      	orrs	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	08da      	lsrs	r2, r3, #3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	3208      	adds	r2, #8
 800186a:	6939      	ldr	r1, [r7, #16]
 800186c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	2203      	movs	r2, #3
 800187c:	fa02 f303 	lsl.w	r3, r2, r3
 8001880:	43db      	mvns	r3, r3
 8001882:	693a      	ldr	r2, [r7, #16]
 8001884:	4013      	ands	r3, r2
 8001886:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f003 0203 	and.w	r2, r3, #3
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	005b      	lsls	r3, r3, #1
 8001894:	fa02 f303 	lsl.w	r3, r2, r3
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	4313      	orrs	r3, r2
 800189c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	693a      	ldr	r2, [r7, #16]
 80018a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	f000 80ac 	beq.w	8001a0a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018b2:	4b5f      	ldr	r3, [pc, #380]	@ (8001a30 <HAL_GPIO_Init+0x330>)
 80018b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018b6:	4a5e      	ldr	r2, [pc, #376]	@ (8001a30 <HAL_GPIO_Init+0x330>)
 80018b8:	f043 0301 	orr.w	r3, r3, #1
 80018bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80018be:	4b5c      	ldr	r3, [pc, #368]	@ (8001a30 <HAL_GPIO_Init+0x330>)
 80018c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	60bb      	str	r3, [r7, #8]
 80018c8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80018ca:	4a5a      	ldr	r2, [pc, #360]	@ (8001a34 <HAL_GPIO_Init+0x334>)
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	089b      	lsrs	r3, r3, #2
 80018d0:	3302      	adds	r3, #2
 80018d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	f003 0303 	and.w	r3, r3, #3
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	220f      	movs	r2, #15
 80018e2:	fa02 f303 	lsl.w	r3, r2, r3
 80018e6:	43db      	mvns	r3, r3
 80018e8:	693a      	ldr	r2, [r7, #16]
 80018ea:	4013      	ands	r3, r2
 80018ec:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80018f4:	d025      	beq.n	8001942 <HAL_GPIO_Init+0x242>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4a4f      	ldr	r2, [pc, #316]	@ (8001a38 <HAL_GPIO_Init+0x338>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d01f      	beq.n	800193e <HAL_GPIO_Init+0x23e>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a4e      	ldr	r2, [pc, #312]	@ (8001a3c <HAL_GPIO_Init+0x33c>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d019      	beq.n	800193a <HAL_GPIO_Init+0x23a>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4a4d      	ldr	r2, [pc, #308]	@ (8001a40 <HAL_GPIO_Init+0x340>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d013      	beq.n	8001936 <HAL_GPIO_Init+0x236>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4a4c      	ldr	r2, [pc, #304]	@ (8001a44 <HAL_GPIO_Init+0x344>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d00d      	beq.n	8001932 <HAL_GPIO_Init+0x232>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4a4b      	ldr	r2, [pc, #300]	@ (8001a48 <HAL_GPIO_Init+0x348>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d007      	beq.n	800192e <HAL_GPIO_Init+0x22e>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4a4a      	ldr	r2, [pc, #296]	@ (8001a4c <HAL_GPIO_Init+0x34c>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d101      	bne.n	800192a <HAL_GPIO_Init+0x22a>
 8001926:	2306      	movs	r3, #6
 8001928:	e00c      	b.n	8001944 <HAL_GPIO_Init+0x244>
 800192a:	2307      	movs	r3, #7
 800192c:	e00a      	b.n	8001944 <HAL_GPIO_Init+0x244>
 800192e:	2305      	movs	r3, #5
 8001930:	e008      	b.n	8001944 <HAL_GPIO_Init+0x244>
 8001932:	2304      	movs	r3, #4
 8001934:	e006      	b.n	8001944 <HAL_GPIO_Init+0x244>
 8001936:	2303      	movs	r3, #3
 8001938:	e004      	b.n	8001944 <HAL_GPIO_Init+0x244>
 800193a:	2302      	movs	r3, #2
 800193c:	e002      	b.n	8001944 <HAL_GPIO_Init+0x244>
 800193e:	2301      	movs	r3, #1
 8001940:	e000      	b.n	8001944 <HAL_GPIO_Init+0x244>
 8001942:	2300      	movs	r3, #0
 8001944:	697a      	ldr	r2, [r7, #20]
 8001946:	f002 0203 	and.w	r2, r2, #3
 800194a:	0092      	lsls	r2, r2, #2
 800194c:	4093      	lsls	r3, r2
 800194e:	693a      	ldr	r2, [r7, #16]
 8001950:	4313      	orrs	r3, r2
 8001952:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001954:	4937      	ldr	r1, [pc, #220]	@ (8001a34 <HAL_GPIO_Init+0x334>)
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	089b      	lsrs	r3, r3, #2
 800195a:	3302      	adds	r3, #2
 800195c:	693a      	ldr	r2, [r7, #16]
 800195e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001962:	4b3b      	ldr	r3, [pc, #236]	@ (8001a50 <HAL_GPIO_Init+0x350>)
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	43db      	mvns	r3, r3
 800196c:	693a      	ldr	r2, [r7, #16]
 800196e:	4013      	ands	r3, r2
 8001970:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800197a:	2b00      	cmp	r3, #0
 800197c:	d003      	beq.n	8001986 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	4313      	orrs	r3, r2
 8001984:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001986:	4a32      	ldr	r2, [pc, #200]	@ (8001a50 <HAL_GPIO_Init+0x350>)
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800198c:	4b30      	ldr	r3, [pc, #192]	@ (8001a50 <HAL_GPIO_Init+0x350>)
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	43db      	mvns	r3, r3
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	4013      	ands	r3, r2
 800199a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d003      	beq.n	80019b0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80019a8:	693a      	ldr	r2, [r7, #16]
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80019b0:	4a27      	ldr	r2, [pc, #156]	@ (8001a50 <HAL_GPIO_Init+0x350>)
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80019b6:	4b26      	ldr	r3, [pc, #152]	@ (8001a50 <HAL_GPIO_Init+0x350>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	43db      	mvns	r3, r3
 80019c0:	693a      	ldr	r2, [r7, #16]
 80019c2:	4013      	ands	r3, r2
 80019c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d003      	beq.n	80019da <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80019da:	4a1d      	ldr	r2, [pc, #116]	@ (8001a50 <HAL_GPIO_Init+0x350>)
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80019e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a50 <HAL_GPIO_Init+0x350>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	43db      	mvns	r3, r3
 80019ea:	693a      	ldr	r2, [r7, #16]
 80019ec:	4013      	ands	r3, r2
 80019ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d003      	beq.n	8001a04 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80019fc:	693a      	ldr	r2, [r7, #16]
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a04:	4a12      	ldr	r2, [pc, #72]	@ (8001a50 <HAL_GPIO_Init+0x350>)
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	fa22 f303 	lsr.w	r3, r2, r3
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	f47f ae78 	bne.w	8001710 <HAL_GPIO_Init+0x10>
  }
}
 8001a20:	bf00      	nop
 8001a22:	bf00      	nop
 8001a24:	371c      	adds	r7, #28
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	40021000 	.word	0x40021000
 8001a34:	40010000 	.word	0x40010000
 8001a38:	48000400 	.word	0x48000400
 8001a3c:	48000800 	.word	0x48000800
 8001a40:	48000c00 	.word	0x48000c00
 8001a44:	48001000 	.word	0x48001000
 8001a48:	48001400 	.word	0x48001400
 8001a4c:	48001800 	.word	0x48001800
 8001a50:	40010400 	.word	0x40010400

08001a54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	807b      	strh	r3, [r7, #2]
 8001a60:	4613      	mov	r3, r2
 8001a62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a64:	787b      	ldrb	r3, [r7, #1]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d003      	beq.n	8001a72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a6a:	887a      	ldrh	r2, [r7, #2]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a70:	e002      	b.n	8001a78 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a72:	887a      	ldrh	r2, [r7, #2]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001a78:	bf00      	nop
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001a88:	4b04      	ldr	r3, [pc, #16]	@ (8001a9c <HAL_PWREx_GetVoltageRange+0x18>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	40007000 	.word	0x40007000

08001aa0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001aae:	d130      	bne.n	8001b12 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ab0:	4b23      	ldr	r3, [pc, #140]	@ (8001b40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001ab8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001abc:	d038      	beq.n	8001b30 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001abe:	4b20      	ldr	r3, [pc, #128]	@ (8001b40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001ac6:	4a1e      	ldr	r2, [pc, #120]	@ (8001b40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ac8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001acc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ace:	4b1d      	ldr	r3, [pc, #116]	@ (8001b44 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	2232      	movs	r2, #50	@ 0x32
 8001ad4:	fb02 f303 	mul.w	r3, r2, r3
 8001ad8:	4a1b      	ldr	r2, [pc, #108]	@ (8001b48 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001ada:	fba2 2303 	umull	r2, r3, r2, r3
 8001ade:	0c9b      	lsrs	r3, r3, #18
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ae4:	e002      	b.n	8001aec <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	3b01      	subs	r3, #1
 8001aea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001aec:	4b14      	ldr	r3, [pc, #80]	@ (8001b40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001aee:	695b      	ldr	r3, [r3, #20]
 8001af0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001af4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001af8:	d102      	bne.n	8001b00 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d1f2      	bne.n	8001ae6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b00:	4b0f      	ldr	r3, [pc, #60]	@ (8001b40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b02:	695b      	ldr	r3, [r3, #20]
 8001b04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b0c:	d110      	bne.n	8001b30 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e00f      	b.n	8001b32 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b12:	4b0b      	ldr	r3, [pc, #44]	@ (8001b40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001b1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b1e:	d007      	beq.n	8001b30 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b20:	4b07      	ldr	r3, [pc, #28]	@ (8001b40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001b28:	4a05      	ldr	r2, [pc, #20]	@ (8001b40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b2a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b2e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3714      	adds	r7, #20
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	40007000 	.word	0x40007000
 8001b44:	20000000 	.word	0x20000000
 8001b48:	431bde83 	.word	0x431bde83

08001b4c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b088      	sub	sp, #32
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d101      	bne.n	8001b5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e3ca      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b5e:	4b97      	ldr	r3, [pc, #604]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f003 030c 	and.w	r3, r3, #12
 8001b66:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b68:	4b94      	ldr	r3, [pc, #592]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	f003 0303 	and.w	r3, r3, #3
 8001b70:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0310 	and.w	r3, r3, #16
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	f000 80e4 	beq.w	8001d48 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001b80:	69bb      	ldr	r3, [r7, #24]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d007      	beq.n	8001b96 <HAL_RCC_OscConfig+0x4a>
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	2b0c      	cmp	r3, #12
 8001b8a:	f040 808b 	bne.w	8001ca4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	f040 8087 	bne.w	8001ca4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b96:	4b89      	ldr	r3, [pc, #548]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d005      	beq.n	8001bae <HAL_RCC_OscConfig+0x62>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	699b      	ldr	r3, [r3, #24]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d101      	bne.n	8001bae <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e3a2      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6a1a      	ldr	r2, [r3, #32]
 8001bb2:	4b82      	ldr	r3, [pc, #520]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0308 	and.w	r3, r3, #8
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d004      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x7c>
 8001bbe:	4b7f      	ldr	r3, [pc, #508]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001bc6:	e005      	b.n	8001bd4 <HAL_RCC_OscConfig+0x88>
 8001bc8:	4b7c      	ldr	r3, [pc, #496]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001bca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bce:	091b      	lsrs	r3, r3, #4
 8001bd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d223      	bcs.n	8001c20 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6a1b      	ldr	r3, [r3, #32]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f000 fd55 	bl	800268c <RCC_SetFlashLatencyFromMSIRange>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e383      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bec:	4b73      	ldr	r3, [pc, #460]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a72      	ldr	r2, [pc, #456]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001bf2:	f043 0308 	orr.w	r3, r3, #8
 8001bf6:	6013      	str	r3, [r2, #0]
 8001bf8:	4b70      	ldr	r3, [pc, #448]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a1b      	ldr	r3, [r3, #32]
 8001c04:	496d      	ldr	r1, [pc, #436]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001c06:	4313      	orrs	r3, r2
 8001c08:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c0a:	4b6c      	ldr	r3, [pc, #432]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	69db      	ldr	r3, [r3, #28]
 8001c16:	021b      	lsls	r3, r3, #8
 8001c18:	4968      	ldr	r1, [pc, #416]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	604b      	str	r3, [r1, #4]
 8001c1e:	e025      	b.n	8001c6c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c20:	4b66      	ldr	r3, [pc, #408]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a65      	ldr	r2, [pc, #404]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001c26:	f043 0308 	orr.w	r3, r3, #8
 8001c2a:	6013      	str	r3, [r2, #0]
 8001c2c:	4b63      	ldr	r3, [pc, #396]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6a1b      	ldr	r3, [r3, #32]
 8001c38:	4960      	ldr	r1, [pc, #384]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c3e:	4b5f      	ldr	r3, [pc, #380]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	69db      	ldr	r3, [r3, #28]
 8001c4a:	021b      	lsls	r3, r3, #8
 8001c4c:	495b      	ldr	r1, [pc, #364]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d109      	bne.n	8001c6c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a1b      	ldr	r3, [r3, #32]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f000 fd15 	bl	800268c <RCC_SetFlashLatencyFromMSIRange>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e343      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c6c:	f000 fc4a 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 8001c70:	4602      	mov	r2, r0
 8001c72:	4b52      	ldr	r3, [pc, #328]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	091b      	lsrs	r3, r3, #4
 8001c78:	f003 030f 	and.w	r3, r3, #15
 8001c7c:	4950      	ldr	r1, [pc, #320]	@ (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001c7e:	5ccb      	ldrb	r3, [r1, r3]
 8001c80:	f003 031f 	and.w	r3, r3, #31
 8001c84:	fa22 f303 	lsr.w	r3, r2, r3
 8001c88:	4a4e      	ldr	r2, [pc, #312]	@ (8001dc4 <HAL_RCC_OscConfig+0x278>)
 8001c8a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001c8c:	4b4e      	ldr	r3, [pc, #312]	@ (8001dc8 <HAL_RCC_OscConfig+0x27c>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff fb25 	bl	80012e0 <HAL_InitTick>
 8001c96:	4603      	mov	r3, r0
 8001c98:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001c9a:	7bfb      	ldrb	r3, [r7, #15]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d052      	beq.n	8001d46 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001ca0:	7bfb      	ldrb	r3, [r7, #15]
 8001ca2:	e327      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d032      	beq.n	8001d12 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001cac:	4b43      	ldr	r3, [pc, #268]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a42      	ldr	r2, [pc, #264]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001cb2:	f043 0301 	orr.w	r3, r3, #1
 8001cb6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001cb8:	f7ff fb62 	bl	8001380 <HAL_GetTick>
 8001cbc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001cbe:	e008      	b.n	8001cd2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001cc0:	f7ff fb5e 	bl	8001380 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e310      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001cd2:	4b3a      	ldr	r3, [pc, #232]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 0302 	and.w	r3, r3, #2
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d0f0      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001cde:	4b37      	ldr	r3, [pc, #220]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a36      	ldr	r2, [pc, #216]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001ce4:	f043 0308 	orr.w	r3, r3, #8
 8001ce8:	6013      	str	r3, [r2, #0]
 8001cea:	4b34      	ldr	r3, [pc, #208]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6a1b      	ldr	r3, [r3, #32]
 8001cf6:	4931      	ldr	r1, [pc, #196]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cfc:	4b2f      	ldr	r3, [pc, #188]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	69db      	ldr	r3, [r3, #28]
 8001d08:	021b      	lsls	r3, r3, #8
 8001d0a:	492c      	ldr	r1, [pc, #176]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	604b      	str	r3, [r1, #4]
 8001d10:	e01a      	b.n	8001d48 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001d12:	4b2a      	ldr	r3, [pc, #168]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a29      	ldr	r2, [pc, #164]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001d18:	f023 0301 	bic.w	r3, r3, #1
 8001d1c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001d1e:	f7ff fb2f 	bl	8001380 <HAL_GetTick>
 8001d22:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001d24:	e008      	b.n	8001d38 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d26:	f7ff fb2b 	bl	8001380 <HAL_GetTick>
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	1ad3      	subs	r3, r2, r3
 8001d30:	2b02      	cmp	r3, #2
 8001d32:	d901      	bls.n	8001d38 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001d34:	2303      	movs	r3, #3
 8001d36:	e2dd      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001d38:	4b20      	ldr	r3, [pc, #128]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0302 	and.w	r3, r3, #2
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d1f0      	bne.n	8001d26 <HAL_RCC_OscConfig+0x1da>
 8001d44:	e000      	b.n	8001d48 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d46:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0301 	and.w	r3, r3, #1
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d074      	beq.n	8001e3e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	2b08      	cmp	r3, #8
 8001d58:	d005      	beq.n	8001d66 <HAL_RCC_OscConfig+0x21a>
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	2b0c      	cmp	r3, #12
 8001d5e:	d10e      	bne.n	8001d7e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	2b03      	cmp	r3, #3
 8001d64:	d10b      	bne.n	8001d7e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d66:	4b15      	ldr	r3, [pc, #84]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d064      	beq.n	8001e3c <HAL_RCC_OscConfig+0x2f0>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d160      	bne.n	8001e3c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e2ba      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d86:	d106      	bne.n	8001d96 <HAL_RCC_OscConfig+0x24a>
 8001d88:	4b0c      	ldr	r3, [pc, #48]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a0b      	ldr	r2, [pc, #44]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001d8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d92:	6013      	str	r3, [r2, #0]
 8001d94:	e026      	b.n	8001de4 <HAL_RCC_OscConfig+0x298>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d9e:	d115      	bne.n	8001dcc <HAL_RCC_OscConfig+0x280>
 8001da0:	4b06      	ldr	r3, [pc, #24]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a05      	ldr	r2, [pc, #20]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001da6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001daa:	6013      	str	r3, [r2, #0]
 8001dac:	4b03      	ldr	r3, [pc, #12]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a02      	ldr	r2, [pc, #8]	@ (8001dbc <HAL_RCC_OscConfig+0x270>)
 8001db2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001db6:	6013      	str	r3, [r2, #0]
 8001db8:	e014      	b.n	8001de4 <HAL_RCC_OscConfig+0x298>
 8001dba:	bf00      	nop
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	08005fcc 	.word	0x08005fcc
 8001dc4:	20000000 	.word	0x20000000
 8001dc8:	20000008 	.word	0x20000008
 8001dcc:	4ba0      	ldr	r3, [pc, #640]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a9f      	ldr	r2, [pc, #636]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001dd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dd6:	6013      	str	r3, [r2, #0]
 8001dd8:	4b9d      	ldr	r3, [pc, #628]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a9c      	ldr	r2, [pc, #624]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001dde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001de2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d013      	beq.n	8001e14 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dec:	f7ff fac8 	bl	8001380 <HAL_GetTick>
 8001df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001df2:	e008      	b.n	8001e06 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001df4:	f7ff fac4 	bl	8001380 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b64      	cmp	r3, #100	@ 0x64
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e276      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e06:	4b92      	ldr	r3, [pc, #584]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d0f0      	beq.n	8001df4 <HAL_RCC_OscConfig+0x2a8>
 8001e12:	e014      	b.n	8001e3e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e14:	f7ff fab4 	bl	8001380 <HAL_GetTick>
 8001e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e1a:	e008      	b.n	8001e2e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e1c:	f7ff fab0 	bl	8001380 <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b64      	cmp	r3, #100	@ 0x64
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e262      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e2e:	4b88      	ldr	r3, [pc, #544]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1f0      	bne.n	8001e1c <HAL_RCC_OscConfig+0x2d0>
 8001e3a:	e000      	b.n	8001e3e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0302 	and.w	r3, r3, #2
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d060      	beq.n	8001f0c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001e4a:	69bb      	ldr	r3, [r7, #24]
 8001e4c:	2b04      	cmp	r3, #4
 8001e4e:	d005      	beq.n	8001e5c <HAL_RCC_OscConfig+0x310>
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	2b0c      	cmp	r3, #12
 8001e54:	d119      	bne.n	8001e8a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d116      	bne.n	8001e8a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e5c:	4b7c      	ldr	r3, [pc, #496]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d005      	beq.n	8001e74 <HAL_RCC_OscConfig+0x328>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d101      	bne.n	8001e74 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e23f      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e74:	4b76      	ldr	r3, [pc, #472]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	691b      	ldr	r3, [r3, #16]
 8001e80:	061b      	lsls	r3, r3, #24
 8001e82:	4973      	ldr	r1, [pc, #460]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001e84:	4313      	orrs	r3, r2
 8001e86:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e88:	e040      	b.n	8001f0c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d023      	beq.n	8001eda <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e92:	4b6f      	ldr	r3, [pc, #444]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a6e      	ldr	r2, [pc, #440]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001e98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e9e:	f7ff fa6f 	bl	8001380 <HAL_GetTick>
 8001ea2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ea4:	e008      	b.n	8001eb8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ea6:	f7ff fa6b 	bl	8001380 <HAL_GetTick>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d901      	bls.n	8001eb8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e21d      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001eb8:	4b65      	ldr	r3, [pc, #404]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d0f0      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ec4:	4b62      	ldr	r3, [pc, #392]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	691b      	ldr	r3, [r3, #16]
 8001ed0:	061b      	lsls	r3, r3, #24
 8001ed2:	495f      	ldr	r1, [pc, #380]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	604b      	str	r3, [r1, #4]
 8001ed8:	e018      	b.n	8001f0c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eda:	4b5d      	ldr	r3, [pc, #372]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a5c      	ldr	r2, [pc, #368]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001ee0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001ee4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ee6:	f7ff fa4b 	bl	8001380 <HAL_GetTick>
 8001eea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001eec:	e008      	b.n	8001f00 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eee:	f7ff fa47 	bl	8001380 <HAL_GetTick>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	2b02      	cmp	r3, #2
 8001efa:	d901      	bls.n	8001f00 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e1f9      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f00:	4b53      	ldr	r3, [pc, #332]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d1f0      	bne.n	8001eee <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0308 	and.w	r3, r3, #8
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d03c      	beq.n	8001f92 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	695b      	ldr	r3, [r3, #20]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d01c      	beq.n	8001f5a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f20:	4b4b      	ldr	r3, [pc, #300]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001f22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f26:	4a4a      	ldr	r2, [pc, #296]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001f28:	f043 0301 	orr.w	r3, r3, #1
 8001f2c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f30:	f7ff fa26 	bl	8001380 <HAL_GetTick>
 8001f34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f36:	e008      	b.n	8001f4a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f38:	f7ff fa22 	bl	8001380 <HAL_GetTick>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e1d4      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f4a:	4b41      	ldr	r3, [pc, #260]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001f4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f50:	f003 0302 	and.w	r3, r3, #2
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d0ef      	beq.n	8001f38 <HAL_RCC_OscConfig+0x3ec>
 8001f58:	e01b      	b.n	8001f92 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f5a:	4b3d      	ldr	r3, [pc, #244]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001f5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f60:	4a3b      	ldr	r2, [pc, #236]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001f62:	f023 0301 	bic.w	r3, r3, #1
 8001f66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f6a:	f7ff fa09 	bl	8001380 <HAL_GetTick>
 8001f6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f70:	e008      	b.n	8001f84 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f72:	f7ff fa05 	bl	8001380 <HAL_GetTick>
 8001f76:	4602      	mov	r2, r0
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d901      	bls.n	8001f84 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e1b7      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f84:	4b32      	ldr	r3, [pc, #200]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001f86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f8a:	f003 0302 	and.w	r3, r3, #2
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d1ef      	bne.n	8001f72 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0304 	and.w	r3, r3, #4
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	f000 80a6 	beq.w	80020ec <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001fa4:	4b2a      	ldr	r3, [pc, #168]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001fa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d10d      	bne.n	8001fcc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fb0:	4b27      	ldr	r3, [pc, #156]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001fb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fb4:	4a26      	ldr	r2, [pc, #152]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001fb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fba:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fbc:	4b24      	ldr	r3, [pc, #144]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8001fbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fc4:	60bb      	str	r3, [r7, #8]
 8001fc6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fcc:	4b21      	ldr	r3, [pc, #132]	@ (8002054 <HAL_RCC_OscConfig+0x508>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d118      	bne.n	800200a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001fd8:	4b1e      	ldr	r3, [pc, #120]	@ (8002054 <HAL_RCC_OscConfig+0x508>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a1d      	ldr	r2, [pc, #116]	@ (8002054 <HAL_RCC_OscConfig+0x508>)
 8001fde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fe2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fe4:	f7ff f9cc 	bl	8001380 <HAL_GetTick>
 8001fe8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fea:	e008      	b.n	8001ffe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fec:	f7ff f9c8 	bl	8001380 <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e17a      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ffe:	4b15      	ldr	r3, [pc, #84]	@ (8002054 <HAL_RCC_OscConfig+0x508>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002006:	2b00      	cmp	r3, #0
 8002008:	d0f0      	beq.n	8001fec <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d108      	bne.n	8002024 <HAL_RCC_OscConfig+0x4d8>
 8002012:	4b0f      	ldr	r3, [pc, #60]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8002014:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002018:	4a0d      	ldr	r2, [pc, #52]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 800201a:	f043 0301 	orr.w	r3, r3, #1
 800201e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002022:	e029      	b.n	8002078 <HAL_RCC_OscConfig+0x52c>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	2b05      	cmp	r3, #5
 800202a:	d115      	bne.n	8002058 <HAL_RCC_OscConfig+0x50c>
 800202c:	4b08      	ldr	r3, [pc, #32]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 800202e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002032:	4a07      	ldr	r2, [pc, #28]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8002034:	f043 0304 	orr.w	r3, r3, #4
 8002038:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800203c:	4b04      	ldr	r3, [pc, #16]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 800203e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002042:	4a03      	ldr	r2, [pc, #12]	@ (8002050 <HAL_RCC_OscConfig+0x504>)
 8002044:	f043 0301 	orr.w	r3, r3, #1
 8002048:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800204c:	e014      	b.n	8002078 <HAL_RCC_OscConfig+0x52c>
 800204e:	bf00      	nop
 8002050:	40021000 	.word	0x40021000
 8002054:	40007000 	.word	0x40007000
 8002058:	4b9c      	ldr	r3, [pc, #624]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 800205a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800205e:	4a9b      	ldr	r2, [pc, #620]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 8002060:	f023 0301 	bic.w	r3, r3, #1
 8002064:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002068:	4b98      	ldr	r3, [pc, #608]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 800206a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800206e:	4a97      	ldr	r2, [pc, #604]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 8002070:	f023 0304 	bic.w	r3, r3, #4
 8002074:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d016      	beq.n	80020ae <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002080:	f7ff f97e 	bl	8001380 <HAL_GetTick>
 8002084:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002086:	e00a      	b.n	800209e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002088:	f7ff f97a 	bl	8001380 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002096:	4293      	cmp	r3, r2
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e12a      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800209e:	4b8b      	ldr	r3, [pc, #556]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 80020a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020a4:	f003 0302 	and.w	r3, r3, #2
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d0ed      	beq.n	8002088 <HAL_RCC_OscConfig+0x53c>
 80020ac:	e015      	b.n	80020da <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020ae:	f7ff f967 	bl	8001380 <HAL_GetTick>
 80020b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80020b4:	e00a      	b.n	80020cc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020b6:	f7ff f963 	bl	8001380 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d901      	bls.n	80020cc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e113      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80020cc:	4b7f      	ldr	r3, [pc, #508]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 80020ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d1ed      	bne.n	80020b6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80020da:	7ffb      	ldrb	r3, [r7, #31]
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d105      	bne.n	80020ec <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020e0:	4b7a      	ldr	r3, [pc, #488]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 80020e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020e4:	4a79      	ldr	r2, [pc, #484]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 80020e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020ea:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	f000 80fe 	beq.w	80022f2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	f040 80d0 	bne.w	80022a0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002100:	4b72      	ldr	r3, [pc, #456]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	f003 0203 	and.w	r2, r3, #3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002110:	429a      	cmp	r2, r3
 8002112:	d130      	bne.n	8002176 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211e:	3b01      	subs	r3, #1
 8002120:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002122:	429a      	cmp	r2, r3
 8002124:	d127      	bne.n	8002176 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002130:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002132:	429a      	cmp	r2, r3
 8002134:	d11f      	bne.n	8002176 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002140:	2a07      	cmp	r2, #7
 8002142:	bf14      	ite	ne
 8002144:	2201      	movne	r2, #1
 8002146:	2200      	moveq	r2, #0
 8002148:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800214a:	4293      	cmp	r3, r2
 800214c:	d113      	bne.n	8002176 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002158:	085b      	lsrs	r3, r3, #1
 800215a:	3b01      	subs	r3, #1
 800215c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800215e:	429a      	cmp	r2, r3
 8002160:	d109      	bne.n	8002176 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216c:	085b      	lsrs	r3, r3, #1
 800216e:	3b01      	subs	r3, #1
 8002170:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002172:	429a      	cmp	r2, r3
 8002174:	d06e      	beq.n	8002254 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	2b0c      	cmp	r3, #12
 800217a:	d069      	beq.n	8002250 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800217c:	4b53      	ldr	r3, [pc, #332]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d105      	bne.n	8002194 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002188:	4b50      	ldr	r3, [pc, #320]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d001      	beq.n	8002198 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	e0ad      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002198:	4b4c      	ldr	r3, [pc, #304]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a4b      	ldr	r2, [pc, #300]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 800219e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80021a2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80021a4:	f7ff f8ec 	bl	8001380 <HAL_GetTick>
 80021a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021aa:	e008      	b.n	80021be <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ac:	f7ff f8e8 	bl	8001380 <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e09a      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021be:	4b43      	ldr	r3, [pc, #268]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d1f0      	bne.n	80021ac <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021ca:	4b40      	ldr	r3, [pc, #256]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 80021cc:	68da      	ldr	r2, [r3, #12]
 80021ce:	4b40      	ldr	r3, [pc, #256]	@ (80022d0 <HAL_RCC_OscConfig+0x784>)
 80021d0:	4013      	ands	r3, r2
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80021da:	3a01      	subs	r2, #1
 80021dc:	0112      	lsls	r2, r2, #4
 80021de:	4311      	orrs	r1, r2
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80021e4:	0212      	lsls	r2, r2, #8
 80021e6:	4311      	orrs	r1, r2
 80021e8:	687a      	ldr	r2, [r7, #4]
 80021ea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80021ec:	0852      	lsrs	r2, r2, #1
 80021ee:	3a01      	subs	r2, #1
 80021f0:	0552      	lsls	r2, r2, #21
 80021f2:	4311      	orrs	r1, r2
 80021f4:	687a      	ldr	r2, [r7, #4]
 80021f6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80021f8:	0852      	lsrs	r2, r2, #1
 80021fa:	3a01      	subs	r2, #1
 80021fc:	0652      	lsls	r2, r2, #25
 80021fe:	4311      	orrs	r1, r2
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002204:	0912      	lsrs	r2, r2, #4
 8002206:	0452      	lsls	r2, r2, #17
 8002208:	430a      	orrs	r2, r1
 800220a:	4930      	ldr	r1, [pc, #192]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 800220c:	4313      	orrs	r3, r2
 800220e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002210:	4b2e      	ldr	r3, [pc, #184]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a2d      	ldr	r2, [pc, #180]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 8002216:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800221a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800221c:	4b2b      	ldr	r3, [pc, #172]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	4a2a      	ldr	r2, [pc, #168]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 8002222:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002226:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002228:	f7ff f8aa 	bl	8001380 <HAL_GetTick>
 800222c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800222e:	e008      	b.n	8002242 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002230:	f7ff f8a6 	bl	8001380 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b02      	cmp	r3, #2
 800223c:	d901      	bls.n	8002242 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e058      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002242:	4b22      	ldr	r3, [pc, #136]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d0f0      	beq.n	8002230 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800224e:	e050      	b.n	80022f2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e04f      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002254:	4b1d      	ldr	r3, [pc, #116]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d148      	bne.n	80022f2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002260:	4b1a      	ldr	r3, [pc, #104]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a19      	ldr	r2, [pc, #100]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 8002266:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800226a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800226c:	4b17      	ldr	r3, [pc, #92]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	4a16      	ldr	r2, [pc, #88]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 8002272:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002276:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002278:	f7ff f882 	bl	8001380 <HAL_GetTick>
 800227c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800227e:	e008      	b.n	8002292 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002280:	f7ff f87e 	bl	8001380 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b02      	cmp	r3, #2
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e030      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002292:	4b0e      	ldr	r3, [pc, #56]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d0f0      	beq.n	8002280 <HAL_RCC_OscConfig+0x734>
 800229e:	e028      	b.n	80022f2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	2b0c      	cmp	r3, #12
 80022a4:	d023      	beq.n	80022ee <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022a6:	4b09      	ldr	r3, [pc, #36]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a08      	ldr	r2, [pc, #32]	@ (80022cc <HAL_RCC_OscConfig+0x780>)
 80022ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b2:	f7ff f865 	bl	8001380 <HAL_GetTick>
 80022b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022b8:	e00c      	b.n	80022d4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ba:	f7ff f861 	bl	8001380 <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	2b02      	cmp	r3, #2
 80022c6:	d905      	bls.n	80022d4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
 80022ca:	e013      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
 80022cc:	40021000 	.word	0x40021000
 80022d0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022d4:	4b09      	ldr	r3, [pc, #36]	@ (80022fc <HAL_RCC_OscConfig+0x7b0>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d1ec      	bne.n	80022ba <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80022e0:	4b06      	ldr	r3, [pc, #24]	@ (80022fc <HAL_RCC_OscConfig+0x7b0>)
 80022e2:	68da      	ldr	r2, [r3, #12]
 80022e4:	4905      	ldr	r1, [pc, #20]	@ (80022fc <HAL_RCC_OscConfig+0x7b0>)
 80022e6:	4b06      	ldr	r3, [pc, #24]	@ (8002300 <HAL_RCC_OscConfig+0x7b4>)
 80022e8:	4013      	ands	r3, r2
 80022ea:	60cb      	str	r3, [r1, #12]
 80022ec:	e001      	b.n	80022f2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e000      	b.n	80022f4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3720      	adds	r7, #32
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	40021000 	.word	0x40021000
 8002300:	feeefffc 	.word	0xfeeefffc

08002304 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d101      	bne.n	8002318 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e0e7      	b.n	80024e8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002318:	4b75      	ldr	r3, [pc, #468]	@ (80024f0 <HAL_RCC_ClockConfig+0x1ec>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0307 	and.w	r3, r3, #7
 8002320:	683a      	ldr	r2, [r7, #0]
 8002322:	429a      	cmp	r2, r3
 8002324:	d910      	bls.n	8002348 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002326:	4b72      	ldr	r3, [pc, #456]	@ (80024f0 <HAL_RCC_ClockConfig+0x1ec>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f023 0207 	bic.w	r2, r3, #7
 800232e:	4970      	ldr	r1, [pc, #448]	@ (80024f0 <HAL_RCC_ClockConfig+0x1ec>)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	4313      	orrs	r3, r2
 8002334:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002336:	4b6e      	ldr	r3, [pc, #440]	@ (80024f0 <HAL_RCC_ClockConfig+0x1ec>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0307 	and.w	r3, r3, #7
 800233e:	683a      	ldr	r2, [r7, #0]
 8002340:	429a      	cmp	r2, r3
 8002342:	d001      	beq.n	8002348 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e0cf      	b.n	80024e8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0302 	and.w	r3, r3, #2
 8002350:	2b00      	cmp	r3, #0
 8002352:	d010      	beq.n	8002376 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	4b66      	ldr	r3, [pc, #408]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002360:	429a      	cmp	r2, r3
 8002362:	d908      	bls.n	8002376 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002364:	4b63      	ldr	r3, [pc, #396]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	4960      	ldr	r1, [pc, #384]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 8002372:	4313      	orrs	r3, r2
 8002374:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0301 	and.w	r3, r3, #1
 800237e:	2b00      	cmp	r3, #0
 8002380:	d04c      	beq.n	800241c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	2b03      	cmp	r3, #3
 8002388:	d107      	bne.n	800239a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800238a:	4b5a      	ldr	r3, [pc, #360]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d121      	bne.n	80023da <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e0a6      	b.n	80024e8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d107      	bne.n	80023b2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023a2:	4b54      	ldr	r3, [pc, #336]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d115      	bne.n	80023da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e09a      	b.n	80024e8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d107      	bne.n	80023ca <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023ba:	4b4e      	ldr	r3, [pc, #312]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d109      	bne.n	80023da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e08e      	b.n	80024e8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023ca:	4b4a      	ldr	r3, [pc, #296]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d101      	bne.n	80023da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e086      	b.n	80024e8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80023da:	4b46      	ldr	r3, [pc, #280]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f023 0203 	bic.w	r2, r3, #3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	4943      	ldr	r1, [pc, #268]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023ec:	f7fe ffc8 	bl	8001380 <HAL_GetTick>
 80023f0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023f2:	e00a      	b.n	800240a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023f4:	f7fe ffc4 	bl	8001380 <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002402:	4293      	cmp	r3, r2
 8002404:	d901      	bls.n	800240a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e06e      	b.n	80024e8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800240a:	4b3a      	ldr	r3, [pc, #232]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	f003 020c 	and.w	r2, r3, #12
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	429a      	cmp	r2, r3
 800241a:	d1eb      	bne.n	80023f4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0302 	and.w	r3, r3, #2
 8002424:	2b00      	cmp	r3, #0
 8002426:	d010      	beq.n	800244a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689a      	ldr	r2, [r3, #8]
 800242c:	4b31      	ldr	r3, [pc, #196]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002434:	429a      	cmp	r2, r3
 8002436:	d208      	bcs.n	800244a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002438:	4b2e      	ldr	r3, [pc, #184]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	492b      	ldr	r1, [pc, #172]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 8002446:	4313      	orrs	r3, r2
 8002448:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800244a:	4b29      	ldr	r3, [pc, #164]	@ (80024f0 <HAL_RCC_ClockConfig+0x1ec>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0307 	and.w	r3, r3, #7
 8002452:	683a      	ldr	r2, [r7, #0]
 8002454:	429a      	cmp	r2, r3
 8002456:	d210      	bcs.n	800247a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002458:	4b25      	ldr	r3, [pc, #148]	@ (80024f0 <HAL_RCC_ClockConfig+0x1ec>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f023 0207 	bic.w	r2, r3, #7
 8002460:	4923      	ldr	r1, [pc, #140]	@ (80024f0 <HAL_RCC_ClockConfig+0x1ec>)
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	4313      	orrs	r3, r2
 8002466:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002468:	4b21      	ldr	r3, [pc, #132]	@ (80024f0 <HAL_RCC_ClockConfig+0x1ec>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 0307 	and.w	r3, r3, #7
 8002470:	683a      	ldr	r2, [r7, #0]
 8002472:	429a      	cmp	r2, r3
 8002474:	d001      	beq.n	800247a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e036      	b.n	80024e8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0304 	and.w	r3, r3, #4
 8002482:	2b00      	cmp	r3, #0
 8002484:	d008      	beq.n	8002498 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002486:	4b1b      	ldr	r3, [pc, #108]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	4918      	ldr	r1, [pc, #96]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 8002494:	4313      	orrs	r3, r2
 8002496:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0308 	and.w	r3, r3, #8
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d009      	beq.n	80024b8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024a4:	4b13      	ldr	r3, [pc, #76]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	691b      	ldr	r3, [r3, #16]
 80024b0:	00db      	lsls	r3, r3, #3
 80024b2:	4910      	ldr	r1, [pc, #64]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 80024b4:	4313      	orrs	r3, r2
 80024b6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024b8:	f000 f824 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 80024bc:	4602      	mov	r2, r0
 80024be:	4b0d      	ldr	r3, [pc, #52]	@ (80024f4 <HAL_RCC_ClockConfig+0x1f0>)
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	091b      	lsrs	r3, r3, #4
 80024c4:	f003 030f 	and.w	r3, r3, #15
 80024c8:	490b      	ldr	r1, [pc, #44]	@ (80024f8 <HAL_RCC_ClockConfig+0x1f4>)
 80024ca:	5ccb      	ldrb	r3, [r1, r3]
 80024cc:	f003 031f 	and.w	r3, r3, #31
 80024d0:	fa22 f303 	lsr.w	r3, r2, r3
 80024d4:	4a09      	ldr	r2, [pc, #36]	@ (80024fc <HAL_RCC_ClockConfig+0x1f8>)
 80024d6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80024d8:	4b09      	ldr	r3, [pc, #36]	@ (8002500 <HAL_RCC_ClockConfig+0x1fc>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4618      	mov	r0, r3
 80024de:	f7fe feff 	bl	80012e0 <HAL_InitTick>
 80024e2:	4603      	mov	r3, r0
 80024e4:	72fb      	strb	r3, [r7, #11]

  return status;
 80024e6:	7afb      	ldrb	r3, [r7, #11]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3710      	adds	r7, #16
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40022000 	.word	0x40022000
 80024f4:	40021000 	.word	0x40021000
 80024f8:	08005fcc 	.word	0x08005fcc
 80024fc:	20000000 	.word	0x20000000
 8002500:	20000008 	.word	0x20000008

08002504 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002504:	b480      	push	{r7}
 8002506:	b089      	sub	sp, #36	@ 0x24
 8002508:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800250a:	2300      	movs	r3, #0
 800250c:	61fb      	str	r3, [r7, #28]
 800250e:	2300      	movs	r3, #0
 8002510:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002512:	4b3e      	ldr	r3, [pc, #248]	@ (800260c <HAL_RCC_GetSysClockFreq+0x108>)
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f003 030c 	and.w	r3, r3, #12
 800251a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800251c:	4b3b      	ldr	r3, [pc, #236]	@ (800260c <HAL_RCC_GetSysClockFreq+0x108>)
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	f003 0303 	and.w	r3, r3, #3
 8002524:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d005      	beq.n	8002538 <HAL_RCC_GetSysClockFreq+0x34>
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	2b0c      	cmp	r3, #12
 8002530:	d121      	bne.n	8002576 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d11e      	bne.n	8002576 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002538:	4b34      	ldr	r3, [pc, #208]	@ (800260c <HAL_RCC_GetSysClockFreq+0x108>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0308 	and.w	r3, r3, #8
 8002540:	2b00      	cmp	r3, #0
 8002542:	d107      	bne.n	8002554 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002544:	4b31      	ldr	r3, [pc, #196]	@ (800260c <HAL_RCC_GetSysClockFreq+0x108>)
 8002546:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800254a:	0a1b      	lsrs	r3, r3, #8
 800254c:	f003 030f 	and.w	r3, r3, #15
 8002550:	61fb      	str	r3, [r7, #28]
 8002552:	e005      	b.n	8002560 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002554:	4b2d      	ldr	r3, [pc, #180]	@ (800260c <HAL_RCC_GetSysClockFreq+0x108>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	091b      	lsrs	r3, r3, #4
 800255a:	f003 030f 	and.w	r3, r3, #15
 800255e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002560:	4a2b      	ldr	r2, [pc, #172]	@ (8002610 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002568:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d10d      	bne.n	800258c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002574:	e00a      	b.n	800258c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	2b04      	cmp	r3, #4
 800257a:	d102      	bne.n	8002582 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800257c:	4b25      	ldr	r3, [pc, #148]	@ (8002614 <HAL_RCC_GetSysClockFreq+0x110>)
 800257e:	61bb      	str	r3, [r7, #24]
 8002580:	e004      	b.n	800258c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	2b08      	cmp	r3, #8
 8002586:	d101      	bne.n	800258c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002588:	4b23      	ldr	r3, [pc, #140]	@ (8002618 <HAL_RCC_GetSysClockFreq+0x114>)
 800258a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	2b0c      	cmp	r3, #12
 8002590:	d134      	bne.n	80025fc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002592:	4b1e      	ldr	r3, [pc, #120]	@ (800260c <HAL_RCC_GetSysClockFreq+0x108>)
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	f003 0303 	and.w	r3, r3, #3
 800259a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d003      	beq.n	80025aa <HAL_RCC_GetSysClockFreq+0xa6>
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	2b03      	cmp	r3, #3
 80025a6:	d003      	beq.n	80025b0 <HAL_RCC_GetSysClockFreq+0xac>
 80025a8:	e005      	b.n	80025b6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80025aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002614 <HAL_RCC_GetSysClockFreq+0x110>)
 80025ac:	617b      	str	r3, [r7, #20]
      break;
 80025ae:	e005      	b.n	80025bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80025b0:	4b19      	ldr	r3, [pc, #100]	@ (8002618 <HAL_RCC_GetSysClockFreq+0x114>)
 80025b2:	617b      	str	r3, [r7, #20]
      break;
 80025b4:	e002      	b.n	80025bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	617b      	str	r3, [r7, #20]
      break;
 80025ba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80025bc:	4b13      	ldr	r3, [pc, #76]	@ (800260c <HAL_RCC_GetSysClockFreq+0x108>)
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	091b      	lsrs	r3, r3, #4
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	3301      	adds	r3, #1
 80025c8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80025ca:	4b10      	ldr	r3, [pc, #64]	@ (800260c <HAL_RCC_GetSysClockFreq+0x108>)
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	0a1b      	lsrs	r3, r3, #8
 80025d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025d4:	697a      	ldr	r2, [r7, #20]
 80025d6:	fb03 f202 	mul.w	r2, r3, r2
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80025e2:	4b0a      	ldr	r3, [pc, #40]	@ (800260c <HAL_RCC_GetSysClockFreq+0x108>)
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	0e5b      	lsrs	r3, r3, #25
 80025e8:	f003 0303 	and.w	r3, r3, #3
 80025ec:	3301      	adds	r3, #1
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80025f2:	697a      	ldr	r2, [r7, #20]
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025fa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80025fc:	69bb      	ldr	r3, [r7, #24]
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3724      	adds	r7, #36	@ 0x24
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	40021000 	.word	0x40021000
 8002610:	08005fe4 	.word	0x08005fe4
 8002614:	00f42400 	.word	0x00f42400
 8002618:	007a1200 	.word	0x007a1200

0800261c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002620:	4b03      	ldr	r3, [pc, #12]	@ (8002630 <HAL_RCC_GetHCLKFreq+0x14>)
 8002622:	681b      	ldr	r3, [r3, #0]
}
 8002624:	4618      	mov	r0, r3
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	20000000 	.word	0x20000000

08002634 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002638:	f7ff fff0 	bl	800261c <HAL_RCC_GetHCLKFreq>
 800263c:	4602      	mov	r2, r0
 800263e:	4b06      	ldr	r3, [pc, #24]	@ (8002658 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	0a1b      	lsrs	r3, r3, #8
 8002644:	f003 0307 	and.w	r3, r3, #7
 8002648:	4904      	ldr	r1, [pc, #16]	@ (800265c <HAL_RCC_GetPCLK1Freq+0x28>)
 800264a:	5ccb      	ldrb	r3, [r1, r3]
 800264c:	f003 031f 	and.w	r3, r3, #31
 8002650:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002654:	4618      	mov	r0, r3
 8002656:	bd80      	pop	{r7, pc}
 8002658:	40021000 	.word	0x40021000
 800265c:	08005fdc 	.word	0x08005fdc

08002660 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002664:	f7ff ffda 	bl	800261c <HAL_RCC_GetHCLKFreq>
 8002668:	4602      	mov	r2, r0
 800266a:	4b06      	ldr	r3, [pc, #24]	@ (8002684 <HAL_RCC_GetPCLK2Freq+0x24>)
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	0adb      	lsrs	r3, r3, #11
 8002670:	f003 0307 	and.w	r3, r3, #7
 8002674:	4904      	ldr	r1, [pc, #16]	@ (8002688 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002676:	5ccb      	ldrb	r3, [r1, r3]
 8002678:	f003 031f 	and.w	r3, r3, #31
 800267c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002680:	4618      	mov	r0, r3
 8002682:	bd80      	pop	{r7, pc}
 8002684:	40021000 	.word	0x40021000
 8002688:	08005fdc 	.word	0x08005fdc

0800268c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002694:	2300      	movs	r3, #0
 8002696:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002698:	4b2a      	ldr	r3, [pc, #168]	@ (8002744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800269a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800269c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d003      	beq.n	80026ac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80026a4:	f7ff f9ee 	bl	8001a84 <HAL_PWREx_GetVoltageRange>
 80026a8:	6178      	str	r0, [r7, #20]
 80026aa:	e014      	b.n	80026d6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80026ac:	4b25      	ldr	r3, [pc, #148]	@ (8002744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b0:	4a24      	ldr	r2, [pc, #144]	@ (8002744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80026b8:	4b22      	ldr	r3, [pc, #136]	@ (8002744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026c0:	60fb      	str	r3, [r7, #12]
 80026c2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80026c4:	f7ff f9de 	bl	8001a84 <HAL_PWREx_GetVoltageRange>
 80026c8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80026ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ce:	4a1d      	ldr	r2, [pc, #116]	@ (8002744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026d4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026dc:	d10b      	bne.n	80026f6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2b80      	cmp	r3, #128	@ 0x80
 80026e2:	d919      	bls.n	8002718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2ba0      	cmp	r3, #160	@ 0xa0
 80026e8:	d902      	bls.n	80026f0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80026ea:	2302      	movs	r3, #2
 80026ec:	613b      	str	r3, [r7, #16]
 80026ee:	e013      	b.n	8002718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80026f0:	2301      	movs	r3, #1
 80026f2:	613b      	str	r3, [r7, #16]
 80026f4:	e010      	b.n	8002718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2b80      	cmp	r3, #128	@ 0x80
 80026fa:	d902      	bls.n	8002702 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80026fc:	2303      	movs	r3, #3
 80026fe:	613b      	str	r3, [r7, #16]
 8002700:	e00a      	b.n	8002718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2b80      	cmp	r3, #128	@ 0x80
 8002706:	d102      	bne.n	800270e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002708:	2302      	movs	r3, #2
 800270a:	613b      	str	r3, [r7, #16]
 800270c:	e004      	b.n	8002718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2b70      	cmp	r3, #112	@ 0x70
 8002712:	d101      	bne.n	8002718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002714:	2301      	movs	r3, #1
 8002716:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002718:	4b0b      	ldr	r3, [pc, #44]	@ (8002748 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f023 0207 	bic.w	r2, r3, #7
 8002720:	4909      	ldr	r1, [pc, #36]	@ (8002748 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	4313      	orrs	r3, r2
 8002726:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002728:	4b07      	ldr	r3, [pc, #28]	@ (8002748 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	429a      	cmp	r2, r3
 8002734:	d001      	beq.n	800273a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e000      	b.n	800273c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800273a:	2300      	movs	r3, #0
}
 800273c:	4618      	mov	r0, r3
 800273e:	3718      	adds	r7, #24
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	40021000 	.word	0x40021000
 8002748:	40022000 	.word	0x40022000

0800274c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b086      	sub	sp, #24
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002754:	2300      	movs	r3, #0
 8002756:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002758:	2300      	movs	r3, #0
 800275a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002764:	2b00      	cmp	r3, #0
 8002766:	d041      	beq.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800276c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002770:	d02a      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002772:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002776:	d824      	bhi.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002778:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800277c:	d008      	beq.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800277e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002782:	d81e      	bhi.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002784:	2b00      	cmp	r3, #0
 8002786:	d00a      	beq.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002788:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800278c:	d010      	beq.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800278e:	e018      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002790:	4b86      	ldr	r3, [pc, #536]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	4a85      	ldr	r2, [pc, #532]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002796:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800279a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800279c:	e015      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	3304      	adds	r3, #4
 80027a2:	2100      	movs	r1, #0
 80027a4:	4618      	mov	r0, r3
 80027a6:	f000 fabb 	bl	8002d20 <RCCEx_PLLSAI1_Config>
 80027aa:	4603      	mov	r3, r0
 80027ac:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80027ae:	e00c      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	3320      	adds	r3, #32
 80027b4:	2100      	movs	r1, #0
 80027b6:	4618      	mov	r0, r3
 80027b8:	f000 fba6 	bl	8002f08 <RCCEx_PLLSAI2_Config>
 80027bc:	4603      	mov	r3, r0
 80027be:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80027c0:	e003      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	74fb      	strb	r3, [r7, #19]
      break;
 80027c6:	e000      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80027c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80027ca:	7cfb      	ldrb	r3, [r7, #19]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d10b      	bne.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80027d0:	4b76      	ldr	r3, [pc, #472]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027d6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80027de:	4973      	ldr	r1, [pc, #460]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80027e6:	e001      	b.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027e8:	7cfb      	ldrb	r3, [r7, #19]
 80027ea:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d041      	beq.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80027fc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002800:	d02a      	beq.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002802:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002806:	d824      	bhi.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002808:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800280c:	d008      	beq.n	8002820 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800280e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002812:	d81e      	bhi.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002814:	2b00      	cmp	r3, #0
 8002816:	d00a      	beq.n	800282e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002818:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800281c:	d010      	beq.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800281e:	e018      	b.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002820:	4b62      	ldr	r3, [pc, #392]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	4a61      	ldr	r2, [pc, #388]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002826:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800282a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800282c:	e015      	b.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	3304      	adds	r3, #4
 8002832:	2100      	movs	r1, #0
 8002834:	4618      	mov	r0, r3
 8002836:	f000 fa73 	bl	8002d20 <RCCEx_PLLSAI1_Config>
 800283a:	4603      	mov	r3, r0
 800283c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800283e:	e00c      	b.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	3320      	adds	r3, #32
 8002844:	2100      	movs	r1, #0
 8002846:	4618      	mov	r0, r3
 8002848:	f000 fb5e 	bl	8002f08 <RCCEx_PLLSAI2_Config>
 800284c:	4603      	mov	r3, r0
 800284e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002850:	e003      	b.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	74fb      	strb	r3, [r7, #19]
      break;
 8002856:	e000      	b.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002858:	bf00      	nop
    }

    if(ret == HAL_OK)
 800285a:	7cfb      	ldrb	r3, [r7, #19]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d10b      	bne.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002860:	4b52      	ldr	r3, [pc, #328]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002862:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002866:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800286e:	494f      	ldr	r1, [pc, #316]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002870:	4313      	orrs	r3, r2
 8002872:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002876:	e001      	b.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002878:	7cfb      	ldrb	r3, [r7, #19]
 800287a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002884:	2b00      	cmp	r3, #0
 8002886:	f000 80a0 	beq.w	80029ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800288a:	2300      	movs	r3, #0
 800288c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800288e:	4b47      	ldr	r3, [pc, #284]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002892:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d101      	bne.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800289a:	2301      	movs	r3, #1
 800289c:	e000      	b.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800289e:	2300      	movs	r3, #0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d00d      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028a4:	4b41      	ldr	r3, [pc, #260]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a8:	4a40      	ldr	r2, [pc, #256]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80028b0:	4b3e      	ldr	r3, [pc, #248]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028b8:	60bb      	str	r3, [r7, #8]
 80028ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028bc:	2301      	movs	r3, #1
 80028be:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028c0:	4b3b      	ldr	r3, [pc, #236]	@ (80029b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a3a      	ldr	r2, [pc, #232]	@ (80029b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80028c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80028cc:	f7fe fd58 	bl	8001380 <HAL_GetTick>
 80028d0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80028d2:	e009      	b.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028d4:	f7fe fd54 	bl	8001380 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d902      	bls.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	74fb      	strb	r3, [r7, #19]
        break;
 80028e6:	e005      	b.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80028e8:	4b31      	ldr	r3, [pc, #196]	@ (80029b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d0ef      	beq.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80028f4:	7cfb      	ldrb	r3, [r7, #19]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d15c      	bne.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80028fa:	4b2c      	ldr	r3, [pc, #176]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002900:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002904:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d01f      	beq.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002912:	697a      	ldr	r2, [r7, #20]
 8002914:	429a      	cmp	r2, r3
 8002916:	d019      	beq.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002918:	4b24      	ldr	r3, [pc, #144]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800291a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800291e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002922:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002924:	4b21      	ldr	r3, [pc, #132]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800292a:	4a20      	ldr	r2, [pc, #128]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800292c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002930:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002934:	4b1d      	ldr	r3, [pc, #116]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800293a:	4a1c      	ldr	r2, [pc, #112]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800293c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002940:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002944:	4a19      	ldr	r2, [pc, #100]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	f003 0301 	and.w	r3, r3, #1
 8002952:	2b00      	cmp	r3, #0
 8002954:	d016      	beq.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002956:	f7fe fd13 	bl	8001380 <HAL_GetTick>
 800295a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800295c:	e00b      	b.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800295e:	f7fe fd0f 	bl	8001380 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	f241 3288 	movw	r2, #5000	@ 0x1388
 800296c:	4293      	cmp	r3, r2
 800296e:	d902      	bls.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	74fb      	strb	r3, [r7, #19]
            break;
 8002974:	e006      	b.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002976:	4b0d      	ldr	r3, [pc, #52]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002978:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800297c:	f003 0302 	and.w	r3, r3, #2
 8002980:	2b00      	cmp	r3, #0
 8002982:	d0ec      	beq.n	800295e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002984:	7cfb      	ldrb	r3, [r7, #19]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d10c      	bne.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800298a:	4b08      	ldr	r3, [pc, #32]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800298c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002990:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800299a:	4904      	ldr	r1, [pc, #16]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800299c:	4313      	orrs	r3, r2
 800299e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80029a2:	e009      	b.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80029a4:	7cfb      	ldrb	r3, [r7, #19]
 80029a6:	74bb      	strb	r3, [r7, #18]
 80029a8:	e006      	b.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80029aa:	bf00      	nop
 80029ac:	40021000 	.word	0x40021000
 80029b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029b4:	7cfb      	ldrb	r3, [r7, #19]
 80029b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029b8:	7c7b      	ldrb	r3, [r7, #17]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d105      	bne.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029be:	4b9e      	ldr	r3, [pc, #632]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c2:	4a9d      	ldr	r2, [pc, #628]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029c8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d00a      	beq.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80029d6:	4b98      	ldr	r3, [pc, #608]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029dc:	f023 0203 	bic.w	r2, r3, #3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029e4:	4994      	ldr	r1, [pc, #592]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029e6:	4313      	orrs	r3, r2
 80029e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0302 	and.w	r3, r3, #2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d00a      	beq.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029f8:	4b8f      	ldr	r3, [pc, #572]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029fe:	f023 020c 	bic.w	r2, r3, #12
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a06:	498c      	ldr	r1, [pc, #560]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0304 	and.w	r3, r3, #4
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d00a      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a1a:	4b87      	ldr	r3, [pc, #540]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a20:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a28:	4983      	ldr	r1, [pc, #524]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0308 	and.w	r3, r3, #8
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d00a      	beq.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002a3c:	4b7e      	ldr	r3, [pc, #504]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a42:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4a:	497b      	ldr	r1, [pc, #492]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0310 	and.w	r3, r3, #16
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d00a      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002a5e:	4b76      	ldr	r3, [pc, #472]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a6c:	4972      	ldr	r1, [pc, #456]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0320 	and.w	r3, r3, #32
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d00a      	beq.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a80:	4b6d      	ldr	r3, [pc, #436]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a86:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a8e:	496a      	ldr	r1, [pc, #424]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a90:	4313      	orrs	r3, r2
 8002a92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d00a      	beq.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002aa2:	4b65      	ldr	r3, [pc, #404]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aa8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab0:	4961      	ldr	r1, [pc, #388]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d00a      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002ac4:	4b5c      	ldr	r3, [pc, #368]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ad2:	4959      	ldr	r1, [pc, #356]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d00a      	beq.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ae6:	4b54      	ldr	r3, [pc, #336]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aec:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002af4:	4950      	ldr	r1, [pc, #320]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d00a      	beq.n	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b08:	4b4b      	ldr	r3, [pc, #300]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b0e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b16:	4948      	ldr	r1, [pc, #288]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d00a      	beq.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b2a:	4b43      	ldr	r3, [pc, #268]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b30:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b38:	493f      	ldr	r1, [pc, #252]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d028      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b4c:	4b3a      	ldr	r3, [pc, #232]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b52:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b5a:	4937      	ldr	r1, [pc, #220]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b6a:	d106      	bne.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b6c:	4b32      	ldr	r3, [pc, #200]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	4a31      	ldr	r2, [pc, #196]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b76:	60d3      	str	r3, [r2, #12]
 8002b78:	e011      	b.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b7e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b82:	d10c      	bne.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	3304      	adds	r3, #4
 8002b88:	2101      	movs	r1, #1
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f000 f8c8 	bl	8002d20 <RCCEx_PLLSAI1_Config>
 8002b90:	4603      	mov	r3, r0
 8002b92:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002b94:	7cfb      	ldrb	r3, [r7, #19]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002b9a:	7cfb      	ldrb	r3, [r7, #19]
 8002b9c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d028      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002baa:	4b23      	ldr	r3, [pc, #140]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bb0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bb8:	491f      	ldr	r1, [pc, #124]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002bc8:	d106      	bne.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002bca:	4b1b      	ldr	r3, [pc, #108]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	4a1a      	ldr	r2, [pc, #104]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bd0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002bd4:	60d3      	str	r3, [r2, #12]
 8002bd6:	e011      	b.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bdc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002be0:	d10c      	bne.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	3304      	adds	r3, #4
 8002be6:	2101      	movs	r1, #1
 8002be8:	4618      	mov	r0, r3
 8002bea:	f000 f899 	bl	8002d20 <RCCEx_PLLSAI1_Config>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002bf2:	7cfb      	ldrb	r3, [r7, #19]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d001      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002bf8:	7cfb      	ldrb	r3, [r7, #19]
 8002bfa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d02b      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002c08:	4b0b      	ldr	r3, [pc, #44]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c0e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c16:	4908      	ldr	r1, [pc, #32]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c26:	d109      	bne.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c28:	4b03      	ldr	r3, [pc, #12]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	4a02      	ldr	r2, [pc, #8]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c32:	60d3      	str	r3, [r2, #12]
 8002c34:	e014      	b.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002c36:	bf00      	nop
 8002c38:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002c44:	d10c      	bne.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	3304      	adds	r3, #4
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f000 f867 	bl	8002d20 <RCCEx_PLLSAI1_Config>
 8002c52:	4603      	mov	r3, r0
 8002c54:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c56:	7cfb      	ldrb	r3, [r7, #19]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002c5c:	7cfb      	ldrb	r3, [r7, #19]
 8002c5e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d02f      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c6c:	4b2b      	ldr	r3, [pc, #172]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c72:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c7a:	4928      	ldr	r1, [pc, #160]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c8a:	d10d      	bne.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	3304      	adds	r3, #4
 8002c90:	2102      	movs	r1, #2
 8002c92:	4618      	mov	r0, r3
 8002c94:	f000 f844 	bl	8002d20 <RCCEx_PLLSAI1_Config>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c9c:	7cfb      	ldrb	r3, [r7, #19]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d014      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002ca2:	7cfb      	ldrb	r3, [r7, #19]
 8002ca4:	74bb      	strb	r3, [r7, #18]
 8002ca6:	e011      	b.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002cac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002cb0:	d10c      	bne.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	3320      	adds	r3, #32
 8002cb6:	2102      	movs	r1, #2
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f000 f925 	bl	8002f08 <RCCEx_PLLSAI2_Config>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002cc2:	7cfb      	ldrb	r3, [r7, #19]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d001      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002cc8:	7cfb      	ldrb	r3, [r7, #19]
 8002cca:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d00a      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002cd8:	4b10      	ldr	r3, [pc, #64]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cde:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ce6:	490d      	ldr	r1, [pc, #52]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00b      	beq.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002cfa:	4b08      	ldr	r3, [pc, #32]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d00:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d0a:	4904      	ldr	r1, [pc, #16]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002d12:	7cbb      	ldrb	r3, [r7, #18]
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3718      	adds	r7, #24
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40021000 	.word	0x40021000

08002d20 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002d2e:	4b75      	ldr	r3, [pc, #468]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	f003 0303 	and.w	r3, r3, #3
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d018      	beq.n	8002d6c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002d3a:	4b72      	ldr	r3, [pc, #456]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	f003 0203 	and.w	r2, r3, #3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d10d      	bne.n	8002d66 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
       ||
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d009      	beq.n	8002d66 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002d52:	4b6c      	ldr	r3, [pc, #432]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	091b      	lsrs	r3, r3, #4
 8002d58:	f003 0307 	and.w	r3, r3, #7
 8002d5c:	1c5a      	adds	r2, r3, #1
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
       ||
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d047      	beq.n	8002df6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	73fb      	strb	r3, [r7, #15]
 8002d6a:	e044      	b.n	8002df6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2b03      	cmp	r3, #3
 8002d72:	d018      	beq.n	8002da6 <RCCEx_PLLSAI1_Config+0x86>
 8002d74:	2b03      	cmp	r3, #3
 8002d76:	d825      	bhi.n	8002dc4 <RCCEx_PLLSAI1_Config+0xa4>
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d002      	beq.n	8002d82 <RCCEx_PLLSAI1_Config+0x62>
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	d009      	beq.n	8002d94 <RCCEx_PLLSAI1_Config+0x74>
 8002d80:	e020      	b.n	8002dc4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002d82:	4b60      	ldr	r3, [pc, #384]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d11d      	bne.n	8002dca <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d92:	e01a      	b.n	8002dca <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002d94:	4b5b      	ldr	r3, [pc, #364]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d116      	bne.n	8002dce <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002da4:	e013      	b.n	8002dce <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002da6:	4b57      	ldr	r3, [pc, #348]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d10f      	bne.n	8002dd2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002db2:	4b54      	ldr	r3, [pc, #336]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d109      	bne.n	8002dd2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002dc2:	e006      	b.n	8002dd2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8002dc8:	e004      	b.n	8002dd4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002dca:	bf00      	nop
 8002dcc:	e002      	b.n	8002dd4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002dce:	bf00      	nop
 8002dd0:	e000      	b.n	8002dd4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002dd2:	bf00      	nop
    }

    if(status == HAL_OK)
 8002dd4:	7bfb      	ldrb	r3, [r7, #15]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d10d      	bne.n	8002df6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002dda:	4b4a      	ldr	r3, [pc, #296]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6819      	ldr	r1, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	3b01      	subs	r3, #1
 8002dec:	011b      	lsls	r3, r3, #4
 8002dee:	430b      	orrs	r3, r1
 8002df0:	4944      	ldr	r1, [pc, #272]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002df6:	7bfb      	ldrb	r3, [r7, #15]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d17d      	bne.n	8002ef8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002dfc:	4b41      	ldr	r3, [pc, #260]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a40      	ldr	r2, [pc, #256]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e02:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002e06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e08:	f7fe faba 	bl	8001380 <HAL_GetTick>
 8002e0c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002e0e:	e009      	b.n	8002e24 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e10:	f7fe fab6 	bl	8001380 <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d902      	bls.n	8002e24 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	73fb      	strb	r3, [r7, #15]
        break;
 8002e22:	e005      	b.n	8002e30 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002e24:	4b37      	ldr	r3, [pc, #220]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d1ef      	bne.n	8002e10 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002e30:	7bfb      	ldrb	r3, [r7, #15]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d160      	bne.n	8002ef8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d111      	bne.n	8002e60 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e3c:	4b31      	ldr	r3, [pc, #196]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002e44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	6892      	ldr	r2, [r2, #8]
 8002e4c:	0211      	lsls	r1, r2, #8
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	68d2      	ldr	r2, [r2, #12]
 8002e52:	0912      	lsrs	r2, r2, #4
 8002e54:	0452      	lsls	r2, r2, #17
 8002e56:	430a      	orrs	r2, r1
 8002e58:	492a      	ldr	r1, [pc, #168]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	610b      	str	r3, [r1, #16]
 8002e5e:	e027      	b.n	8002eb0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d112      	bne.n	8002e8c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e66:	4b27      	ldr	r3, [pc, #156]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002e6e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	6892      	ldr	r2, [r2, #8]
 8002e76:	0211      	lsls	r1, r2, #8
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	6912      	ldr	r2, [r2, #16]
 8002e7c:	0852      	lsrs	r2, r2, #1
 8002e7e:	3a01      	subs	r2, #1
 8002e80:	0552      	lsls	r2, r2, #21
 8002e82:	430a      	orrs	r2, r1
 8002e84:	491f      	ldr	r1, [pc, #124]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e86:	4313      	orrs	r3, r2
 8002e88:	610b      	str	r3, [r1, #16]
 8002e8a:	e011      	b.n	8002eb0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e8c:	4b1d      	ldr	r3, [pc, #116]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e8e:	691b      	ldr	r3, [r3, #16]
 8002e90:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002e94:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	6892      	ldr	r2, [r2, #8]
 8002e9c:	0211      	lsls	r1, r2, #8
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	6952      	ldr	r2, [r2, #20]
 8002ea2:	0852      	lsrs	r2, r2, #1
 8002ea4:	3a01      	subs	r2, #1
 8002ea6:	0652      	lsls	r2, r2, #25
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	4916      	ldr	r1, [pc, #88]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002eac:	4313      	orrs	r3, r2
 8002eae:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002eb0:	4b14      	ldr	r3, [pc, #80]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a13      	ldr	r2, [pc, #76]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002eb6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002eba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ebc:	f7fe fa60 	bl	8001380 <HAL_GetTick>
 8002ec0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ec2:	e009      	b.n	8002ed8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ec4:	f7fe fa5c 	bl	8001380 <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d902      	bls.n	8002ed8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	73fb      	strb	r3, [r7, #15]
          break;
 8002ed6:	e005      	b.n	8002ee4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d0ef      	beq.n	8002ec4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002ee4:	7bfb      	ldrb	r3, [r7, #15]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d106      	bne.n	8002ef8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002eea:	4b06      	ldr	r3, [pc, #24]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002eec:	691a      	ldr	r2, [r3, #16]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	4904      	ldr	r1, [pc, #16]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002ef8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3710      	adds	r7, #16
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40021000 	.word	0x40021000

08002f08 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f12:	2300      	movs	r3, #0
 8002f14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f16:	4b6a      	ldr	r3, [pc, #424]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	f003 0303 	and.w	r3, r3, #3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d018      	beq.n	8002f54 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002f22:	4b67      	ldr	r3, [pc, #412]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	f003 0203 	and.w	r2, r3, #3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d10d      	bne.n	8002f4e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
       ||
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d009      	beq.n	8002f4e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002f3a:	4b61      	ldr	r3, [pc, #388]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	091b      	lsrs	r3, r3, #4
 8002f40:	f003 0307 	and.w	r3, r3, #7
 8002f44:	1c5a      	adds	r2, r3, #1
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
       ||
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d047      	beq.n	8002fde <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	73fb      	strb	r3, [r7, #15]
 8002f52:	e044      	b.n	8002fde <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2b03      	cmp	r3, #3
 8002f5a:	d018      	beq.n	8002f8e <RCCEx_PLLSAI2_Config+0x86>
 8002f5c:	2b03      	cmp	r3, #3
 8002f5e:	d825      	bhi.n	8002fac <RCCEx_PLLSAI2_Config+0xa4>
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d002      	beq.n	8002f6a <RCCEx_PLLSAI2_Config+0x62>
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	d009      	beq.n	8002f7c <RCCEx_PLLSAI2_Config+0x74>
 8002f68:	e020      	b.n	8002fac <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f6a:	4b55      	ldr	r3, [pc, #340]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d11d      	bne.n	8002fb2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f7a:	e01a      	b.n	8002fb2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f7c:	4b50      	ldr	r3, [pc, #320]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d116      	bne.n	8002fb6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f8c:	e013      	b.n	8002fb6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f8e:	4b4c      	ldr	r3, [pc, #304]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d10f      	bne.n	8002fba <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f9a:	4b49      	ldr	r3, [pc, #292]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d109      	bne.n	8002fba <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002faa:	e006      	b.n	8002fba <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	73fb      	strb	r3, [r7, #15]
      break;
 8002fb0:	e004      	b.n	8002fbc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002fb2:	bf00      	nop
 8002fb4:	e002      	b.n	8002fbc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002fb6:	bf00      	nop
 8002fb8:	e000      	b.n	8002fbc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002fba:	bf00      	nop
    }

    if(status == HAL_OK)
 8002fbc:	7bfb      	ldrb	r3, [r7, #15]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d10d      	bne.n	8002fde <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002fc2:	4b3f      	ldr	r3, [pc, #252]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6819      	ldr	r1, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	011b      	lsls	r3, r3, #4
 8002fd6:	430b      	orrs	r3, r1
 8002fd8:	4939      	ldr	r1, [pc, #228]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002fde:	7bfb      	ldrb	r3, [r7, #15]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d167      	bne.n	80030b4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002fe4:	4b36      	ldr	r3, [pc, #216]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a35      	ldr	r2, [pc, #212]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ff0:	f7fe f9c6 	bl	8001380 <HAL_GetTick>
 8002ff4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002ff6:	e009      	b.n	800300c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002ff8:	f7fe f9c2 	bl	8001380 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	2b02      	cmp	r3, #2
 8003004:	d902      	bls.n	800300c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	73fb      	strb	r3, [r7, #15]
        break;
 800300a:	e005      	b.n	8003018 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800300c:	4b2c      	ldr	r3, [pc, #176]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d1ef      	bne.n	8002ff8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003018:	7bfb      	ldrb	r3, [r7, #15]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d14a      	bne.n	80030b4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d111      	bne.n	8003048 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003024:	4b26      	ldr	r3, [pc, #152]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003026:	695b      	ldr	r3, [r3, #20]
 8003028:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800302c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	6892      	ldr	r2, [r2, #8]
 8003034:	0211      	lsls	r1, r2, #8
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	68d2      	ldr	r2, [r2, #12]
 800303a:	0912      	lsrs	r2, r2, #4
 800303c:	0452      	lsls	r2, r2, #17
 800303e:	430a      	orrs	r2, r1
 8003040:	491f      	ldr	r1, [pc, #124]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003042:	4313      	orrs	r3, r2
 8003044:	614b      	str	r3, [r1, #20]
 8003046:	e011      	b.n	800306c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003048:	4b1d      	ldr	r3, [pc, #116]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800304a:	695b      	ldr	r3, [r3, #20]
 800304c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003050:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	6892      	ldr	r2, [r2, #8]
 8003058:	0211      	lsls	r1, r2, #8
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	6912      	ldr	r2, [r2, #16]
 800305e:	0852      	lsrs	r2, r2, #1
 8003060:	3a01      	subs	r2, #1
 8003062:	0652      	lsls	r2, r2, #25
 8003064:	430a      	orrs	r2, r1
 8003066:	4916      	ldr	r1, [pc, #88]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003068:	4313      	orrs	r3, r2
 800306a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800306c:	4b14      	ldr	r3, [pc, #80]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a13      	ldr	r2, [pc, #76]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003072:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003076:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003078:	f7fe f982 	bl	8001380 <HAL_GetTick>
 800307c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800307e:	e009      	b.n	8003094 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003080:	f7fe f97e 	bl	8001380 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b02      	cmp	r3, #2
 800308c:	d902      	bls.n	8003094 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	73fb      	strb	r3, [r7, #15]
          break;
 8003092:	e005      	b.n	80030a0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003094:	4b0a      	ldr	r3, [pc, #40]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d0ef      	beq.n	8003080 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80030a0:	7bfb      	ldrb	r3, [r7, #15]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d106      	bne.n	80030b4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80030a6:	4b06      	ldr	r3, [pc, #24]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030a8:	695a      	ldr	r2, [r3, #20]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	4904      	ldr	r1, [pc, #16]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030b0:	4313      	orrs	r3, r2
 80030b2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80030b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	40021000 	.word	0x40021000

080030c4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e049      	b.n	800316a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d106      	bne.n	80030f0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f7fd fe68 	bl	8000dc0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2202      	movs	r2, #2
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	3304      	adds	r3, #4
 8003100:	4619      	mov	r1, r3
 8003102:	4610      	mov	r0, r2
 8003104:	f000 fb90 	bl	8003828 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2201      	movs	r2, #1
 800312c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2201      	movs	r2, #1
 800315c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
	...

08003174 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800317e:	2300      	movs	r3, #0
 8003180:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d104      	bne.n	8003192 <HAL_TIM_IC_Start_IT+0x1e>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800318e:	b2db      	uxtb	r3, r3
 8003190:	e023      	b.n	80031da <HAL_TIM_IC_Start_IT+0x66>
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	2b04      	cmp	r3, #4
 8003196:	d104      	bne.n	80031a2 <HAL_TIM_IC_Start_IT+0x2e>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	e01b      	b.n	80031da <HAL_TIM_IC_Start_IT+0x66>
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	2b08      	cmp	r3, #8
 80031a6:	d104      	bne.n	80031b2 <HAL_TIM_IC_Start_IT+0x3e>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	e013      	b.n	80031da <HAL_TIM_IC_Start_IT+0x66>
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	2b0c      	cmp	r3, #12
 80031b6:	d104      	bne.n	80031c2 <HAL_TIM_IC_Start_IT+0x4e>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	e00b      	b.n	80031da <HAL_TIM_IC_Start_IT+0x66>
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	2b10      	cmp	r3, #16
 80031c6:	d104      	bne.n	80031d2 <HAL_TIM_IC_Start_IT+0x5e>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	e003      	b.n	80031da <HAL_TIM_IC_Start_IT+0x66>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d104      	bne.n	80031ec <HAL_TIM_IC_Start_IT+0x78>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	e013      	b.n	8003214 <HAL_TIM_IC_Start_IT+0xa0>
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	2b04      	cmp	r3, #4
 80031f0:	d104      	bne.n	80031fc <HAL_TIM_IC_Start_IT+0x88>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	e00b      	b.n	8003214 <HAL_TIM_IC_Start_IT+0xa0>
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	2b08      	cmp	r3, #8
 8003200:	d104      	bne.n	800320c <HAL_TIM_IC_Start_IT+0x98>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8003208:	b2db      	uxtb	r3, r3
 800320a:	e003      	b.n	8003214 <HAL_TIM_IC_Start_IT+0xa0>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8003212:	b2db      	uxtb	r3, r3
 8003214:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003216:	7bbb      	ldrb	r3, [r7, #14]
 8003218:	2b01      	cmp	r3, #1
 800321a:	d102      	bne.n	8003222 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800321c:	7b7b      	ldrb	r3, [r7, #13]
 800321e:	2b01      	cmp	r3, #1
 8003220:	d001      	beq.n	8003226 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e0dd      	b.n	80033e2 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d104      	bne.n	8003236 <HAL_TIM_IC_Start_IT+0xc2>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2202      	movs	r2, #2
 8003230:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003234:	e023      	b.n	800327e <HAL_TIM_IC_Start_IT+0x10a>
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	2b04      	cmp	r3, #4
 800323a:	d104      	bne.n	8003246 <HAL_TIM_IC_Start_IT+0xd2>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2202      	movs	r2, #2
 8003240:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003244:	e01b      	b.n	800327e <HAL_TIM_IC_Start_IT+0x10a>
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	2b08      	cmp	r3, #8
 800324a:	d104      	bne.n	8003256 <HAL_TIM_IC_Start_IT+0xe2>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2202      	movs	r2, #2
 8003250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003254:	e013      	b.n	800327e <HAL_TIM_IC_Start_IT+0x10a>
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	2b0c      	cmp	r3, #12
 800325a:	d104      	bne.n	8003266 <HAL_TIM_IC_Start_IT+0xf2>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2202      	movs	r2, #2
 8003260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003264:	e00b      	b.n	800327e <HAL_TIM_IC_Start_IT+0x10a>
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	2b10      	cmp	r3, #16
 800326a:	d104      	bne.n	8003276 <HAL_TIM_IC_Start_IT+0x102>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2202      	movs	r2, #2
 8003270:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003274:	e003      	b.n	800327e <HAL_TIM_IC_Start_IT+0x10a>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2202      	movs	r2, #2
 800327a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d104      	bne.n	800328e <HAL_TIM_IC_Start_IT+0x11a>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2202      	movs	r2, #2
 8003288:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800328c:	e013      	b.n	80032b6 <HAL_TIM_IC_Start_IT+0x142>
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	2b04      	cmp	r3, #4
 8003292:	d104      	bne.n	800329e <HAL_TIM_IC_Start_IT+0x12a>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2202      	movs	r2, #2
 8003298:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800329c:	e00b      	b.n	80032b6 <HAL_TIM_IC_Start_IT+0x142>
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	2b08      	cmp	r3, #8
 80032a2:	d104      	bne.n	80032ae <HAL_TIM_IC_Start_IT+0x13a>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2202      	movs	r2, #2
 80032a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80032ac:	e003      	b.n	80032b6 <HAL_TIM_IC_Start_IT+0x142>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2202      	movs	r2, #2
 80032b2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	2b0c      	cmp	r3, #12
 80032ba:	d841      	bhi.n	8003340 <HAL_TIM_IC_Start_IT+0x1cc>
 80032bc:	a201      	add	r2, pc, #4	@ (adr r2, 80032c4 <HAL_TIM_IC_Start_IT+0x150>)
 80032be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c2:	bf00      	nop
 80032c4:	080032f9 	.word	0x080032f9
 80032c8:	08003341 	.word	0x08003341
 80032cc:	08003341 	.word	0x08003341
 80032d0:	08003341 	.word	0x08003341
 80032d4:	0800330b 	.word	0x0800330b
 80032d8:	08003341 	.word	0x08003341
 80032dc:	08003341 	.word	0x08003341
 80032e0:	08003341 	.word	0x08003341
 80032e4:	0800331d 	.word	0x0800331d
 80032e8:	08003341 	.word	0x08003341
 80032ec:	08003341 	.word	0x08003341
 80032f0:	08003341 	.word	0x08003341
 80032f4:	0800332f 	.word	0x0800332f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68da      	ldr	r2, [r3, #12]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f042 0202 	orr.w	r2, r2, #2
 8003306:	60da      	str	r2, [r3, #12]
      break;
 8003308:	e01d      	b.n	8003346 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	68da      	ldr	r2, [r3, #12]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f042 0204 	orr.w	r2, r2, #4
 8003318:	60da      	str	r2, [r3, #12]
      break;
 800331a:	e014      	b.n	8003346 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	68da      	ldr	r2, [r3, #12]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f042 0208 	orr.w	r2, r2, #8
 800332a:	60da      	str	r2, [r3, #12]
      break;
 800332c:	e00b      	b.n	8003346 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	68da      	ldr	r2, [r3, #12]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f042 0210 	orr.w	r2, r2, #16
 800333c:	60da      	str	r2, [r3, #12]
      break;
 800333e:	e002      	b.n	8003346 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	73fb      	strb	r3, [r7, #15]
      break;
 8003344:	bf00      	nop
  }

  if (status == HAL_OK)
 8003346:	7bfb      	ldrb	r3, [r7, #15]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d149      	bne.n	80033e0 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2201      	movs	r2, #1
 8003352:	6839      	ldr	r1, [r7, #0]
 8003354:	4618      	mov	r0, r3
 8003356:	f000 fc31 	bl	8003bbc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a23      	ldr	r2, [pc, #140]	@ (80033ec <HAL_TIM_IC_Start_IT+0x278>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d01d      	beq.n	80033a0 <HAL_TIM_IC_Start_IT+0x22c>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800336c:	d018      	beq.n	80033a0 <HAL_TIM_IC_Start_IT+0x22c>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a1f      	ldr	r2, [pc, #124]	@ (80033f0 <HAL_TIM_IC_Start_IT+0x27c>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d013      	beq.n	80033a0 <HAL_TIM_IC_Start_IT+0x22c>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a1d      	ldr	r2, [pc, #116]	@ (80033f4 <HAL_TIM_IC_Start_IT+0x280>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d00e      	beq.n	80033a0 <HAL_TIM_IC_Start_IT+0x22c>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a1c      	ldr	r2, [pc, #112]	@ (80033f8 <HAL_TIM_IC_Start_IT+0x284>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d009      	beq.n	80033a0 <HAL_TIM_IC_Start_IT+0x22c>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a1a      	ldr	r2, [pc, #104]	@ (80033fc <HAL_TIM_IC_Start_IT+0x288>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d004      	beq.n	80033a0 <HAL_TIM_IC_Start_IT+0x22c>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a19      	ldr	r2, [pc, #100]	@ (8003400 <HAL_TIM_IC_Start_IT+0x28c>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d115      	bne.n	80033cc <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689a      	ldr	r2, [r3, #8]
 80033a6:	4b17      	ldr	r3, [pc, #92]	@ (8003404 <HAL_TIM_IC_Start_IT+0x290>)
 80033a8:	4013      	ands	r3, r2
 80033aa:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	2b06      	cmp	r3, #6
 80033b0:	d015      	beq.n	80033de <HAL_TIM_IC_Start_IT+0x26a>
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033b8:	d011      	beq.n	80033de <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f042 0201 	orr.w	r2, r2, #1
 80033c8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033ca:	e008      	b.n	80033de <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f042 0201 	orr.w	r2, r2, #1
 80033da:	601a      	str	r2, [r3, #0]
 80033dc:	e000      	b.n	80033e0 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033de:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80033e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	40012c00 	.word	0x40012c00
 80033f0:	40000400 	.word	0x40000400
 80033f4:	40000800 	.word	0x40000800
 80033f8:	40000c00 	.word	0x40000c00
 80033fc:	40013400 	.word	0x40013400
 8003400:	40014000 	.word	0x40014000
 8003404:	00010007 	.word	0x00010007

08003408 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68db      	ldr	r3, [r3, #12]
 8003416:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	691b      	ldr	r3, [r3, #16]
 800341e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	2b00      	cmp	r3, #0
 8003428:	d020      	beq.n	800346c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f003 0302 	and.w	r3, r3, #2
 8003430:	2b00      	cmp	r3, #0
 8003432:	d01b      	beq.n	800346c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f06f 0202 	mvn.w	r2, #2
 800343c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2201      	movs	r2, #1
 8003442:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	699b      	ldr	r3, [r3, #24]
 800344a:	f003 0303 	and.w	r3, r3, #3
 800344e:	2b00      	cmp	r3, #0
 8003450:	d003      	beq.n	800345a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f7fd fc5e 	bl	8000d14 <HAL_TIM_IC_CaptureCallback>
 8003458:	e005      	b.n	8003466 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f000 f9c6 	bl	80037ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f000 f9cd 	bl	8003800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2200      	movs	r2, #0
 800346a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	f003 0304 	and.w	r3, r3, #4
 8003472:	2b00      	cmp	r3, #0
 8003474:	d020      	beq.n	80034b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f003 0304 	and.w	r3, r3, #4
 800347c:	2b00      	cmp	r3, #0
 800347e:	d01b      	beq.n	80034b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f06f 0204 	mvn.w	r2, #4
 8003488:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2202      	movs	r2, #2
 800348e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	699b      	ldr	r3, [r3, #24]
 8003496:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800349a:	2b00      	cmp	r3, #0
 800349c:	d003      	beq.n	80034a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f7fd fc38 	bl	8000d14 <HAL_TIM_IC_CaptureCallback>
 80034a4:	e005      	b.n	80034b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f000 f9a0 	bl	80037ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f000 f9a7 	bl	8003800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2200      	movs	r2, #0
 80034b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	f003 0308 	and.w	r3, r3, #8
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d020      	beq.n	8003504 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f003 0308 	and.w	r3, r3, #8
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d01b      	beq.n	8003504 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f06f 0208 	mvn.w	r2, #8
 80034d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2204      	movs	r2, #4
 80034da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	69db      	ldr	r3, [r3, #28]
 80034e2:	f003 0303 	and.w	r3, r3, #3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d003      	beq.n	80034f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f7fd fc12 	bl	8000d14 <HAL_TIM_IC_CaptureCallback>
 80034f0:	e005      	b.n	80034fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f000 f97a 	bl	80037ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f000 f981 	bl	8003800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	f003 0310 	and.w	r3, r3, #16
 800350a:	2b00      	cmp	r3, #0
 800350c:	d020      	beq.n	8003550 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f003 0310 	and.w	r3, r3, #16
 8003514:	2b00      	cmp	r3, #0
 8003516:	d01b      	beq.n	8003550 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f06f 0210 	mvn.w	r2, #16
 8003520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2208      	movs	r2, #8
 8003526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	69db      	ldr	r3, [r3, #28]
 800352e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003532:	2b00      	cmp	r3, #0
 8003534:	d003      	beq.n	800353e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f7fd fbec 	bl	8000d14 <HAL_TIM_IC_CaptureCallback>
 800353c:	e005      	b.n	800354a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 f954 	bl	80037ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f000 f95b 	bl	8003800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00c      	beq.n	8003574 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	2b00      	cmp	r3, #0
 8003562:	d007      	beq.n	8003574 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f06f 0201 	mvn.w	r2, #1
 800356c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 f932 	bl	80037d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800357a:	2b00      	cmp	r3, #0
 800357c:	d104      	bne.n	8003588 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003584:	2b00      	cmp	r3, #0
 8003586:	d00c      	beq.n	80035a2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800358e:	2b00      	cmp	r3, #0
 8003590:	d007      	beq.n	80035a2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800359a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f000 fbc5 	bl	8003d2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00c      	beq.n	80035c6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d007      	beq.n	80035c6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80035be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f000 fbbd 	bl	8003d40 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00c      	beq.n	80035ea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d007      	beq.n	80035ea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80035e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f000 f915 	bl	8003814 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	f003 0320 	and.w	r3, r3, #32
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d00c      	beq.n	800360e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f003 0320 	and.w	r3, r3, #32
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d007      	beq.n	800360e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f06f 0220 	mvn.w	r2, #32
 8003606:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f000 fb85 	bl	8003d18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800360e:	bf00      	nop
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b086      	sub	sp, #24
 800361a:	af00      	add	r7, sp, #0
 800361c:	60f8      	str	r0, [r7, #12]
 800361e:	60b9      	str	r1, [r7, #8]
 8003620:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003622:	2300      	movs	r3, #0
 8003624:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800362c:	2b01      	cmp	r3, #1
 800362e:	d101      	bne.n	8003634 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003630:	2302      	movs	r3, #2
 8003632:	e088      	b.n	8003746 <HAL_TIM_IC_ConfigChannel+0x130>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d11b      	bne.n	800367a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8003652:	f000 f98f 	bl	8003974 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	699a      	ldr	r2, [r3, #24]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f022 020c 	bic.w	r2, r2, #12
 8003664:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	6999      	ldr	r1, [r3, #24]
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	430a      	orrs	r2, r1
 8003676:	619a      	str	r2, [r3, #24]
 8003678:	e060      	b.n	800373c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2b04      	cmp	r3, #4
 800367e:	d11c      	bne.n	80036ba <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8003690:	f000 f9de 	bl	8003a50 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	699a      	ldr	r2, [r3, #24]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80036a2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6999      	ldr	r1, [r3, #24]
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	021a      	lsls	r2, r3, #8
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	430a      	orrs	r2, r1
 80036b6:	619a      	str	r2, [r3, #24]
 80036b8:	e040      	b.n	800373c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2b08      	cmp	r3, #8
 80036be:	d11b      	bne.n	80036f8 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80036d0:	f000 f9fb 	bl	8003aca <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	69da      	ldr	r2, [r3, #28]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f022 020c 	bic.w	r2, r2, #12
 80036e2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	69d9      	ldr	r1, [r3, #28]
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	689a      	ldr	r2, [r3, #8]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	430a      	orrs	r2, r1
 80036f4:	61da      	str	r2, [r3, #28]
 80036f6:	e021      	b.n	800373c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2b0c      	cmp	r3, #12
 80036fc:	d11c      	bne.n	8003738 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800370e:	f000 fa18 	bl	8003b42 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	69da      	ldr	r2, [r3, #28]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003720:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	69d9      	ldr	r1, [r3, #28]
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	021a      	lsls	r2, r3, #8
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	430a      	orrs	r2, r1
 8003734:	61da      	str	r2, [r3, #28]
 8003736:	e001      	b.n	800373c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2200      	movs	r2, #0
 8003740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003744:	7dfb      	ldrb	r3, [r7, #23]
}
 8003746:	4618      	mov	r0, r3
 8003748:	3718      	adds	r7, #24
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
	...

08003750 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800375a:	2300      	movs	r3, #0
 800375c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	2b0c      	cmp	r3, #12
 8003762:	d831      	bhi.n	80037c8 <HAL_TIM_ReadCapturedValue+0x78>
 8003764:	a201      	add	r2, pc, #4	@ (adr r2, 800376c <HAL_TIM_ReadCapturedValue+0x1c>)
 8003766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800376a:	bf00      	nop
 800376c:	080037a1 	.word	0x080037a1
 8003770:	080037c9 	.word	0x080037c9
 8003774:	080037c9 	.word	0x080037c9
 8003778:	080037c9 	.word	0x080037c9
 800377c:	080037ab 	.word	0x080037ab
 8003780:	080037c9 	.word	0x080037c9
 8003784:	080037c9 	.word	0x080037c9
 8003788:	080037c9 	.word	0x080037c9
 800378c:	080037b5 	.word	0x080037b5
 8003790:	080037c9 	.word	0x080037c9
 8003794:	080037c9 	.word	0x080037c9
 8003798:	080037c9 	.word	0x080037c9
 800379c:	080037bf 	.word	0x080037bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037a6:	60fb      	str	r3, [r7, #12]

      break;
 80037a8:	e00f      	b.n	80037ca <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037b0:	60fb      	str	r3, [r7, #12]

      break;
 80037b2:	e00a      	b.n	80037ca <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ba:	60fb      	str	r3, [r7, #12]

      break;
 80037bc:	e005      	b.n	80037ca <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c4:	60fb      	str	r3, [r7, #12]

      break;
 80037c6:	e000      	b.n	80037ca <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80037c8:	bf00      	nop
  }

  return tmpreg;
 80037ca:	68fb      	ldr	r3, [r7, #12]
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3714      	adds	r7, #20
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80037e0:	bf00      	nop
 80037e2:	370c      	adds	r7, #12
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr

080037ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037f4:	bf00      	nop
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003814:	b480      	push	{r7}
 8003816:	b083      	sub	sp, #12
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800381c:	bf00      	nop
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a46      	ldr	r2, [pc, #280]	@ (8003954 <TIM_Base_SetConfig+0x12c>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d013      	beq.n	8003868 <TIM_Base_SetConfig+0x40>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003846:	d00f      	beq.n	8003868 <TIM_Base_SetConfig+0x40>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a43      	ldr	r2, [pc, #268]	@ (8003958 <TIM_Base_SetConfig+0x130>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d00b      	beq.n	8003868 <TIM_Base_SetConfig+0x40>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a42      	ldr	r2, [pc, #264]	@ (800395c <TIM_Base_SetConfig+0x134>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d007      	beq.n	8003868 <TIM_Base_SetConfig+0x40>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a41      	ldr	r2, [pc, #260]	@ (8003960 <TIM_Base_SetConfig+0x138>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d003      	beq.n	8003868 <TIM_Base_SetConfig+0x40>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a40      	ldr	r2, [pc, #256]	@ (8003964 <TIM_Base_SetConfig+0x13c>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d108      	bne.n	800387a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800386e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	68fa      	ldr	r2, [r7, #12]
 8003876:	4313      	orrs	r3, r2
 8003878:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a35      	ldr	r2, [pc, #212]	@ (8003954 <TIM_Base_SetConfig+0x12c>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d01f      	beq.n	80038c2 <TIM_Base_SetConfig+0x9a>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003888:	d01b      	beq.n	80038c2 <TIM_Base_SetConfig+0x9a>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a32      	ldr	r2, [pc, #200]	@ (8003958 <TIM_Base_SetConfig+0x130>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d017      	beq.n	80038c2 <TIM_Base_SetConfig+0x9a>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a31      	ldr	r2, [pc, #196]	@ (800395c <TIM_Base_SetConfig+0x134>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d013      	beq.n	80038c2 <TIM_Base_SetConfig+0x9a>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a30      	ldr	r2, [pc, #192]	@ (8003960 <TIM_Base_SetConfig+0x138>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d00f      	beq.n	80038c2 <TIM_Base_SetConfig+0x9a>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a2f      	ldr	r2, [pc, #188]	@ (8003964 <TIM_Base_SetConfig+0x13c>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d00b      	beq.n	80038c2 <TIM_Base_SetConfig+0x9a>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a2e      	ldr	r2, [pc, #184]	@ (8003968 <TIM_Base_SetConfig+0x140>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d007      	beq.n	80038c2 <TIM_Base_SetConfig+0x9a>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a2d      	ldr	r2, [pc, #180]	@ (800396c <TIM_Base_SetConfig+0x144>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d003      	beq.n	80038c2 <TIM_Base_SetConfig+0x9a>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a2c      	ldr	r2, [pc, #176]	@ (8003970 <TIM_Base_SetConfig+0x148>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d108      	bne.n	80038d4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	4313      	orrs	r3, r2
 80038e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	68fa      	ldr	r2, [r7, #12]
 80038e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	689a      	ldr	r2, [r3, #8]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4a16      	ldr	r2, [pc, #88]	@ (8003954 <TIM_Base_SetConfig+0x12c>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d00f      	beq.n	8003920 <TIM_Base_SetConfig+0xf8>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	4a18      	ldr	r2, [pc, #96]	@ (8003964 <TIM_Base_SetConfig+0x13c>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d00b      	beq.n	8003920 <TIM_Base_SetConfig+0xf8>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a17      	ldr	r2, [pc, #92]	@ (8003968 <TIM_Base_SetConfig+0x140>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d007      	beq.n	8003920 <TIM_Base_SetConfig+0xf8>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	4a16      	ldr	r2, [pc, #88]	@ (800396c <TIM_Base_SetConfig+0x144>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d003      	beq.n	8003920 <TIM_Base_SetConfig+0xf8>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a15      	ldr	r2, [pc, #84]	@ (8003970 <TIM_Base_SetConfig+0x148>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d103      	bne.n	8003928 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	691a      	ldr	r2, [r3, #16]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	691b      	ldr	r3, [r3, #16]
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	2b01      	cmp	r3, #1
 8003938:	d105      	bne.n	8003946 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	691b      	ldr	r3, [r3, #16]
 800393e:	f023 0201 	bic.w	r2, r3, #1
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	611a      	str	r2, [r3, #16]
  }
}
 8003946:	bf00      	nop
 8003948:	3714      	adds	r7, #20
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	40012c00 	.word	0x40012c00
 8003958:	40000400 	.word	0x40000400
 800395c:	40000800 	.word	0x40000800
 8003960:	40000c00 	.word	0x40000c00
 8003964:	40013400 	.word	0x40013400
 8003968:	40014000 	.word	0x40014000
 800396c:	40014400 	.word	0x40014400
 8003970:	40014800 	.word	0x40014800

08003974 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003974:	b480      	push	{r7}
 8003976:	b087      	sub	sp, #28
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
 8003980:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6a1b      	ldr	r3, [r3, #32]
 8003986:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	6a1b      	ldr	r3, [r3, #32]
 800398c:	f023 0201 	bic.w	r2, r3, #1
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	4a26      	ldr	r2, [pc, #152]	@ (8003a38 <TIM_TI1_SetConfig+0xc4>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d017      	beq.n	80039d2 <TIM_TI1_SetConfig+0x5e>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039a8:	d013      	beq.n	80039d2 <TIM_TI1_SetConfig+0x5e>
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	4a23      	ldr	r2, [pc, #140]	@ (8003a3c <TIM_TI1_SetConfig+0xc8>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d00f      	beq.n	80039d2 <TIM_TI1_SetConfig+0x5e>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	4a22      	ldr	r2, [pc, #136]	@ (8003a40 <TIM_TI1_SetConfig+0xcc>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d00b      	beq.n	80039d2 <TIM_TI1_SetConfig+0x5e>
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	4a21      	ldr	r2, [pc, #132]	@ (8003a44 <TIM_TI1_SetConfig+0xd0>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d007      	beq.n	80039d2 <TIM_TI1_SetConfig+0x5e>
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	4a20      	ldr	r2, [pc, #128]	@ (8003a48 <TIM_TI1_SetConfig+0xd4>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d003      	beq.n	80039d2 <TIM_TI1_SetConfig+0x5e>
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	4a1f      	ldr	r2, [pc, #124]	@ (8003a4c <TIM_TI1_SetConfig+0xd8>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d101      	bne.n	80039d6 <TIM_TI1_SetConfig+0x62>
 80039d2:	2301      	movs	r3, #1
 80039d4:	e000      	b.n	80039d8 <TIM_TI1_SetConfig+0x64>
 80039d6:	2300      	movs	r3, #0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d008      	beq.n	80039ee <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	f023 0303 	bic.w	r3, r3, #3
 80039e2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80039e4:	697a      	ldr	r2, [r7, #20]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	617b      	str	r3, [r7, #20]
 80039ec:	e003      	b.n	80039f6 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	f043 0301 	orr.w	r3, r3, #1
 80039f4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80039fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	011b      	lsls	r3, r3, #4
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	697a      	ldr	r2, [r7, #20]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	f023 030a 	bic.w	r3, r3, #10
 8003a10:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	f003 030a 	and.w	r3, r3, #10
 8003a18:	693a      	ldr	r2, [r7, #16]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	697a      	ldr	r2, [r7, #20]
 8003a22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	693a      	ldr	r2, [r7, #16]
 8003a28:	621a      	str	r2, [r3, #32]
}
 8003a2a:	bf00      	nop
 8003a2c:	371c      	adds	r7, #28
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr
 8003a36:	bf00      	nop
 8003a38:	40012c00 	.word	0x40012c00
 8003a3c:	40000400 	.word	0x40000400
 8003a40:	40000800 	.word	0x40000800
 8003a44:	40000c00 	.word	0x40000c00
 8003a48:	40013400 	.word	0x40013400
 8003a4c:	40014000 	.word	0x40014000

08003a50 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b087      	sub	sp, #28
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	607a      	str	r2, [r7, #4]
 8003a5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6a1b      	ldr	r3, [r3, #32]
 8003a62:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	f023 0210 	bic.w	r2, r3, #16
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	699b      	ldr	r3, [r3, #24]
 8003a74:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	021b      	lsls	r3, r3, #8
 8003a82:	693a      	ldr	r2, [r7, #16]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003a8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	031b      	lsls	r3, r3, #12
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	693a      	ldr	r2, [r7, #16]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003aa2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	011b      	lsls	r3, r3, #4
 8003aa8:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8003aac:	697a      	ldr	r2, [r7, #20]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	693a      	ldr	r2, [r7, #16]
 8003ab6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	697a      	ldr	r2, [r7, #20]
 8003abc:	621a      	str	r2, [r3, #32]
}
 8003abe:	bf00      	nop
 8003ac0:	371c      	adds	r7, #28
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr

08003aca <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003aca:	b480      	push	{r7}
 8003acc:	b087      	sub	sp, #28
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	60f8      	str	r0, [r7, #12]
 8003ad2:	60b9      	str	r1, [r7, #8]
 8003ad4:	607a      	str	r2, [r7, #4]
 8003ad6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6a1b      	ldr	r3, [r3, #32]
 8003adc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	6a1b      	ldr	r3, [r3, #32]
 8003ae2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	69db      	ldr	r3, [r3, #28]
 8003aee:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	f023 0303 	bic.w	r3, r3, #3
 8003af6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8003af8:	693a      	ldr	r2, [r7, #16]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b06:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	011b      	lsls	r3, r3, #4
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	693a      	ldr	r2, [r7, #16]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8003b1a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	021b      	lsls	r3, r3, #8
 8003b20:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8003b24:	697a      	ldr	r2, [r7, #20]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	693a      	ldr	r2, [r7, #16]
 8003b2e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	697a      	ldr	r2, [r7, #20]
 8003b34:	621a      	str	r2, [r3, #32]
}
 8003b36:	bf00      	nop
 8003b38:	371c      	adds	r7, #28
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr

08003b42 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003b42:	b480      	push	{r7}
 8003b44:	b087      	sub	sp, #28
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	60f8      	str	r0, [r7, #12]
 8003b4a:	60b9      	str	r1, [r7, #8]
 8003b4c:	607a      	str	r2, [r7, #4]
 8003b4e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6a1b      	ldr	r3, [r3, #32]
 8003b54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6a1b      	ldr	r3, [r3, #32]
 8003b5a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b6e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	021b      	lsls	r3, r3, #8
 8003b74:	693a      	ldr	r2, [r7, #16]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003b80:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	031b      	lsls	r3, r3, #12
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	693a      	ldr	r2, [r7, #16]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8003b94:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	031b      	lsls	r3, r3, #12
 8003b9a:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8003b9e:	697a      	ldr	r2, [r7, #20]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	697a      	ldr	r2, [r7, #20]
 8003bae:	621a      	str	r2, [r3, #32]
}
 8003bb0:	bf00      	nop
 8003bb2:	371c      	adds	r7, #28
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr

08003bbc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b087      	sub	sp, #28
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	f003 031f 	and.w	r3, r3, #31
 8003bce:	2201      	movs	r2, #1
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6a1a      	ldr	r2, [r3, #32]
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	43db      	mvns	r3, r3
 8003bde:	401a      	ands	r2, r3
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6a1a      	ldr	r2, [r3, #32]
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	f003 031f 	and.w	r3, r3, #31
 8003bee:	6879      	ldr	r1, [r7, #4]
 8003bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bf4:	431a      	orrs	r2, r3
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	621a      	str	r2, [r3, #32]
}
 8003bfa:	bf00      	nop
 8003bfc:	371c      	adds	r7, #28
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c04:	4770      	bx	lr
	...

08003c08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b085      	sub	sp, #20
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d101      	bne.n	8003c20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c1c:	2302      	movs	r3, #2
 8003c1e:	e068      	b.n	8003cf2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a2e      	ldr	r2, [pc, #184]	@ (8003d00 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d004      	beq.n	8003c54 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a2d      	ldr	r2, [pc, #180]	@ (8003d04 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d108      	bne.n	8003c66 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003c5a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c6c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68fa      	ldr	r2, [r7, #12]
 8003c7e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a1e      	ldr	r2, [pc, #120]	@ (8003d00 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d01d      	beq.n	8003cc6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c92:	d018      	beq.n	8003cc6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a1b      	ldr	r2, [pc, #108]	@ (8003d08 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d013      	beq.n	8003cc6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a1a      	ldr	r2, [pc, #104]	@ (8003d0c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d00e      	beq.n	8003cc6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a18      	ldr	r2, [pc, #96]	@ (8003d10 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d009      	beq.n	8003cc6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a13      	ldr	r2, [pc, #76]	@ (8003d04 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d004      	beq.n	8003cc6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a14      	ldr	r2, [pc, #80]	@ (8003d14 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d10c      	bne.n	8003ce0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ccc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	68ba      	ldr	r2, [r7, #8]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68ba      	ldr	r2, [r7, #8]
 8003cde:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2200      	movs	r2, #0
 8003cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003cf0:	2300      	movs	r3, #0
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3714      	adds	r7, #20
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	40012c00 	.word	0x40012c00
 8003d04:	40013400 	.word	0x40013400
 8003d08:	40000400 	.word	0x40000400
 8003d0c:	40000800 	.word	0x40000800
 8003d10:	40000c00 	.word	0x40000c00
 8003d14:	40014000 	.word	0x40014000

08003d18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d20:	bf00      	nop
 8003d22:	370c      	adds	r7, #12
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr

08003d2c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d34:	bf00      	nop
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d101      	bne.n	8003d66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e040      	b.n	8003de8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d106      	bne.n	8003d7c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f7fd f86c 	bl	8000e54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2224      	movs	r2, #36	@ 0x24
 8003d80:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f022 0201 	bic.w	r2, r2, #1
 8003d90:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d002      	beq.n	8003da0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f000 fedc 	bl	8004b58 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f000 fc21 	bl	80045e8 <UART_SetConfig>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d101      	bne.n	8003db0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e01b      	b.n	8003de8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	685a      	ldr	r2, [r3, #4]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003dbe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	689a      	ldr	r2, [r3, #8]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003dce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f042 0201 	orr.w	r2, r2, #1
 8003dde:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003de0:	6878      	ldr	r0, [r7, #4]
 8003de2:	f000 ff5b 	bl	8004c9c <UART_CheckIdleState>
 8003de6:	4603      	mov	r3, r0
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3708      	adds	r7, #8
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b08a      	sub	sp, #40	@ 0x28
 8003df4:	af02      	add	r7, sp, #8
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	60b9      	str	r1, [r7, #8]
 8003dfa:	603b      	str	r3, [r7, #0]
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e04:	2b20      	cmp	r3, #32
 8003e06:	d177      	bne.n	8003ef8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d002      	beq.n	8003e14 <HAL_UART_Transmit+0x24>
 8003e0e:	88fb      	ldrh	r3, [r7, #6]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d101      	bne.n	8003e18 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e070      	b.n	8003efa <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2221      	movs	r2, #33	@ 0x21
 8003e24:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e26:	f7fd faab 	bl	8001380 <HAL_GetTick>
 8003e2a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	88fa      	ldrh	r2, [r7, #6]
 8003e30:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	88fa      	ldrh	r2, [r7, #6]
 8003e38:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e44:	d108      	bne.n	8003e58 <HAL_UART_Transmit+0x68>
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	691b      	ldr	r3, [r3, #16]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d104      	bne.n	8003e58 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	61bb      	str	r3, [r7, #24]
 8003e56:	e003      	b.n	8003e60 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e60:	e02f      	b.n	8003ec2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	9300      	str	r3, [sp, #0]
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	2180      	movs	r1, #128	@ 0x80
 8003e6c:	68f8      	ldr	r0, [r7, #12]
 8003e6e:	f000 ffbd 	bl	8004dec <UART_WaitOnFlagUntilTimeout>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d004      	beq.n	8003e82 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2220      	movs	r2, #32
 8003e7c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e03b      	b.n	8003efa <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d10b      	bne.n	8003ea0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	881a      	ldrh	r2, [r3, #0]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e94:	b292      	uxth	r2, r2
 8003e96:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003e98:	69bb      	ldr	r3, [r7, #24]
 8003e9a:	3302      	adds	r3, #2
 8003e9c:	61bb      	str	r3, [r7, #24]
 8003e9e:	e007      	b.n	8003eb0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	781a      	ldrb	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	3301      	adds	r3, #1
 8003eae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1c9      	bne.n	8003e62 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	9300      	str	r3, [sp, #0]
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	2140      	movs	r1, #64	@ 0x40
 8003ed8:	68f8      	ldr	r0, [r7, #12]
 8003eda:	f000 ff87 	bl	8004dec <UART_WaitOnFlagUntilTimeout>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d004      	beq.n	8003eee <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e005      	b.n	8003efa <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2220      	movs	r2, #32
 8003ef2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	e000      	b.n	8003efa <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003ef8:	2302      	movs	r3, #2
  }
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3720      	adds	r7, #32
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
	...

08003f04 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b08a      	sub	sp, #40	@ 0x28
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	60f8      	str	r0, [r7, #12]
 8003f0c:	60b9      	str	r1, [r7, #8]
 8003f0e:	4613      	mov	r3, r2
 8003f10:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f18:	2b20      	cmp	r3, #32
 8003f1a:	d137      	bne.n	8003f8c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d002      	beq.n	8003f28 <HAL_UART_Receive_IT+0x24>
 8003f22:	88fb      	ldrh	r3, [r7, #6]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d101      	bne.n	8003f2c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e030      	b.n	8003f8e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a18      	ldr	r2, [pc, #96]	@ (8003f98 <HAL_UART_Receive_IT+0x94>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d01f      	beq.n	8003f7c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d018      	beq.n	8003f7c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	e853 3f00 	ldrex	r3, [r3]
 8003f56:	613b      	str	r3, [r7, #16]
   return(result);
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003f5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	461a      	mov	r2, r3
 8003f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f68:	623b      	str	r3, [r7, #32]
 8003f6a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f6c:	69f9      	ldr	r1, [r7, #28]
 8003f6e:	6a3a      	ldr	r2, [r7, #32]
 8003f70:	e841 2300 	strex	r3, r2, [r1]
 8003f74:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f76:	69bb      	ldr	r3, [r7, #24]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d1e6      	bne.n	8003f4a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003f7c:	88fb      	ldrh	r3, [r7, #6]
 8003f7e:	461a      	mov	r2, r3
 8003f80:	68b9      	ldr	r1, [r7, #8]
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f000 ffa0 	bl	8004ec8 <UART_Start_Receive_IT>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	e000      	b.n	8003f8e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003f8c:	2302      	movs	r3, #2
  }
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3728      	adds	r7, #40	@ 0x28
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	40008000 	.word	0x40008000

08003f9c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b0ba      	sub	sp, #232	@ 0xe8
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	69db      	ldr	r3, [r3, #28]
 8003faa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003fc2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003fc6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003fca:	4013      	ands	r3, r2
 8003fcc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003fd0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d115      	bne.n	8004004 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003fd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fdc:	f003 0320 	and.w	r3, r3, #32
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d00f      	beq.n	8004004 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003fe4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fe8:	f003 0320 	and.w	r3, r3, #32
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d009      	beq.n	8004004 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	f000 82ca 	beq.w	800458e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	4798      	blx	r3
      }
      return;
 8004002:	e2c4      	b.n	800458e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004004:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004008:	2b00      	cmp	r3, #0
 800400a:	f000 8117 	beq.w	800423c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800400e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b00      	cmp	r3, #0
 8004018:	d106      	bne.n	8004028 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800401a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800401e:	4b85      	ldr	r3, [pc, #532]	@ (8004234 <HAL_UART_IRQHandler+0x298>)
 8004020:	4013      	ands	r3, r2
 8004022:	2b00      	cmp	r3, #0
 8004024:	f000 810a 	beq.w	800423c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004028:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800402c:	f003 0301 	and.w	r3, r3, #1
 8004030:	2b00      	cmp	r3, #0
 8004032:	d011      	beq.n	8004058 <HAL_UART_IRQHandler+0xbc>
 8004034:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004038:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800403c:	2b00      	cmp	r3, #0
 800403e:	d00b      	beq.n	8004058 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2201      	movs	r2, #1
 8004046:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800404e:	f043 0201 	orr.w	r2, r3, #1
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800405c:	f003 0302 	and.w	r3, r3, #2
 8004060:	2b00      	cmp	r3, #0
 8004062:	d011      	beq.n	8004088 <HAL_UART_IRQHandler+0xec>
 8004064:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004068:	f003 0301 	and.w	r3, r3, #1
 800406c:	2b00      	cmp	r3, #0
 800406e:	d00b      	beq.n	8004088 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2202      	movs	r2, #2
 8004076:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800407e:	f043 0204 	orr.w	r2, r3, #4
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004088:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800408c:	f003 0304 	and.w	r3, r3, #4
 8004090:	2b00      	cmp	r3, #0
 8004092:	d011      	beq.n	80040b8 <HAL_UART_IRQHandler+0x11c>
 8004094:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004098:	f003 0301 	and.w	r3, r3, #1
 800409c:	2b00      	cmp	r3, #0
 800409e:	d00b      	beq.n	80040b8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2204      	movs	r2, #4
 80040a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040ae:	f043 0202 	orr.w	r2, r3, #2
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80040b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040bc:	f003 0308 	and.w	r3, r3, #8
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d017      	beq.n	80040f4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80040c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040c8:	f003 0320 	and.w	r3, r3, #32
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d105      	bne.n	80040dc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80040d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040d4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00b      	beq.n	80040f4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2208      	movs	r2, #8
 80040e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040ea:	f043 0208 	orr.w	r2, r3, #8
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80040f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d012      	beq.n	8004126 <HAL_UART_IRQHandler+0x18a>
 8004100:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004104:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d00c      	beq.n	8004126 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004114:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800411c:	f043 0220 	orr.w	r2, r3, #32
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800412c:	2b00      	cmp	r3, #0
 800412e:	f000 8230 	beq.w	8004592 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004136:	f003 0320 	and.w	r3, r3, #32
 800413a:	2b00      	cmp	r3, #0
 800413c:	d00d      	beq.n	800415a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800413e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004142:	f003 0320 	and.w	r3, r3, #32
 8004146:	2b00      	cmp	r3, #0
 8004148:	d007      	beq.n	800415a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800414e:	2b00      	cmp	r3, #0
 8004150:	d003      	beq.n	800415a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004160:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800416e:	2b40      	cmp	r3, #64	@ 0x40
 8004170:	d005      	beq.n	800417e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004172:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004176:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800417a:	2b00      	cmp	r3, #0
 800417c:	d04f      	beq.n	800421e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 ff68 	bl	8005054 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800418e:	2b40      	cmp	r3, #64	@ 0x40
 8004190:	d141      	bne.n	8004216 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	3308      	adds	r3, #8
 8004198:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800419c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80041a0:	e853 3f00 	ldrex	r3, [r3]
 80041a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80041a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80041ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	3308      	adds	r3, #8
 80041ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80041be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80041c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80041ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80041ce:	e841 2300 	strex	r3, r2, [r1]
 80041d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80041d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d1d9      	bne.n	8004192 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d013      	beq.n	800420e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041ea:	4a13      	ldr	r2, [pc, #76]	@ (8004238 <HAL_UART_IRQHandler+0x29c>)
 80041ec:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7fd fa43 	bl	800167e <HAL_DMA_Abort_IT>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d017      	beq.n	800422e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004208:	4610      	mov	r0, r2
 800420a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800420c:	e00f      	b.n	800422e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f000 f9d4 	bl	80045bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004214:	e00b      	b.n	800422e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 f9d0 	bl	80045bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800421c:	e007      	b.n	800422e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 f9cc 	bl	80045bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800422c:	e1b1      	b.n	8004592 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800422e:	bf00      	nop
    return;
 8004230:	e1af      	b.n	8004592 <HAL_UART_IRQHandler+0x5f6>
 8004232:	bf00      	nop
 8004234:	04000120 	.word	0x04000120
 8004238:	0800511d 	.word	0x0800511d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004240:	2b01      	cmp	r3, #1
 8004242:	f040 816a 	bne.w	800451a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800424a:	f003 0310 	and.w	r3, r3, #16
 800424e:	2b00      	cmp	r3, #0
 8004250:	f000 8163 	beq.w	800451a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004254:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004258:	f003 0310 	and.w	r3, r3, #16
 800425c:	2b00      	cmp	r3, #0
 800425e:	f000 815c 	beq.w	800451a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2210      	movs	r2, #16
 8004268:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004274:	2b40      	cmp	r3, #64	@ 0x40
 8004276:	f040 80d4 	bne.w	8004422 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004286:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800428a:	2b00      	cmp	r3, #0
 800428c:	f000 80ad 	beq.w	80043ea <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004296:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800429a:	429a      	cmp	r2, r3
 800429c:	f080 80a5 	bcs.w	80043ea <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80042a6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0320 	and.w	r3, r3, #32
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	f040 8086 	bne.w	80043c8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042c8:	e853 3f00 	ldrex	r3, [r3]
 80042cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80042d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80042d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	461a      	mov	r2, r3
 80042e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80042e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80042ea:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80042f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80042f6:	e841 2300 	strex	r3, r2, [r1]
 80042fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80042fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004302:	2b00      	cmp	r3, #0
 8004304:	d1da      	bne.n	80042bc <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	3308      	adds	r3, #8
 800430c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800430e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004310:	e853 3f00 	ldrex	r3, [r3]
 8004314:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004316:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004318:	f023 0301 	bic.w	r3, r3, #1
 800431c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	3308      	adds	r3, #8
 8004326:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800432a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800432e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004330:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004332:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004336:	e841 2300 	strex	r3, r2, [r1]
 800433a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800433c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800433e:	2b00      	cmp	r3, #0
 8004340:	d1e1      	bne.n	8004306 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	3308      	adds	r3, #8
 8004348:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800434a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800434c:	e853 3f00 	ldrex	r3, [r3]
 8004350:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004352:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004354:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004358:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	3308      	adds	r3, #8
 8004362:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004366:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004368:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800436a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800436c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800436e:	e841 2300 	strex	r3, r2, [r1]
 8004372:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004374:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004376:	2b00      	cmp	r3, #0
 8004378:	d1e3      	bne.n	8004342 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2220      	movs	r2, #32
 800437e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800438e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004390:	e853 3f00 	ldrex	r3, [r3]
 8004394:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004396:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004398:	f023 0310 	bic.w	r3, r3, #16
 800439c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	461a      	mov	r2, r3
 80043a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80043aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80043ac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80043b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80043b2:	e841 2300 	strex	r3, r2, [r1]
 80043b6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80043b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d1e4      	bne.n	8004388 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7fd f91d 	bl	8001602 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2202      	movs	r2, #2
 80043cc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80043da:	b29b      	uxth	r3, r3
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	b29b      	uxth	r3, r3
 80043e0:	4619      	mov	r1, r3
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 f8f4 	bl	80045d0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80043e8:	e0d5      	b.n	8004596 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80043f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043f4:	429a      	cmp	r2, r3
 80043f6:	f040 80ce 	bne.w	8004596 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0320 	and.w	r3, r3, #32
 8004406:	2b20      	cmp	r3, #32
 8004408:	f040 80c5 	bne.w	8004596 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2202      	movs	r2, #2
 8004410:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004418:	4619      	mov	r1, r3
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 f8d8 	bl	80045d0 <HAL_UARTEx_RxEventCallback>
      return;
 8004420:	e0b9      	b.n	8004596 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800442e:	b29b      	uxth	r3, r3
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800443c:	b29b      	uxth	r3, r3
 800443e:	2b00      	cmp	r3, #0
 8004440:	f000 80ab 	beq.w	800459a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004444:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004448:	2b00      	cmp	r3, #0
 800444a:	f000 80a6 	beq.w	800459a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004456:	e853 3f00 	ldrex	r3, [r3]
 800445a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800445c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800445e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004462:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	461a      	mov	r2, r3
 800446c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004470:	647b      	str	r3, [r7, #68]	@ 0x44
 8004472:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004474:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004476:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004478:	e841 2300 	strex	r3, r2, [r1]
 800447c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800447e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1e4      	bne.n	800444e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	3308      	adds	r3, #8
 800448a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800448c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800448e:	e853 3f00 	ldrex	r3, [r3]
 8004492:	623b      	str	r3, [r7, #32]
   return(result);
 8004494:	6a3b      	ldr	r3, [r7, #32]
 8004496:	f023 0301 	bic.w	r3, r3, #1
 800449a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	3308      	adds	r3, #8
 80044a4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80044a8:	633a      	str	r2, [r7, #48]	@ 0x30
 80044aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044b0:	e841 2300 	strex	r3, r2, [r1]
 80044b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80044b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d1e3      	bne.n	8004484 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2220      	movs	r2, #32
 80044c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	e853 3f00 	ldrex	r3, [r3]
 80044dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f023 0310 	bic.w	r3, r3, #16
 80044e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	461a      	mov	r2, r3
 80044ee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80044f2:	61fb      	str	r3, [r7, #28]
 80044f4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f6:	69b9      	ldr	r1, [r7, #24]
 80044f8:	69fa      	ldr	r2, [r7, #28]
 80044fa:	e841 2300 	strex	r3, r2, [r1]
 80044fe:	617b      	str	r3, [r7, #20]
   return(result);
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d1e4      	bne.n	80044d0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2202      	movs	r2, #2
 800450a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800450c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004510:	4619      	mov	r1, r3
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 f85c 	bl	80045d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004518:	e03f      	b.n	800459a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800451a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800451e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d00e      	beq.n	8004544 <HAL_UART_IRQHandler+0x5a8>
 8004526:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800452a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d008      	beq.n	8004544 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800453a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f000 ffe9 	bl	8005514 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004542:	e02d      	b.n	80045a0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004544:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004548:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00e      	beq.n	800456e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004550:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004554:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004558:	2b00      	cmp	r3, #0
 800455a:	d008      	beq.n	800456e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004560:	2b00      	cmp	r3, #0
 8004562:	d01c      	beq.n	800459e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	4798      	blx	r3
    }
    return;
 800456c:	e017      	b.n	800459e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800456e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004576:	2b00      	cmp	r3, #0
 8004578:	d012      	beq.n	80045a0 <HAL_UART_IRQHandler+0x604>
 800457a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800457e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00c      	beq.n	80045a0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 fdde 	bl	8005148 <UART_EndTransmit_IT>
    return;
 800458c:	e008      	b.n	80045a0 <HAL_UART_IRQHandler+0x604>
      return;
 800458e:	bf00      	nop
 8004590:	e006      	b.n	80045a0 <HAL_UART_IRQHandler+0x604>
    return;
 8004592:	bf00      	nop
 8004594:	e004      	b.n	80045a0 <HAL_UART_IRQHandler+0x604>
      return;
 8004596:	bf00      	nop
 8004598:	e002      	b.n	80045a0 <HAL_UART_IRQHandler+0x604>
      return;
 800459a:	bf00      	nop
 800459c:	e000      	b.n	80045a0 <HAL_UART_IRQHandler+0x604>
    return;
 800459e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80045a0:	37e8      	adds	r7, #232	@ 0xe8
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop

080045a8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80045b0:	bf00      	nop
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr

080045bc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80045c4:	bf00      	nop
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	460b      	mov	r3, r1
 80045da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80045dc:	bf00      	nop
 80045de:	370c      	adds	r7, #12
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045ec:	b08a      	sub	sp, #40	@ 0x28
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80045f2:	2300      	movs	r3, #0
 80045f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	689a      	ldr	r2, [r3, #8]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	691b      	ldr	r3, [r3, #16]
 8004600:	431a      	orrs	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	695b      	ldr	r3, [r3, #20]
 8004606:	431a      	orrs	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	69db      	ldr	r3, [r3, #28]
 800460c:	4313      	orrs	r3, r2
 800460e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	4ba4      	ldr	r3, [pc, #656]	@ (80048a8 <UART_SetConfig+0x2c0>)
 8004618:	4013      	ands	r3, r2
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	6812      	ldr	r2, [r2, #0]
 800461e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004620:	430b      	orrs	r3, r1
 8004622:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	68da      	ldr	r2, [r3, #12]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	430a      	orrs	r2, r1
 8004638:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	699b      	ldr	r3, [r3, #24]
 800463e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a99      	ldr	r2, [pc, #612]	@ (80048ac <UART_SetConfig+0x2c4>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d004      	beq.n	8004654 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6a1b      	ldr	r3, [r3, #32]
 800464e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004650:	4313      	orrs	r3, r2
 8004652:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004664:	430a      	orrs	r2, r1
 8004666:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a90      	ldr	r2, [pc, #576]	@ (80048b0 <UART_SetConfig+0x2c8>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d126      	bne.n	80046c0 <UART_SetConfig+0xd8>
 8004672:	4b90      	ldr	r3, [pc, #576]	@ (80048b4 <UART_SetConfig+0x2cc>)
 8004674:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004678:	f003 0303 	and.w	r3, r3, #3
 800467c:	2b03      	cmp	r3, #3
 800467e:	d81b      	bhi.n	80046b8 <UART_SetConfig+0xd0>
 8004680:	a201      	add	r2, pc, #4	@ (adr r2, 8004688 <UART_SetConfig+0xa0>)
 8004682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004686:	bf00      	nop
 8004688:	08004699 	.word	0x08004699
 800468c:	080046a9 	.word	0x080046a9
 8004690:	080046a1 	.word	0x080046a1
 8004694:	080046b1 	.word	0x080046b1
 8004698:	2301      	movs	r3, #1
 800469a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800469e:	e116      	b.n	80048ce <UART_SetConfig+0x2e6>
 80046a0:	2302      	movs	r3, #2
 80046a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046a6:	e112      	b.n	80048ce <UART_SetConfig+0x2e6>
 80046a8:	2304      	movs	r3, #4
 80046aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046ae:	e10e      	b.n	80048ce <UART_SetConfig+0x2e6>
 80046b0:	2308      	movs	r3, #8
 80046b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046b6:	e10a      	b.n	80048ce <UART_SetConfig+0x2e6>
 80046b8:	2310      	movs	r3, #16
 80046ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046be:	e106      	b.n	80048ce <UART_SetConfig+0x2e6>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a7c      	ldr	r2, [pc, #496]	@ (80048b8 <UART_SetConfig+0x2d0>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d138      	bne.n	800473c <UART_SetConfig+0x154>
 80046ca:	4b7a      	ldr	r3, [pc, #488]	@ (80048b4 <UART_SetConfig+0x2cc>)
 80046cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046d0:	f003 030c 	and.w	r3, r3, #12
 80046d4:	2b0c      	cmp	r3, #12
 80046d6:	d82d      	bhi.n	8004734 <UART_SetConfig+0x14c>
 80046d8:	a201      	add	r2, pc, #4	@ (adr r2, 80046e0 <UART_SetConfig+0xf8>)
 80046da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046de:	bf00      	nop
 80046e0:	08004715 	.word	0x08004715
 80046e4:	08004735 	.word	0x08004735
 80046e8:	08004735 	.word	0x08004735
 80046ec:	08004735 	.word	0x08004735
 80046f0:	08004725 	.word	0x08004725
 80046f4:	08004735 	.word	0x08004735
 80046f8:	08004735 	.word	0x08004735
 80046fc:	08004735 	.word	0x08004735
 8004700:	0800471d 	.word	0x0800471d
 8004704:	08004735 	.word	0x08004735
 8004708:	08004735 	.word	0x08004735
 800470c:	08004735 	.word	0x08004735
 8004710:	0800472d 	.word	0x0800472d
 8004714:	2300      	movs	r3, #0
 8004716:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800471a:	e0d8      	b.n	80048ce <UART_SetConfig+0x2e6>
 800471c:	2302      	movs	r3, #2
 800471e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004722:	e0d4      	b.n	80048ce <UART_SetConfig+0x2e6>
 8004724:	2304      	movs	r3, #4
 8004726:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800472a:	e0d0      	b.n	80048ce <UART_SetConfig+0x2e6>
 800472c:	2308      	movs	r3, #8
 800472e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004732:	e0cc      	b.n	80048ce <UART_SetConfig+0x2e6>
 8004734:	2310      	movs	r3, #16
 8004736:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800473a:	e0c8      	b.n	80048ce <UART_SetConfig+0x2e6>
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a5e      	ldr	r2, [pc, #376]	@ (80048bc <UART_SetConfig+0x2d4>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d125      	bne.n	8004792 <UART_SetConfig+0x1aa>
 8004746:	4b5b      	ldr	r3, [pc, #364]	@ (80048b4 <UART_SetConfig+0x2cc>)
 8004748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800474c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004750:	2b30      	cmp	r3, #48	@ 0x30
 8004752:	d016      	beq.n	8004782 <UART_SetConfig+0x19a>
 8004754:	2b30      	cmp	r3, #48	@ 0x30
 8004756:	d818      	bhi.n	800478a <UART_SetConfig+0x1a2>
 8004758:	2b20      	cmp	r3, #32
 800475a:	d00a      	beq.n	8004772 <UART_SetConfig+0x18a>
 800475c:	2b20      	cmp	r3, #32
 800475e:	d814      	bhi.n	800478a <UART_SetConfig+0x1a2>
 8004760:	2b00      	cmp	r3, #0
 8004762:	d002      	beq.n	800476a <UART_SetConfig+0x182>
 8004764:	2b10      	cmp	r3, #16
 8004766:	d008      	beq.n	800477a <UART_SetConfig+0x192>
 8004768:	e00f      	b.n	800478a <UART_SetConfig+0x1a2>
 800476a:	2300      	movs	r3, #0
 800476c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004770:	e0ad      	b.n	80048ce <UART_SetConfig+0x2e6>
 8004772:	2302      	movs	r3, #2
 8004774:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004778:	e0a9      	b.n	80048ce <UART_SetConfig+0x2e6>
 800477a:	2304      	movs	r3, #4
 800477c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004780:	e0a5      	b.n	80048ce <UART_SetConfig+0x2e6>
 8004782:	2308      	movs	r3, #8
 8004784:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004788:	e0a1      	b.n	80048ce <UART_SetConfig+0x2e6>
 800478a:	2310      	movs	r3, #16
 800478c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004790:	e09d      	b.n	80048ce <UART_SetConfig+0x2e6>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a4a      	ldr	r2, [pc, #296]	@ (80048c0 <UART_SetConfig+0x2d8>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d125      	bne.n	80047e8 <UART_SetConfig+0x200>
 800479c:	4b45      	ldr	r3, [pc, #276]	@ (80048b4 <UART_SetConfig+0x2cc>)
 800479e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80047a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80047a8:	d016      	beq.n	80047d8 <UART_SetConfig+0x1f0>
 80047aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80047ac:	d818      	bhi.n	80047e0 <UART_SetConfig+0x1f8>
 80047ae:	2b80      	cmp	r3, #128	@ 0x80
 80047b0:	d00a      	beq.n	80047c8 <UART_SetConfig+0x1e0>
 80047b2:	2b80      	cmp	r3, #128	@ 0x80
 80047b4:	d814      	bhi.n	80047e0 <UART_SetConfig+0x1f8>
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d002      	beq.n	80047c0 <UART_SetConfig+0x1d8>
 80047ba:	2b40      	cmp	r3, #64	@ 0x40
 80047bc:	d008      	beq.n	80047d0 <UART_SetConfig+0x1e8>
 80047be:	e00f      	b.n	80047e0 <UART_SetConfig+0x1f8>
 80047c0:	2300      	movs	r3, #0
 80047c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047c6:	e082      	b.n	80048ce <UART_SetConfig+0x2e6>
 80047c8:	2302      	movs	r3, #2
 80047ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047ce:	e07e      	b.n	80048ce <UART_SetConfig+0x2e6>
 80047d0:	2304      	movs	r3, #4
 80047d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047d6:	e07a      	b.n	80048ce <UART_SetConfig+0x2e6>
 80047d8:	2308      	movs	r3, #8
 80047da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047de:	e076      	b.n	80048ce <UART_SetConfig+0x2e6>
 80047e0:	2310      	movs	r3, #16
 80047e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047e6:	e072      	b.n	80048ce <UART_SetConfig+0x2e6>
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a35      	ldr	r2, [pc, #212]	@ (80048c4 <UART_SetConfig+0x2dc>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d12a      	bne.n	8004848 <UART_SetConfig+0x260>
 80047f2:	4b30      	ldr	r3, [pc, #192]	@ (80048b4 <UART_SetConfig+0x2cc>)
 80047f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004800:	d01a      	beq.n	8004838 <UART_SetConfig+0x250>
 8004802:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004806:	d81b      	bhi.n	8004840 <UART_SetConfig+0x258>
 8004808:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800480c:	d00c      	beq.n	8004828 <UART_SetConfig+0x240>
 800480e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004812:	d815      	bhi.n	8004840 <UART_SetConfig+0x258>
 8004814:	2b00      	cmp	r3, #0
 8004816:	d003      	beq.n	8004820 <UART_SetConfig+0x238>
 8004818:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800481c:	d008      	beq.n	8004830 <UART_SetConfig+0x248>
 800481e:	e00f      	b.n	8004840 <UART_SetConfig+0x258>
 8004820:	2300      	movs	r3, #0
 8004822:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004826:	e052      	b.n	80048ce <UART_SetConfig+0x2e6>
 8004828:	2302      	movs	r3, #2
 800482a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800482e:	e04e      	b.n	80048ce <UART_SetConfig+0x2e6>
 8004830:	2304      	movs	r3, #4
 8004832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004836:	e04a      	b.n	80048ce <UART_SetConfig+0x2e6>
 8004838:	2308      	movs	r3, #8
 800483a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800483e:	e046      	b.n	80048ce <UART_SetConfig+0x2e6>
 8004840:	2310      	movs	r3, #16
 8004842:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004846:	e042      	b.n	80048ce <UART_SetConfig+0x2e6>
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a17      	ldr	r2, [pc, #92]	@ (80048ac <UART_SetConfig+0x2c4>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d13a      	bne.n	80048c8 <UART_SetConfig+0x2e0>
 8004852:	4b18      	ldr	r3, [pc, #96]	@ (80048b4 <UART_SetConfig+0x2cc>)
 8004854:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004858:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800485c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004860:	d01a      	beq.n	8004898 <UART_SetConfig+0x2b0>
 8004862:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004866:	d81b      	bhi.n	80048a0 <UART_SetConfig+0x2b8>
 8004868:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800486c:	d00c      	beq.n	8004888 <UART_SetConfig+0x2a0>
 800486e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004872:	d815      	bhi.n	80048a0 <UART_SetConfig+0x2b8>
 8004874:	2b00      	cmp	r3, #0
 8004876:	d003      	beq.n	8004880 <UART_SetConfig+0x298>
 8004878:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800487c:	d008      	beq.n	8004890 <UART_SetConfig+0x2a8>
 800487e:	e00f      	b.n	80048a0 <UART_SetConfig+0x2b8>
 8004880:	2300      	movs	r3, #0
 8004882:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004886:	e022      	b.n	80048ce <UART_SetConfig+0x2e6>
 8004888:	2302      	movs	r3, #2
 800488a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800488e:	e01e      	b.n	80048ce <UART_SetConfig+0x2e6>
 8004890:	2304      	movs	r3, #4
 8004892:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004896:	e01a      	b.n	80048ce <UART_SetConfig+0x2e6>
 8004898:	2308      	movs	r3, #8
 800489a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800489e:	e016      	b.n	80048ce <UART_SetConfig+0x2e6>
 80048a0:	2310      	movs	r3, #16
 80048a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048a6:	e012      	b.n	80048ce <UART_SetConfig+0x2e6>
 80048a8:	efff69f3 	.word	0xefff69f3
 80048ac:	40008000 	.word	0x40008000
 80048b0:	40013800 	.word	0x40013800
 80048b4:	40021000 	.word	0x40021000
 80048b8:	40004400 	.word	0x40004400
 80048bc:	40004800 	.word	0x40004800
 80048c0:	40004c00 	.word	0x40004c00
 80048c4:	40005000 	.word	0x40005000
 80048c8:	2310      	movs	r3, #16
 80048ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a9f      	ldr	r2, [pc, #636]	@ (8004b50 <UART_SetConfig+0x568>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d17a      	bne.n	80049ce <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80048d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80048dc:	2b08      	cmp	r3, #8
 80048de:	d824      	bhi.n	800492a <UART_SetConfig+0x342>
 80048e0:	a201      	add	r2, pc, #4	@ (adr r2, 80048e8 <UART_SetConfig+0x300>)
 80048e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e6:	bf00      	nop
 80048e8:	0800490d 	.word	0x0800490d
 80048ec:	0800492b 	.word	0x0800492b
 80048f0:	08004915 	.word	0x08004915
 80048f4:	0800492b 	.word	0x0800492b
 80048f8:	0800491b 	.word	0x0800491b
 80048fc:	0800492b 	.word	0x0800492b
 8004900:	0800492b 	.word	0x0800492b
 8004904:	0800492b 	.word	0x0800492b
 8004908:	08004923 	.word	0x08004923
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800490c:	f7fd fe92 	bl	8002634 <HAL_RCC_GetPCLK1Freq>
 8004910:	61f8      	str	r0, [r7, #28]
        break;
 8004912:	e010      	b.n	8004936 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004914:	4b8f      	ldr	r3, [pc, #572]	@ (8004b54 <UART_SetConfig+0x56c>)
 8004916:	61fb      	str	r3, [r7, #28]
        break;
 8004918:	e00d      	b.n	8004936 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800491a:	f7fd fdf3 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 800491e:	61f8      	str	r0, [r7, #28]
        break;
 8004920:	e009      	b.n	8004936 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004922:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004926:	61fb      	str	r3, [r7, #28]
        break;
 8004928:	e005      	b.n	8004936 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800492a:	2300      	movs	r3, #0
 800492c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004934:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	2b00      	cmp	r3, #0
 800493a:	f000 80fb 	beq.w	8004b34 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	685a      	ldr	r2, [r3, #4]
 8004942:	4613      	mov	r3, r2
 8004944:	005b      	lsls	r3, r3, #1
 8004946:	4413      	add	r3, r2
 8004948:	69fa      	ldr	r2, [r7, #28]
 800494a:	429a      	cmp	r2, r3
 800494c:	d305      	bcc.n	800495a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004954:	69fa      	ldr	r2, [r7, #28]
 8004956:	429a      	cmp	r2, r3
 8004958:	d903      	bls.n	8004962 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004960:	e0e8      	b.n	8004b34 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	2200      	movs	r2, #0
 8004966:	461c      	mov	r4, r3
 8004968:	4615      	mov	r5, r2
 800496a:	f04f 0200 	mov.w	r2, #0
 800496e:	f04f 0300 	mov.w	r3, #0
 8004972:	022b      	lsls	r3, r5, #8
 8004974:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004978:	0222      	lsls	r2, r4, #8
 800497a:	68f9      	ldr	r1, [r7, #12]
 800497c:	6849      	ldr	r1, [r1, #4]
 800497e:	0849      	lsrs	r1, r1, #1
 8004980:	2000      	movs	r0, #0
 8004982:	4688      	mov	r8, r1
 8004984:	4681      	mov	r9, r0
 8004986:	eb12 0a08 	adds.w	sl, r2, r8
 800498a:	eb43 0b09 	adc.w	fp, r3, r9
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	603b      	str	r3, [r7, #0]
 8004996:	607a      	str	r2, [r7, #4]
 8004998:	e9d7 2300 	ldrd	r2, r3, [r7]
 800499c:	4650      	mov	r0, sl
 800499e:	4659      	mov	r1, fp
 80049a0:	f7fb fc6e 	bl	8000280 <__aeabi_uldivmod>
 80049a4:	4602      	mov	r2, r0
 80049a6:	460b      	mov	r3, r1
 80049a8:	4613      	mov	r3, r2
 80049aa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049b2:	d308      	bcc.n	80049c6 <UART_SetConfig+0x3de>
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049ba:	d204      	bcs.n	80049c6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	69ba      	ldr	r2, [r7, #24]
 80049c2:	60da      	str	r2, [r3, #12]
 80049c4:	e0b6      	b.n	8004b34 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80049cc:	e0b2      	b.n	8004b34 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	69db      	ldr	r3, [r3, #28]
 80049d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049d6:	d15e      	bne.n	8004a96 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80049d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80049dc:	2b08      	cmp	r3, #8
 80049de:	d828      	bhi.n	8004a32 <UART_SetConfig+0x44a>
 80049e0:	a201      	add	r2, pc, #4	@ (adr r2, 80049e8 <UART_SetConfig+0x400>)
 80049e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049e6:	bf00      	nop
 80049e8:	08004a0d 	.word	0x08004a0d
 80049ec:	08004a15 	.word	0x08004a15
 80049f0:	08004a1d 	.word	0x08004a1d
 80049f4:	08004a33 	.word	0x08004a33
 80049f8:	08004a23 	.word	0x08004a23
 80049fc:	08004a33 	.word	0x08004a33
 8004a00:	08004a33 	.word	0x08004a33
 8004a04:	08004a33 	.word	0x08004a33
 8004a08:	08004a2b 	.word	0x08004a2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a0c:	f7fd fe12 	bl	8002634 <HAL_RCC_GetPCLK1Freq>
 8004a10:	61f8      	str	r0, [r7, #28]
        break;
 8004a12:	e014      	b.n	8004a3e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a14:	f7fd fe24 	bl	8002660 <HAL_RCC_GetPCLK2Freq>
 8004a18:	61f8      	str	r0, [r7, #28]
        break;
 8004a1a:	e010      	b.n	8004a3e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a1c:	4b4d      	ldr	r3, [pc, #308]	@ (8004b54 <UART_SetConfig+0x56c>)
 8004a1e:	61fb      	str	r3, [r7, #28]
        break;
 8004a20:	e00d      	b.n	8004a3e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a22:	f7fd fd6f 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 8004a26:	61f8      	str	r0, [r7, #28]
        break;
 8004a28:	e009      	b.n	8004a3e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a2e:	61fb      	str	r3, [r7, #28]
        break;
 8004a30:	e005      	b.n	8004a3e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004a32:	2300      	movs	r3, #0
 8004a34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004a3c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004a3e:	69fb      	ldr	r3, [r7, #28]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d077      	beq.n	8004b34 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004a44:	69fb      	ldr	r3, [r7, #28]
 8004a46:	005a      	lsls	r2, r3, #1
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	085b      	lsrs	r3, r3, #1
 8004a4e:	441a      	add	r2, r3
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a58:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	2b0f      	cmp	r3, #15
 8004a5e:	d916      	bls.n	8004a8e <UART_SetConfig+0x4a6>
 8004a60:	69bb      	ldr	r3, [r7, #24]
 8004a62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a66:	d212      	bcs.n	8004a8e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	f023 030f 	bic.w	r3, r3, #15
 8004a70:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004a72:	69bb      	ldr	r3, [r7, #24]
 8004a74:	085b      	lsrs	r3, r3, #1
 8004a76:	b29b      	uxth	r3, r3
 8004a78:	f003 0307 	and.w	r3, r3, #7
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	8afb      	ldrh	r3, [r7, #22]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	8afa      	ldrh	r2, [r7, #22]
 8004a8a:	60da      	str	r2, [r3, #12]
 8004a8c:	e052      	b.n	8004b34 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004a94:	e04e      	b.n	8004b34 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a96:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a9a:	2b08      	cmp	r3, #8
 8004a9c:	d827      	bhi.n	8004aee <UART_SetConfig+0x506>
 8004a9e:	a201      	add	r2, pc, #4	@ (adr r2, 8004aa4 <UART_SetConfig+0x4bc>)
 8004aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aa4:	08004ac9 	.word	0x08004ac9
 8004aa8:	08004ad1 	.word	0x08004ad1
 8004aac:	08004ad9 	.word	0x08004ad9
 8004ab0:	08004aef 	.word	0x08004aef
 8004ab4:	08004adf 	.word	0x08004adf
 8004ab8:	08004aef 	.word	0x08004aef
 8004abc:	08004aef 	.word	0x08004aef
 8004ac0:	08004aef 	.word	0x08004aef
 8004ac4:	08004ae7 	.word	0x08004ae7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ac8:	f7fd fdb4 	bl	8002634 <HAL_RCC_GetPCLK1Freq>
 8004acc:	61f8      	str	r0, [r7, #28]
        break;
 8004ace:	e014      	b.n	8004afa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ad0:	f7fd fdc6 	bl	8002660 <HAL_RCC_GetPCLK2Freq>
 8004ad4:	61f8      	str	r0, [r7, #28]
        break;
 8004ad6:	e010      	b.n	8004afa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ad8:	4b1e      	ldr	r3, [pc, #120]	@ (8004b54 <UART_SetConfig+0x56c>)
 8004ada:	61fb      	str	r3, [r7, #28]
        break;
 8004adc:	e00d      	b.n	8004afa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ade:	f7fd fd11 	bl	8002504 <HAL_RCC_GetSysClockFreq>
 8004ae2:	61f8      	str	r0, [r7, #28]
        break;
 8004ae4:	e009      	b.n	8004afa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ae6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004aea:	61fb      	str	r3, [r7, #28]
        break;
 8004aec:	e005      	b.n	8004afa <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004aee:	2300      	movs	r3, #0
 8004af0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004af8:	bf00      	nop
    }

    if (pclk != 0U)
 8004afa:	69fb      	ldr	r3, [r7, #28]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d019      	beq.n	8004b34 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	085a      	lsrs	r2, r3, #1
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	441a      	add	r2, r3
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b12:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	2b0f      	cmp	r3, #15
 8004b18:	d909      	bls.n	8004b2e <UART_SetConfig+0x546>
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b20:	d205      	bcs.n	8004b2e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004b22:	69bb      	ldr	r3, [r7, #24]
 8004b24:	b29a      	uxth	r2, r3
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	60da      	str	r2, [r3, #12]
 8004b2c:	e002      	b.n	8004b34 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2200      	movs	r2, #0
 8004b38:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004b40:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3728      	adds	r7, #40	@ 0x28
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b4e:	bf00      	nop
 8004b50:	40008000 	.word	0x40008000
 8004b54:	00f42400 	.word	0x00f42400

08004b58 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b64:	f003 0308 	and.w	r3, r3, #8
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d00a      	beq.n	8004b82 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00a      	beq.n	8004ba4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	430a      	orrs	r2, r1
 8004ba2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba8:	f003 0302 	and.w	r3, r3, #2
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d00a      	beq.n	8004bc6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bca:	f003 0304 	and.w	r3, r3, #4
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00a      	beq.n	8004be8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	430a      	orrs	r2, r1
 8004be6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bec:	f003 0310 	and.w	r3, r3, #16
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d00a      	beq.n	8004c0a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	430a      	orrs	r2, r1
 8004c08:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c0e:	f003 0320 	and.w	r3, r3, #32
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00a      	beq.n	8004c2c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	430a      	orrs	r2, r1
 8004c2a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d01a      	beq.n	8004c6e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	430a      	orrs	r2, r1
 8004c4c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c56:	d10a      	bne.n	8004c6e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00a      	beq.n	8004c90 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	430a      	orrs	r2, r1
 8004c8e:	605a      	str	r2, [r3, #4]
  }
}
 8004c90:	bf00      	nop
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b098      	sub	sp, #96	@ 0x60
 8004ca0:	af02      	add	r7, sp, #8
 8004ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004cac:	f7fc fb68 	bl	8001380 <HAL_GetTick>
 8004cb0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0308 	and.w	r3, r3, #8
 8004cbc:	2b08      	cmp	r3, #8
 8004cbe:	d12e      	bne.n	8004d1e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cc0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004cc4:	9300      	str	r3, [sp, #0]
 8004cc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cc8:	2200      	movs	r2, #0
 8004cca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f000 f88c 	bl	8004dec <UART_WaitOnFlagUntilTimeout>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d021      	beq.n	8004d1e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ce2:	e853 3f00 	ldrex	r3, [r3]
 8004ce6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cee:	653b      	str	r3, [r7, #80]	@ 0x50
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004cf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cfa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cfc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004cfe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d00:	e841 2300 	strex	r3, r2, [r1]
 8004d04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d1e6      	bne.n	8004cda <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2220      	movs	r2, #32
 8004d10:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	e062      	b.n	8004de4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0304 	and.w	r3, r3, #4
 8004d28:	2b04      	cmp	r3, #4
 8004d2a:	d149      	bne.n	8004dc0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d2c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d30:	9300      	str	r3, [sp, #0]
 8004d32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d34:	2200      	movs	r2, #0
 8004d36:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f000 f856 	bl	8004dec <UART_WaitOnFlagUntilTimeout>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d03c      	beq.n	8004dc0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4e:	e853 3f00 	ldrex	r3, [r3]
 8004d52:	623b      	str	r3, [r7, #32]
   return(result);
 8004d54:	6a3b      	ldr	r3, [r7, #32]
 8004d56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	461a      	mov	r2, r3
 8004d62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d64:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d66:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d6c:	e841 2300 	strex	r3, r2, [r1]
 8004d70:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d1e6      	bne.n	8004d46 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	3308      	adds	r3, #8
 8004d7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	e853 3f00 	ldrex	r3, [r3]
 8004d86:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f023 0301 	bic.w	r3, r3, #1
 8004d8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	3308      	adds	r3, #8
 8004d96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d98:	61fa      	str	r2, [r7, #28]
 8004d9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d9c:	69b9      	ldr	r1, [r7, #24]
 8004d9e:	69fa      	ldr	r2, [r7, #28]
 8004da0:	e841 2300 	strex	r3, r2, [r1]
 8004da4:	617b      	str	r3, [r7, #20]
   return(result);
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d1e5      	bne.n	8004d78 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2220      	movs	r2, #32
 8004db0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e011      	b.n	8004de4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2220      	movs	r2, #32
 8004dc4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2220      	movs	r2, #32
 8004dca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004de2:	2300      	movs	r3, #0
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3758      	adds	r7, #88	@ 0x58
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}

08004dec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	603b      	str	r3, [r7, #0]
 8004df8:	4613      	mov	r3, r2
 8004dfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dfc:	e04f      	b.n	8004e9e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e04:	d04b      	beq.n	8004e9e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e06:	f7fc fabb 	bl	8001380 <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	1ad3      	subs	r3, r2, r3
 8004e10:	69ba      	ldr	r2, [r7, #24]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d302      	bcc.n	8004e1c <UART_WaitOnFlagUntilTimeout+0x30>
 8004e16:	69bb      	ldr	r3, [r7, #24]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d101      	bne.n	8004e20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e04e      	b.n	8004ebe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0304 	and.w	r3, r3, #4
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d037      	beq.n	8004e9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	2b80      	cmp	r3, #128	@ 0x80
 8004e32:	d034      	beq.n	8004e9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	2b40      	cmp	r3, #64	@ 0x40
 8004e38:	d031      	beq.n	8004e9e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	69db      	ldr	r3, [r3, #28]
 8004e40:	f003 0308 	and.w	r3, r3, #8
 8004e44:	2b08      	cmp	r3, #8
 8004e46:	d110      	bne.n	8004e6a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2208      	movs	r2, #8
 8004e4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e50:	68f8      	ldr	r0, [r7, #12]
 8004e52:	f000 f8ff 	bl	8005054 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2208      	movs	r2, #8
 8004e5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e029      	b.n	8004ebe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	69db      	ldr	r3, [r3, #28]
 8004e70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e78:	d111      	bne.n	8004e9e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004e82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e84:	68f8      	ldr	r0, [r7, #12]
 8004e86:	f000 f8e5 	bl	8005054 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2220      	movs	r2, #32
 8004e8e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2200      	movs	r2, #0
 8004e96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e00f      	b.n	8004ebe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	69da      	ldr	r2, [r3, #28]
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	68ba      	ldr	r2, [r7, #8]
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	bf0c      	ite	eq
 8004eae:	2301      	moveq	r3, #1
 8004eb0:	2300      	movne	r3, #0
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	79fb      	ldrb	r3, [r7, #7]
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d0a0      	beq.n	8004dfe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3710      	adds	r7, #16
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
	...

08004ec8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b097      	sub	sp, #92	@ 0x5c
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	68ba      	ldr	r2, [r7, #8]
 8004eda:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	88fa      	ldrh	r2, [r7, #6]
 8004ee0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	88fa      	ldrh	r2, [r7, #6]
 8004ee8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004efa:	d10e      	bne.n	8004f1a <UART_Start_Receive_IT+0x52>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	691b      	ldr	r3, [r3, #16]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d105      	bne.n	8004f10 <UART_Start_Receive_IT+0x48>
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004f0a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004f0e:	e02d      	b.n	8004f6c <UART_Start_Receive_IT+0xa4>
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	22ff      	movs	r2, #255	@ 0xff
 8004f14:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004f18:	e028      	b.n	8004f6c <UART_Start_Receive_IT+0xa4>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d10d      	bne.n	8004f3e <UART_Start_Receive_IT+0x76>
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	691b      	ldr	r3, [r3, #16]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d104      	bne.n	8004f34 <UART_Start_Receive_IT+0x6c>
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	22ff      	movs	r2, #255	@ 0xff
 8004f2e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004f32:	e01b      	b.n	8004f6c <UART_Start_Receive_IT+0xa4>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	227f      	movs	r2, #127	@ 0x7f
 8004f38:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004f3c:	e016      	b.n	8004f6c <UART_Start_Receive_IT+0xa4>
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f46:	d10d      	bne.n	8004f64 <UART_Start_Receive_IT+0x9c>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	691b      	ldr	r3, [r3, #16]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d104      	bne.n	8004f5a <UART_Start_Receive_IT+0x92>
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	227f      	movs	r2, #127	@ 0x7f
 8004f54:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004f58:	e008      	b.n	8004f6c <UART_Start_Receive_IT+0xa4>
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	223f      	movs	r2, #63	@ 0x3f
 8004f5e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004f62:	e003      	b.n	8004f6c <UART_Start_Receive_IT+0xa4>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2222      	movs	r2, #34	@ 0x22
 8004f78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	3308      	adds	r3, #8
 8004f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f86:	e853 3f00 	ldrex	r3, [r3]
 8004f8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f8e:	f043 0301 	orr.w	r3, r3, #1
 8004f92:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	3308      	adds	r3, #8
 8004f9a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004f9c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004f9e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004fa2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fa4:	e841 2300 	strex	r3, r2, [r1]
 8004fa8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004faa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d1e5      	bne.n	8004f7c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fb8:	d107      	bne.n	8004fca <UART_Start_Receive_IT+0x102>
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	691b      	ldr	r3, [r3, #16]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d103      	bne.n	8004fca <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	4a21      	ldr	r2, [pc, #132]	@ (800504c <UART_Start_Receive_IT+0x184>)
 8004fc6:	669a      	str	r2, [r3, #104]	@ 0x68
 8004fc8:	e002      	b.n	8004fd0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	4a20      	ldr	r2, [pc, #128]	@ (8005050 <UART_Start_Receive_IT+0x188>)
 8004fce:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	691b      	ldr	r3, [r3, #16]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d019      	beq.n	800500c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe0:	e853 3f00 	ldrex	r3, [r3]
 8004fe4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8004fec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ff6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ff8:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ffa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004ffc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ffe:	e841 2300 	strex	r3, r2, [r1]
 8005002:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005006:	2b00      	cmp	r3, #0
 8005008:	d1e6      	bne.n	8004fd8 <UART_Start_Receive_IT+0x110>
 800500a:	e018      	b.n	800503e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	e853 3f00 	ldrex	r3, [r3]
 8005018:	613b      	str	r3, [r7, #16]
   return(result);
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	f043 0320 	orr.w	r3, r3, #32
 8005020:	653b      	str	r3, [r7, #80]	@ 0x50
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	461a      	mov	r2, r3
 8005028:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800502a:	623b      	str	r3, [r7, #32]
 800502c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800502e:	69f9      	ldr	r1, [r7, #28]
 8005030:	6a3a      	ldr	r2, [r7, #32]
 8005032:	e841 2300 	strex	r3, r2, [r1]
 8005036:	61bb      	str	r3, [r7, #24]
   return(result);
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d1e6      	bne.n	800500c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800503e:	2300      	movs	r3, #0
}
 8005040:	4618      	mov	r0, r3
 8005042:	375c      	adds	r7, #92	@ 0x5c
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr
 800504c:	08005359 	.word	0x08005359
 8005050:	0800519d 	.word	0x0800519d

08005054 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005054:	b480      	push	{r7}
 8005056:	b095      	sub	sp, #84	@ 0x54
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005062:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005064:	e853 3f00 	ldrex	r3, [r3]
 8005068:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800506a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800506c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005070:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	461a      	mov	r2, r3
 8005078:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800507a:	643b      	str	r3, [r7, #64]	@ 0x40
 800507c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800507e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005080:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005082:	e841 2300 	strex	r3, r2, [r1]
 8005086:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800508a:	2b00      	cmp	r3, #0
 800508c:	d1e6      	bne.n	800505c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	3308      	adds	r3, #8
 8005094:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005096:	6a3b      	ldr	r3, [r7, #32]
 8005098:	e853 3f00 	ldrex	r3, [r3]
 800509c:	61fb      	str	r3, [r7, #28]
   return(result);
 800509e:	69fb      	ldr	r3, [r7, #28]
 80050a0:	f023 0301 	bic.w	r3, r3, #1
 80050a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	3308      	adds	r3, #8
 80050ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80050ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80050b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050b6:	e841 2300 	strex	r3, r2, [r1]
 80050ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80050bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d1e5      	bne.n	800508e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050c6:	2b01      	cmp	r3, #1
 80050c8:	d118      	bne.n	80050fc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	e853 3f00 	ldrex	r3, [r3]
 80050d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	f023 0310 	bic.w	r3, r3, #16
 80050de:	647b      	str	r3, [r7, #68]	@ 0x44
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	461a      	mov	r2, r3
 80050e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050e8:	61bb      	str	r3, [r7, #24]
 80050ea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ec:	6979      	ldr	r1, [r7, #20]
 80050ee:	69ba      	ldr	r2, [r7, #24]
 80050f0:	e841 2300 	strex	r3, r2, [r1]
 80050f4:	613b      	str	r3, [r7, #16]
   return(result);
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d1e6      	bne.n	80050ca <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2220      	movs	r2, #32
 8005100:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005110:	bf00      	nop
 8005112:	3754      	adds	r7, #84	@ 0x54
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005128:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2200      	movs	r2, #0
 800512e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2200      	movs	r2, #0
 8005136:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800513a:	68f8      	ldr	r0, [r7, #12]
 800513c:	f7ff fa3e 	bl	80045bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005140:	bf00      	nop
 8005142:	3710      	adds	r7, #16
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}

08005148 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b088      	sub	sp, #32
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	e853 3f00 	ldrex	r3, [r3]
 800515c:	60bb      	str	r3, [r7, #8]
   return(result);
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005164:	61fb      	str	r3, [r7, #28]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	461a      	mov	r2, r3
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	61bb      	str	r3, [r7, #24]
 8005170:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005172:	6979      	ldr	r1, [r7, #20]
 8005174:	69ba      	ldr	r2, [r7, #24]
 8005176:	e841 2300 	strex	r3, r2, [r1]
 800517a:	613b      	str	r3, [r7, #16]
   return(result);
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1e6      	bne.n	8005150 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2220      	movs	r2, #32
 8005186:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2200      	movs	r2, #0
 800518c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f7ff fa0a 	bl	80045a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005194:	bf00      	nop
 8005196:	3720      	adds	r7, #32
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}

0800519c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b09c      	sub	sp, #112	@ 0x70
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80051aa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051b4:	2b22      	cmp	r3, #34	@ 0x22
 80051b6:	f040 80be 	bne.w	8005336 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80051c0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80051c4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80051c8:	b2d9      	uxtb	r1, r3
 80051ca:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80051ce:	b2da      	uxtb	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051d4:	400a      	ands	r2, r1
 80051d6:	b2d2      	uxtb	r2, r2
 80051d8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051de:	1c5a      	adds	r2, r3, #1
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	3b01      	subs	r3, #1
 80051ee:	b29a      	uxth	r2, r3
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	2b00      	cmp	r3, #0
 8005200:	f040 80a3 	bne.w	800534a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800520a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800520c:	e853 3f00 	ldrex	r3, [r3]
 8005210:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005212:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005214:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005218:	66bb      	str	r3, [r7, #104]	@ 0x68
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	461a      	mov	r2, r3
 8005220:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005222:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005224:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005226:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005228:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800522a:	e841 2300 	strex	r3, r2, [r1]
 800522e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005230:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005232:	2b00      	cmp	r3, #0
 8005234:	d1e6      	bne.n	8005204 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	3308      	adds	r3, #8
 800523c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005240:	e853 3f00 	ldrex	r3, [r3]
 8005244:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005248:	f023 0301 	bic.w	r3, r3, #1
 800524c:	667b      	str	r3, [r7, #100]	@ 0x64
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	3308      	adds	r3, #8
 8005254:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005256:	647a      	str	r2, [r7, #68]	@ 0x44
 8005258:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800525a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800525c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800525e:	e841 2300 	strex	r3, r2, [r1]
 8005262:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005266:	2b00      	cmp	r3, #0
 8005268:	d1e5      	bne.n	8005236 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2220      	movs	r2, #32
 800526e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a34      	ldr	r2, [pc, #208]	@ (8005354 <UART_RxISR_8BIT+0x1b8>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d01f      	beq.n	80052c8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d018      	beq.n	80052c8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800529c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529e:	e853 3f00 	ldrex	r3, [r3]
 80052a2:	623b      	str	r3, [r7, #32]
   return(result);
 80052a4:	6a3b      	ldr	r3, [r7, #32]
 80052a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80052aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	461a      	mov	r2, r3
 80052b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80052b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80052b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80052ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052bc:	e841 2300 	strex	r3, r2, [r1]
 80052c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80052c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d1e6      	bne.n	8005296 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d12e      	bne.n	800532e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2200      	movs	r2, #0
 80052d4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	e853 3f00 	ldrex	r3, [r3]
 80052e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f023 0310 	bic.w	r3, r3, #16
 80052ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	461a      	mov	r2, r3
 80052f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80052f4:	61fb      	str	r3, [r7, #28]
 80052f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f8:	69b9      	ldr	r1, [r7, #24]
 80052fa:	69fa      	ldr	r2, [r7, #28]
 80052fc:	e841 2300 	strex	r3, r2, [r1]
 8005300:	617b      	str	r3, [r7, #20]
   return(result);
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d1e6      	bne.n	80052d6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	69db      	ldr	r3, [r3, #28]
 800530e:	f003 0310 	and.w	r3, r3, #16
 8005312:	2b10      	cmp	r3, #16
 8005314:	d103      	bne.n	800531e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	2210      	movs	r2, #16
 800531c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005324:	4619      	mov	r1, r3
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f7ff f952 	bl	80045d0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800532c:	e00d      	b.n	800534a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f7fb fd02 	bl	8000d38 <HAL_UART_RxCpltCallback>
}
 8005334:	e009      	b.n	800534a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	8b1b      	ldrh	r3, [r3, #24]
 800533c:	b29a      	uxth	r2, r3
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f042 0208 	orr.w	r2, r2, #8
 8005346:	b292      	uxth	r2, r2
 8005348:	831a      	strh	r2, [r3, #24]
}
 800534a:	bf00      	nop
 800534c:	3770      	adds	r7, #112	@ 0x70
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	40008000 	.word	0x40008000

08005358 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b09c      	sub	sp, #112	@ 0x70
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005366:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005370:	2b22      	cmp	r3, #34	@ 0x22
 8005372:	f040 80be 	bne.w	80054f2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800537c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005384:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005386:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800538a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800538e:	4013      	ands	r3, r2
 8005390:	b29a      	uxth	r2, r3
 8005392:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005394:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800539a:	1c9a      	adds	r2, r3, #2
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	3b01      	subs	r3, #1
 80053aa:	b29a      	uxth	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f040 80a3 	bne.w	8005506 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80053c8:	e853 3f00 	ldrex	r3, [r3]
 80053cc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80053ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	461a      	mov	r2, r3
 80053dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053de:	657b      	str	r3, [r7, #84]	@ 0x54
 80053e0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80053e4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80053e6:	e841 2300 	strex	r3, r2, [r1]
 80053ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80053ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d1e6      	bne.n	80053c0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	3308      	adds	r3, #8
 80053f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053fc:	e853 3f00 	ldrex	r3, [r3]
 8005400:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005404:	f023 0301 	bic.w	r3, r3, #1
 8005408:	663b      	str	r3, [r7, #96]	@ 0x60
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	3308      	adds	r3, #8
 8005410:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005412:	643a      	str	r2, [r7, #64]	@ 0x40
 8005414:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005416:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005418:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800541a:	e841 2300 	strex	r3, r2, [r1]
 800541e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005422:	2b00      	cmp	r3, #0
 8005424:	d1e5      	bne.n	80053f2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2220      	movs	r2, #32
 800542a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a34      	ldr	r2, [pc, #208]	@ (8005510 <UART_RxISR_16BIT+0x1b8>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d01f      	beq.n	8005484 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800544e:	2b00      	cmp	r3, #0
 8005450:	d018      	beq.n	8005484 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005458:	6a3b      	ldr	r3, [r7, #32]
 800545a:	e853 3f00 	ldrex	r3, [r3]
 800545e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005460:	69fb      	ldr	r3, [r7, #28]
 8005462:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005466:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	461a      	mov	r2, r3
 800546e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005470:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005472:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005474:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005476:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005478:	e841 2300 	strex	r3, r2, [r1]
 800547c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800547e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005480:	2b00      	cmp	r3, #0
 8005482:	d1e6      	bne.n	8005452 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005488:	2b01      	cmp	r3, #1
 800548a:	d12e      	bne.n	80054ea <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	e853 3f00 	ldrex	r3, [r3]
 800549e:	60bb      	str	r3, [r7, #8]
   return(result);
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	f023 0310 	bic.w	r3, r3, #16
 80054a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	461a      	mov	r2, r3
 80054ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80054b0:	61bb      	str	r3, [r7, #24]
 80054b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b4:	6979      	ldr	r1, [r7, #20]
 80054b6:	69ba      	ldr	r2, [r7, #24]
 80054b8:	e841 2300 	strex	r3, r2, [r1]
 80054bc:	613b      	str	r3, [r7, #16]
   return(result);
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d1e6      	bne.n	8005492 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	69db      	ldr	r3, [r3, #28]
 80054ca:	f003 0310 	and.w	r3, r3, #16
 80054ce:	2b10      	cmp	r3, #16
 80054d0:	d103      	bne.n	80054da <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	2210      	movs	r2, #16
 80054d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80054e0:	4619      	mov	r1, r3
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f7ff f874 	bl	80045d0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80054e8:	e00d      	b.n	8005506 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f7fb fc24 	bl	8000d38 <HAL_UART_RxCpltCallback>
}
 80054f0:	e009      	b.n	8005506 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	8b1b      	ldrh	r3, [r3, #24]
 80054f8:	b29a      	uxth	r2, r3
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f042 0208 	orr.w	r2, r2, #8
 8005502:	b292      	uxth	r2, r2
 8005504:	831a      	strh	r2, [r3, #24]
}
 8005506:	bf00      	nop
 8005508:	3770      	adds	r7, #112	@ 0x70
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	40008000 	.word	0x40008000

08005514 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005514:	b480      	push	{r7}
 8005516:	b083      	sub	sp, #12
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800551c:	bf00      	nop
 800551e:	370c      	adds	r7, #12
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr

08005528 <sniprintf>:
 8005528:	b40c      	push	{r2, r3}
 800552a:	b530      	push	{r4, r5, lr}
 800552c:	4b18      	ldr	r3, [pc, #96]	@ (8005590 <sniprintf+0x68>)
 800552e:	1e0c      	subs	r4, r1, #0
 8005530:	681d      	ldr	r5, [r3, #0]
 8005532:	b09d      	sub	sp, #116	@ 0x74
 8005534:	da08      	bge.n	8005548 <sniprintf+0x20>
 8005536:	238b      	movs	r3, #139	@ 0x8b
 8005538:	602b      	str	r3, [r5, #0]
 800553a:	f04f 30ff 	mov.w	r0, #4294967295
 800553e:	b01d      	add	sp, #116	@ 0x74
 8005540:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005544:	b002      	add	sp, #8
 8005546:	4770      	bx	lr
 8005548:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800554c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005550:	f04f 0300 	mov.w	r3, #0
 8005554:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005556:	bf14      	ite	ne
 8005558:	f104 33ff 	addne.w	r3, r4, #4294967295
 800555c:	4623      	moveq	r3, r4
 800555e:	9304      	str	r3, [sp, #16]
 8005560:	9307      	str	r3, [sp, #28]
 8005562:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005566:	9002      	str	r0, [sp, #8]
 8005568:	9006      	str	r0, [sp, #24]
 800556a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800556e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005570:	ab21      	add	r3, sp, #132	@ 0x84
 8005572:	a902      	add	r1, sp, #8
 8005574:	4628      	mov	r0, r5
 8005576:	9301      	str	r3, [sp, #4]
 8005578:	f000 f994 	bl	80058a4 <_svfiprintf_r>
 800557c:	1c43      	adds	r3, r0, #1
 800557e:	bfbc      	itt	lt
 8005580:	238b      	movlt	r3, #139	@ 0x8b
 8005582:	602b      	strlt	r3, [r5, #0]
 8005584:	2c00      	cmp	r4, #0
 8005586:	d0da      	beq.n	800553e <sniprintf+0x16>
 8005588:	9b02      	ldr	r3, [sp, #8]
 800558a:	2200      	movs	r2, #0
 800558c:	701a      	strb	r2, [r3, #0]
 800558e:	e7d6      	b.n	800553e <sniprintf+0x16>
 8005590:	20000010 	.word	0x20000010

08005594 <memset>:
 8005594:	4402      	add	r2, r0
 8005596:	4603      	mov	r3, r0
 8005598:	4293      	cmp	r3, r2
 800559a:	d100      	bne.n	800559e <memset+0xa>
 800559c:	4770      	bx	lr
 800559e:	f803 1b01 	strb.w	r1, [r3], #1
 80055a2:	e7f9      	b.n	8005598 <memset+0x4>

080055a4 <__errno>:
 80055a4:	4b01      	ldr	r3, [pc, #4]	@ (80055ac <__errno+0x8>)
 80055a6:	6818      	ldr	r0, [r3, #0]
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	20000010 	.word	0x20000010

080055b0 <__libc_init_array>:
 80055b0:	b570      	push	{r4, r5, r6, lr}
 80055b2:	4d0d      	ldr	r5, [pc, #52]	@ (80055e8 <__libc_init_array+0x38>)
 80055b4:	4c0d      	ldr	r4, [pc, #52]	@ (80055ec <__libc_init_array+0x3c>)
 80055b6:	1b64      	subs	r4, r4, r5
 80055b8:	10a4      	asrs	r4, r4, #2
 80055ba:	2600      	movs	r6, #0
 80055bc:	42a6      	cmp	r6, r4
 80055be:	d109      	bne.n	80055d4 <__libc_init_array+0x24>
 80055c0:	4d0b      	ldr	r5, [pc, #44]	@ (80055f0 <__libc_init_array+0x40>)
 80055c2:	4c0c      	ldr	r4, [pc, #48]	@ (80055f4 <__libc_init_array+0x44>)
 80055c4:	f000 fc64 	bl	8005e90 <_init>
 80055c8:	1b64      	subs	r4, r4, r5
 80055ca:	10a4      	asrs	r4, r4, #2
 80055cc:	2600      	movs	r6, #0
 80055ce:	42a6      	cmp	r6, r4
 80055d0:	d105      	bne.n	80055de <__libc_init_array+0x2e>
 80055d2:	bd70      	pop	{r4, r5, r6, pc}
 80055d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80055d8:	4798      	blx	r3
 80055da:	3601      	adds	r6, #1
 80055dc:	e7ee      	b.n	80055bc <__libc_init_array+0xc>
 80055de:	f855 3b04 	ldr.w	r3, [r5], #4
 80055e2:	4798      	blx	r3
 80055e4:	3601      	adds	r6, #1
 80055e6:	e7f2      	b.n	80055ce <__libc_init_array+0x1e>
 80055e8:	08006050 	.word	0x08006050
 80055ec:	08006050 	.word	0x08006050
 80055f0:	08006050 	.word	0x08006050
 80055f4:	08006054 	.word	0x08006054

080055f8 <__retarget_lock_acquire_recursive>:
 80055f8:	4770      	bx	lr

080055fa <__retarget_lock_release_recursive>:
 80055fa:	4770      	bx	lr

080055fc <_free_r>:
 80055fc:	b538      	push	{r3, r4, r5, lr}
 80055fe:	4605      	mov	r5, r0
 8005600:	2900      	cmp	r1, #0
 8005602:	d041      	beq.n	8005688 <_free_r+0x8c>
 8005604:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005608:	1f0c      	subs	r4, r1, #4
 800560a:	2b00      	cmp	r3, #0
 800560c:	bfb8      	it	lt
 800560e:	18e4      	addlt	r4, r4, r3
 8005610:	f000 f8e0 	bl	80057d4 <__malloc_lock>
 8005614:	4a1d      	ldr	r2, [pc, #116]	@ (800568c <_free_r+0x90>)
 8005616:	6813      	ldr	r3, [r2, #0]
 8005618:	b933      	cbnz	r3, 8005628 <_free_r+0x2c>
 800561a:	6063      	str	r3, [r4, #4]
 800561c:	6014      	str	r4, [r2, #0]
 800561e:	4628      	mov	r0, r5
 8005620:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005624:	f000 b8dc 	b.w	80057e0 <__malloc_unlock>
 8005628:	42a3      	cmp	r3, r4
 800562a:	d908      	bls.n	800563e <_free_r+0x42>
 800562c:	6820      	ldr	r0, [r4, #0]
 800562e:	1821      	adds	r1, r4, r0
 8005630:	428b      	cmp	r3, r1
 8005632:	bf01      	itttt	eq
 8005634:	6819      	ldreq	r1, [r3, #0]
 8005636:	685b      	ldreq	r3, [r3, #4]
 8005638:	1809      	addeq	r1, r1, r0
 800563a:	6021      	streq	r1, [r4, #0]
 800563c:	e7ed      	b.n	800561a <_free_r+0x1e>
 800563e:	461a      	mov	r2, r3
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	b10b      	cbz	r3, 8005648 <_free_r+0x4c>
 8005644:	42a3      	cmp	r3, r4
 8005646:	d9fa      	bls.n	800563e <_free_r+0x42>
 8005648:	6811      	ldr	r1, [r2, #0]
 800564a:	1850      	adds	r0, r2, r1
 800564c:	42a0      	cmp	r0, r4
 800564e:	d10b      	bne.n	8005668 <_free_r+0x6c>
 8005650:	6820      	ldr	r0, [r4, #0]
 8005652:	4401      	add	r1, r0
 8005654:	1850      	adds	r0, r2, r1
 8005656:	4283      	cmp	r3, r0
 8005658:	6011      	str	r1, [r2, #0]
 800565a:	d1e0      	bne.n	800561e <_free_r+0x22>
 800565c:	6818      	ldr	r0, [r3, #0]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	6053      	str	r3, [r2, #4]
 8005662:	4408      	add	r0, r1
 8005664:	6010      	str	r0, [r2, #0]
 8005666:	e7da      	b.n	800561e <_free_r+0x22>
 8005668:	d902      	bls.n	8005670 <_free_r+0x74>
 800566a:	230c      	movs	r3, #12
 800566c:	602b      	str	r3, [r5, #0]
 800566e:	e7d6      	b.n	800561e <_free_r+0x22>
 8005670:	6820      	ldr	r0, [r4, #0]
 8005672:	1821      	adds	r1, r4, r0
 8005674:	428b      	cmp	r3, r1
 8005676:	bf04      	itt	eq
 8005678:	6819      	ldreq	r1, [r3, #0]
 800567a:	685b      	ldreq	r3, [r3, #4]
 800567c:	6063      	str	r3, [r4, #4]
 800567e:	bf04      	itt	eq
 8005680:	1809      	addeq	r1, r1, r0
 8005682:	6021      	streq	r1, [r4, #0]
 8005684:	6054      	str	r4, [r2, #4]
 8005686:	e7ca      	b.n	800561e <_free_r+0x22>
 8005688:	bd38      	pop	{r3, r4, r5, pc}
 800568a:	bf00      	nop
 800568c:	200006c8 	.word	0x200006c8

08005690 <sbrk_aligned>:
 8005690:	b570      	push	{r4, r5, r6, lr}
 8005692:	4e0f      	ldr	r6, [pc, #60]	@ (80056d0 <sbrk_aligned+0x40>)
 8005694:	460c      	mov	r4, r1
 8005696:	6831      	ldr	r1, [r6, #0]
 8005698:	4605      	mov	r5, r0
 800569a:	b911      	cbnz	r1, 80056a2 <sbrk_aligned+0x12>
 800569c:	f000 fba4 	bl	8005de8 <_sbrk_r>
 80056a0:	6030      	str	r0, [r6, #0]
 80056a2:	4621      	mov	r1, r4
 80056a4:	4628      	mov	r0, r5
 80056a6:	f000 fb9f 	bl	8005de8 <_sbrk_r>
 80056aa:	1c43      	adds	r3, r0, #1
 80056ac:	d103      	bne.n	80056b6 <sbrk_aligned+0x26>
 80056ae:	f04f 34ff 	mov.w	r4, #4294967295
 80056b2:	4620      	mov	r0, r4
 80056b4:	bd70      	pop	{r4, r5, r6, pc}
 80056b6:	1cc4      	adds	r4, r0, #3
 80056b8:	f024 0403 	bic.w	r4, r4, #3
 80056bc:	42a0      	cmp	r0, r4
 80056be:	d0f8      	beq.n	80056b2 <sbrk_aligned+0x22>
 80056c0:	1a21      	subs	r1, r4, r0
 80056c2:	4628      	mov	r0, r5
 80056c4:	f000 fb90 	bl	8005de8 <_sbrk_r>
 80056c8:	3001      	adds	r0, #1
 80056ca:	d1f2      	bne.n	80056b2 <sbrk_aligned+0x22>
 80056cc:	e7ef      	b.n	80056ae <sbrk_aligned+0x1e>
 80056ce:	bf00      	nop
 80056d0:	200006c4 	.word	0x200006c4

080056d4 <_malloc_r>:
 80056d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056d8:	1ccd      	adds	r5, r1, #3
 80056da:	f025 0503 	bic.w	r5, r5, #3
 80056de:	3508      	adds	r5, #8
 80056e0:	2d0c      	cmp	r5, #12
 80056e2:	bf38      	it	cc
 80056e4:	250c      	movcc	r5, #12
 80056e6:	2d00      	cmp	r5, #0
 80056e8:	4606      	mov	r6, r0
 80056ea:	db01      	blt.n	80056f0 <_malloc_r+0x1c>
 80056ec:	42a9      	cmp	r1, r5
 80056ee:	d904      	bls.n	80056fa <_malloc_r+0x26>
 80056f0:	230c      	movs	r3, #12
 80056f2:	6033      	str	r3, [r6, #0]
 80056f4:	2000      	movs	r0, #0
 80056f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80057d0 <_malloc_r+0xfc>
 80056fe:	f000 f869 	bl	80057d4 <__malloc_lock>
 8005702:	f8d8 3000 	ldr.w	r3, [r8]
 8005706:	461c      	mov	r4, r3
 8005708:	bb44      	cbnz	r4, 800575c <_malloc_r+0x88>
 800570a:	4629      	mov	r1, r5
 800570c:	4630      	mov	r0, r6
 800570e:	f7ff ffbf 	bl	8005690 <sbrk_aligned>
 8005712:	1c43      	adds	r3, r0, #1
 8005714:	4604      	mov	r4, r0
 8005716:	d158      	bne.n	80057ca <_malloc_r+0xf6>
 8005718:	f8d8 4000 	ldr.w	r4, [r8]
 800571c:	4627      	mov	r7, r4
 800571e:	2f00      	cmp	r7, #0
 8005720:	d143      	bne.n	80057aa <_malloc_r+0xd6>
 8005722:	2c00      	cmp	r4, #0
 8005724:	d04b      	beq.n	80057be <_malloc_r+0xea>
 8005726:	6823      	ldr	r3, [r4, #0]
 8005728:	4639      	mov	r1, r7
 800572a:	4630      	mov	r0, r6
 800572c:	eb04 0903 	add.w	r9, r4, r3
 8005730:	f000 fb5a 	bl	8005de8 <_sbrk_r>
 8005734:	4581      	cmp	r9, r0
 8005736:	d142      	bne.n	80057be <_malloc_r+0xea>
 8005738:	6821      	ldr	r1, [r4, #0]
 800573a:	1a6d      	subs	r5, r5, r1
 800573c:	4629      	mov	r1, r5
 800573e:	4630      	mov	r0, r6
 8005740:	f7ff ffa6 	bl	8005690 <sbrk_aligned>
 8005744:	3001      	adds	r0, #1
 8005746:	d03a      	beq.n	80057be <_malloc_r+0xea>
 8005748:	6823      	ldr	r3, [r4, #0]
 800574a:	442b      	add	r3, r5
 800574c:	6023      	str	r3, [r4, #0]
 800574e:	f8d8 3000 	ldr.w	r3, [r8]
 8005752:	685a      	ldr	r2, [r3, #4]
 8005754:	bb62      	cbnz	r2, 80057b0 <_malloc_r+0xdc>
 8005756:	f8c8 7000 	str.w	r7, [r8]
 800575a:	e00f      	b.n	800577c <_malloc_r+0xa8>
 800575c:	6822      	ldr	r2, [r4, #0]
 800575e:	1b52      	subs	r2, r2, r5
 8005760:	d420      	bmi.n	80057a4 <_malloc_r+0xd0>
 8005762:	2a0b      	cmp	r2, #11
 8005764:	d917      	bls.n	8005796 <_malloc_r+0xc2>
 8005766:	1961      	adds	r1, r4, r5
 8005768:	42a3      	cmp	r3, r4
 800576a:	6025      	str	r5, [r4, #0]
 800576c:	bf18      	it	ne
 800576e:	6059      	strne	r1, [r3, #4]
 8005770:	6863      	ldr	r3, [r4, #4]
 8005772:	bf08      	it	eq
 8005774:	f8c8 1000 	streq.w	r1, [r8]
 8005778:	5162      	str	r2, [r4, r5]
 800577a:	604b      	str	r3, [r1, #4]
 800577c:	4630      	mov	r0, r6
 800577e:	f000 f82f 	bl	80057e0 <__malloc_unlock>
 8005782:	f104 000b 	add.w	r0, r4, #11
 8005786:	1d23      	adds	r3, r4, #4
 8005788:	f020 0007 	bic.w	r0, r0, #7
 800578c:	1ac2      	subs	r2, r0, r3
 800578e:	bf1c      	itt	ne
 8005790:	1a1b      	subne	r3, r3, r0
 8005792:	50a3      	strne	r3, [r4, r2]
 8005794:	e7af      	b.n	80056f6 <_malloc_r+0x22>
 8005796:	6862      	ldr	r2, [r4, #4]
 8005798:	42a3      	cmp	r3, r4
 800579a:	bf0c      	ite	eq
 800579c:	f8c8 2000 	streq.w	r2, [r8]
 80057a0:	605a      	strne	r2, [r3, #4]
 80057a2:	e7eb      	b.n	800577c <_malloc_r+0xa8>
 80057a4:	4623      	mov	r3, r4
 80057a6:	6864      	ldr	r4, [r4, #4]
 80057a8:	e7ae      	b.n	8005708 <_malloc_r+0x34>
 80057aa:	463c      	mov	r4, r7
 80057ac:	687f      	ldr	r7, [r7, #4]
 80057ae:	e7b6      	b.n	800571e <_malloc_r+0x4a>
 80057b0:	461a      	mov	r2, r3
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	42a3      	cmp	r3, r4
 80057b6:	d1fb      	bne.n	80057b0 <_malloc_r+0xdc>
 80057b8:	2300      	movs	r3, #0
 80057ba:	6053      	str	r3, [r2, #4]
 80057bc:	e7de      	b.n	800577c <_malloc_r+0xa8>
 80057be:	230c      	movs	r3, #12
 80057c0:	6033      	str	r3, [r6, #0]
 80057c2:	4630      	mov	r0, r6
 80057c4:	f000 f80c 	bl	80057e0 <__malloc_unlock>
 80057c8:	e794      	b.n	80056f4 <_malloc_r+0x20>
 80057ca:	6005      	str	r5, [r0, #0]
 80057cc:	e7d6      	b.n	800577c <_malloc_r+0xa8>
 80057ce:	bf00      	nop
 80057d0:	200006c8 	.word	0x200006c8

080057d4 <__malloc_lock>:
 80057d4:	4801      	ldr	r0, [pc, #4]	@ (80057dc <__malloc_lock+0x8>)
 80057d6:	f7ff bf0f 	b.w	80055f8 <__retarget_lock_acquire_recursive>
 80057da:	bf00      	nop
 80057dc:	200006c0 	.word	0x200006c0

080057e0 <__malloc_unlock>:
 80057e0:	4801      	ldr	r0, [pc, #4]	@ (80057e8 <__malloc_unlock+0x8>)
 80057e2:	f7ff bf0a 	b.w	80055fa <__retarget_lock_release_recursive>
 80057e6:	bf00      	nop
 80057e8:	200006c0 	.word	0x200006c0

080057ec <__ssputs_r>:
 80057ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057f0:	688e      	ldr	r6, [r1, #8]
 80057f2:	461f      	mov	r7, r3
 80057f4:	42be      	cmp	r6, r7
 80057f6:	680b      	ldr	r3, [r1, #0]
 80057f8:	4682      	mov	sl, r0
 80057fa:	460c      	mov	r4, r1
 80057fc:	4690      	mov	r8, r2
 80057fe:	d82d      	bhi.n	800585c <__ssputs_r+0x70>
 8005800:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005804:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005808:	d026      	beq.n	8005858 <__ssputs_r+0x6c>
 800580a:	6965      	ldr	r5, [r4, #20]
 800580c:	6909      	ldr	r1, [r1, #16]
 800580e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005812:	eba3 0901 	sub.w	r9, r3, r1
 8005816:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800581a:	1c7b      	adds	r3, r7, #1
 800581c:	444b      	add	r3, r9
 800581e:	106d      	asrs	r5, r5, #1
 8005820:	429d      	cmp	r5, r3
 8005822:	bf38      	it	cc
 8005824:	461d      	movcc	r5, r3
 8005826:	0553      	lsls	r3, r2, #21
 8005828:	d527      	bpl.n	800587a <__ssputs_r+0x8e>
 800582a:	4629      	mov	r1, r5
 800582c:	f7ff ff52 	bl	80056d4 <_malloc_r>
 8005830:	4606      	mov	r6, r0
 8005832:	b360      	cbz	r0, 800588e <__ssputs_r+0xa2>
 8005834:	6921      	ldr	r1, [r4, #16]
 8005836:	464a      	mov	r2, r9
 8005838:	f000 fae6 	bl	8005e08 <memcpy>
 800583c:	89a3      	ldrh	r3, [r4, #12]
 800583e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005842:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005846:	81a3      	strh	r3, [r4, #12]
 8005848:	6126      	str	r6, [r4, #16]
 800584a:	6165      	str	r5, [r4, #20]
 800584c:	444e      	add	r6, r9
 800584e:	eba5 0509 	sub.w	r5, r5, r9
 8005852:	6026      	str	r6, [r4, #0]
 8005854:	60a5      	str	r5, [r4, #8]
 8005856:	463e      	mov	r6, r7
 8005858:	42be      	cmp	r6, r7
 800585a:	d900      	bls.n	800585e <__ssputs_r+0x72>
 800585c:	463e      	mov	r6, r7
 800585e:	6820      	ldr	r0, [r4, #0]
 8005860:	4632      	mov	r2, r6
 8005862:	4641      	mov	r1, r8
 8005864:	f000 faa6 	bl	8005db4 <memmove>
 8005868:	68a3      	ldr	r3, [r4, #8]
 800586a:	1b9b      	subs	r3, r3, r6
 800586c:	60a3      	str	r3, [r4, #8]
 800586e:	6823      	ldr	r3, [r4, #0]
 8005870:	4433      	add	r3, r6
 8005872:	6023      	str	r3, [r4, #0]
 8005874:	2000      	movs	r0, #0
 8005876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800587a:	462a      	mov	r2, r5
 800587c:	f000 fad2 	bl	8005e24 <_realloc_r>
 8005880:	4606      	mov	r6, r0
 8005882:	2800      	cmp	r0, #0
 8005884:	d1e0      	bne.n	8005848 <__ssputs_r+0x5c>
 8005886:	6921      	ldr	r1, [r4, #16]
 8005888:	4650      	mov	r0, sl
 800588a:	f7ff feb7 	bl	80055fc <_free_r>
 800588e:	230c      	movs	r3, #12
 8005890:	f8ca 3000 	str.w	r3, [sl]
 8005894:	89a3      	ldrh	r3, [r4, #12]
 8005896:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800589a:	81a3      	strh	r3, [r4, #12]
 800589c:	f04f 30ff 	mov.w	r0, #4294967295
 80058a0:	e7e9      	b.n	8005876 <__ssputs_r+0x8a>
	...

080058a4 <_svfiprintf_r>:
 80058a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058a8:	4698      	mov	r8, r3
 80058aa:	898b      	ldrh	r3, [r1, #12]
 80058ac:	061b      	lsls	r3, r3, #24
 80058ae:	b09d      	sub	sp, #116	@ 0x74
 80058b0:	4607      	mov	r7, r0
 80058b2:	460d      	mov	r5, r1
 80058b4:	4614      	mov	r4, r2
 80058b6:	d510      	bpl.n	80058da <_svfiprintf_r+0x36>
 80058b8:	690b      	ldr	r3, [r1, #16]
 80058ba:	b973      	cbnz	r3, 80058da <_svfiprintf_r+0x36>
 80058bc:	2140      	movs	r1, #64	@ 0x40
 80058be:	f7ff ff09 	bl	80056d4 <_malloc_r>
 80058c2:	6028      	str	r0, [r5, #0]
 80058c4:	6128      	str	r0, [r5, #16]
 80058c6:	b930      	cbnz	r0, 80058d6 <_svfiprintf_r+0x32>
 80058c8:	230c      	movs	r3, #12
 80058ca:	603b      	str	r3, [r7, #0]
 80058cc:	f04f 30ff 	mov.w	r0, #4294967295
 80058d0:	b01d      	add	sp, #116	@ 0x74
 80058d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058d6:	2340      	movs	r3, #64	@ 0x40
 80058d8:	616b      	str	r3, [r5, #20]
 80058da:	2300      	movs	r3, #0
 80058dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80058de:	2320      	movs	r3, #32
 80058e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80058e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80058e8:	2330      	movs	r3, #48	@ 0x30
 80058ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005a88 <_svfiprintf_r+0x1e4>
 80058ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80058f2:	f04f 0901 	mov.w	r9, #1
 80058f6:	4623      	mov	r3, r4
 80058f8:	469a      	mov	sl, r3
 80058fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058fe:	b10a      	cbz	r2, 8005904 <_svfiprintf_r+0x60>
 8005900:	2a25      	cmp	r2, #37	@ 0x25
 8005902:	d1f9      	bne.n	80058f8 <_svfiprintf_r+0x54>
 8005904:	ebba 0b04 	subs.w	fp, sl, r4
 8005908:	d00b      	beq.n	8005922 <_svfiprintf_r+0x7e>
 800590a:	465b      	mov	r3, fp
 800590c:	4622      	mov	r2, r4
 800590e:	4629      	mov	r1, r5
 8005910:	4638      	mov	r0, r7
 8005912:	f7ff ff6b 	bl	80057ec <__ssputs_r>
 8005916:	3001      	adds	r0, #1
 8005918:	f000 80a7 	beq.w	8005a6a <_svfiprintf_r+0x1c6>
 800591c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800591e:	445a      	add	r2, fp
 8005920:	9209      	str	r2, [sp, #36]	@ 0x24
 8005922:	f89a 3000 	ldrb.w	r3, [sl]
 8005926:	2b00      	cmp	r3, #0
 8005928:	f000 809f 	beq.w	8005a6a <_svfiprintf_r+0x1c6>
 800592c:	2300      	movs	r3, #0
 800592e:	f04f 32ff 	mov.w	r2, #4294967295
 8005932:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005936:	f10a 0a01 	add.w	sl, sl, #1
 800593a:	9304      	str	r3, [sp, #16]
 800593c:	9307      	str	r3, [sp, #28]
 800593e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005942:	931a      	str	r3, [sp, #104]	@ 0x68
 8005944:	4654      	mov	r4, sl
 8005946:	2205      	movs	r2, #5
 8005948:	f814 1b01 	ldrb.w	r1, [r4], #1
 800594c:	484e      	ldr	r0, [pc, #312]	@ (8005a88 <_svfiprintf_r+0x1e4>)
 800594e:	f7fa fc47 	bl	80001e0 <memchr>
 8005952:	9a04      	ldr	r2, [sp, #16]
 8005954:	b9d8      	cbnz	r0, 800598e <_svfiprintf_r+0xea>
 8005956:	06d0      	lsls	r0, r2, #27
 8005958:	bf44      	itt	mi
 800595a:	2320      	movmi	r3, #32
 800595c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005960:	0711      	lsls	r1, r2, #28
 8005962:	bf44      	itt	mi
 8005964:	232b      	movmi	r3, #43	@ 0x2b
 8005966:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800596a:	f89a 3000 	ldrb.w	r3, [sl]
 800596e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005970:	d015      	beq.n	800599e <_svfiprintf_r+0xfa>
 8005972:	9a07      	ldr	r2, [sp, #28]
 8005974:	4654      	mov	r4, sl
 8005976:	2000      	movs	r0, #0
 8005978:	f04f 0c0a 	mov.w	ip, #10
 800597c:	4621      	mov	r1, r4
 800597e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005982:	3b30      	subs	r3, #48	@ 0x30
 8005984:	2b09      	cmp	r3, #9
 8005986:	d94b      	bls.n	8005a20 <_svfiprintf_r+0x17c>
 8005988:	b1b0      	cbz	r0, 80059b8 <_svfiprintf_r+0x114>
 800598a:	9207      	str	r2, [sp, #28]
 800598c:	e014      	b.n	80059b8 <_svfiprintf_r+0x114>
 800598e:	eba0 0308 	sub.w	r3, r0, r8
 8005992:	fa09 f303 	lsl.w	r3, r9, r3
 8005996:	4313      	orrs	r3, r2
 8005998:	9304      	str	r3, [sp, #16]
 800599a:	46a2      	mov	sl, r4
 800599c:	e7d2      	b.n	8005944 <_svfiprintf_r+0xa0>
 800599e:	9b03      	ldr	r3, [sp, #12]
 80059a0:	1d19      	adds	r1, r3, #4
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	9103      	str	r1, [sp, #12]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	bfbb      	ittet	lt
 80059aa:	425b      	neglt	r3, r3
 80059ac:	f042 0202 	orrlt.w	r2, r2, #2
 80059b0:	9307      	strge	r3, [sp, #28]
 80059b2:	9307      	strlt	r3, [sp, #28]
 80059b4:	bfb8      	it	lt
 80059b6:	9204      	strlt	r2, [sp, #16]
 80059b8:	7823      	ldrb	r3, [r4, #0]
 80059ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80059bc:	d10a      	bne.n	80059d4 <_svfiprintf_r+0x130>
 80059be:	7863      	ldrb	r3, [r4, #1]
 80059c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80059c2:	d132      	bne.n	8005a2a <_svfiprintf_r+0x186>
 80059c4:	9b03      	ldr	r3, [sp, #12]
 80059c6:	1d1a      	adds	r2, r3, #4
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	9203      	str	r2, [sp, #12]
 80059cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80059d0:	3402      	adds	r4, #2
 80059d2:	9305      	str	r3, [sp, #20]
 80059d4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005a98 <_svfiprintf_r+0x1f4>
 80059d8:	7821      	ldrb	r1, [r4, #0]
 80059da:	2203      	movs	r2, #3
 80059dc:	4650      	mov	r0, sl
 80059de:	f7fa fbff 	bl	80001e0 <memchr>
 80059e2:	b138      	cbz	r0, 80059f4 <_svfiprintf_r+0x150>
 80059e4:	9b04      	ldr	r3, [sp, #16]
 80059e6:	eba0 000a 	sub.w	r0, r0, sl
 80059ea:	2240      	movs	r2, #64	@ 0x40
 80059ec:	4082      	lsls	r2, r0
 80059ee:	4313      	orrs	r3, r2
 80059f0:	3401      	adds	r4, #1
 80059f2:	9304      	str	r3, [sp, #16]
 80059f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059f8:	4824      	ldr	r0, [pc, #144]	@ (8005a8c <_svfiprintf_r+0x1e8>)
 80059fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80059fe:	2206      	movs	r2, #6
 8005a00:	f7fa fbee 	bl	80001e0 <memchr>
 8005a04:	2800      	cmp	r0, #0
 8005a06:	d036      	beq.n	8005a76 <_svfiprintf_r+0x1d2>
 8005a08:	4b21      	ldr	r3, [pc, #132]	@ (8005a90 <_svfiprintf_r+0x1ec>)
 8005a0a:	bb1b      	cbnz	r3, 8005a54 <_svfiprintf_r+0x1b0>
 8005a0c:	9b03      	ldr	r3, [sp, #12]
 8005a0e:	3307      	adds	r3, #7
 8005a10:	f023 0307 	bic.w	r3, r3, #7
 8005a14:	3308      	adds	r3, #8
 8005a16:	9303      	str	r3, [sp, #12]
 8005a18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a1a:	4433      	add	r3, r6
 8005a1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a1e:	e76a      	b.n	80058f6 <_svfiprintf_r+0x52>
 8005a20:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a24:	460c      	mov	r4, r1
 8005a26:	2001      	movs	r0, #1
 8005a28:	e7a8      	b.n	800597c <_svfiprintf_r+0xd8>
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	3401      	adds	r4, #1
 8005a2e:	9305      	str	r3, [sp, #20]
 8005a30:	4619      	mov	r1, r3
 8005a32:	f04f 0c0a 	mov.w	ip, #10
 8005a36:	4620      	mov	r0, r4
 8005a38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a3c:	3a30      	subs	r2, #48	@ 0x30
 8005a3e:	2a09      	cmp	r2, #9
 8005a40:	d903      	bls.n	8005a4a <_svfiprintf_r+0x1a6>
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d0c6      	beq.n	80059d4 <_svfiprintf_r+0x130>
 8005a46:	9105      	str	r1, [sp, #20]
 8005a48:	e7c4      	b.n	80059d4 <_svfiprintf_r+0x130>
 8005a4a:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a4e:	4604      	mov	r4, r0
 8005a50:	2301      	movs	r3, #1
 8005a52:	e7f0      	b.n	8005a36 <_svfiprintf_r+0x192>
 8005a54:	ab03      	add	r3, sp, #12
 8005a56:	9300      	str	r3, [sp, #0]
 8005a58:	462a      	mov	r2, r5
 8005a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8005a94 <_svfiprintf_r+0x1f0>)
 8005a5c:	a904      	add	r1, sp, #16
 8005a5e:	4638      	mov	r0, r7
 8005a60:	f3af 8000 	nop.w
 8005a64:	1c42      	adds	r2, r0, #1
 8005a66:	4606      	mov	r6, r0
 8005a68:	d1d6      	bne.n	8005a18 <_svfiprintf_r+0x174>
 8005a6a:	89ab      	ldrh	r3, [r5, #12]
 8005a6c:	065b      	lsls	r3, r3, #25
 8005a6e:	f53f af2d 	bmi.w	80058cc <_svfiprintf_r+0x28>
 8005a72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a74:	e72c      	b.n	80058d0 <_svfiprintf_r+0x2c>
 8005a76:	ab03      	add	r3, sp, #12
 8005a78:	9300      	str	r3, [sp, #0]
 8005a7a:	462a      	mov	r2, r5
 8005a7c:	4b05      	ldr	r3, [pc, #20]	@ (8005a94 <_svfiprintf_r+0x1f0>)
 8005a7e:	a904      	add	r1, sp, #16
 8005a80:	4638      	mov	r0, r7
 8005a82:	f000 f879 	bl	8005b78 <_printf_i>
 8005a86:	e7ed      	b.n	8005a64 <_svfiprintf_r+0x1c0>
 8005a88:	08006014 	.word	0x08006014
 8005a8c:	0800601e 	.word	0x0800601e
 8005a90:	00000000 	.word	0x00000000
 8005a94:	080057ed 	.word	0x080057ed
 8005a98:	0800601a 	.word	0x0800601a

08005a9c <_printf_common>:
 8005a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005aa0:	4616      	mov	r6, r2
 8005aa2:	4698      	mov	r8, r3
 8005aa4:	688a      	ldr	r2, [r1, #8]
 8005aa6:	690b      	ldr	r3, [r1, #16]
 8005aa8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005aac:	4293      	cmp	r3, r2
 8005aae:	bfb8      	it	lt
 8005ab0:	4613      	movlt	r3, r2
 8005ab2:	6033      	str	r3, [r6, #0]
 8005ab4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005ab8:	4607      	mov	r7, r0
 8005aba:	460c      	mov	r4, r1
 8005abc:	b10a      	cbz	r2, 8005ac2 <_printf_common+0x26>
 8005abe:	3301      	adds	r3, #1
 8005ac0:	6033      	str	r3, [r6, #0]
 8005ac2:	6823      	ldr	r3, [r4, #0]
 8005ac4:	0699      	lsls	r1, r3, #26
 8005ac6:	bf42      	ittt	mi
 8005ac8:	6833      	ldrmi	r3, [r6, #0]
 8005aca:	3302      	addmi	r3, #2
 8005acc:	6033      	strmi	r3, [r6, #0]
 8005ace:	6825      	ldr	r5, [r4, #0]
 8005ad0:	f015 0506 	ands.w	r5, r5, #6
 8005ad4:	d106      	bne.n	8005ae4 <_printf_common+0x48>
 8005ad6:	f104 0a19 	add.w	sl, r4, #25
 8005ada:	68e3      	ldr	r3, [r4, #12]
 8005adc:	6832      	ldr	r2, [r6, #0]
 8005ade:	1a9b      	subs	r3, r3, r2
 8005ae0:	42ab      	cmp	r3, r5
 8005ae2:	dc26      	bgt.n	8005b32 <_printf_common+0x96>
 8005ae4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005ae8:	6822      	ldr	r2, [r4, #0]
 8005aea:	3b00      	subs	r3, #0
 8005aec:	bf18      	it	ne
 8005aee:	2301      	movne	r3, #1
 8005af0:	0692      	lsls	r2, r2, #26
 8005af2:	d42b      	bmi.n	8005b4c <_printf_common+0xb0>
 8005af4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005af8:	4641      	mov	r1, r8
 8005afa:	4638      	mov	r0, r7
 8005afc:	47c8      	blx	r9
 8005afe:	3001      	adds	r0, #1
 8005b00:	d01e      	beq.n	8005b40 <_printf_common+0xa4>
 8005b02:	6823      	ldr	r3, [r4, #0]
 8005b04:	6922      	ldr	r2, [r4, #16]
 8005b06:	f003 0306 	and.w	r3, r3, #6
 8005b0a:	2b04      	cmp	r3, #4
 8005b0c:	bf02      	ittt	eq
 8005b0e:	68e5      	ldreq	r5, [r4, #12]
 8005b10:	6833      	ldreq	r3, [r6, #0]
 8005b12:	1aed      	subeq	r5, r5, r3
 8005b14:	68a3      	ldr	r3, [r4, #8]
 8005b16:	bf0c      	ite	eq
 8005b18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b1c:	2500      	movne	r5, #0
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	bfc4      	itt	gt
 8005b22:	1a9b      	subgt	r3, r3, r2
 8005b24:	18ed      	addgt	r5, r5, r3
 8005b26:	2600      	movs	r6, #0
 8005b28:	341a      	adds	r4, #26
 8005b2a:	42b5      	cmp	r5, r6
 8005b2c:	d11a      	bne.n	8005b64 <_printf_common+0xc8>
 8005b2e:	2000      	movs	r0, #0
 8005b30:	e008      	b.n	8005b44 <_printf_common+0xa8>
 8005b32:	2301      	movs	r3, #1
 8005b34:	4652      	mov	r2, sl
 8005b36:	4641      	mov	r1, r8
 8005b38:	4638      	mov	r0, r7
 8005b3a:	47c8      	blx	r9
 8005b3c:	3001      	adds	r0, #1
 8005b3e:	d103      	bne.n	8005b48 <_printf_common+0xac>
 8005b40:	f04f 30ff 	mov.w	r0, #4294967295
 8005b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b48:	3501      	adds	r5, #1
 8005b4a:	e7c6      	b.n	8005ada <_printf_common+0x3e>
 8005b4c:	18e1      	adds	r1, r4, r3
 8005b4e:	1c5a      	adds	r2, r3, #1
 8005b50:	2030      	movs	r0, #48	@ 0x30
 8005b52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b56:	4422      	add	r2, r4
 8005b58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b60:	3302      	adds	r3, #2
 8005b62:	e7c7      	b.n	8005af4 <_printf_common+0x58>
 8005b64:	2301      	movs	r3, #1
 8005b66:	4622      	mov	r2, r4
 8005b68:	4641      	mov	r1, r8
 8005b6a:	4638      	mov	r0, r7
 8005b6c:	47c8      	blx	r9
 8005b6e:	3001      	adds	r0, #1
 8005b70:	d0e6      	beq.n	8005b40 <_printf_common+0xa4>
 8005b72:	3601      	adds	r6, #1
 8005b74:	e7d9      	b.n	8005b2a <_printf_common+0x8e>
	...

08005b78 <_printf_i>:
 8005b78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b7c:	7e0f      	ldrb	r7, [r1, #24]
 8005b7e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b80:	2f78      	cmp	r7, #120	@ 0x78
 8005b82:	4691      	mov	r9, r2
 8005b84:	4680      	mov	r8, r0
 8005b86:	460c      	mov	r4, r1
 8005b88:	469a      	mov	sl, r3
 8005b8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005b8e:	d807      	bhi.n	8005ba0 <_printf_i+0x28>
 8005b90:	2f62      	cmp	r7, #98	@ 0x62
 8005b92:	d80a      	bhi.n	8005baa <_printf_i+0x32>
 8005b94:	2f00      	cmp	r7, #0
 8005b96:	f000 80d1 	beq.w	8005d3c <_printf_i+0x1c4>
 8005b9a:	2f58      	cmp	r7, #88	@ 0x58
 8005b9c:	f000 80b8 	beq.w	8005d10 <_printf_i+0x198>
 8005ba0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ba4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005ba8:	e03a      	b.n	8005c20 <_printf_i+0xa8>
 8005baa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005bae:	2b15      	cmp	r3, #21
 8005bb0:	d8f6      	bhi.n	8005ba0 <_printf_i+0x28>
 8005bb2:	a101      	add	r1, pc, #4	@ (adr r1, 8005bb8 <_printf_i+0x40>)
 8005bb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005bb8:	08005c11 	.word	0x08005c11
 8005bbc:	08005c25 	.word	0x08005c25
 8005bc0:	08005ba1 	.word	0x08005ba1
 8005bc4:	08005ba1 	.word	0x08005ba1
 8005bc8:	08005ba1 	.word	0x08005ba1
 8005bcc:	08005ba1 	.word	0x08005ba1
 8005bd0:	08005c25 	.word	0x08005c25
 8005bd4:	08005ba1 	.word	0x08005ba1
 8005bd8:	08005ba1 	.word	0x08005ba1
 8005bdc:	08005ba1 	.word	0x08005ba1
 8005be0:	08005ba1 	.word	0x08005ba1
 8005be4:	08005d23 	.word	0x08005d23
 8005be8:	08005c4f 	.word	0x08005c4f
 8005bec:	08005cdd 	.word	0x08005cdd
 8005bf0:	08005ba1 	.word	0x08005ba1
 8005bf4:	08005ba1 	.word	0x08005ba1
 8005bf8:	08005d45 	.word	0x08005d45
 8005bfc:	08005ba1 	.word	0x08005ba1
 8005c00:	08005c4f 	.word	0x08005c4f
 8005c04:	08005ba1 	.word	0x08005ba1
 8005c08:	08005ba1 	.word	0x08005ba1
 8005c0c:	08005ce5 	.word	0x08005ce5
 8005c10:	6833      	ldr	r3, [r6, #0]
 8005c12:	1d1a      	adds	r2, r3, #4
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	6032      	str	r2, [r6, #0]
 8005c18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005c20:	2301      	movs	r3, #1
 8005c22:	e09c      	b.n	8005d5e <_printf_i+0x1e6>
 8005c24:	6833      	ldr	r3, [r6, #0]
 8005c26:	6820      	ldr	r0, [r4, #0]
 8005c28:	1d19      	adds	r1, r3, #4
 8005c2a:	6031      	str	r1, [r6, #0]
 8005c2c:	0606      	lsls	r6, r0, #24
 8005c2e:	d501      	bpl.n	8005c34 <_printf_i+0xbc>
 8005c30:	681d      	ldr	r5, [r3, #0]
 8005c32:	e003      	b.n	8005c3c <_printf_i+0xc4>
 8005c34:	0645      	lsls	r5, r0, #25
 8005c36:	d5fb      	bpl.n	8005c30 <_printf_i+0xb8>
 8005c38:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c3c:	2d00      	cmp	r5, #0
 8005c3e:	da03      	bge.n	8005c48 <_printf_i+0xd0>
 8005c40:	232d      	movs	r3, #45	@ 0x2d
 8005c42:	426d      	negs	r5, r5
 8005c44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c48:	4858      	ldr	r0, [pc, #352]	@ (8005dac <_printf_i+0x234>)
 8005c4a:	230a      	movs	r3, #10
 8005c4c:	e011      	b.n	8005c72 <_printf_i+0xfa>
 8005c4e:	6821      	ldr	r1, [r4, #0]
 8005c50:	6833      	ldr	r3, [r6, #0]
 8005c52:	0608      	lsls	r0, r1, #24
 8005c54:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c58:	d402      	bmi.n	8005c60 <_printf_i+0xe8>
 8005c5a:	0649      	lsls	r1, r1, #25
 8005c5c:	bf48      	it	mi
 8005c5e:	b2ad      	uxthmi	r5, r5
 8005c60:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c62:	4852      	ldr	r0, [pc, #328]	@ (8005dac <_printf_i+0x234>)
 8005c64:	6033      	str	r3, [r6, #0]
 8005c66:	bf14      	ite	ne
 8005c68:	230a      	movne	r3, #10
 8005c6a:	2308      	moveq	r3, #8
 8005c6c:	2100      	movs	r1, #0
 8005c6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c72:	6866      	ldr	r6, [r4, #4]
 8005c74:	60a6      	str	r6, [r4, #8]
 8005c76:	2e00      	cmp	r6, #0
 8005c78:	db05      	blt.n	8005c86 <_printf_i+0x10e>
 8005c7a:	6821      	ldr	r1, [r4, #0]
 8005c7c:	432e      	orrs	r6, r5
 8005c7e:	f021 0104 	bic.w	r1, r1, #4
 8005c82:	6021      	str	r1, [r4, #0]
 8005c84:	d04b      	beq.n	8005d1e <_printf_i+0x1a6>
 8005c86:	4616      	mov	r6, r2
 8005c88:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c8c:	fb03 5711 	mls	r7, r3, r1, r5
 8005c90:	5dc7      	ldrb	r7, [r0, r7]
 8005c92:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c96:	462f      	mov	r7, r5
 8005c98:	42bb      	cmp	r3, r7
 8005c9a:	460d      	mov	r5, r1
 8005c9c:	d9f4      	bls.n	8005c88 <_printf_i+0x110>
 8005c9e:	2b08      	cmp	r3, #8
 8005ca0:	d10b      	bne.n	8005cba <_printf_i+0x142>
 8005ca2:	6823      	ldr	r3, [r4, #0]
 8005ca4:	07df      	lsls	r7, r3, #31
 8005ca6:	d508      	bpl.n	8005cba <_printf_i+0x142>
 8005ca8:	6923      	ldr	r3, [r4, #16]
 8005caa:	6861      	ldr	r1, [r4, #4]
 8005cac:	4299      	cmp	r1, r3
 8005cae:	bfde      	ittt	le
 8005cb0:	2330      	movle	r3, #48	@ 0x30
 8005cb2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005cb6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005cba:	1b92      	subs	r2, r2, r6
 8005cbc:	6122      	str	r2, [r4, #16]
 8005cbe:	f8cd a000 	str.w	sl, [sp]
 8005cc2:	464b      	mov	r3, r9
 8005cc4:	aa03      	add	r2, sp, #12
 8005cc6:	4621      	mov	r1, r4
 8005cc8:	4640      	mov	r0, r8
 8005cca:	f7ff fee7 	bl	8005a9c <_printf_common>
 8005cce:	3001      	adds	r0, #1
 8005cd0:	d14a      	bne.n	8005d68 <_printf_i+0x1f0>
 8005cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd6:	b004      	add	sp, #16
 8005cd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cdc:	6823      	ldr	r3, [r4, #0]
 8005cde:	f043 0320 	orr.w	r3, r3, #32
 8005ce2:	6023      	str	r3, [r4, #0]
 8005ce4:	4832      	ldr	r0, [pc, #200]	@ (8005db0 <_printf_i+0x238>)
 8005ce6:	2778      	movs	r7, #120	@ 0x78
 8005ce8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005cec:	6823      	ldr	r3, [r4, #0]
 8005cee:	6831      	ldr	r1, [r6, #0]
 8005cf0:	061f      	lsls	r7, r3, #24
 8005cf2:	f851 5b04 	ldr.w	r5, [r1], #4
 8005cf6:	d402      	bmi.n	8005cfe <_printf_i+0x186>
 8005cf8:	065f      	lsls	r7, r3, #25
 8005cfa:	bf48      	it	mi
 8005cfc:	b2ad      	uxthmi	r5, r5
 8005cfe:	6031      	str	r1, [r6, #0]
 8005d00:	07d9      	lsls	r1, r3, #31
 8005d02:	bf44      	itt	mi
 8005d04:	f043 0320 	orrmi.w	r3, r3, #32
 8005d08:	6023      	strmi	r3, [r4, #0]
 8005d0a:	b11d      	cbz	r5, 8005d14 <_printf_i+0x19c>
 8005d0c:	2310      	movs	r3, #16
 8005d0e:	e7ad      	b.n	8005c6c <_printf_i+0xf4>
 8005d10:	4826      	ldr	r0, [pc, #152]	@ (8005dac <_printf_i+0x234>)
 8005d12:	e7e9      	b.n	8005ce8 <_printf_i+0x170>
 8005d14:	6823      	ldr	r3, [r4, #0]
 8005d16:	f023 0320 	bic.w	r3, r3, #32
 8005d1a:	6023      	str	r3, [r4, #0]
 8005d1c:	e7f6      	b.n	8005d0c <_printf_i+0x194>
 8005d1e:	4616      	mov	r6, r2
 8005d20:	e7bd      	b.n	8005c9e <_printf_i+0x126>
 8005d22:	6833      	ldr	r3, [r6, #0]
 8005d24:	6825      	ldr	r5, [r4, #0]
 8005d26:	6961      	ldr	r1, [r4, #20]
 8005d28:	1d18      	adds	r0, r3, #4
 8005d2a:	6030      	str	r0, [r6, #0]
 8005d2c:	062e      	lsls	r6, r5, #24
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	d501      	bpl.n	8005d36 <_printf_i+0x1be>
 8005d32:	6019      	str	r1, [r3, #0]
 8005d34:	e002      	b.n	8005d3c <_printf_i+0x1c4>
 8005d36:	0668      	lsls	r0, r5, #25
 8005d38:	d5fb      	bpl.n	8005d32 <_printf_i+0x1ba>
 8005d3a:	8019      	strh	r1, [r3, #0]
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	6123      	str	r3, [r4, #16]
 8005d40:	4616      	mov	r6, r2
 8005d42:	e7bc      	b.n	8005cbe <_printf_i+0x146>
 8005d44:	6833      	ldr	r3, [r6, #0]
 8005d46:	1d1a      	adds	r2, r3, #4
 8005d48:	6032      	str	r2, [r6, #0]
 8005d4a:	681e      	ldr	r6, [r3, #0]
 8005d4c:	6862      	ldr	r2, [r4, #4]
 8005d4e:	2100      	movs	r1, #0
 8005d50:	4630      	mov	r0, r6
 8005d52:	f7fa fa45 	bl	80001e0 <memchr>
 8005d56:	b108      	cbz	r0, 8005d5c <_printf_i+0x1e4>
 8005d58:	1b80      	subs	r0, r0, r6
 8005d5a:	6060      	str	r0, [r4, #4]
 8005d5c:	6863      	ldr	r3, [r4, #4]
 8005d5e:	6123      	str	r3, [r4, #16]
 8005d60:	2300      	movs	r3, #0
 8005d62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d66:	e7aa      	b.n	8005cbe <_printf_i+0x146>
 8005d68:	6923      	ldr	r3, [r4, #16]
 8005d6a:	4632      	mov	r2, r6
 8005d6c:	4649      	mov	r1, r9
 8005d6e:	4640      	mov	r0, r8
 8005d70:	47d0      	blx	sl
 8005d72:	3001      	adds	r0, #1
 8005d74:	d0ad      	beq.n	8005cd2 <_printf_i+0x15a>
 8005d76:	6823      	ldr	r3, [r4, #0]
 8005d78:	079b      	lsls	r3, r3, #30
 8005d7a:	d413      	bmi.n	8005da4 <_printf_i+0x22c>
 8005d7c:	68e0      	ldr	r0, [r4, #12]
 8005d7e:	9b03      	ldr	r3, [sp, #12]
 8005d80:	4298      	cmp	r0, r3
 8005d82:	bfb8      	it	lt
 8005d84:	4618      	movlt	r0, r3
 8005d86:	e7a6      	b.n	8005cd6 <_printf_i+0x15e>
 8005d88:	2301      	movs	r3, #1
 8005d8a:	4632      	mov	r2, r6
 8005d8c:	4649      	mov	r1, r9
 8005d8e:	4640      	mov	r0, r8
 8005d90:	47d0      	blx	sl
 8005d92:	3001      	adds	r0, #1
 8005d94:	d09d      	beq.n	8005cd2 <_printf_i+0x15a>
 8005d96:	3501      	adds	r5, #1
 8005d98:	68e3      	ldr	r3, [r4, #12]
 8005d9a:	9903      	ldr	r1, [sp, #12]
 8005d9c:	1a5b      	subs	r3, r3, r1
 8005d9e:	42ab      	cmp	r3, r5
 8005da0:	dcf2      	bgt.n	8005d88 <_printf_i+0x210>
 8005da2:	e7eb      	b.n	8005d7c <_printf_i+0x204>
 8005da4:	2500      	movs	r5, #0
 8005da6:	f104 0619 	add.w	r6, r4, #25
 8005daa:	e7f5      	b.n	8005d98 <_printf_i+0x220>
 8005dac:	08006025 	.word	0x08006025
 8005db0:	08006036 	.word	0x08006036

08005db4 <memmove>:
 8005db4:	4288      	cmp	r0, r1
 8005db6:	b510      	push	{r4, lr}
 8005db8:	eb01 0402 	add.w	r4, r1, r2
 8005dbc:	d902      	bls.n	8005dc4 <memmove+0x10>
 8005dbe:	4284      	cmp	r4, r0
 8005dc0:	4623      	mov	r3, r4
 8005dc2:	d807      	bhi.n	8005dd4 <memmove+0x20>
 8005dc4:	1e43      	subs	r3, r0, #1
 8005dc6:	42a1      	cmp	r1, r4
 8005dc8:	d008      	beq.n	8005ddc <memmove+0x28>
 8005dca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005dce:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005dd2:	e7f8      	b.n	8005dc6 <memmove+0x12>
 8005dd4:	4402      	add	r2, r0
 8005dd6:	4601      	mov	r1, r0
 8005dd8:	428a      	cmp	r2, r1
 8005dda:	d100      	bne.n	8005dde <memmove+0x2a>
 8005ddc:	bd10      	pop	{r4, pc}
 8005dde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005de2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005de6:	e7f7      	b.n	8005dd8 <memmove+0x24>

08005de8 <_sbrk_r>:
 8005de8:	b538      	push	{r3, r4, r5, lr}
 8005dea:	4d06      	ldr	r5, [pc, #24]	@ (8005e04 <_sbrk_r+0x1c>)
 8005dec:	2300      	movs	r3, #0
 8005dee:	4604      	mov	r4, r0
 8005df0:	4608      	mov	r0, r1
 8005df2:	602b      	str	r3, [r5, #0]
 8005df4:	f7fb f8d6 	bl	8000fa4 <_sbrk>
 8005df8:	1c43      	adds	r3, r0, #1
 8005dfa:	d102      	bne.n	8005e02 <_sbrk_r+0x1a>
 8005dfc:	682b      	ldr	r3, [r5, #0]
 8005dfe:	b103      	cbz	r3, 8005e02 <_sbrk_r+0x1a>
 8005e00:	6023      	str	r3, [r4, #0]
 8005e02:	bd38      	pop	{r3, r4, r5, pc}
 8005e04:	200006bc 	.word	0x200006bc

08005e08 <memcpy>:
 8005e08:	440a      	add	r2, r1
 8005e0a:	4291      	cmp	r1, r2
 8005e0c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e10:	d100      	bne.n	8005e14 <memcpy+0xc>
 8005e12:	4770      	bx	lr
 8005e14:	b510      	push	{r4, lr}
 8005e16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e1e:	4291      	cmp	r1, r2
 8005e20:	d1f9      	bne.n	8005e16 <memcpy+0xe>
 8005e22:	bd10      	pop	{r4, pc}

08005e24 <_realloc_r>:
 8005e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e28:	4607      	mov	r7, r0
 8005e2a:	4614      	mov	r4, r2
 8005e2c:	460d      	mov	r5, r1
 8005e2e:	b921      	cbnz	r1, 8005e3a <_realloc_r+0x16>
 8005e30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e34:	4611      	mov	r1, r2
 8005e36:	f7ff bc4d 	b.w	80056d4 <_malloc_r>
 8005e3a:	b92a      	cbnz	r2, 8005e48 <_realloc_r+0x24>
 8005e3c:	f7ff fbde 	bl	80055fc <_free_r>
 8005e40:	4625      	mov	r5, r4
 8005e42:	4628      	mov	r0, r5
 8005e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e48:	f000 f81a 	bl	8005e80 <_malloc_usable_size_r>
 8005e4c:	4284      	cmp	r4, r0
 8005e4e:	4606      	mov	r6, r0
 8005e50:	d802      	bhi.n	8005e58 <_realloc_r+0x34>
 8005e52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005e56:	d8f4      	bhi.n	8005e42 <_realloc_r+0x1e>
 8005e58:	4621      	mov	r1, r4
 8005e5a:	4638      	mov	r0, r7
 8005e5c:	f7ff fc3a 	bl	80056d4 <_malloc_r>
 8005e60:	4680      	mov	r8, r0
 8005e62:	b908      	cbnz	r0, 8005e68 <_realloc_r+0x44>
 8005e64:	4645      	mov	r5, r8
 8005e66:	e7ec      	b.n	8005e42 <_realloc_r+0x1e>
 8005e68:	42b4      	cmp	r4, r6
 8005e6a:	4622      	mov	r2, r4
 8005e6c:	4629      	mov	r1, r5
 8005e6e:	bf28      	it	cs
 8005e70:	4632      	movcs	r2, r6
 8005e72:	f7ff ffc9 	bl	8005e08 <memcpy>
 8005e76:	4629      	mov	r1, r5
 8005e78:	4638      	mov	r0, r7
 8005e7a:	f7ff fbbf 	bl	80055fc <_free_r>
 8005e7e:	e7f1      	b.n	8005e64 <_realloc_r+0x40>

08005e80 <_malloc_usable_size_r>:
 8005e80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e84:	1f18      	subs	r0, r3, #4
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	bfbc      	itt	lt
 8005e8a:	580b      	ldrlt	r3, [r1, r0]
 8005e8c:	18c0      	addlt	r0, r0, r3
 8005e8e:	4770      	bx	lr

08005e90 <_init>:
 8005e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e92:	bf00      	nop
 8005e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e96:	bc08      	pop	{r3}
 8005e98:	469e      	mov	lr, r3
 8005e9a:	4770      	bx	lr

08005e9c <_fini>:
 8005e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e9e:	bf00      	nop
 8005ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ea2:	bc08      	pop	{r3}
 8005ea4:	469e      	mov	lr, r3
 8005ea6:	4770      	bx	lr
