#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Mar 14 18:44:08 2020
# Process ID: 1096
# Current directory: C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7996 C:\Users\danie\Documents\Repaso_VIVADO\HelloWorld\HelloWorld.xpr
# Log file: C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld/vivado.log
# Journal file: C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld/HelloWorld.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 734.398 ; gain = 102.383
update_compile_order -fileset sources_1
open_bd_design {C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld/HelloWorld.srcs/sources_1/bd/Only_processor/Only_processor.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <Only_processor> from BD file <C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld/HelloWorld.srcs/sources_1/bd/Only_processor/Only_processor.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 843.102 ; gain = 16.691
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
launch_sdk -workspace C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld/HelloWorld.sdk -hwspec C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld/HelloWorld.sdk/Only_processor_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld/HelloWorld.sdk -hwspec C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld/HelloWorld.sdk/Only_processor_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
open_project C:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 931.754 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/led_control_desing.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - board_leds_4b
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - board_sw_2b
Successfully read diagram <led_control_desing> from BD file <C:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/led_control_desing.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1379.973 ; gain = 15.047
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.493 . Memory (MB): peak = 1945.973 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.512 . Memory (MB): peak = 1945.973 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1945.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2080.105 ; gain = 700.133
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_axi_gpio_0_0/led_control_desing_axi_gpio_0_0.dcp' for cell 'led_control_desing_i/board_leds_4b'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_axi_gpio_0_1/led_control_desing_axi_gpio_0_1.dcp' for cell 'led_control_desing_i/board_sw_2b'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_processing_system7_0_0/led_control_desing_processing_system7_0_0.dcp' for cell 'led_control_desing_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_rst_ps7_0_100M_0/led_control_desing_rst_ps7_0_100M_0.dcp' for cell 'led_control_desing_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_xbar_0/led_control_desing_xbar_0.dcp' for cell 'led_control_desing_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_auto_pc_0/led_control_desing_auto_pc_0.dcp' for cell 'led_control_desing_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_processing_system7_0_0/led_control_desing_processing_system7_0_0.xdc] for cell 'led_control_desing_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_processing_system7_0_0/led_control_desing_processing_system7_0_0.xdc] for cell 'led_control_desing_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_axi_gpio_0_0/led_control_desing_axi_gpio_0_0_board.xdc] for cell 'led_control_desing_i/board_leds_4b/U0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_axi_gpio_0_0/led_control_desing_axi_gpio_0_0_board.xdc] for cell 'led_control_desing_i/board_leds_4b/U0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_axi_gpio_0_0/led_control_desing_axi_gpio_0_0.xdc] for cell 'led_control_desing_i/board_leds_4b/U0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_axi_gpio_0_0/led_control_desing_axi_gpio_0_0.xdc] for cell 'led_control_desing_i/board_leds_4b/U0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_rst_ps7_0_100M_0/led_control_desing_rst_ps7_0_100M_0_board.xdc] for cell 'led_control_desing_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_rst_ps7_0_100M_0/led_control_desing_rst_ps7_0_100M_0_board.xdc] for cell 'led_control_desing_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_rst_ps7_0_100M_0/led_control_desing_rst_ps7_0_100M_0.xdc] for cell 'led_control_desing_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_rst_ps7_0_100M_0/led_control_desing_rst_ps7_0_100M_0.xdc] for cell 'led_control_desing_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_axi_gpio_0_1/led_control_desing_axi_gpio_0_1_board.xdc] for cell 'led_control_desing_i/board_sw_2b/U0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_axi_gpio_0_1/led_control_desing_axi_gpio_0_1_board.xdc] for cell 'led_control_desing_i/board_sw_2b/U0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_axi_gpio_0_1/led_control_desing_axi_gpio_0_1.xdc] for cell 'led_control_desing_i/board_sw_2b/U0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/ip/led_control_desing_axi_gpio_0_1/led_control_desing_axi_gpio_0_1.xdc] for cell 'led_control_desing_i/board_sw_2b/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2222.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2300.785 ; gain = 155.402
current_design impl_1
launch_sdk -workspace C:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.sdk -hwspec C:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.sdk/led_control_desing_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.sdk -hwspec C:/Users/danie/Documents/Repaso_VIVADO/Gpio/Gpio.sdk/led_control_desing_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3387.824 ; gain = 0.000
open_project C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3387.824 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.srcs/sources_1/bd/emio_desing/emio_desing.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <emio_desing> from BD file <C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.srcs/sources_1/bd/emio_desing/emio_desing.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3387.824 ; gain = 0.000
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
regenerate_bd_layout
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
regenerate_bd_layout
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {2}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
regenerate_bd_layout
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
save_bd_design
Wrote  : <C:\Users\danie\Documents\Repaso_VIVADO\gpio_emio\gpio_emio.srcs\sources_1\bd\emio_desing\emio_desing.bd> 
Wrote  : <C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.srcs/sources_1/bd/emio_desing/ui/bd_cada1b41.ui> 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
endgroup
generate_target all [get_files  C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.srcs/sources_1/bd/emio_desing/emio_desing.bd]
Wrote  : <C:\Users\danie\Documents\Repaso_VIVADO\gpio_emio\gpio_emio.srcs\sources_1\bd\emio_desing\emio_desing.bd> 
VHDL Output written to : C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.srcs/sources_1/bd/emio_desing/synth/emio_desing.vhd
VHDL Output written to : C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.srcs/sources_1/bd/emio_desing/sim/emio_desing.vhd
VHDL Output written to : C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.srcs/sources_1/bd/emio_desing/hdl/emio_desing_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.srcs/sources_1/bd/emio_desing/hw_handoff/emio_desing.hwh
Generated Block Design Tcl file C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.srcs/sources_1/bd/emio_desing/hw_handoff/emio_desing_bd.tcl
Generated Hardware Definition File C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.srcs/sources_1/bd/emio_desing/synth/emio_desing.hwdef
generate_target: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3387.824 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all emio_desing_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.srcs/sources_1/bd/emio_desing/emio_desing.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.srcs/sources_1/bd/emio_desing/emio_desing.bd]
launch_runs -jobs 2 emio_desing_processing_system7_0_0_synth_1
[Sat Mar 14 22:42:33 2020] Launched emio_desing_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.runs/emio_desing_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.srcs/sources_1/bd/emio_desing/emio_desing.bd] -directory C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.ip_user_files -ipstatic_source_dir C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.cache/compile_simlib/modelsim} {questa=C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.cache/compile_simlib/questa} {riviera=C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.cache/compile_simlib/riviera} {activehdl=C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.srcs/sources_1/bd/emio_desing/emio_desing.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Mar 14 22:44:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Mar 14 22:46:38 2020] Launched impl_1...
Run output will be captured here: C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Mar 14 22:49:22 2020] Launched impl_1...
Run output will be captured here: C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.runs/impl_1/runme.log
file copy -force C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.runs/impl_1/emio_desing_wrapper.sysdef C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.sdk/emio_desing_wrapper.hdf

launch_sdk -workspace C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.sdk -hwspec C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.sdk/emio_desing_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.sdk -hwspec C:/Users/danie/Documents/Repaso_VIVADO/gpio_emio/gpio_emio.sdk/emio_desing_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 14 23:08:10 2020...
