/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* d */
#define d__0__INTTYPE CYREG_PICU3_INTTYPE7
#define d__0__MASK 0x80u
#define d__0__PC CYREG_PRT3_PC7
#define d__0__PORT 3u
#define d__0__SHIFT 7u
#define d__1__INTTYPE CYREG_PICU3_INTTYPE6
#define d__1__MASK 0x40u
#define d__1__PC CYREG_PRT3_PC6
#define d__1__PORT 3u
#define d__1__SHIFT 6u
#define d__2__INTTYPE CYREG_PICU3_INTTYPE5
#define d__2__MASK 0x20u
#define d__2__PC CYREG_PRT3_PC5
#define d__2__PORT 3u
#define d__2__SHIFT 5u
#define d__3__INTTYPE CYREG_PICU3_INTTYPE4
#define d__3__MASK 0x10u
#define d__3__PC CYREG_PRT3_PC4
#define d__3__PORT 3u
#define d__3__SHIFT 4u
#define d__4__INTTYPE CYREG_PICU3_INTTYPE3
#define d__4__MASK 0x08u
#define d__4__PC CYREG_PRT3_PC3
#define d__4__PORT 3u
#define d__4__SHIFT 3u
#define d__5__INTTYPE CYREG_PICU3_INTTYPE2
#define d__5__MASK 0x04u
#define d__5__PC CYREG_PRT3_PC2
#define d__5__PORT 3u
#define d__5__SHIFT 2u
#define d__6__INTTYPE CYREG_PICU3_INTTYPE1
#define d__6__MASK 0x02u
#define d__6__PC CYREG_PRT3_PC1
#define d__6__PORT 3u
#define d__6__SHIFT 1u
#define d__7__INTTYPE CYREG_PICU3_INTTYPE0
#define d__7__MASK 0x01u
#define d__7__PC CYREG_PRT3_PC0
#define d__7__PORT 3u
#define d__7__SHIFT 0u
#define d__AG CYREG_PRT3_AG
#define d__AMUX CYREG_PRT3_AMUX
#define d__BIE CYREG_PRT3_BIE
#define d__BIT_MASK CYREG_PRT3_BIT_MASK
#define d__BYP CYREG_PRT3_BYP
#define d__CTL CYREG_PRT3_CTL
#define d__DM0 CYREG_PRT3_DM0
#define d__DM1 CYREG_PRT3_DM1
#define d__DM2 CYREG_PRT3_DM2
#define d__DR CYREG_PRT3_DR
#define d__INP_DIS CYREG_PRT3_INP_DIS
#define d__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define d__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define d__LCD_EN CYREG_PRT3_LCD_EN
#define d__PORT 3u
#define d__PRT CYREG_PRT3_PRT
#define d__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define d__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define d__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define d__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define d__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define d__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define d__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define d__PS CYREG_PRT3_PS
#define d__SLW CYREG_PRT3_SLW

/* NCS */
#define NCS__0__INTTYPE CYREG_PICU12_INTTYPE4
#define NCS__0__MASK 0x10u
#define NCS__0__PC CYREG_PRT12_PC4
#define NCS__0__PORT 12u
#define NCS__0__SHIFT 4u
#define NCS__AG CYREG_PRT12_AG
#define NCS__BIE CYREG_PRT12_BIE
#define NCS__BIT_MASK CYREG_PRT12_BIT_MASK
#define NCS__BYP CYREG_PRT12_BYP
#define NCS__DM0 CYREG_PRT12_DM0
#define NCS__DM1 CYREG_PRT12_DM1
#define NCS__DM2 CYREG_PRT12_DM2
#define NCS__DR CYREG_PRT12_DR
#define NCS__INP_DIS CYREG_PRT12_INP_DIS
#define NCS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define NCS__MASK 0x10u
#define NCS__PORT 12u
#define NCS__PRT CYREG_PRT12_PRT
#define NCS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define NCS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define NCS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define NCS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define NCS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define NCS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define NCS__PS CYREG_PRT12_PS
#define NCS__SHIFT 4u
#define NCS__SIO_CFG CYREG_PRT12_SIO_CFG
#define NCS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define NCS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define NCS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define NCS__SLW CYREG_PRT12_SLW

/* NRD */
#define NRD__0__INTTYPE CYREG_PICU2_INTTYPE6
#define NRD__0__MASK 0x40u
#define NRD__0__PC CYREG_PRT2_PC6
#define NRD__0__PORT 2u
#define NRD__0__SHIFT 6u
#define NRD__AG CYREG_PRT2_AG
#define NRD__AMUX CYREG_PRT2_AMUX
#define NRD__BIE CYREG_PRT2_BIE
#define NRD__BIT_MASK CYREG_PRT2_BIT_MASK
#define NRD__BYP CYREG_PRT2_BYP
#define NRD__CTL CYREG_PRT2_CTL
#define NRD__DM0 CYREG_PRT2_DM0
#define NRD__DM1 CYREG_PRT2_DM1
#define NRD__DM2 CYREG_PRT2_DM2
#define NRD__DR CYREG_PRT2_DR
#define NRD__INP_DIS CYREG_PRT2_INP_DIS
#define NRD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define NRD__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define NRD__LCD_EN CYREG_PRT2_LCD_EN
#define NRD__MASK 0x40u
#define NRD__PORT 2u
#define NRD__PRT CYREG_PRT2_PRT
#define NRD__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define NRD__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define NRD__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define NRD__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define NRD__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define NRD__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define NRD__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define NRD__PS CYREG_PRT2_PS
#define NRD__SHIFT 6u
#define NRD__SLW CYREG_PRT2_SLW

/* NWR */
#define NWR__0__INTTYPE CYREG_PICU12_INTTYPE5
#define NWR__0__MASK 0x20u
#define NWR__0__PC CYREG_PRT12_PC5
#define NWR__0__PORT 12u
#define NWR__0__SHIFT 5u
#define NWR__AG CYREG_PRT12_AG
#define NWR__BIE CYREG_PRT12_BIE
#define NWR__BIT_MASK CYREG_PRT12_BIT_MASK
#define NWR__BYP CYREG_PRT12_BYP
#define NWR__DM0 CYREG_PRT12_DM0
#define NWR__DM1 CYREG_PRT12_DM1
#define NWR__DM2 CYREG_PRT12_DM2
#define NWR__DR CYREG_PRT12_DR
#define NWR__INP_DIS CYREG_PRT12_INP_DIS
#define NWR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define NWR__MASK 0x20u
#define NWR__PORT 12u
#define NWR__PRT CYREG_PRT12_PRT
#define NWR__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define NWR__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define NWR__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define NWR__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define NWR__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define NWR__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define NWR__PS CYREG_PRT12_PS
#define NWR__SHIFT 5u
#define NWR__SIO_CFG CYREG_PRT12_SIO_CFG
#define NWR__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define NWR__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define NWR__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define NWR__SLW CYREG_PRT12_SLW

/* D_CX */
#define D_CX__0__INTTYPE CYREG_PICU2_INTTYPE7
#define D_CX__0__MASK 0x80u
#define D_CX__0__PC CYREG_PRT2_PC7
#define D_CX__0__PORT 2u
#define D_CX__0__SHIFT 7u
#define D_CX__AG CYREG_PRT2_AG
#define D_CX__AMUX CYREG_PRT2_AMUX
#define D_CX__BIE CYREG_PRT2_BIE
#define D_CX__BIT_MASK CYREG_PRT2_BIT_MASK
#define D_CX__BYP CYREG_PRT2_BYP
#define D_CX__CTL CYREG_PRT2_CTL
#define D_CX__DM0 CYREG_PRT2_DM0
#define D_CX__DM1 CYREG_PRT2_DM1
#define D_CX__DM2 CYREG_PRT2_DM2
#define D_CX__DR CYREG_PRT2_DR
#define D_CX__INP_DIS CYREG_PRT2_INP_DIS
#define D_CX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define D_CX__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define D_CX__LCD_EN CYREG_PRT2_LCD_EN
#define D_CX__MASK 0x80u
#define D_CX__PORT 2u
#define D_CX__PRT CYREG_PRT2_PRT
#define D_CX__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define D_CX__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define D_CX__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define D_CX__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define D_CX__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define D_CX__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define D_CX__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define D_CX__PS CYREG_PRT2_PS
#define D_CX__SHIFT 7u
#define D_CX__SLW CYREG_PRT2_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT12_PC0
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 0u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 0u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT12_PC1
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 1u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 1u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* CLOCK1 */
#define CLOCK1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CLOCK1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CLOCK1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CLOCK1__CFG2_SRC_SEL_MASK 0x07u
#define CLOCK1__INDEX 0x00u
#define CLOCK1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CLOCK1__PM_ACT_MSK 0x01u
#define CLOCK1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CLOCK1__PM_STBY_MSK 0x01u

/* I2C_MASTER */
#define I2C_MASTER_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_MASTER_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_MASTER_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_MASTER_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_MASTER_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_MASTER_I2C_FF__D CYREG_I2C_D
#define I2C_MASTER_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_MASTER_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_MASTER_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_MASTER_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_MASTER_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_MASTER_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_MASTER_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_MASTER_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_MASTER_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_MASTER_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_MASTER_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_MASTER_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_MASTER_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_MASTER_I2C_IRQ__INTC_NUMBER 15u
#define I2C_MASTER_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_MASTER_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_MASTER_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_MASTER_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BACKLIGHT_CTL */
#define BACKLIGHT_CTL__0__INTTYPE CYREG_PICU12_INTTYPE6
#define BACKLIGHT_CTL__0__MASK 0x40u
#define BACKLIGHT_CTL__0__PC CYREG_PRT12_PC6
#define BACKLIGHT_CTL__0__PORT 12u
#define BACKLIGHT_CTL__0__SHIFT 6u
#define BACKLIGHT_CTL__AG CYREG_PRT12_AG
#define BACKLIGHT_CTL__BIE CYREG_PRT12_BIE
#define BACKLIGHT_CTL__BIT_MASK CYREG_PRT12_BIT_MASK
#define BACKLIGHT_CTL__BYP CYREG_PRT12_BYP
#define BACKLIGHT_CTL__DM0 CYREG_PRT12_DM0
#define BACKLIGHT_CTL__DM1 CYREG_PRT12_DM1
#define BACKLIGHT_CTL__DM2 CYREG_PRT12_DM2
#define BACKLIGHT_CTL__DR CYREG_PRT12_DR
#define BACKLIGHT_CTL__INP_DIS CYREG_PRT12_INP_DIS
#define BACKLIGHT_CTL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define BACKLIGHT_CTL__MASK 0x40u
#define BACKLIGHT_CTL__PORT 12u
#define BACKLIGHT_CTL__PRT CYREG_PRT12_PRT
#define BACKLIGHT_CTL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define BACKLIGHT_CTL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define BACKLIGHT_CTL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define BACKLIGHT_CTL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define BACKLIGHT_CTL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define BACKLIGHT_CTL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define BACKLIGHT_CTL__PS CYREG_PRT12_PS
#define BACKLIGHT_CTL__SHIFT 6u
#define BACKLIGHT_CTL__SIO_CFG CYREG_PRT12_SIO_CFG
#define BACKLIGHT_CTL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define BACKLIGHT_CTL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define BACKLIGHT_CTL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define BACKLIGHT_CTL__SLW CYREG_PRT12_SLW

/* DISP_TICK_ISR */
#define DISP_TICK_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DISP_TICK_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DISP_TICK_ISR__INTC_MASK 0x20000u
#define DISP_TICK_ISR__INTC_NUMBER 17u
#define DISP_TICK_ISR__INTC_PRIOR_NUM 7u
#define DISP_TICK_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define DISP_TICK_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DISP_TICK_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LCD_INTERFACE */
#define LCD_INTERFACE_GraphLcd8_Lsb__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define LCD_INTERFACE_GraphLcd8_Lsb__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define LCD_INTERFACE_GraphLcd8_Lsb__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define LCD_INTERFACE_GraphLcd8_Lsb__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define LCD_INTERFACE_GraphLcd8_Lsb__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define LCD_INTERFACE_GraphLcd8_Lsb__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define LCD_INTERFACE_GraphLcd8_Lsb__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define LCD_INTERFACE_GraphLcd8_Lsb__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define LCD_INTERFACE_GraphLcd8_Lsb__A0_REG CYREG_B1_UDB06_A0
#define LCD_INTERFACE_GraphLcd8_Lsb__A1_REG CYREG_B1_UDB06_A1
#define LCD_INTERFACE_GraphLcd8_Lsb__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define LCD_INTERFACE_GraphLcd8_Lsb__D0_REG CYREG_B1_UDB06_D0
#define LCD_INTERFACE_GraphLcd8_Lsb__D1_REG CYREG_B1_UDB06_D1
#define LCD_INTERFACE_GraphLcd8_Lsb__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define LCD_INTERFACE_GraphLcd8_Lsb__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define LCD_INTERFACE_GraphLcd8_Lsb__F0_REG CYREG_B1_UDB06_F0
#define LCD_INTERFACE_GraphLcd8_Lsb__F1_REG CYREG_B1_UDB06_F1
#define LCD_INTERFACE_GraphLcd8_Lsb__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define LCD_INTERFACE_GraphLcd8_Lsb__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__CONTROL_REG CYREG_B1_UDB06_CTL
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__COUNT_REG CYREG_B1_UDB06_CTL
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define LCD_INTERFACE_GraphLcd8_Lsb_PO__PERIOD_REG CYREG_B1_UDB06_MSK
#define LCD_INTERFACE_LsbReg__0__MASK 0x01u
#define LCD_INTERFACE_LsbReg__0__POS 0
#define LCD_INTERFACE_LsbReg__1__MASK 0x02u
#define LCD_INTERFACE_LsbReg__1__POS 1
#define LCD_INTERFACE_LsbReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define LCD_INTERFACE_LsbReg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define LCD_INTERFACE_LsbReg__2__MASK 0x04u
#define LCD_INTERFACE_LsbReg__2__POS 2
#define LCD_INTERFACE_LsbReg__3__MASK 0x08u
#define LCD_INTERFACE_LsbReg__3__POS 3
#define LCD_INTERFACE_LsbReg__4__MASK 0x10u
#define LCD_INTERFACE_LsbReg__4__POS 4
#define LCD_INTERFACE_LsbReg__5__MASK 0x20u
#define LCD_INTERFACE_LsbReg__5__POS 5
#define LCD_INTERFACE_LsbReg__6__MASK 0x40u
#define LCD_INTERFACE_LsbReg__6__POS 6
#define LCD_INTERFACE_LsbReg__7__MASK 0x80u
#define LCD_INTERFACE_LsbReg__7__POS 7
#define LCD_INTERFACE_LsbReg__MASK 0xFFu
#define LCD_INTERFACE_LsbReg__MASK_REG CYREG_B1_UDB06_MSK
#define LCD_INTERFACE_LsbReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define LCD_INTERFACE_LsbReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define LCD_INTERFACE_LsbReg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define LCD_INTERFACE_LsbReg__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define LCD_INTERFACE_LsbReg__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define LCD_INTERFACE_LsbReg__STATUS_REG CYREG_B1_UDB06_ST
#define LCD_INTERFACE_StsReg__0__MASK 0x01u
#define LCD_INTERFACE_StsReg__0__POS 0
#define LCD_INTERFACE_StsReg__1__MASK 0x02u
#define LCD_INTERFACE_StsReg__1__POS 1
#define LCD_INTERFACE_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define LCD_INTERFACE_StsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define LCD_INTERFACE_StsReg__MASK 0x03u
#define LCD_INTERFACE_StsReg__MASK_REG CYREG_B1_UDB07_MSK
#define LCD_INTERFACE_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define LCD_INTERFACE_StsReg__STATUS_REG CYREG_B1_UDB07_ST

/* DISP_TICK_TIMER */
#define DISP_TICK_TIMER_TimerHW__CAP0 CYREG_TMR0_CAP0
#define DISP_TICK_TIMER_TimerHW__CAP1 CYREG_TMR0_CAP1
#define DISP_TICK_TIMER_TimerHW__CFG0 CYREG_TMR0_CFG0
#define DISP_TICK_TIMER_TimerHW__CFG1 CYREG_TMR0_CFG1
#define DISP_TICK_TIMER_TimerHW__CFG2 CYREG_TMR0_CFG2
#define DISP_TICK_TIMER_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define DISP_TICK_TIMER_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define DISP_TICK_TIMER_TimerHW__PER0 CYREG_TMR0_PER0
#define DISP_TICK_TIMER_TimerHW__PER1 CYREG_TMR0_PER1
#define DISP_TICK_TIMER_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define DISP_TICK_TIMER_TimerHW__PM_ACT_MSK 0x01u
#define DISP_TICK_TIMER_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define DISP_TICK_TIMER_TimerHW__PM_STBY_MSK 0x01u
#define DISP_TICK_TIMER_TimerHW__RT0 CYREG_TMR0_RT0
#define DISP_TICK_TIMER_TimerHW__RT1 CYREG_TMR0_RT1
#define DISP_TICK_TIMER_TimerHW__SR0 CYREG_TMR0_SR0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "test_app1"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 21u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 21u
#define CYDEV_CHIP_MEMBER_4D 16u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 22u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 20u
#define CYDEV_CHIP_MEMBER_4I 26u
#define CYDEV_CHIP_MEMBER_4J 17u
#define CYDEV_CHIP_MEMBER_4K 18u
#define CYDEV_CHIP_MEMBER_4L 25u
#define CYDEV_CHIP_MEMBER_4M 24u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 23u
#define CYDEV_CHIP_MEMBER_4Q 14u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 19u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 15u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 27u
#define CYDEV_CHIP_MEMBER_FM3 31u
#define CYDEV_CHIP_MEMBER_FM4 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 28u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 30u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x4000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
