

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Tue Nov  5 20:05:28 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dct_prj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.790|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  393|  393|  393|  393|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_dct_1d_fu_373  |dct_1d  |   14|   14|   14|   14|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  128|  128|        16|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  128|  128|        16|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   66|   66|         4|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     259|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      8|     855|     282|    -|
|Memory           |        2|      -|     256|      16|    0|
|Multiplexer      |        -|      -|       -|     713|    -|
|Register         |        0|      -|     299|      96|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      8|    1410|    1366|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |grp_dct_1d_fu_373  |dct_1d  |        0|      8|  855|  282|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |Total              |        |        0|      8|  855|  282|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |col_inbuf_0_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_1_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_2_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_3_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_4_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_5_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_6_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_7_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |row_outbuf_U   |dct_2d_row_outbuf   |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U   |dct_2d_row_outbuf   |        1|   0|   0|    0|    64|   16|     1|         1024|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                    |        2| 256|  16|    0|   192|  160|    10|         3072|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln37_fu_434_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln40_fu_492_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln48_fu_532_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln51_1_fu_586_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln51_fu_611_p2       |     +    |      0|  0|  15|           8|           8|
    |i_4_fu_520_p2            |     +    |      0|  0|  13|           4|           1|
    |i_5_fu_472_p2            |     +    |      0|  0|  13|           4|           1|
    |i_6_fu_566_p2            |     +    |      0|  0|  13|           4|           1|
    |i_fu_422_p2              |     +    |      0|  0|  13|           4|           1|
    |j_2_fu_538_p2            |     +    |      0|  0|  13|           4|           1|
    |j_fu_440_p2              |     +    |      0|  0|  13|           1|           4|
    |icmp_ln32_fu_416_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln37_fu_428_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln39_fu_446_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln43_fu_514_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln48_fu_526_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln50_fu_544_p2      |   icmp   |      0|  0|  11|           4|           5|
    |select_ln40_1_fu_460_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln40_fu_452_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln51_1_fu_558_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln51_fu_550_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   6|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   6|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 259|          99|          87|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3       |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_310_p4  |   9|          2|    4|          8|
    |ap_phi_mux_j_1_phi_fu_355_p4  |   9|          2|    4|          8|
    |col_inbuf_0_address0          |  15|          3|    3|          9|
    |col_inbuf_0_ce0               |  15|          3|    1|          3|
    |col_inbuf_1_address0          |  15|          3|    3|          9|
    |col_inbuf_1_ce0               |  15|          3|    1|          3|
    |col_inbuf_2_address0          |  15|          3|    3|          9|
    |col_inbuf_2_ce0               |  15|          3|    1|          3|
    |col_inbuf_3_address0          |  15|          3|    3|          9|
    |col_inbuf_3_ce0               |  15|          3|    1|          3|
    |col_inbuf_4_address0          |  15|          3|    3|          9|
    |col_inbuf_4_ce0               |  15|          3|    1|          3|
    |col_inbuf_5_address0          |  15|          3|    3|          9|
    |col_inbuf_5_ce0               |  15|          3|    1|          3|
    |col_inbuf_6_address0          |  15|          3|    3|          9|
    |col_inbuf_6_ce0               |  15|          3|    1|          3|
    |col_inbuf_7_address0          |  15|          3|    3|          9|
    |col_inbuf_7_ce0               |  15|          3|    1|          3|
    |col_outbuf_address0           |  15|          3|    6|         18|
    |col_outbuf_ce0                |  15|          3|    1|          3|
    |col_outbuf_we0                |   9|          2|    1|          2|
    |grp_dct_1d_fu_373_dst_offset  |  15|          3|    4|         12|
    |grp_dct_1d_fu_373_src1_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_373_src2_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_373_src3_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_373_src4_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_373_src5_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_373_src6_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_373_src7_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_373_src_offset  |  15|          3|    4|         12|
    |grp_dct_1d_fu_373_src_q0      |  15|          3|   16|         48|
    |i_0_reg_283                   |   9|          2|    4|          8|
    |i_1_reg_317                   |   9|          2|    4|          8|
    |i_2_reg_328                   |   9|          2|    4|          8|
    |i_3_reg_362                   |   9|          2|    4|          8|
    |in_block_0_ce0                |   9|          2|    1|          2|
    |in_block_1_ce0                |   9|          2|    1|          2|
    |in_block_2_ce0                |   9|          2|    1|          2|
    |in_block_3_ce0                |   9|          2|    1|          2|
    |in_block_4_ce0                |   9|          2|    1|          2|
    |in_block_5_ce0                |   9|          2|    1|          2|
    |in_block_6_ce0                |   9|          2|    1|          2|
    |in_block_7_ce0                |   9|          2|    1|          2|
    |indvar_flatten19_reg_340      |   9|          2|    7|         14|
    |indvar_flatten_reg_295        |   9|          2|    7|         14|
    |j_0_reg_306                   |   9|          2|    4|          8|
    |j_1_reg_351                   |   9|          2|    4|          8|
    |row_outbuf_address0           |  15|          3|    6|         18|
    |row_outbuf_ce0                |  15|          3|    1|          3|
    |row_outbuf_we0                |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 713|        148|  243|        676|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3              |   1|   0|    1|          0|
    |col_outbuf_load_reg_707              |  16|   0|   16|          0|
    |grp_dct_1d_fu_373_ap_start_reg       |   1|   0|    1|          0|
    |i_0_reg_283                          |   4|   0|    4|          0|
    |i_1_reg_317                          |   4|   0|    4|          0|
    |i_2_reg_328                          |   4|   0|    4|          0|
    |i_3_reg_362                          |   4|   0|    4|          0|
    |i_4_reg_670                          |   4|   0|    4|          0|
    |i_reg_626                            |   4|   0|    4|          0|
    |icmp_ln37_reg_631                    |   1|   0|    1|          0|
    |icmp_ln48_reg_675                    |   1|   0|    1|          0|
    |indvar_flatten19_reg_340             |   7|   0|    7|          0|
    |indvar_flatten_reg_295               |   7|   0|    7|          0|
    |j_0_reg_306                          |   4|   0|    4|          0|
    |j_1_reg_351                          |   4|   0|    4|          0|
    |select_ln40_1_reg_645                |   4|   0|    4|          0|
    |select_ln40_1_reg_645_pp0_iter1_reg  |   4|   0|    4|          0|
    |select_ln40_reg_640                  |   4|   0|    4|          0|
    |select_ln51_1_reg_690                |   4|   0|    4|          0|
    |select_ln51_reg_684                  |   4|   0|    4|          0|
    |trunc_ln40_reg_652                   |   3|   0|    3|          0|
    |trunc_ln40_reg_652_pp0_iter1_reg     |   3|   0|    3|          0|
    |icmp_ln48_reg_675                    |  64|  32|    1|          0|
    |select_ln51_1_reg_690                |  64|  32|    4|          0|
    |select_ln51_reg_684                  |  64|  32|    4|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 299|  96|  116|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_0_address0  | out |    3|  ap_memory |  in_block_0  |     array    |
|in_block_0_ce0       | out |    1|  ap_memory |  in_block_0  |     array    |
|in_block_0_q0        |  in |   16|  ap_memory |  in_block_0  |     array    |
|in_block_1_address0  | out |    3|  ap_memory |  in_block_1  |     array    |
|in_block_1_ce0       | out |    1|  ap_memory |  in_block_1  |     array    |
|in_block_1_q0        |  in |   16|  ap_memory |  in_block_1  |     array    |
|in_block_2_address0  | out |    3|  ap_memory |  in_block_2  |     array    |
|in_block_2_ce0       | out |    1|  ap_memory |  in_block_2  |     array    |
|in_block_2_q0        |  in |   16|  ap_memory |  in_block_2  |     array    |
|in_block_3_address0  | out |    3|  ap_memory |  in_block_3  |     array    |
|in_block_3_ce0       | out |    1|  ap_memory |  in_block_3  |     array    |
|in_block_3_q0        |  in |   16|  ap_memory |  in_block_3  |     array    |
|in_block_4_address0  | out |    3|  ap_memory |  in_block_4  |     array    |
|in_block_4_ce0       | out |    1|  ap_memory |  in_block_4  |     array    |
|in_block_4_q0        |  in |   16|  ap_memory |  in_block_4  |     array    |
|in_block_5_address0  | out |    3|  ap_memory |  in_block_5  |     array    |
|in_block_5_ce0       | out |    1|  ap_memory |  in_block_5  |     array    |
|in_block_5_q0        |  in |   16|  ap_memory |  in_block_5  |     array    |
|in_block_6_address0  | out |    3|  ap_memory |  in_block_6  |     array    |
|in_block_6_ce0       | out |    1|  ap_memory |  in_block_6  |     array    |
|in_block_6_q0        |  in |   16|  ap_memory |  in_block_6  |     array    |
|in_block_7_address0  | out |    3|  ap_memory |  in_block_7  |     array    |
|in_block_7_ce0       | out |    1|  ap_memory |  in_block_7  |     array    |
|in_block_7_q0        |  in |   16|  ap_memory |  in_block_7  |     array    |
|out_block_address0   | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0         | out |   16|  ap_memory |   out_block  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

