<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Jan  7 21:45:26 2024" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:basys3:part0:1.2" DEVICE="7a35t" NAME="system" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="BTNL" SIGIS="undef"/>
    <PORT DIR="I" NAME="BTNR" SIGIS="undef"/>
    <PORT DIR="I" NAME="BTNU" SIGIS="undef"/>
    <PORT DIR="I" NAME="BTND" SIGIS="undef"/>
    <PORT DIR="I" NAME="BTNC" SIGIS="undef"/>
    <PORT DIR="I" NAME="SW0" SIGIS="undef"/>
    <PORT DIR="I" NAME="SW1" SIGIS="undef"/>
    <PORT DIR="I" NAME="SW2" SIGIS="undef"/>
    <PORT DIR="I" NAME="SW3" SIGIS="undef"/>
    <PORT DIR="I" NAME="SW4" SIGIS="undef"/>
    <PORT DIR="I" NAME="SW5" SIGIS="undef"/>
    <PORT DIR="I" NAME="SW6" SIGIS="undef"/>
    <PORT DIR="I" NAME="SW7" SIGIS="undef"/>
    <PORT DIR="I" NAME="SW8" SIGIS="undef"/>
    <PORT DIR="I" NAME="SW9" SIGIS="undef"/>
    <PORT DIR="I" NAME="SW10" SIGIS="undef"/>
    <PORT DIR="I" NAME="SW11" SIGIS="undef"/>
    <PORT DIR="I" NAME="SW12" SIGIS="undef"/>
    <PORT DIR="I" NAME="SW13" SIGIS="undef"/>
    <PORT DIR="I" NAME="SW14" SIGIS="undef"/>
    <PORT DIR="I" NAME="SW15" SIGIS="undef"/>
    <PORT DIR="O" NAME="AN0" SIGIS="undef" SIGNAME="hex_display_0_da">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hex_display_0" PORT="da"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AN1" SIGIS="undef" SIGNAME="hex_display_0_db">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hex_display_0" PORT="db"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AN2" SIGIS="undef" SIGNAME="hex_display_0_dc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hex_display_0" PORT="dc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AN3" SIGIS="undef" SIGNAME="hex_display_0_dd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hex_display_0" PORT="dd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CA" SIGIS="undef" SIGNAME="hex_display_0_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hex_display_0" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CB" SIGIS="undef" SIGNAME="hex_display_0_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hex_display_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CC" SIGIS="undef" SIGNAME="hex_display_0_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hex_display_0" PORT="c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CD" SIGIS="undef" SIGNAME="hex_display_0_d">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hex_display_0" PORT="d"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CE" SIGIS="undef" SIGNAME="hex_display_0_e">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hex_display_0" PORT="e"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CF" SIGIS="undef" SIGNAME="hex_display_0_f">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hex_display_0" PORT="f"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CG" SIGIS="undef" SIGNAME="hex_display_0_g">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hex_display_0" PORT="g"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DP" SIGIS="undef" SIGNAME="hex_display_0_dp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hex_display_0" PORT="dp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD0" SIGIS="undef" SIGNAME="outsplitter_0_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="outsplitter_0" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD1" SIGIS="undef" SIGNAME="outsplitter_0_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="outsplitter_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD2" SIGIS="undef" SIGNAME="outsplitter_0_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="outsplitter_0" PORT="c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD3" SIGIS="undef" SIGNAME="outsplitter_0_d">
      <CONNECTIONS>
        <CONNECTION INSTANCE="outsplitter_0" PORT="d"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD4" SIGIS="undef" SIGNAME="outsplitter_0_e">
      <CONNECTIONS>
        <CONNECTION INSTANCE="outsplitter_0" PORT="e"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD5" SIGIS="undef" SIGNAME="outsplitter_0_f">
      <CONNECTIONS>
        <CONNECTION INSTANCE="outsplitter_0" PORT="f"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD6" SIGIS="undef" SIGNAME="outsplitter_0_g">
      <CONNECTIONS>
        <CONNECTION INSTANCE="outsplitter_0" PORT="g"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD7" SIGIS="undef" SIGNAME="outsplitter_0_h">
      <CONNECTIONS>
        <CONNECTION INSTANCE="outsplitter_0" PORT="h"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD8" SIGIS="undef"/>
    <PORT DIR="O" NAME="LD9" SIGIS="undef"/>
    <PORT DIR="O" NAME="LD10" SIGIS="undef" SIGNAME="UART_tx_uart_tx_viewer_0_o_sending">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_tx_uart_tx_viewer_0" PORT="o_sending"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD11" SIGIS="undef" SIGNAME="External_Ports_JB2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="External_Ports" PORT="JB2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="LD12" RIGHT="0" SIGIS="undef" SIGNAME="led_1_reg_a_o_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="led_1_reg_a" PORT="o_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="LD13" RIGHT="0" SIGIS="undef" SIGNAME="led_2_reg_b_o_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="led_2_reg_b" PORT="o_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD14" SIGIS="undef" SIGNAME="clocks_clock_1h_o_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clocks_clock_1h" PORT="o_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD15" SIGIS="undef" SIGNAME="External_Ports_JC2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="External_Ports" PORT="JC2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="JA1" SIGIS="undef" SIGNAME="External_Ports_JA1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_rx_gpio_obuf_3" PORT="d_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="JA2" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JA3" SIGIS="undef" SIGNAME="External_Ports_JA3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_tx_gpio_obuf_1" PORT="d_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="JA4" SIGIS="undef" SIGNAME="External_Ports_JA4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_tx_gpio_obuf_3" PORT="d_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="JA7" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JA8" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JA9" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JA10" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JB3" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JB4" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JB7" SIGIS="undef" SIGNAME="External_Ports_JB7">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gpio_obuf_0" PORT="d_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="JB8" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JB9" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JB10" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JC1" SIGIS="undef" SIGNAME="External_Ports_JC1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_tx_gpio_obuf_0" PORT="d_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="JC3" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JC4" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JC7" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JC8" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JC9" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JC10" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JX1" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JX2" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JX3" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JX4" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JX7" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JX8" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JX9" SIGIS="undef"/>
    <PORT DIR="IO" NAME="JX10" SIGIS="undef"/>
    <PORT DIR="I" NAME="clk_in" SIGIS="undef" SIGNAME="External_Ports_clk_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_in_bufg_0" PORT="i_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JC2" SIGIS="undef" SIGNAME="External_Ports_JC2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="External_Ports" PORT="LD15"/>
        <CONNECTION INSTANCE="UART_rx_uart_rx_0" PORT="i_rx"/>
        <CONNECTION INSTANCE="UART_rx_uart_rx_reg_0" PORT="i_rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JB1" SIGIS="undef"/>
    <PORT DIR="I" NAME="JB2" SIGIS="undef" SIGNAME="External_Ports_JB2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="External_Ports" PORT="LD11"/>
        <CONNECTION INSTANCE="usb_dll_0" PORT="i_data"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/UART_rx/gpio_obuf_3" HWVERSION="1.0" INSTANCE="UART_rx_gpio_obuf_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gpio_obuf" VLNV="xilinx.com:module_ref:gpio_obuf:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_gpio_obuf_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d_i" SIGIS="undef" SIGNAME="UART_rx_uart_rx_0_o_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_0" PORT="o_idle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="d_o" SIGIS="undef" SIGNAME="External_Ports_JA1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="JA1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_rx/gpio_obuf_4" HWVERSION="1.0" INSTANCE="UART_rx_gpio_obuf_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gpio_obuf" VLNV="xilinx.com:module_ref:gpio_obuf:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_gpio_obuf_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d_i" SIGIS="undef" SIGNAME="UART_rx_uart_rx_0_rx_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_0" PORT="rx_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="d_o" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_rx/uart_rx_0" HWVERSION="1.0" INSTANCE="UART_rx_uart_rx_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="uart_rx" VLNV="xilinx.com:module_ref:uart_rx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BAUD_COUNT" VALUE="5208"/>
        <PARAMETER NAME="NEW_BYTE_DURATION" VALUE="20832"/>
        <PARAMETER NAME="NBITS" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="system_uart_rx_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="i_rx" SIGIS="undef" SIGNAME="External_Ports_JC2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="JC2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="clk_in_bufg_0_o_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_in_bufg_0" PORT="o_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="9600" DIR="O" NAME="rx_clk" SIGIS="clk" SIGNAME="UART_rx_uart_rx_0_rx_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_gpio_obuf_4" PORT="d_i"/>
            <CONNECTION INSTANCE="UART_rx_uart_rx_reg_0" PORT="i_rx_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_idle" SIGIS="undef" SIGNAME="UART_rx_uart_rx_0_o_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_gpio_obuf_3" PORT="d_i"/>
            <CONNECTION INSTANCE="UART_rx_uart_rx_reg_0" PORT="i_idle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_new_byte" SIGIS="undef" SIGNAME="UART_rx_uart_rx_0_o_new_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="i_new_byte"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_rx/uart_rx_interpreter_0" HWVERSION="1.0" INSTANCE="UART_rx_uart_rx_interpreter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="uart_rx_interpreter" VLNV="xilinx.com:module_ref:uart_rx_interpreter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="EDITKEY" VALUE="101"/>
        <PARAMETER NAME="VIEWKEY" VALUE="118"/>
        <PARAMETER NAME="Component_Name" VALUE="system_uart_rx_interpreter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="clk_in_bufg_0_o_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_in_bufg_0" PORT="o_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_new_byte" SIGIS="undef" SIGNAME="UART_rx_uart_rx_0_o_new_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_0" PORT="o_new_byte"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_rx_byte" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_uart_rx_reg_0_o_rx_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_reg_0" PORT="o_rx_byte"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_waddr" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_waddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="outsplitter_0" PORT="i_byte"/>
            <CONNECTION INSTANCE="led_1_reg_a" PORT="i_addr"/>
            <CONNECTION INSTANCE="led_2_reg_b" PORT="i_addr"/>
            <CONNECTION INSTANCE="reg_c" PORT="i_addr"/>
            <CONNECTION INSTANCE="UART_tx_uart_tx_viewer_0" PORT="i_addr"/>
            <CONNECTION INSTANCE="dll_phase_reg_p" PORT="i_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_wdata" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hex_display_0" PORT="i_data"/>
            <CONNECTION INSTANCE="led_1_reg_a" PORT="i_data"/>
            <CONNECTION INSTANCE="led_2_reg_b" PORT="i_data"/>
            <CONNECTION INSTANCE="reg_c" PORT="i_data"/>
            <CONNECTION INSTANCE="dll_phase_reg_p" PORT="i_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_cmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_new_edit" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_new_edit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_1_reg_a" PORT="i_load_data"/>
            <CONNECTION INSTANCE="led_2_reg_b" PORT="i_load_data"/>
            <CONNECTION INSTANCE="reg_c" PORT="i_load_data"/>
            <CONNECTION INSTANCE="dll_phase_reg_p" PORT="i_load_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="f_editing" SIGIS="undef"/>
        <PORT DIR="O" NAME="f_viewing" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_f_viewing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_tx_uart_tx_viewer_0" PORT="i_send_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_rx/uart_rx_reg_0" HWVERSION="1.0" INSTANCE="UART_rx_uart_rx_reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="uart_rx_reg" VLNV="xilinx.com:module_ref:uart_rx_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_uart_rx_reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="9600" DIR="I" NAME="i_rx_clk" SIGIS="clk" SIGNAME="UART_rx_uart_rx_0_rx_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_0" PORT="rx_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_rx" SIGIS="undef" SIGNAME="External_Ports_JC2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="JC2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_idle" SIGIS="undef" SIGNAME="UART_rx_uart_rx_0_o_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_0" PORT="o_idle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_rx_byte" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_uart_rx_reg_0_o_rx_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="i_rx_byte"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_tx/gpio_obuf_0" HWVERSION="1.0" INSTANCE="UART_tx_gpio_obuf_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gpio_obuf" VLNV="xilinx.com:module_ref:gpio_obuf:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_gpio_obuf_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d_i" SIGIS="undef" SIGNAME="UART_tx_uart_tx_0_o_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_tx_uart_tx_0" PORT="o_tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="d_o" SIGIS="undef" SIGNAME="External_Ports_JC1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="JC1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_tx/gpio_obuf_1" HWVERSION="1.0" INSTANCE="UART_tx_gpio_obuf_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gpio_obuf" VLNV="xilinx.com:module_ref:gpio_obuf:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_gpio_obuf_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d_i" SIGIS="undef" SIGNAME="UART_tx_uart_tx_0_o_start_send">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_tx_uart_tx_0" PORT="o_start_send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="d_o" SIGIS="undef" SIGNAME="External_Ports_JA3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="JA3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_tx/gpio_obuf_3" HWVERSION="1.0" INSTANCE="UART_tx_gpio_obuf_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gpio_obuf" VLNV="xilinx.com:module_ref:gpio_obuf:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_gpio_obuf_3_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d_i" SIGIS="undef" SIGNAME="UART_tx_uart_tx_0_o_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_tx_uart_tx_0" PORT="o_busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="d_o" SIGIS="undef" SIGNAME="External_Ports_JA4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="JA4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_tx/uart_tx_0" HWVERSION="1.0" INSTANCE="UART_tx_uart_tx_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="uart_tx" VLNV="xilinx.com:module_ref:uart_tx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BAUDCOUNT" VALUE="10416"/>
        <PARAMETER NAME="Component_Name" VALUE="system_uart_tx_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="clk_in_bufg_0_o_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_in_bufg_0" PORT="o_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data" RIGHT="0" SIGIS="undef" SIGNAME="UART_tx_uart_tx_viewer_0_o_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_tx_uart_tx_viewer_0" PORT="o_byte"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_send" SIGIS="undef" SIGNAME="UART_tx_uart_tx_viewer_0_o_send_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_tx_uart_tx_viewer_0" PORT="o_send_byte"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_tx" SIGIS="undef" SIGNAME="UART_tx_uart_tx_0_o_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_tx_gpio_obuf_0" PORT="d_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_start_send" SIGIS="undef" SIGNAME="UART_tx_uart_tx_0_o_start_send">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_tx_gpio_obuf_1" PORT="d_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_busy" SIGIS="undef" SIGNAME="UART_tx_uart_tx_0_o_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_tx_gpio_obuf_3" PORT="d_i"/>
            <CONNECTION INSTANCE="UART_tx_uart_tx_viewer_0" PORT="i_tx_busy"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_tx/uart_tx_viewer_0" HWVERSION="1.0" INSTANCE="UART_tx_uart_tx_viewer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="uart_tx_viewer" VLNV="xilinx.com:module_ref:uart_tx_viewer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_uart_tx_viewer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="clk_in_bufg_0_o_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_in_bufg_0" PORT="o_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="led_1_reg_a" RIGHT="0" SIGIS="undef" SIGNAME="led_1_reg_a_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_1_reg_a" PORT="o_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="led_2_reg_b" RIGHT="0" SIGIS="undef" SIGNAME="led_2_reg_b_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_2_reg_b" PORT="o_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="reg_c" RIGHT="0" SIGIS="undef" SIGNAME="reg_c_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_c" PORT="o_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="reg_p" RIGHT="0" SIGIS="undef" SIGNAME="dll_phase_reg_p_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dll_phase_reg_p" PORT="o_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_addr" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_waddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="o_waddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_send_data" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_f_viewing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="f_viewing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_tx_busy" SIGIS="undef" SIGNAME="UART_tx_uart_tx_0_o_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_tx_uart_tx_0" PORT="o_busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_send_byte" SIGIS="undef" SIGNAME="UART_tx_uart_tx_viewer_0_o_send_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_tx_uart_tx_0" PORT="i_send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_byte" RIGHT="0" SIGIS="undef" SIGNAME="UART_tx_uart_tx_viewer_0_o_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_tx_uart_tx_0" PORT="i_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_sending" SIGIS="undef" SIGNAME="UART_tx_uart_tx_viewer_0_o_sending">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD10"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_in_bufg_0" HWVERSION="1.0" INSTANCE="clk_in_bufg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_in_bufg" VLNV="xilinx.com:module_ref:clk_in_bufg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_clk_in_bufg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="External_Ports_clk_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="o_clk" SIGIS="clk" SIGNAME="clk_in_bufg_0_o_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clocks_clock_1h" PORT="i_clk"/>
            <CONNECTION INSTANCE="UART_rx_uart_rx_0" PORT="i_clk"/>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="i_clk"/>
            <CONNECTION INSTANCE="hex_display_0" PORT="i_clk"/>
            <CONNECTION INSTANCE="led_1_reg_a" PORT="i_clk"/>
            <CONNECTION INSTANCE="led_2_reg_b" PORT="i_clk"/>
            <CONNECTION INSTANCE="reg_c" PORT="i_clk"/>
            <CONNECTION INSTANCE="UART_tx_uart_tx_0" PORT="i_clk"/>
            <CONNECTION INSTANCE="UART_tx_uart_tx_viewer_0" PORT="i_clk"/>
            <CONNECTION INSTANCE="dll_phase_reg_p" PORT="i_clk"/>
            <CONNECTION INSTANCE="usb_dll_0" PORT="i_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clocks/clock_1h" HWVERSION="1.0" INSTANCE="clocks_clock_1h" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="variable_clock_div" VLNV="xilinx.com:module_ref:variable_clock_div:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="COUNT_WIDTH" VALUE="26"/>
        <PARAMETER NAME="Component_Name" VALUE="system_variable_clock_div_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="clk_in_bufg_0_o_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_in_bufg_0" PORT="o_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="COUNT" RIGHT="0" SIGIS="undef" SIGNAME="clocks_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clocks_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1" DIR="O" NAME="o_clk" SIGIS="clk" SIGNAME="clocks_clock_1h_o_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD14"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/clocks/xlconstant_0" HWVERSION="1.1" INSTANCE="clocks_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="26"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x2FAF080"/>
        <PARAMETER NAME="Component_Name" VALUE="system_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="25" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="clocks_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clocks_clock_1h" PORT="COUNT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dll_phase_reg_p" HWVERSION="1.0" INSTANCE="dll_phase_reg_p" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sys_register" VLNV="xilinx.com:module_ref:sys_register:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="OUTWIDTH" VALUE="7"/>
        <PARAMETER NAME="ADDR" VALUE="112"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_register_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="clk_in_bufg_0_o_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_in_bufg_0" PORT="o_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_data" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="o_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_addr" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_waddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="o_waddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_load_data" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_new_edit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="o_new_edit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="o_data" RIGHT="0" SIGIS="undef" SIGNAME="dll_phase_reg_p_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_tx_uart_tx_viewer_0" PORT="reg_p"/>
            <CONNECTION INSTANCE="usb_dll_0" PORT="i_phase_set"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/gpio_obuf_0" HWVERSION="1.0" INSTANCE="gpio_obuf_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gpio_obuf" VLNV="xilinx.com:module_ref:gpio_obuf:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_gpio_obuf_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d_i" SIGIS="undef" SIGNAME="usb_dll_0_o_usb_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usb_dll_0" PORT="o_usb_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="d_o" SIGIS="undef" SIGNAME="External_Ports_JB7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="JB7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/hex_display_0" HWVERSION="1.0" INSTANCE="hex_display_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hex_display" VLNV="xilinx.com:module_ref:hex_display:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="HALF_TIME" VALUE="80000000"/>
        <PARAMETER NAME="DIGIT_TIME" VALUE="400000"/>
        <PARAMETER NAME="Component_Name" VALUE="system_hex_display_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="clk_in_bufg_0_o_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_in_bufg_0" PORT="o_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_data" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="o_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="da" SIGIS="undef" SIGNAME="hex_display_0_da">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AN0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="db" SIGIS="undef" SIGNAME="hex_display_0_db">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AN1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dc" SIGIS="undef" SIGNAME="hex_display_0_dc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AN2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dd" SIGIS="undef" SIGNAME="hex_display_0_dd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AN3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a" SIGIS="undef" SIGNAME="hex_display_0_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b" SIGIS="undef" SIGNAME="hex_display_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c" SIGIS="undef" SIGNAME="hex_display_0_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="d" SIGIS="undef" SIGNAME="hex_display_0_d">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="e" SIGIS="undef" SIGNAME="hex_display_0_e">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="f" SIGIS="undef" SIGNAME="hex_display_0_f">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="hex_display_0_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dp" SIGIS="undef" SIGNAME="hex_display_0_dp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/led_1_reg_a" HWVERSION="1.0" INSTANCE="led_1_reg_a" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sys_register" VLNV="xilinx.com:module_ref:sys_register:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="OUTWIDTH" VALUE="1"/>
        <PARAMETER NAME="ADDR" VALUE="97"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_register_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="clk_in_bufg_0_o_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_in_bufg_0" PORT="o_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_data" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="o_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_addr" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_waddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="o_waddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_load_data" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_new_edit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="o_new_edit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="o_data" RIGHT="0" SIGIS="undef" SIGNAME="led_1_reg_a_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD12"/>
            <CONNECTION INSTANCE="UART_tx_uart_tx_viewer_0" PORT="led_1_reg_a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/led_2_reg_b" HWVERSION="1.0" INSTANCE="led_2_reg_b" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sys_register" VLNV="xilinx.com:module_ref:sys_register:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="OUTWIDTH" VALUE="1"/>
        <PARAMETER NAME="ADDR" VALUE="98"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_register_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="clk_in_bufg_0_o_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_in_bufg_0" PORT="o_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_data" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="o_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_addr" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_waddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="o_waddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_load_data" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_new_edit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="o_new_edit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="o_data" RIGHT="0" SIGIS="undef" SIGNAME="led_2_reg_b_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD13"/>
            <CONNECTION INSTANCE="UART_tx_uart_tx_viewer_0" PORT="led_2_reg_b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/outsplitter_0" HWVERSION="1.0" INSTANCE="outsplitter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="outsplitter" VLNV="xilinx.com:module_ref:outsplitter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_outsplitter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="i_byte" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_waddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="o_waddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a" SIGIS="undef" SIGNAME="outsplitter_0_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b" SIGIS="undef" SIGNAME="outsplitter_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c" SIGIS="undef" SIGNAME="outsplitter_0_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="d" SIGIS="undef" SIGNAME="outsplitter_0_d">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="e" SIGIS="undef" SIGNAME="outsplitter_0_e">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="f" SIGIS="undef" SIGNAME="outsplitter_0_f">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="outsplitter_0_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="h" SIGIS="undef" SIGNAME="outsplitter_0_h">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_c" HWVERSION="1.0" INSTANCE="reg_c" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sys_register" VLNV="xilinx.com:module_ref:sys_register:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="OUTWIDTH" VALUE="32"/>
        <PARAMETER NAME="ADDR" VALUE="99"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_register_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="clk_in_bufg_0_o_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_in_bufg_0" PORT="o_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_data" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="o_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_addr" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_waddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="o_waddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_load_data" SIGIS="undef" SIGNAME="UART_rx_uart_rx_interpreter_0_o_new_edit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_uart_rx_interpreter_0" PORT="o_new_edit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_data" RIGHT="0" SIGIS="undef" SIGNAME="reg_c_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_tx_uart_tx_viewer_0" PORT="reg_c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/usb_dll_0" HWVERSION="1.0" INSTANCE="usb_dll_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="usb_dll" VLNV="xilinx.com:module_ref:usb_dll:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_usb_dll_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="clk_in_bufg_0_o_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_in_bufg_0" PORT="o_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_data" SIGIS="undef" SIGNAME="External_Ports_JB2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="JB2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="i_phase_set" RIGHT="0" SIGIS="undef" SIGNAME="dll_phase_reg_p_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dll_phase_reg_p" PORT="o_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="edgedetect" SIGIS="undef"/>
        <PORT CLKFREQUENCY="1500000" DIR="O" NAME="o_usb_clk" SIGIS="clk" SIGNAME="usb_dll_0_o_usb_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_obuf_0" PORT="d_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
