23:20:59 INFO  : Registering command handlers for SDK TCF services
23:20:59 INFO  : Launching XSCT server: xsct.bat -interactive F:\01_SoC\myOLEDrgb_SW\myOLEDrgb_SW.sdk\temp_xsdb_launch_script.tcl
23:21:01 INFO  : XSCT server has started successfully.
23:21:01 INFO  : Successfully done setting XSCT server connection channel  
23:21:04 INFO  : Successfully done setting SDK workspace  
23:21:04 INFO  : Processing command line option -hwspec F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf.
23:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:34:44 INFO  : 'jtag frequency' command is executed.
23:34:44 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:34:44 INFO  : Context for 'APU' is selected.
23:34:44 INFO  : System reset is completed.
23:34:47 INFO  : 'after 3000' command is executed.
23:34:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:34:49 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:34:49 INFO  : Context for 'APU' is selected.
23:34:49 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:34:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:49 INFO  : Context for 'APU' is selected.
23:34:50 INFO  : 'ps7_init' command is executed.
23:34:50 INFO  : 'ps7_post_config' command is executed.
23:34:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:50 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:50 INFO  : 'con' command is executed.
23:34:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:34:50 INFO  : Disconnected from the channel tcfchan#1.
23:35:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:35:33 INFO  : 'jtag frequency' command is executed.
23:35:33 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:33 INFO  : Context for 'APU' is selected.
23:35:33 INFO  : System reset is completed.
23:35:36 INFO  : 'after 3000' command is executed.
23:35:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:35:38 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:35:38 INFO  : Context for 'APU' is selected.
23:35:39 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:35:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:39 INFO  : Context for 'APU' is selected.
23:35:39 INFO  : 'ps7_init' command is executed.
23:35:39 INFO  : 'ps7_post_config' command is executed.
23:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:40 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:40 INFO  : 'con' command is executed.
23:35:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:35:40 INFO  : Disconnected from the channel tcfchan#2.
23:36:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:36:38 INFO  : 'jtag frequency' command is executed.
23:36:38 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:36:38 INFO  : Context for 'APU' is selected.
23:36:38 INFO  : System reset is completed.
23:36:41 INFO  : 'after 3000' command is executed.
23:36:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:36:44 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:36:44 INFO  : Context for 'APU' is selected.
23:36:45 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:36:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:45 INFO  : Context for 'APU' is selected.
23:36:45 INFO  : 'ps7_init' command is executed.
23:36:45 INFO  : 'ps7_post_config' command is executed.
23:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:45 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:45 INFO  : 'con' command is executed.
23:36:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:36:45 INFO  : Disconnected from the channel tcfchan#3.
23:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:38:23 INFO  : 'jtag frequency' command is executed.
23:38:23 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:23 INFO  : Context for 'APU' is selected.
23:38:23 INFO  : System reset is completed.
23:38:26 INFO  : 'after 3000' command is executed.
23:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:38:28 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:38:28 INFO  : Context for 'APU' is selected.
23:38:29 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:38:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:29 INFO  : Context for 'APU' is selected.
23:38:29 INFO  : 'ps7_init' command is executed.
23:38:29 INFO  : 'ps7_post_config' command is executed.
23:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:30 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:30 INFO  : 'con' command is executed.
23:38:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:38:30 INFO  : Disconnected from the channel tcfchan#4.
23:43:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:43:09 INFO  : 'jtag frequency' command is executed.
23:43:09 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:43:09 INFO  : Context for 'APU' is selected.
23:43:10 INFO  : System reset is completed.
23:43:13 INFO  : 'after 3000' command is executed.
23:43:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:43:15 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:43:15 INFO  : Context for 'APU' is selected.
23:43:16 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:43:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:16 INFO  : Context for 'APU' is selected.
23:43:16 INFO  : 'ps7_init' command is executed.
23:43:16 INFO  : 'ps7_post_config' command is executed.
23:43:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:16 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:43:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:16 INFO  : 'con' command is executed.
23:43:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:43:16 INFO  : Disconnected from the channel tcfchan#5.
23:43:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:43:56 INFO  : 'jtag frequency' command is executed.
23:43:56 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:43:56 INFO  : Context for 'APU' is selected.
23:43:56 INFO  : System reset is completed.
23:43:59 INFO  : 'after 3000' command is executed.
23:43:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:44:02 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:44:02 INFO  : Context for 'APU' is selected.
23:44:03 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:44:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:03 INFO  : Context for 'APU' is selected.
23:44:03 INFO  : 'ps7_init' command is executed.
23:44:03 INFO  : 'ps7_post_config' command is executed.
23:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:03 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:03 INFO  : 'con' command is executed.
23:44:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:44:03 INFO  : Disconnected from the channel tcfchan#6.
23:46:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:46:21 INFO  : 'jtag frequency' command is executed.
23:46:21 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:46:21 INFO  : Context for 'APU' is selected.
23:46:21 INFO  : System reset is completed.
23:46:24 INFO  : 'after 3000' command is executed.
23:46:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:46:27 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:46:27 INFO  : Context for 'APU' is selected.
23:46:27 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:46:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:27 INFO  : Context for 'APU' is selected.
23:46:28 INFO  : 'ps7_init' command is executed.
23:46:28 INFO  : 'ps7_post_config' command is executed.
23:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:28 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:28 INFO  : 'con' command is executed.
23:46:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:46:28 INFO  : Disconnected from the channel tcfchan#7.
23:50:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:50:58 INFO  : 'jtag frequency' command is executed.
23:50:58 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:58 INFO  : Context for 'APU' is selected.
23:50:58 INFO  : System reset is completed.
23:51:01 INFO  : 'after 3000' command is executed.
23:51:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:51:03 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:51:03 INFO  : Context for 'APU' is selected.
23:51:04 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:51:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:04 INFO  : Context for 'APU' is selected.
23:51:04 INFO  : 'ps7_init' command is executed.
23:51:04 INFO  : 'ps7_post_config' command is executed.
23:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:05 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:05 INFO  : 'con' command is executed.
23:51:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:51:05 INFO  : Disconnected from the channel tcfchan#8.
23:53:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:53:41 INFO  : 'jtag frequency' command is executed.
23:53:41 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:53:41 INFO  : Context for 'APU' is selected.
23:53:41 INFO  : System reset is completed.
23:53:44 INFO  : 'after 3000' command is executed.
23:53:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:53:46 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:53:46 INFO  : Context for 'APU' is selected.
23:53:47 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:53:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:47 INFO  : Context for 'APU' is selected.
23:53:47 INFO  : 'ps7_init' command is executed.
23:53:47 INFO  : 'ps7_post_config' command is executed.
23:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:48 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:48 INFO  : 'con' command is executed.
23:53:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:53:48 INFO  : Disconnected from the channel tcfchan#9.
00:10:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733410724678,  Project:1733408427792
00:10:49 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:11:38 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:11:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:11:41 INFO  : 
00:11:42 INFO  : Updating hardware inferred compiler options for oled_test.
00:11:42 INFO  : Clearing existing target manager status.
00:11:42 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
00:11:42 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
00:11:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:11:44 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:12:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:12:15 INFO  : 'jtag frequency' command is executed.
00:12:15 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:12:15 INFO  : Context for 'APU' is selected.
00:12:15 INFO  : System reset is completed.
00:12:18 INFO  : 'after 3000' command is executed.
00:12:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:12:20 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:12:20 INFO  : Context for 'APU' is selected.
00:12:21 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:12:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:21 INFO  : Context for 'APU' is selected.
00:12:21 INFO  : 'ps7_init' command is executed.
00:12:21 INFO  : 'ps7_post_config' command is executed.
00:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:21 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:21 INFO  : 'con' command is executed.
00:12:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:12:21 INFO  : Disconnected from the channel tcfchan#10.
00:13:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:13:13 INFO  : 'jtag frequency' command is executed.
00:13:13 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:13 INFO  : Context for 'APU' is selected.
00:13:13 INFO  : System reset is completed.
00:13:16 INFO  : 'after 3000' command is executed.
00:13:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:13:19 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:13:19 INFO  : Context for 'APU' is selected.
00:13:20 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:13:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:20 INFO  : Context for 'APU' is selected.
00:13:20 INFO  : 'ps7_init' command is executed.
00:13:20 INFO  : 'ps7_post_config' command is executed.
00:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:20 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:20 INFO  : 'con' command is executed.
00:13:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:13:20 INFO  : Disconnected from the channel tcfchan#11.
00:29:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733412539766,  Project:1733410724678
00:29:32 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:29:34 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:29:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:29:37 INFO  : 
00:29:38 INFO  : Updating hardware inferred compiler options for oled_test.
00:29:38 INFO  : Clearing existing target manager status.
00:29:38 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
00:29:39 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
00:29:39 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:29:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:30:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:30:27 INFO  : 'jtag frequency' command is executed.
00:30:27 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:27 INFO  : Context for 'APU' is selected.
00:30:27 INFO  : System reset is completed.
00:30:30 INFO  : 'after 3000' command is executed.
00:30:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:30:32 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:30:32 INFO  : Context for 'APU' is selected.
00:30:32 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:30:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:32 INFO  : Context for 'APU' is selected.
00:30:33 INFO  : 'ps7_init' command is executed.
00:30:33 INFO  : 'ps7_post_config' command is executed.
00:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:33 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:33 INFO  : 'con' command is executed.
00:30:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:30:33 INFO  : Disconnected from the channel tcfchan#12.
00:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:31:15 INFO  : 'jtag frequency' command is executed.
00:31:15 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:15 INFO  : Context for 'APU' is selected.
00:31:15 INFO  : System reset is completed.
00:31:18 INFO  : 'after 3000' command is executed.
00:31:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:31:21 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:31:21 INFO  : Context for 'APU' is selected.
00:31:21 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:31:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:21 INFO  : Context for 'APU' is selected.
00:31:21 INFO  : 'ps7_init' command is executed.
00:31:21 INFO  : 'ps7_post_config' command is executed.
00:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:21 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:21 INFO  : 'con' command is executed.
00:31:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:31:21 INFO  : Disconnected from the channel tcfchan#13.
00:39:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733413152991,  Project:1733412539766
00:39:26 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:39:28 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:39:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:39:32 INFO  : 
00:39:32 INFO  : Updating hardware inferred compiler options for oled_test.
00:39:32 INFO  : Clearing existing target manager status.
00:39:32 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
00:39:33 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
00:39:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:39:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:40:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:40:01 INFO  : 'jtag frequency' command is executed.
00:40:01 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:40:01 INFO  : Context for 'APU' is selected.
00:40:01 INFO  : System reset is completed.
00:40:04 INFO  : 'after 3000' command is executed.
00:40:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:40:06 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:40:06 INFO  : Context for 'APU' is selected.
00:40:06 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:06 INFO  : Context for 'APU' is selected.
00:40:07 INFO  : 'ps7_init' command is executed.
00:40:07 INFO  : 'ps7_post_config' command is executed.
00:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:07 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:40:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:07 INFO  : 'con' command is executed.
00:40:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:40:07 INFO  : Disconnected from the channel tcfchan#14.
00:52:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733413887288,  Project:1733413152991
00:52:16 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:52:58 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:53:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:53:01 INFO  : 
00:53:02 INFO  : Updating hardware inferred compiler options for oled_test.
00:53:02 INFO  : Clearing existing target manager status.
00:53:02 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
00:53:03 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
00:53:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:53:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:53:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:53:30 INFO  : 'jtag frequency' command is executed.
00:53:30 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:53:30 INFO  : Context for 'APU' is selected.
00:53:30 INFO  : System reset is completed.
00:53:33 INFO  : 'after 3000' command is executed.
00:53:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:53:36 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:53:36 INFO  : Context for 'APU' is selected.
00:53:36 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:53:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:36 INFO  : Context for 'APU' is selected.
00:53:36 INFO  : 'ps7_init' command is executed.
00:53:36 INFO  : 'ps7_post_config' command is executed.
00:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:36 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:36 INFO  : 'con' command is executed.
00:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:53:36 INFO  : Disconnected from the channel tcfchan#15.
01:03:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:03:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:03:50 INFO  : 'jtag frequency' command is executed.
01:03:50 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:03:50 INFO  : Context for 'APU' is selected.
01:03:50 INFO  : System reset is completed.
01:03:53 INFO  : 'after 3000' command is executed.
01:03:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:03:56 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:03:56 INFO  : Context for 'APU' is selected.
01:03:56 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:03:56 INFO  : 'configparams force-mem-access 1' command is executed.
01:03:56 INFO  : Context for 'APU' is selected.
01:03:56 INFO  : 'ps7_init' command is executed.
01:03:56 INFO  : 'ps7_post_config' command is executed.
01:03:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:56 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:03:56 INFO  : 'configparams force-mem-access 0' command is executed.
01:03:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:03:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:56 INFO  : 'con' command is executed.
01:03:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:03:56 INFO  : Disconnected from the channel tcfchan#16.
01:04:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:04:19 INFO  : 'jtag frequency' command is executed.
01:04:19 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:04:19 INFO  : Context for 'APU' is selected.
01:04:19 INFO  : System reset is completed.
01:04:22 INFO  : 'after 3000' command is executed.
01:04:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:04:25 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:04:25 INFO  : Context for 'APU' is selected.
01:04:25 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:04:25 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:25 INFO  : Context for 'APU' is selected.
01:04:25 INFO  : 'ps7_init' command is executed.
01:04:25 INFO  : 'ps7_post_config' command is executed.
01:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:25 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:04:25 INFO  : 'configparams force-mem-access 0' command is executed.
01:04:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:25 INFO  : 'con' command is executed.
01:04:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:04:25 INFO  : Disconnected from the channel tcfchan#17.
01:32:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733416335404,  Project:1733413887288
01:32:29 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:32:30 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:32:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:32:34 INFO  : 
01:32:35 INFO  : Updating hardware inferred compiler options for oled_test.
01:32:35 INFO  : Clearing existing target manager status.
01:32:35 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
01:32:35 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
01:32:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:32:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:33:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:33:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:33:30 INFO  : 'jtag frequency' command is executed.
01:33:30 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:33:30 INFO  : Context for 'APU' is selected.
01:33:30 INFO  : System reset is completed.
01:33:33 INFO  : 'after 3000' command is executed.
01:33:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:33:35 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:33:35 INFO  : Context for 'APU' is selected.
01:33:35 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:33:35 INFO  : 'configparams force-mem-access 1' command is executed.
01:33:35 INFO  : Context for 'APU' is selected.
01:33:36 INFO  : 'ps7_init' command is executed.
01:33:36 INFO  : 'ps7_post_config' command is executed.
01:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:36 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:33:36 INFO  : 'configparams force-mem-access 0' command is executed.
01:33:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:36 INFO  : 'con' command is executed.
01:33:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:33:36 INFO  : Disconnected from the channel tcfchan#18.
01:34:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:34:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:34:07 INFO  : 'jtag frequency' command is executed.
01:34:07 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:34:07 INFO  : Context for 'APU' is selected.
01:34:07 INFO  : System reset is completed.
01:34:10 INFO  : 'after 3000' command is executed.
01:34:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:34:13 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:34:13 INFO  : Context for 'APU' is selected.
01:34:13 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:34:13 INFO  : 'configparams force-mem-access 1' command is executed.
01:34:13 INFO  : Context for 'APU' is selected.
01:34:13 INFO  : 'ps7_init' command is executed.
01:34:13 INFO  : 'ps7_post_config' command is executed.
01:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:13 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:34:13 INFO  : 'configparams force-mem-access 0' command is executed.
01:34:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:13 INFO  : 'con' command is executed.
01:34:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:34:13 INFO  : Disconnected from the channel tcfchan#19.
01:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:34:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:34:46 INFO  : 'jtag frequency' command is executed.
01:34:46 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:34:46 INFO  : Context for 'APU' is selected.
01:34:47 INFO  : System reset is completed.
01:34:50 INFO  : 'after 3000' command is executed.
01:34:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:34:52 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:34:52 INFO  : Context for 'APU' is selected.
01:34:52 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:34:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:34:52 INFO  : Context for 'APU' is selected.
01:34:52 INFO  : 'ps7_init' command is executed.
01:34:52 INFO  : 'ps7_post_config' command is executed.
01:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:52 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:34:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:34:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:52 INFO  : 'con' command is executed.
01:34:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:34:52 INFO  : Disconnected from the channel tcfchan#20.
01:35:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:35:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:35:08 INFO  : 'jtag frequency' command is executed.
01:35:08 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:35:08 INFO  : Context for 'APU' is selected.
01:35:08 INFO  : System reset is completed.
01:35:11 INFO  : 'after 3000' command is executed.
01:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:35:14 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:35:14 INFO  : Context for 'APU' is selected.
01:35:14 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:35:14 INFO  : 'configparams force-mem-access 1' command is executed.
01:35:14 INFO  : Context for 'APU' is selected.
01:35:14 INFO  : 'ps7_init' command is executed.
01:35:14 INFO  : 'ps7_post_config' command is executed.
01:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:14 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:35:14 INFO  : 'configparams force-mem-access 0' command is executed.
01:35:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:14 INFO  : 'con' command is executed.
01:35:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:35:14 INFO  : Disconnected from the channel tcfchan#21.
01:36:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:36:15 INFO  : 'jtag frequency' command is executed.
01:36:15 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:36:15 INFO  : Context for 'APU' is selected.
01:36:15 INFO  : System reset is completed.
01:36:18 INFO  : 'after 3000' command is executed.
01:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:36:21 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:36:21 INFO  : Context for 'APU' is selected.
01:36:21 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:36:21 INFO  : 'configparams force-mem-access 1' command is executed.
01:36:21 INFO  : Context for 'APU' is selected.
01:36:21 INFO  : 'ps7_init' command is executed.
01:36:21 INFO  : 'ps7_post_config' command is executed.
01:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:21 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:36:21 INFO  : 'configparams force-mem-access 0' command is executed.
01:36:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:21 INFO  : 'con' command is executed.
01:36:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:36:21 INFO  : Disconnected from the channel tcfchan#22.
01:37:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:37:51 INFO  : 'jtag frequency' command is executed.
01:37:51 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:37:51 INFO  : Context for 'APU' is selected.
01:37:52 INFO  : System reset is completed.
01:37:55 INFO  : 'after 3000' command is executed.
01:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:37:57 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:37:57 INFO  : Context for 'APU' is selected.
01:37:57 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:37:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:37:57 INFO  : Context for 'APU' is selected.
01:37:57 INFO  : 'ps7_init' command is executed.
01:37:57 INFO  : 'ps7_post_config' command is executed.
01:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:57 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:37:57 INFO  : 'configparams force-mem-access 0' command is executed.
01:37:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:58 INFO  : 'con' command is executed.
01:37:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:37:58 INFO  : Disconnected from the channel tcfchan#23.
01:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:38:23 INFO  : 'jtag frequency' command is executed.
01:38:23 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:38:23 INFO  : Context for 'APU' is selected.
01:38:23 INFO  : System reset is completed.
01:38:26 INFO  : 'after 3000' command is executed.
01:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:38:28 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:38:28 INFO  : Context for 'APU' is selected.
01:38:28 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:38:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:29 INFO  : Context for 'APU' is selected.
01:38:29 INFO  : 'ps7_init' command is executed.
01:38:29 INFO  : 'ps7_post_config' command is executed.
01:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:29 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:29 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:29 INFO  : 'con' command is executed.
01:38:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:38:29 INFO  : Disconnected from the channel tcfchan#24.
01:39:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:39:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:39:21 INFO  : 'jtag frequency' command is executed.
01:39:21 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:39:21 INFO  : Context for 'APU' is selected.
01:39:21 INFO  : System reset is completed.
01:39:24 INFO  : 'after 3000' command is executed.
01:39:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:39:27 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:39:27 INFO  : Context for 'APU' is selected.
01:39:27 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:39:27 INFO  : 'configparams force-mem-access 1' command is executed.
01:39:27 INFO  : Context for 'APU' is selected.
01:39:27 INFO  : 'ps7_init' command is executed.
01:39:27 INFO  : 'ps7_post_config' command is executed.
01:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:27 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:39:27 INFO  : 'configparams force-mem-access 0' command is executed.
01:39:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:27 INFO  : 'con' command is executed.
01:39:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:39:27 INFO  : Disconnected from the channel tcfchan#25.
01:43:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733416982897,  Project:1733416335404
01:43:13 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:43:20 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:43:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:43:23 INFO  : 
01:43:24 INFO  : Updating hardware inferred compiler options for oled_test.
01:43:24 INFO  : Clearing existing target manager status.
01:43:24 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
01:43:24 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
01:43:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:43:26 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:44:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:44:05 INFO  : 'jtag frequency' command is executed.
01:44:05 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:44:05 INFO  : Context for 'APU' is selected.
01:44:05 INFO  : System reset is completed.
01:44:08 INFO  : 'after 3000' command is executed.
01:44:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:44:11 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:44:11 INFO  : Context for 'APU' is selected.
01:44:11 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:44:11 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:11 INFO  : Context for 'APU' is selected.
01:44:11 INFO  : 'ps7_init' command is executed.
01:44:11 INFO  : 'ps7_post_config' command is executed.
01:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:11 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:44:11 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:11 INFO  : 'con' command is executed.
01:44:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:44:11 INFO  : Disconnected from the channel tcfchan#26.
01:46:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:46:26 INFO  : 'jtag frequency' command is executed.
01:46:26 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:46:26 INFO  : Context for 'APU' is selected.
01:46:26 INFO  : System reset is completed.
01:46:29 INFO  : 'after 3000' command is executed.
01:46:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:46:31 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:46:31 INFO  : Context for 'APU' is selected.
01:46:31 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:46:31 INFO  : 'configparams force-mem-access 1' command is executed.
01:46:31 INFO  : Context for 'APU' is selected.
01:46:32 INFO  : 'ps7_init' command is executed.
01:46:32 INFO  : 'ps7_post_config' command is executed.
01:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:32 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:46:32 INFO  : 'configparams force-mem-access 0' command is executed.
01:46:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:32 INFO  : 'con' command is executed.
01:46:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:46:32 INFO  : Disconnected from the channel tcfchan#27.
01:51:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733417464474,  Project:1733416982897
01:51:42 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:52:04 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:52:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:52:07 INFO  : 
01:52:08 INFO  : Updating hardware inferred compiler options for oled_test.
01:52:08 INFO  : Clearing existing target manager status.
01:52:08 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
01:52:08 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
01:52:09 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:52:10 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:53:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:53:01 INFO  : 'jtag frequency' command is executed.
01:53:01 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:53:01 INFO  : Context for 'APU' is selected.
01:53:02 INFO  : System reset is completed.
01:53:05 INFO  : 'after 3000' command is executed.
01:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:53:07 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:53:07 INFO  : Context for 'APU' is selected.
01:53:07 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:53:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:53:07 INFO  : Context for 'APU' is selected.
01:53:07 INFO  : 'ps7_init' command is executed.
01:53:07 INFO  : 'ps7_post_config' command is executed.
01:53:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:08 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:53:08 INFO  : 'configparams force-mem-access 0' command is executed.
01:53:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:08 INFO  : 'con' command is executed.
01:53:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:53:08 INFO  : Disconnected from the channel tcfchan#28.
09:53:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733446400409,  Project:1733417464474
09:53:43 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:53:56 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:53:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:53:59 INFO  : 
09:54:00 INFO  : Updating hardware inferred compiler options for oled_test.
09:54:00 INFO  : Clearing existing target manager status.
09:54:00 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
09:54:01 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
09:54:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:54:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
09:54:36 INFO  : 'jtag frequency' command is executed.
09:54:36 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:54:36 INFO  : Context for 'APU' is selected.
09:54:36 INFO  : System reset is completed.
09:54:39 INFO  : 'after 3000' command is executed.
09:54:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
09:54:42 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:54:42 INFO  : Context for 'APU' is selected.
09:54:42 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:54:42 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:42 INFO  : Context for 'APU' is selected.
09:54:42 INFO  : 'ps7_init' command is executed.
09:54:42 INFO  : 'ps7_post_config' command is executed.
09:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:42 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:54:42 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:42 INFO  : 'con' command is executed.
09:54:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

09:54:42 INFO  : Disconnected from the channel tcfchan#29.
09:59:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
09:59:55 INFO  : 'jtag frequency' command is executed.
09:59:55 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:59:55 INFO  : Context for 'APU' is selected.
09:59:55 INFO  : System reset is completed.
09:59:58 INFO  : 'after 3000' command is executed.
09:59:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:00:00 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:00:00 INFO  : Context for 'APU' is selected.
10:00:00 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:00:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:00:00 INFO  : Context for 'APU' is selected.
10:00:01 INFO  : 'ps7_init' command is executed.
10:00:01 INFO  : 'ps7_post_config' command is executed.
10:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:01 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:00:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:00:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:01 INFO  : 'con' command is executed.
10:00:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:00:01 INFO  : Disconnected from the channel tcfchan#30.
10:07:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:07:13 INFO  : 'jtag frequency' command is executed.
10:07:13 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:07:13 INFO  : Context for 'APU' is selected.
10:07:14 INFO  : System reset is completed.
10:07:17 INFO  : 'after 3000' command is executed.
10:07:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:07:19 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:07:19 INFO  : Context for 'APU' is selected.
10:07:19 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:07:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:19 INFO  : Context for 'APU' is selected.
10:07:19 INFO  : 'ps7_init' command is executed.
10:07:19 INFO  : 'ps7_post_config' command is executed.
10:07:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:19 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:20 INFO  : 'con' command is executed.
10:07:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:07:20 INFO  : Disconnected from the channel tcfchan#31.
10:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:09:25 INFO  : 'jtag frequency' command is executed.
10:09:25 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:09:25 INFO  : Context for 'APU' is selected.
10:09:25 INFO  : System reset is completed.
10:09:28 INFO  : 'after 3000' command is executed.
10:09:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:09:30 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:09:30 INFO  : Context for 'APU' is selected.
10:09:31 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:09:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:31 INFO  : Context for 'APU' is selected.
10:09:31 INFO  : 'ps7_init' command is executed.
10:09:31 INFO  : 'ps7_post_config' command is executed.
10:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:31 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:09:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:31 INFO  : 'con' command is executed.
10:09:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:09:31 INFO  : Disconnected from the channel tcfchan#32.
10:37:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733449048967,  Project:1733446400409
10:37:42 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:37:43 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:37:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:37:46 INFO  : 
10:37:47 INFO  : Updating hardware inferred compiler options for oled_test.
10:37:47 INFO  : Clearing existing target manager status.
10:37:47 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
10:37:48 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
10:37:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:37:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:38:16 INFO  : 'jtag frequency' command is executed.
10:38:16 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:16 INFO  : Context for 'APU' is selected.
10:38:16 INFO  : System reset is completed.
10:38:19 INFO  : 'after 3000' command is executed.
10:38:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:38:21 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:38:21 INFO  : Context for 'APU' is selected.
10:38:21 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:38:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:21 INFO  : Context for 'APU' is selected.
10:38:22 INFO  : 'ps7_init' command is executed.
10:38:22 INFO  : 'ps7_post_config' command is executed.
10:38:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:22 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:22 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:22 INFO  : 'con' command is executed.
10:38:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:38:22 INFO  : Disconnected from the channel tcfchan#33.
10:42:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733449318625,  Project:1733449048967
10:42:15 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:42:16 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:42:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:42:20 INFO  : 
10:42:21 INFO  : Updating hardware inferred compiler options for oled_test.
10:42:21 INFO  : Clearing existing target manager status.
10:42:21 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
10:42:21 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
10:42:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:42:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:42:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:42:49 INFO  : 'jtag frequency' command is executed.
10:42:49 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:42:49 INFO  : Context for 'APU' is selected.
10:42:49 INFO  : System reset is completed.
10:42:52 INFO  : 'after 3000' command is executed.
10:42:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:42:55 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:42:55 INFO  : Context for 'APU' is selected.
10:42:55 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:42:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:55 INFO  : Context for 'APU' is selected.
10:42:55 INFO  : 'ps7_init' command is executed.
10:42:55 INFO  : 'ps7_post_config' command is executed.
10:42:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:55 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:55 INFO  : 'con' command is executed.
10:42:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:42:55 INFO  : Disconnected from the channel tcfchan#34.
11:53:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733453570034,  Project:1733449318625
11:53:46 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:53:47 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:53:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:53:51 INFO  : 
11:53:52 INFO  : Updating hardware inferred compiler options for oled_test.
11:53:52 INFO  : Clearing existing target manager status.
11:53:52 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
11:53:53 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
11:53:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:53:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:54:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:54:23 INFO  : 'jtag frequency' command is executed.
11:54:23 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:54:23 INFO  : Context for 'APU' is selected.
11:54:23 INFO  : System reset is completed.
11:54:26 INFO  : 'after 3000' command is executed.
11:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:54:29 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:54:29 INFO  : Context for 'APU' is selected.
11:54:29 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:54:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:29 INFO  : Context for 'APU' is selected.
11:54:29 INFO  : 'ps7_init' command is executed.
11:54:29 INFO  : 'ps7_post_config' command is executed.
11:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:29 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:29 INFO  : 'con' command is executed.
11:54:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:54:29 INFO  : Disconnected from the channel tcfchan#35.
13:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
13:44:14 INFO  : 'jtag frequency' command is executed.
13:44:14 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:44:14 INFO  : Context for 'APU' is selected.
13:44:14 INFO  : System reset is completed.
13:44:17 INFO  : 'after 3000' command is executed.
13:44:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
13:44:19 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:44:19 INFO  : Context for 'APU' is selected.
13:44:19 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:44:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:19 INFO  : Context for 'APU' is selected.
13:44:20 INFO  : 'ps7_init' command is executed.
13:44:20 INFO  : 'ps7_post_config' command is executed.
13:44:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:20 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:20 INFO  : 'con' command is executed.
13:44:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

13:44:20 INFO  : Disconnected from the channel tcfchan#36.
13:45:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
13:45:58 INFO  : 'jtag frequency' command is executed.
13:45:58 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:58 INFO  : Context for 'APU' is selected.
13:45:58 INFO  : System reset is completed.
13:46:01 INFO  : 'after 3000' command is executed.
13:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
13:46:03 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:46:04 INFO  : Context for 'APU' is selected.
13:46:04 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:46:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:04 INFO  : Context for 'APU' is selected.
13:46:04 INFO  : 'ps7_init' command is executed.
13:46:04 INFO  : 'ps7_post_config' command is executed.
13:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:04 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:04 INFO  : 'con' command is executed.
13:46:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

13:46:04 INFO  : Disconnected from the channel tcfchan#37.
13:51:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
13:51:58 INFO  : 'jtag frequency' command is executed.
13:51:58 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:51:58 INFO  : Context for 'APU' is selected.
13:51:58 INFO  : System reset is completed.
13:52:01 INFO  : 'after 3000' command is executed.
13:52:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
13:52:03 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:52:03 INFO  : Context for 'APU' is selected.
13:52:03 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:52:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:03 INFO  : Context for 'APU' is selected.
13:52:04 INFO  : 'ps7_init' command is executed.
13:52:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
13:52:04 INFO  : 'ps7_post_config' command is executed.
13:52:04 INFO  : 'jtag frequency' command is executed.
13:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:04 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:04 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:04 INFO  : Context for 'APU' is selected.
13:52:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:04 INFO  : System reset is completed.
13:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:07 INFO  : 'after 3000' command is executed.
13:52:07 INFO  : 'con' command is executed.
13:52:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

13:52:07 INFO  : Disconnected from the channel tcfchan#38.
13:52:07 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
13:52:07 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
13:52:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
----------------End of Script----------------

13:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
13:52:15 INFO  : 'jtag frequency' command is executed.
13:52:15 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:15 INFO  : Context for 'APU' is selected.
13:52:16 INFO  : System reset is completed.
13:52:19 INFO  : 'after 3000' command is executed.
13:52:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
13:52:21 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:52:21 INFO  : Context for 'APU' is selected.
13:52:21 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:52:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:21 INFO  : Context for 'APU' is selected.
13:52:21 INFO  : 'ps7_init' command is executed.
13:52:21 INFO  : 'ps7_post_config' command is executed.
13:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:21 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:21 INFO  : 'con' command is executed.
13:52:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

13:52:21 INFO  : Disconnected from the channel tcfchan#39.
13:53:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
13:53:24 INFO  : 'jtag frequency' command is executed.
13:53:24 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:24 INFO  : Context for 'APU' is selected.
13:53:24 INFO  : System reset is completed.
13:53:27 INFO  : 'after 3000' command is executed.
13:53:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
13:53:30 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:53:30 INFO  : Context for 'APU' is selected.
13:53:30 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:53:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:30 INFO  : Context for 'APU' is selected.
13:53:30 INFO  : 'ps7_init' command is executed.
13:53:30 INFO  : 'ps7_post_config' command is executed.
13:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:30 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:30 INFO  : 'con' command is executed.
13:53:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

13:53:30 INFO  : Disconnected from the channel tcfchan#40.
14:00:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:00:35 INFO  : 'jtag frequency' command is executed.
14:00:35 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:00:35 INFO  : Context for 'APU' is selected.
14:00:35 INFO  : System reset is completed.
14:00:38 INFO  : 'after 3000' command is executed.
14:00:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:00:40 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:00:40 INFO  : Context for 'APU' is selected.
14:00:40 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:00:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:40 INFO  : Context for 'APU' is selected.
14:00:41 INFO  : 'ps7_init' command is executed.
14:00:41 INFO  : 'ps7_post_config' command is executed.
14:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:41 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:41 INFO  : 'con' command is executed.
14:00:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:00:41 INFO  : Disconnected from the channel tcfchan#41.
14:02:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:02:41 INFO  : 'jtag frequency' command is executed.
14:02:41 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:41 INFO  : Context for 'APU' is selected.
14:02:41 INFO  : System reset is completed.
14:02:44 INFO  : 'after 3000' command is executed.
14:02:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:02:46 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:02:46 INFO  : Context for 'APU' is selected.
14:02:46 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:02:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:46 INFO  : Context for 'APU' is selected.
14:02:47 INFO  : 'ps7_init' command is executed.
14:02:47 INFO  : 'ps7_post_config' command is executed.
14:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:47 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:47 INFO  : 'con' command is executed.
14:02:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:02:47 INFO  : Disconnected from the channel tcfchan#42.
14:25:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733462699286,  Project:1733453570034
14:25:24 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:25:36 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:25:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:25:40 INFO  : 
14:25:41 INFO  : Updating hardware inferred compiler options for oled_test.
14:25:41 INFO  : Clearing existing target manager status.
14:25:41 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
14:25:41 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
14:25:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:25:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:26:10 INFO  : 'jtag frequency' command is executed.
14:26:10 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:10 INFO  : Context for 'APU' is selected.
14:26:10 INFO  : System reset is completed.
14:26:13 INFO  : 'after 3000' command is executed.
14:26:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:26:15 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:26:15 INFO  : Context for 'APU' is selected.
14:26:15 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:26:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:15 INFO  : Context for 'APU' is selected.
14:26:15 INFO  : 'ps7_init' command is executed.
14:26:15 INFO  : 'ps7_post_config' command is executed.
14:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:16 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:16 INFO  : 'con' command is executed.
14:26:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:26:16 INFO  : Disconnected from the channel tcfchan#43.
14:29:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:29:37 INFO  : 'jtag frequency' command is executed.
14:29:37 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:37 INFO  : Context for 'APU' is selected.
14:29:37 INFO  : System reset is completed.
14:29:40 INFO  : 'after 3000' command is executed.
14:29:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:29:43 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:29:43 INFO  : Context for 'APU' is selected.
14:29:43 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:29:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:43 INFO  : Context for 'APU' is selected.
14:29:43 INFO  : 'ps7_init' command is executed.
14:29:43 INFO  : 'ps7_post_config' command is executed.
14:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:43 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:43 INFO  : 'con' command is executed.
14:29:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:29:43 INFO  : Disconnected from the channel tcfchan#44.
14:33:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:33:59 INFO  : 'jtag frequency' command is executed.
14:33:59 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:59 INFO  : Context for 'APU' is selected.
14:33:59 INFO  : System reset is completed.
14:34:02 INFO  : 'after 3000' command is executed.
14:34:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:34:05 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:34:05 INFO  : Context for 'APU' is selected.
14:34:05 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:05 INFO  : Context for 'APU' is selected.
14:34:05 INFO  : 'ps7_init' command is executed.
14:34:05 INFO  : 'ps7_post_config' command is executed.
14:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:05 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:05 INFO  : 'con' command is executed.
14:34:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:34:05 INFO  : Disconnected from the channel tcfchan#45.
14:36:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:36:31 INFO  : 'jtag frequency' command is executed.
14:36:31 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:31 INFO  : Context for 'APU' is selected.
14:36:32 INFO  : System reset is completed.
14:36:35 INFO  : 'after 3000' command is executed.
14:36:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:36:37 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:36:37 INFO  : Context for 'APU' is selected.
14:36:37 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:36:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:37 INFO  : Context for 'APU' is selected.
14:36:37 INFO  : 'ps7_init' command is executed.
14:36:37 INFO  : 'ps7_post_config' command is executed.
14:36:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:37 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:38 INFO  : 'con' command is executed.
14:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:36:38 INFO  : Disconnected from the channel tcfchan#46.
14:37:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:37:42 INFO  : 'jtag frequency' command is executed.
14:37:42 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:42 INFO  : Context for 'APU' is selected.
14:37:42 INFO  : System reset is completed.
14:37:45 INFO  : 'after 3000' command is executed.
14:37:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:37:47 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:37:47 INFO  : Context for 'APU' is selected.
14:37:47 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:37:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:47 INFO  : Context for 'APU' is selected.
14:37:47 INFO  : 'ps7_init' command is executed.
14:37:47 INFO  : 'ps7_post_config' command is executed.
14:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:48 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:48 INFO  : 'con' command is executed.
14:37:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:37:48 INFO  : Disconnected from the channel tcfchan#47.
14:55:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733464469204,  Project:1733462699286
14:55:27 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:57:50 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:57:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:57:54 INFO  : 
14:57:55 INFO  : Updating hardware inferred compiler options for oled_test.
14:57:55 INFO  : Clearing existing target manager status.
14:57:55 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
14:57:55 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
14:57:55 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:57:57 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:03:06 INFO  : 'jtag frequency' command is executed.
15:03:06 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:06 INFO  : Context for 'APU' is selected.
15:03:06 INFO  : System reset is completed.
15:03:09 INFO  : 'after 3000' command is executed.
15:03:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:03:11 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:03:11 INFO  : Context for 'APU' is selected.
15:03:11 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:03:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:11 INFO  : Context for 'APU' is selected.
15:03:12 INFO  : 'ps7_init' command is executed.
15:03:12 INFO  : 'ps7_post_config' command is executed.
15:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:12 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:12 INFO  : 'con' command is executed.
15:03:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:03:12 INFO  : Disconnected from the channel tcfchan#48.
15:07:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:07:05 INFO  : 'jtag frequency' command is executed.
15:07:05 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:07:06 INFO  : Context for 'APU' is selected.
15:07:06 INFO  : System reset is completed.
15:07:09 INFO  : 'after 3000' command is executed.
15:07:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:07:11 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:07:11 INFO  : Context for 'APU' is selected.
15:07:11 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:07:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:11 INFO  : Context for 'APU' is selected.
15:07:11 INFO  : 'ps7_init' command is executed.
15:07:11 INFO  : 'ps7_post_config' command is executed.
15:07:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:12 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:12 INFO  : 'con' command is executed.
15:07:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:07:12 INFO  : Disconnected from the channel tcfchan#49.
15:08:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:08:03 INFO  : 'jtag frequency' command is executed.
15:08:03 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:03 INFO  : Context for 'APU' is selected.
15:08:03 INFO  : System reset is completed.
15:08:06 INFO  : 'after 3000' command is executed.
15:08:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:08:09 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:08:09 INFO  : Context for 'APU' is selected.
15:08:09 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:08:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:09 INFO  : Context for 'APU' is selected.
15:08:09 INFO  : 'ps7_init' command is executed.
15:08:09 INFO  : 'ps7_post_config' command is executed.
15:08:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:09 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:09 INFO  : 'con' command is executed.
15:08:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:08:09 INFO  : Disconnected from the channel tcfchan#50.
15:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:09:28 INFO  : 'jtag frequency' command is executed.
15:09:28 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:09:28 INFO  : Context for 'APU' is selected.
15:09:28 INFO  : System reset is completed.
15:09:31 INFO  : 'after 3000' command is executed.
15:09:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:09:34 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:09:34 INFO  : Context for 'APU' is selected.
15:09:34 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:09:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:34 INFO  : Context for 'APU' is selected.
15:09:34 INFO  : 'ps7_init' command is executed.
15:09:34 INFO  : 'ps7_post_config' command is executed.
15:09:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:34 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:34 INFO  : 'con' command is executed.
15:09:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:09:34 INFO  : Disconnected from the channel tcfchan#51.
15:24:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733466273939,  Project:1733464469204
15:24:52 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:24:54 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:24:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:24:58 INFO  : 
15:24:58 INFO  : Updating hardware inferred compiler options for oled_test.
15:24:58 INFO  : Clearing existing target manager status.
15:24:58 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
15:24:59 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
15:24:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:25:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:25:37 INFO  : 'jtag frequency' command is executed.
15:25:37 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:38 INFO  : Context for 'APU' is selected.
15:25:38 INFO  : System reset is completed.
15:25:41 INFO  : 'after 3000' command is executed.
15:25:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:25:43 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:25:43 INFO  : Context for 'APU' is selected.
15:25:43 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:25:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:43 INFO  : Context for 'APU' is selected.
15:25:43 INFO  : 'ps7_init' command is executed.
15:25:43 INFO  : 'ps7_post_config' command is executed.
15:25:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:44 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:44 INFO  : 'con' command is executed.
15:25:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:25:44 INFO  : Disconnected from the channel tcfchan#52.
15:26:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:26:53 INFO  : 'jtag frequency' command is executed.
15:26:53 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:53 INFO  : Context for 'APU' is selected.
15:26:53 INFO  : System reset is completed.
15:26:56 INFO  : 'after 3000' command is executed.
15:26:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:26:58 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:26:59 INFO  : Context for 'APU' is selected.
15:26:59 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:26:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:59 INFO  : Context for 'APU' is selected.
15:26:59 INFO  : 'ps7_init' command is executed.
15:26:59 INFO  : 'ps7_post_config' command is executed.
15:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:59 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:59 INFO  : 'con' command is executed.
15:26:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:26:59 INFO  : Disconnected from the channel tcfchan#53.
15:28:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:28:50 INFO  : 'jtag frequency' command is executed.
15:28:50 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:50 INFO  : Context for 'APU' is selected.
15:28:50 INFO  : System reset is completed.
15:28:53 INFO  : 'after 3000' command is executed.
15:28:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:28:55 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:28:55 INFO  : Context for 'APU' is selected.
15:28:55 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:28:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:55 INFO  : Context for 'APU' is selected.
15:28:55 INFO  : 'ps7_init' command is executed.
15:28:55 INFO  : 'ps7_post_config' command is executed.
15:28:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:56 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:56 INFO  : 'con' command is executed.
15:28:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:28:56 INFO  : Disconnected from the channel tcfchan#54.
15:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:30:35 INFO  : 'jtag frequency' command is executed.
15:30:35 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:35 INFO  : Context for 'APU' is selected.
15:30:35 INFO  : System reset is completed.
15:30:38 INFO  : 'after 3000' command is executed.
15:30:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:30:41 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:30:41 INFO  : Context for 'APU' is selected.
15:30:41 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:30:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:41 INFO  : Context for 'APU' is selected.
15:30:41 INFO  : 'ps7_init' command is executed.
15:30:41 INFO  : 'ps7_post_config' command is executed.
15:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:41 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:41 INFO  : 'con' command is executed.
15:30:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:30:41 INFO  : Disconnected from the channel tcfchan#55.
15:32:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:32:25 INFO  : 'jtag frequency' command is executed.
15:32:25 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:32:25 INFO  : Context for 'APU' is selected.
15:32:25 INFO  : System reset is completed.
15:32:28 INFO  : 'after 3000' command is executed.
15:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:32:31 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:32:31 INFO  : Context for 'APU' is selected.
15:32:31 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:32:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:31 INFO  : Context for 'APU' is selected.
15:32:31 INFO  : 'ps7_init' command is executed.
15:32:31 INFO  : 'ps7_post_config' command is executed.
15:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:31 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:31 INFO  : 'con' command is executed.
15:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:32:31 INFO  : Disconnected from the channel tcfchan#56.
15:36:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733466983714,  Project:1733466273939
15:36:36 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:36:38 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:36:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:36:42 INFO  : 
15:36:43 INFO  : Updating hardware inferred compiler options for oled_test.
15:36:43 INFO  : Clearing existing target manager status.
15:36:43 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
15:36:43 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
15:36:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:36:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:37:14 INFO  : 'jtag frequency' command is executed.
15:37:14 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:14 INFO  : Context for 'APU' is selected.
15:37:14 INFO  : System reset is completed.
15:37:17 INFO  : 'after 3000' command is executed.
15:37:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:37:20 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:37:20 INFO  : Context for 'APU' is selected.
15:37:20 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:37:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:20 INFO  : Context for 'APU' is selected.
15:37:20 INFO  : 'ps7_init' command is executed.
15:37:20 INFO  : 'ps7_post_config' command is executed.
15:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:20 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:20 INFO  : 'con' command is executed.
15:37:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:37:20 INFO  : Disconnected from the channel tcfchan#57.
15:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:37:49 INFO  : 'jtag frequency' command is executed.
15:37:49 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:49 INFO  : Context for 'APU' is selected.
15:37:49 INFO  : System reset is completed.
15:37:52 INFO  : 'after 3000' command is executed.
15:37:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:37:54 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:37:54 INFO  : Context for 'APU' is selected.
15:37:54 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:37:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:54 INFO  : Context for 'APU' is selected.
15:37:55 INFO  : 'ps7_init' command is executed.
15:37:55 INFO  : 'ps7_post_config' command is executed.
15:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:55 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:55 INFO  : 'con' command is executed.
15:37:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:37:55 INFO  : Disconnected from the channel tcfchan#58.
15:38:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:38:38 INFO  : 'jtag frequency' command is executed.
15:38:38 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:38:38 INFO  : Context for 'APU' is selected.
15:38:39 INFO  : System reset is completed.
15:38:42 INFO  : 'after 3000' command is executed.
15:38:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:38:44 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:38:44 INFO  : Context for 'APU' is selected.
15:38:44 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:38:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:44 INFO  : Context for 'APU' is selected.
15:38:44 INFO  : 'ps7_init' command is executed.
15:38:44 INFO  : 'ps7_post_config' command is executed.
15:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:44 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:45 INFO  : 'con' command is executed.
15:38:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:38:45 INFO  : Disconnected from the channel tcfchan#59.
15:44:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733467438945,  Project:1733466983714
15:44:16 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:44:18 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:44:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:44:21 INFO  : 
15:44:22 INFO  : Updating hardware inferred compiler options for oled_test.
15:44:22 INFO  : Clearing existing target manager status.
15:44:22 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
15:44:22 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
15:44:23 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:44:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:45:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:45:09 INFO  : 'jtag frequency' command is executed.
15:45:09 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:09 INFO  : Context for 'APU' is selected.
15:45:10 INFO  : System reset is completed.
15:45:13 INFO  : 'after 3000' command is executed.
15:45:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:45:15 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:45:15 INFO  : Context for 'APU' is selected.
15:45:15 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:45:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:15 INFO  : Context for 'APU' is selected.
15:45:15 INFO  : 'ps7_init' command is executed.
15:45:15 INFO  : 'ps7_post_config' command is executed.
15:45:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:15 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:15 INFO  : 'con' command is executed.
15:45:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:45:15 INFO  : Disconnected from the channel tcfchan#60.
15:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:46:01 INFO  : 'jtag frequency' command is executed.
15:46:01 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:46:01 INFO  : Context for 'APU' is selected.
15:46:01 INFO  : System reset is completed.
15:46:04 INFO  : 'after 3000' command is executed.
15:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:46:07 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:46:07 INFO  : Context for 'APU' is selected.
15:46:07 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:46:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:07 INFO  : Context for 'APU' is selected.
15:46:07 INFO  : 'ps7_init' command is executed.
15:46:07 INFO  : 'ps7_post_config' command is executed.
15:46:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:07 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:07 INFO  : 'con' command is executed.
15:46:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:46:07 INFO  : Disconnected from the channel tcfchan#61.
15:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:47:28 INFO  : 'jtag frequency' command is executed.
15:47:28 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:28 INFO  : Context for 'APU' is selected.
15:47:28 INFO  : System reset is completed.
15:47:31 INFO  : 'after 3000' command is executed.
15:47:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:47:34 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:47:34 INFO  : Context for 'APU' is selected.
15:47:34 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:47:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:34 INFO  : Context for 'APU' is selected.
15:47:34 INFO  : 'ps7_init' command is executed.
15:47:34 INFO  : 'ps7_post_config' command is executed.
15:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:34 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:34 INFO  : 'con' command is executed.
15:47:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:47:34 INFO  : Disconnected from the channel tcfchan#62.
15:48:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:48:03 INFO  : 'jtag frequency' command is executed.
15:48:03 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:03 INFO  : Context for 'APU' is selected.
15:48:03 INFO  : System reset is completed.
15:48:06 INFO  : 'after 3000' command is executed.
15:48:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:48:09 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:48:09 INFO  : Context for 'APU' is selected.
15:48:09 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:09 INFO  : Context for 'APU' is selected.
15:48:09 INFO  : 'ps7_init' command is executed.
15:48:09 INFO  : 'ps7_post_config' command is executed.
15:48:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:09 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:09 INFO  : 'con' command is executed.
15:48:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:48:09 INFO  : Disconnected from the channel tcfchan#63.
23:02:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:02:10 INFO  : 'jtag frequency' command is executed.
23:02:10 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:02:11 INFO  : Context for 'APU' is selected.
23:02:11 INFO  : System reset is completed.
23:02:14 INFO  : 'after 3000' command is executed.
23:02:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:02:18 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:02:19 INFO  : Context for 'APU' is selected.
23:02:19 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:02:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:19 INFO  : Context for 'APU' is selected.
23:02:20 INFO  : 'ps7_init' command is executed.
23:02:20 INFO  : 'ps7_post_config' command is executed.
23:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:20 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:20 INFO  : 'con' command is executed.
23:02:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:02:20 INFO  : Disconnected from the channel tcfchan#64.
23:03:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:03:02 INFO  : 'jtag frequency' command is executed.
23:03:02 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:03:02 INFO  : Context for 'APU' is selected.
23:03:02 INFO  : System reset is completed.
23:03:05 INFO  : 'after 3000' command is executed.
23:03:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:03:08 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:03:08 INFO  : Context for 'APU' is selected.
23:03:08 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:03:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:08 INFO  : Context for 'APU' is selected.
23:03:08 INFO  : 'ps7_init' command is executed.
23:03:08 INFO  : 'ps7_post_config' command is executed.
23:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:08 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:08 INFO  : 'con' command is executed.
23:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:03:08 INFO  : Disconnected from the channel tcfchan#65.
23:05:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:05:18 INFO  : 'jtag frequency' command is executed.
23:05:18 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:05:18 INFO  : Context for 'APU' is selected.
23:05:18 INFO  : System reset is completed.
23:05:21 INFO  : 'after 3000' command is executed.
23:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:05:24 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:05:24 INFO  : Context for 'APU' is selected.
23:05:24 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:05:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:24 INFO  : Context for 'APU' is selected.
23:05:24 INFO  : 'ps7_init' command is executed.
23:05:24 INFO  : 'ps7_post_config' command is executed.
23:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:24 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:24 INFO  : 'con' command is executed.
23:05:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:05:24 INFO  : Disconnected from the channel tcfchan#66.
23:05:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:05:52 INFO  : 'jtag frequency' command is executed.
23:05:52 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:05:52 INFO  : Context for 'APU' is selected.
23:05:52 INFO  : System reset is completed.
23:05:55 INFO  : 'after 3000' command is executed.
23:05:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:05:58 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:05:58 INFO  : Context for 'APU' is selected.
23:05:58 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:05:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:58 INFO  : Context for 'APU' is selected.
23:05:58 INFO  : 'ps7_init' command is executed.
23:05:58 INFO  : 'ps7_post_config' command is executed.
23:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:58 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:58 INFO  : 'con' command is executed.
23:05:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:05:58 INFO  : Disconnected from the channel tcfchan#67.
23:07:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:07:08 INFO  : 'jtag frequency' command is executed.
23:07:08 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:07:08 INFO  : Context for 'APU' is selected.
23:07:08 INFO  : System reset is completed.
23:07:11 INFO  : 'after 3000' command is executed.
23:07:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:07:13 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:07:13 INFO  : Context for 'APU' is selected.
23:07:13 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:07:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:13 INFO  : Context for 'APU' is selected.
23:07:13 INFO  : 'ps7_init' command is executed.
23:07:13 INFO  : 'ps7_post_config' command is executed.
23:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:14 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:14 INFO  : 'con' command is executed.
23:07:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:07:14 INFO  : Disconnected from the channel tcfchan#68.
23:23:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733494906394,  Project:1733467438945
23:23:11 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:23:19 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:23:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:23:24 INFO  : 
23:23:24 INFO  : Updating hardware inferred compiler options for oled_test.
23:23:24 INFO  : Clearing existing target manager status.
23:23:24 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
23:23:25 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
23:23:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:23:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:23:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:23:55 INFO  : 'jtag frequency' command is executed.
23:23:55 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:55 INFO  : Context for 'APU' is selected.
23:23:55 INFO  : System reset is completed.
23:23:58 INFO  : 'after 3000' command is executed.
23:23:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:24:01 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:24:01 INFO  : Context for 'APU' is selected.
23:24:01 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:24:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:01 INFO  : Context for 'APU' is selected.
23:24:01 INFO  : 'ps7_init' command is executed.
23:24:01 INFO  : 'ps7_post_config' command is executed.
23:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:01 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:01 INFO  : 'con' command is executed.
23:24:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:24:01 INFO  : Disconnected from the channel tcfchan#69.
23:27:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:27:54 INFO  : 'jtag frequency' command is executed.
23:27:54 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:27:54 INFO  : Context for 'APU' is selected.
23:27:54 INFO  : System reset is completed.
23:27:57 INFO  : 'after 3000' command is executed.
23:27:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:27:59 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:27:59 INFO  : Context for 'APU' is selected.
23:27:59 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:27:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:59 INFO  : Context for 'APU' is selected.
23:27:59 INFO  : 'ps7_init' command is executed.
23:27:59 INFO  : 'ps7_post_config' command is executed.
23:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:00 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:00 INFO  : 'con' command is executed.
23:28:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:28:00 INFO  : Disconnected from the channel tcfchan#70.
23:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:29:22 INFO  : 'jtag frequency' command is executed.
23:29:22 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:29:22 INFO  : Context for 'APU' is selected.
23:29:22 INFO  : System reset is completed.
23:29:25 INFO  : 'after 3000' command is executed.
23:29:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:29:28 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:29:28 INFO  : Context for 'APU' is selected.
23:29:28 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:29:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:28 INFO  : Context for 'APU' is selected.
23:29:28 INFO  : 'ps7_init' command is executed.
23:29:28 INFO  : 'ps7_post_config' command is executed.
23:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:28 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:28 INFO  : 'con' command is executed.
23:29:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:29:28 INFO  : Disconnected from the channel tcfchan#71.
23:30:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:30:19 INFO  : 'jtag frequency' command is executed.
23:30:19 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:30:19 INFO  : Context for 'APU' is selected.
23:30:19 INFO  : System reset is completed.
23:30:22 INFO  : 'after 3000' command is executed.
23:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:30:25 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:30:25 INFO  : Context for 'APU' is selected.
23:30:25 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:30:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:25 INFO  : Context for 'APU' is selected.
23:30:25 INFO  : 'ps7_init' command is executed.
23:30:25 INFO  : 'ps7_post_config' command is executed.
23:30:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:25 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:25 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:25 INFO  : 'con' command is executed.
23:30:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:30:25 INFO  : Disconnected from the channel tcfchan#72.
23:31:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:31:15 INFO  : 'jtag frequency' command is executed.
23:31:15 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:31:15 INFO  : Context for 'APU' is selected.
23:31:15 INFO  : System reset is completed.
23:31:18 INFO  : 'after 3000' command is executed.
23:31:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:31:20 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:31:20 INFO  : Context for 'APU' is selected.
23:31:20 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:31:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:20 INFO  : Context for 'APU' is selected.
23:31:21 INFO  : 'ps7_init' command is executed.
23:31:21 INFO  : 'ps7_post_config' command is executed.
23:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:21 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:21 INFO  : 'con' command is executed.
23:31:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:31:21 INFO  : Disconnected from the channel tcfchan#73.
23:37:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733495809456,  Project:1733494906394
23:37:03 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:37:08 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:37:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:37:13 INFO  : 
23:37:14 INFO  : Updating hardware inferred compiler options for oled_test.
23:37:14 INFO  : Clearing existing target manager status.
23:37:14 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
23:37:14 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
23:37:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:37:16 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:40:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:40:18 INFO  : 'jtag frequency' command is executed.
23:40:18 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:18 INFO  : Context for 'APU' is selected.
23:40:18 INFO  : System reset is completed.
23:40:21 INFO  : 'after 3000' command is executed.
23:40:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:40:24 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:40:24 INFO  : Context for 'APU' is selected.
23:40:24 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:40:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:24 INFO  : Context for 'APU' is selected.
23:40:24 INFO  : 'ps7_init' command is executed.
23:40:24 INFO  : 'ps7_post_config' command is executed.
23:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:24 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:24 INFO  : 'con' command is executed.
23:40:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:40:24 INFO  : Disconnected from the channel tcfchan#74.
23:47:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:47:09 INFO  : 'jtag frequency' command is executed.
23:47:09 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:09 INFO  : Context for 'APU' is selected.
23:47:09 INFO  : System reset is completed.
23:47:12 INFO  : 'after 3000' command is executed.
23:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:47:14 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:47:14 INFO  : Context for 'APU' is selected.
23:47:14 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:47:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:14 INFO  : Context for 'APU' is selected.
23:47:14 INFO  : 'ps7_init' command is executed.
23:47:14 INFO  : 'ps7_post_config' command is executed.
23:47:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:15 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:15 INFO  : 'con' command is executed.
23:47:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:47:15 INFO  : Disconnected from the channel tcfchan#75.
23:48:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:48:14 INFO  : 'jtag frequency' command is executed.
23:48:14 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:14 INFO  : Context for 'APU' is selected.
23:48:14 INFO  : System reset is completed.
23:48:17 INFO  : 'after 3000' command is executed.
23:48:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:48:20 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:48:20 INFO  : Context for 'APU' is selected.
23:48:20 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:48:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:20 INFO  : Context for 'APU' is selected.
23:48:20 INFO  : 'ps7_init' command is executed.
23:48:20 INFO  : 'ps7_post_config' command is executed.
23:48:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:20 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:20 INFO  : 'con' command is executed.
23:48:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:48:20 INFO  : Disconnected from the channel tcfchan#76.
23:59:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:59:44 INFO  : 'jtag frequency' command is executed.
23:59:44 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:44 INFO  : Context for 'APU' is selected.
23:59:44 INFO  : System reset is completed.
23:59:47 INFO  : 'after 3000' command is executed.
23:59:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:59:50 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:59:50 INFO  : Context for 'APU' is selected.
23:59:50 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:59:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:50 INFO  : Context for 'APU' is selected.
23:59:50 INFO  : 'ps7_init' command is executed.
23:59:50 INFO  : 'ps7_post_config' command is executed.
23:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:50 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:50 INFO  : 'con' command is executed.
23:59:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:59:50 INFO  : Disconnected from the channel tcfchan#77.
00:00:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:00:50 INFO  : 'jtag frequency' command is executed.
00:00:50 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:50 INFO  : Context for 'APU' is selected.
00:00:50 INFO  : System reset is completed.
00:00:53 INFO  : 'after 3000' command is executed.
00:00:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:00:55 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:00:56 INFO  : Context for 'APU' is selected.
00:00:56 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:00:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:56 INFO  : Context for 'APU' is selected.
00:00:56 INFO  : 'ps7_init' command is executed.
00:00:56 INFO  : 'ps7_post_config' command is executed.
00:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:56 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:56 INFO  : 'con' command is executed.
00:00:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:00:56 INFO  : Disconnected from the channel tcfchan#78.
00:24:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:24:44 INFO  : 'jtag frequency' command is executed.
00:24:44 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:24:44 INFO  : Context for 'APU' is selected.
00:24:44 INFO  : System reset is completed.
00:24:47 INFO  : 'after 3000' command is executed.
00:24:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:24:49 ERROR : 'fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
00:24:49 INFO  : Issued abort command to xsdb.
00:24:49 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
00:24:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
----------------End of Script----------------

00:28:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:28:23 INFO  : 'jtag frequency' command is executed.
00:28:23 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:23 INFO  : Context for 'APU' is selected.
00:28:23 INFO  : System reset is completed.
00:28:26 INFO  : 'after 3000' command is executed.
00:28:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:28:28 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:28:28 INFO  : Context for 'APU' is selected.
00:28:29 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:28:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:29 INFO  : Context for 'APU' is selected.
00:28:29 INFO  : 'ps7_init' command is executed.
00:28:29 INFO  : 'ps7_post_config' command is executed.
00:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:29 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:29 INFO  : 'con' command is executed.
00:28:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:28:29 INFO  : Disconnected from the channel tcfchan#79.
00:28:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:28:53 INFO  : 'jtag frequency' command is executed.
00:28:53 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:54 INFO  : Context for 'APU' is selected.
00:28:54 INFO  : System reset is completed.
00:28:57 INFO  : 'after 3000' command is executed.
00:28:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:29:00 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:29:01 INFO  : Context for 'APU' is selected.
00:29:01 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:29:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:01 INFO  : Context for 'APU' is selected.
00:29:02 INFO  : 'ps7_init' command is executed.
00:29:02 INFO  : 'ps7_post_config' command is executed.
00:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:02 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:02 INFO  : 'con' command is executed.
00:29:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:29:02 INFO  : Disconnected from the channel tcfchan#80.
01:10:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733501384875,  Project:1733495809456
01:10:57 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:11:08 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:11:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:11:13 INFO  : 
01:11:14 INFO  : Updating hardware inferred compiler options for oled_test.
01:11:14 INFO  : Clearing existing target manager status.
01:11:14 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
01:11:14 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
01:11:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:11:16 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:11:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:11:45 INFO  : 'jtag frequency' command is executed.
01:11:45 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:11:45 INFO  : Context for 'APU' is selected.
01:11:45 INFO  : System reset is completed.
01:11:48 INFO  : 'after 3000' command is executed.
01:11:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:11:51 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:11:51 INFO  : Context for 'APU' is selected.
01:11:51 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:11:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:11:51 INFO  : Context for 'APU' is selected.
01:11:51 INFO  : 'ps7_init' command is executed.
01:11:51 INFO  : 'ps7_post_config' command is executed.
01:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:51 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:11:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:11:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:51 INFO  : 'con' command is executed.
01:11:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:11:51 INFO  : Disconnected from the channel tcfchan#81.
01:13:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:13:16 INFO  : 'jtag frequency' command is executed.
01:13:16 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:13:16 INFO  : Context for 'APU' is selected.
01:13:17 INFO  : System reset is completed.
01:13:20 INFO  : 'after 3000' command is executed.
01:13:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:13:22 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:13:22 INFO  : Context for 'APU' is selected.
01:13:22 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:13:22 INFO  : 'configparams force-mem-access 1' command is executed.
01:13:22 INFO  : Context for 'APU' is selected.
01:13:22 INFO  : 'ps7_init' command is executed.
01:13:22 INFO  : 'ps7_post_config' command is executed.
01:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:22 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:13:22 INFO  : 'configparams force-mem-access 0' command is executed.
01:13:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:23 INFO  : 'con' command is executed.
01:13:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:13:23 INFO  : Disconnected from the channel tcfchan#82.
01:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:18:59 INFO  : 'jtag frequency' command is executed.
01:18:59 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:18:59 INFO  : Context for 'APU' is selected.
01:18:59 INFO  : System reset is completed.
01:19:02 INFO  : 'after 3000' command is executed.
01:19:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:19:05 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:19:05 INFO  : Context for 'APU' is selected.
01:19:05 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:19:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:19:05 INFO  : Context for 'APU' is selected.
01:19:05 INFO  : 'ps7_init' command is executed.
01:19:05 INFO  : 'ps7_post_config' command is executed.
01:19:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:05 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:19:05 INFO  : 'configparams force-mem-access 0' command is executed.
01:19:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:19:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:05 INFO  : 'con' command is executed.
01:19:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:19:05 INFO  : Disconnected from the channel tcfchan#83.
01:28:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733502487246,  Project:1733501384875
01:28:18 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:28:28 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:28:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:28:32 INFO  : 
01:28:33 INFO  : Updating hardware inferred compiler options for oled_test.
01:28:33 INFO  : Clearing existing target manager status.
01:28:33 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
01:28:34 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
01:28:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:28:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:29:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:29:03 INFO  : 'jtag frequency' command is executed.
01:29:03 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:29:03 INFO  : Context for 'APU' is selected.
01:29:03 INFO  : System reset is completed.
01:29:06 INFO  : 'after 3000' command is executed.
01:29:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:29:08 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:29:08 INFO  : Context for 'APU' is selected.
01:29:08 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:29:08 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:08 INFO  : Context for 'APU' is selected.
01:29:09 INFO  : 'ps7_init' command is executed.
01:29:09 INFO  : 'ps7_post_config' command is executed.
01:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:09 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:09 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:09 INFO  : 'con' command is executed.
01:29:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:29:09 INFO  : Disconnected from the channel tcfchan#84.
01:38:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:38:54 INFO  : 'jtag frequency' command is executed.
01:38:54 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:38:54 INFO  : Context for 'APU' is selected.
01:38:54 INFO  : System reset is completed.
01:38:57 INFO  : 'after 3000' command is executed.
01:38:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:39:00 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:39:00 INFO  : Context for 'APU' is selected.
01:39:00 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:39:00 INFO  : 'configparams force-mem-access 1' command is executed.
01:39:00 INFO  : Context for 'APU' is selected.
01:39:00 INFO  : 'ps7_init' command is executed.
01:39:00 INFO  : 'ps7_post_config' command is executed.
01:39:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:00 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:39:00 INFO  : 'configparams force-mem-access 0' command is executed.
01:39:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:39:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:00 INFO  : 'con' command is executed.
01:39:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:39:00 INFO  : Disconnected from the channel tcfchan#85.
01:41:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733503270710,  Project:1733502487246
01:41:21 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:41:23 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:41:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:41:27 INFO  : 
01:41:28 INFO  : Updating hardware inferred compiler options for oled_test.
01:41:28 INFO  : Clearing existing target manager status.
01:41:28 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
01:41:29 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
01:41:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:41:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:42:02 INFO  : 'jtag frequency' command is executed.
01:42:02 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:42:02 INFO  : Context for 'APU' is selected.
01:42:03 INFO  : System reset is completed.
01:42:06 INFO  : 'after 3000' command is executed.
01:42:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:42:08 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:42:08 INFO  : Context for 'APU' is selected.
01:42:08 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:42:08 INFO  : 'configparams force-mem-access 1' command is executed.
01:42:08 INFO  : Context for 'APU' is selected.
01:42:08 INFO  : 'ps7_init' command is executed.
01:42:08 INFO  : 'ps7_post_config' command is executed.
01:42:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:09 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:42:09 INFO  : 'configparams force-mem-access 0' command is executed.
01:42:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:09 INFO  : 'con' command is executed.
01:42:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:42:09 INFO  : Disconnected from the channel tcfchan#86.
01:45:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733503524797,  Project:1733503270710
01:45:36 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:45:41 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:45:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:45:45 INFO  : 
01:45:46 INFO  : Updating hardware inferred compiler options for oled_test.
01:45:46 INFO  : Clearing existing target manager status.
01:45:46 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
01:45:46 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
01:45:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:45:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:51:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:51:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:51:58 INFO  : 'jtag frequency' command is executed.
01:51:58 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:51:58 INFO  : Context for 'APU' is selected.
01:51:58 INFO  : System reset is completed.
01:52:01 INFO  : 'after 3000' command is executed.
01:52:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:52:03 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:52:03 INFO  : Context for 'APU' is selected.
01:52:03 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:52:03 INFO  : 'configparams force-mem-access 1' command is executed.
01:52:03 INFO  : Context for 'APU' is selected.
01:52:04 INFO  : 'ps7_init' command is executed.
01:52:04 INFO  : 'ps7_post_config' command is executed.
01:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:04 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:52:04 INFO  : 'configparams force-mem-access 0' command is executed.
01:52:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:04 INFO  : 'con' command is executed.
01:52:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:52:04 INFO  : Disconnected from the channel tcfchan#87.
01:58:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:58:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:58:31 INFO  : 'jtag frequency' command is executed.
01:58:31 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:58:31 INFO  : Context for 'APU' is selected.
01:58:31 INFO  : System reset is completed.
01:58:34 INFO  : 'after 3000' command is executed.
01:58:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:58:37 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:58:37 INFO  : Context for 'APU' is selected.
01:58:37 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:58:37 INFO  : 'configparams force-mem-access 1' command is executed.
01:58:37 INFO  : Context for 'APU' is selected.
01:58:37 INFO  : 'ps7_init' command is executed.
01:58:37 INFO  : 'ps7_post_config' command is executed.
01:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:37 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:58:37 INFO  : 'configparams force-mem-access 0' command is executed.
01:58:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:37 INFO  : 'con' command is executed.
01:58:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:58:37 INFO  : Disconnected from the channel tcfchan#88.
01:59:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:59:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:59:10 INFO  : 'jtag frequency' command is executed.
01:59:10 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:59:10 INFO  : Context for 'APU' is selected.
01:59:10 INFO  : System reset is completed.
01:59:13 INFO  : 'after 3000' command is executed.
01:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:59:16 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:59:16 INFO  : Context for 'APU' is selected.
01:59:16 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:59:16 INFO  : 'configparams force-mem-access 1' command is executed.
01:59:16 INFO  : Context for 'APU' is selected.
01:59:16 INFO  : 'ps7_init' command is executed.
01:59:16 INFO  : 'ps7_post_config' command is executed.
01:59:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:16 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:59:16 INFO  : 'configparams force-mem-access 0' command is executed.
01:59:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:59:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:16 INFO  : 'con' command is executed.
01:59:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:59:16 INFO  : Disconnected from the channel tcfchan#89.
01:59:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:59:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:59:51 INFO  : 'jtag frequency' command is executed.
01:59:51 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:59:51 INFO  : Context for 'APU' is selected.
01:59:52 INFO  : System reset is completed.
01:59:55 INFO  : 'after 3000' command is executed.
01:59:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:59:57 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:59:57 INFO  : Context for 'APU' is selected.
01:59:57 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:59:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:59:57 INFO  : Context for 'APU' is selected.
01:59:57 INFO  : 'ps7_init' command is executed.
01:59:57 INFO  : 'ps7_post_config' command is executed.
01:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:57 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/spi_test/Debug/spi_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:59:57 INFO  : 'configparams force-mem-access 0' command is executed.
01:59:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/spi_test/Debug/spi_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:57 INFO  : 'con' command is executed.
01:59:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:59:57 INFO  : Disconnected from the channel tcfchan#90.
02:01:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:01:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:01:12 INFO  : 'jtag frequency' command is executed.
02:01:12 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:01:12 INFO  : Context for 'APU' is selected.
02:01:12 INFO  : System reset is completed.
02:01:15 INFO  : 'after 3000' command is executed.
02:01:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:01:17 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:01:17 INFO  : Context for 'APU' is selected.
02:01:17 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:01:17 INFO  : 'configparams force-mem-access 1' command is executed.
02:01:17 INFO  : Context for 'APU' is selected.
02:01:18 INFO  : 'ps7_init' command is executed.
02:01:18 INFO  : 'ps7_post_config' command is executed.
02:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:18 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/spi_test/Debug/spi_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:01:18 INFO  : 'configparams force-mem-access 0' command is executed.
02:01:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/spi_test/Debug/spi_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:18 INFO  : 'con' command is executed.
02:01:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:01:18 INFO  : Disconnected from the channel tcfchan#91.
02:03:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:03:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:03:59 INFO  : 'jtag frequency' command is executed.
02:03:59 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:03:59 INFO  : Context for 'APU' is selected.
02:03:59 INFO  : System reset is completed.
02:04:02 INFO  : 'after 3000' command is executed.
02:04:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:04:05 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:04:05 INFO  : Context for 'APU' is selected.
02:04:05 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:04:05 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:05 INFO  : Context for 'APU' is selected.
02:04:05 INFO  : 'ps7_init' command is executed.
02:04:05 INFO  : 'ps7_post_config' command is executed.
02:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:05 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:05 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:05 INFO  : 'con' command is executed.
02:04:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:04:05 INFO  : Disconnected from the channel tcfchan#92.
02:09:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733504940786,  Project:1733503524797
02:09:25 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:09:27 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:09:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:09:31 INFO  : 
02:09:32 INFO  : Updating hardware inferred compiler options for oled_test.
02:09:32 INFO  : Clearing existing target manager status.
02:09:32 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
02:09:33 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
02:09:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:09:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:10:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:10:20 INFO  : 'jtag frequency' command is executed.
02:10:20 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:10:20 INFO  : Context for 'APU' is selected.
02:10:20 INFO  : System reset is completed.
02:10:23 INFO  : 'after 3000' command is executed.
02:10:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:10:26 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:10:26 INFO  : Context for 'APU' is selected.
02:10:26 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:10:26 INFO  : 'configparams force-mem-access 1' command is executed.
02:10:26 INFO  : Context for 'APU' is selected.
02:10:26 INFO  : 'ps7_init' command is executed.
02:10:26 INFO  : 'ps7_post_config' command is executed.
02:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:26 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:10:26 INFO  : 'configparams force-mem-access 0' command is executed.
02:10:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:26 INFO  : 'con' command is executed.
02:10:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:10:26 INFO  : Disconnected from the channel tcfchan#93.
02:16:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733505360755,  Project:1733504940786
02:16:11 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:16:14 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:16:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:16:17 INFO  : 
02:16:18 INFO  : Updating hardware inferred compiler options for oled_test.
02:16:18 INFO  : Clearing existing target manager status.
02:16:18 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
02:16:19 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
02:16:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:16:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:16:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:16:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:16:48 INFO  : 'jtag frequency' command is executed.
02:16:48 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:16:48 INFO  : Context for 'APU' is selected.
02:16:48 INFO  : System reset is completed.
02:16:51 INFO  : 'after 3000' command is executed.
02:16:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:16:53 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:16:53 INFO  : Context for 'APU' is selected.
02:16:53 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:16:53 INFO  : 'configparams force-mem-access 1' command is executed.
02:16:53 INFO  : Context for 'APU' is selected.
02:16:54 INFO  : 'ps7_init' command is executed.
02:16:54 INFO  : 'ps7_post_config' command is executed.
02:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:16:54 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:16:54 INFO  : 'configparams force-mem-access 0' command is executed.
02:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:16:54 INFO  : 'con' command is executed.
02:16:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:16:54 INFO  : Disconnected from the channel tcfchan#94.
02:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:17:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:17:48 INFO  : 'jtag frequency' command is executed.
02:17:48 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:17:48 INFO  : Context for 'APU' is selected.
02:17:48 INFO  : System reset is completed.
02:17:51 INFO  : 'after 3000' command is executed.
02:17:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:17:54 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:17:54 INFO  : Context for 'APU' is selected.
02:17:54 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:17:54 INFO  : 'configparams force-mem-access 1' command is executed.
02:17:54 INFO  : Context for 'APU' is selected.
02:17:54 INFO  : 'ps7_init' command is executed.
02:17:54 INFO  : 'ps7_post_config' command is executed.
02:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:17:54 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:17:54 INFO  : 'configparams force-mem-access 0' command is executed.
02:17:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:17:54 INFO  : 'con' command is executed.
02:17:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:17:54 INFO  : Disconnected from the channel tcfchan#95.
02:18:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:18:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:18:11 INFO  : 'jtag frequency' command is executed.
02:18:11 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:18:11 INFO  : Context for 'APU' is selected.
02:18:12 INFO  : System reset is completed.
02:18:15 INFO  : 'after 3000' command is executed.
02:18:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:18:17 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:18:17 INFO  : Context for 'APU' is selected.
02:18:17 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:18:17 INFO  : 'configparams force-mem-access 1' command is executed.
02:18:17 INFO  : Context for 'APU' is selected.
02:18:17 INFO  : 'ps7_init' command is executed.
02:18:17 INFO  : 'ps7_post_config' command is executed.
02:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:17 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:18:17 INFO  : 'configparams force-mem-access 0' command is executed.
02:18:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:17 INFO  : 'con' command is executed.
02:18:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:18:18 INFO  : Disconnected from the channel tcfchan#96.
02:18:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:18:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:18:26 INFO  : 'jtag frequency' command is executed.
02:18:26 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:18:26 INFO  : Context for 'APU' is selected.
02:18:26 INFO  : System reset is completed.
02:18:29 INFO  : 'after 3000' command is executed.
02:18:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:18:31 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:18:31 INFO  : Context for 'APU' is selected.
02:18:31 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:18:31 INFO  : 'configparams force-mem-access 1' command is executed.
02:18:31 INFO  : Context for 'APU' is selected.
02:18:32 INFO  : 'ps7_init' command is executed.
02:18:32 INFO  : 'ps7_post_config' command is executed.
02:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:32 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:18:32 INFO  : 'configparams force-mem-access 0' command is executed.
02:18:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:32 INFO  : 'con' command is executed.
02:18:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:18:32 INFO  : Disconnected from the channel tcfchan#97.
02:18:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:18:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:18:39 INFO  : 'jtag frequency' command is executed.
02:18:39 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:18:39 INFO  : Context for 'APU' is selected.
02:18:39 INFO  : System reset is completed.
02:18:42 INFO  : 'after 3000' command is executed.
02:18:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:18:45 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:18:45 INFO  : Context for 'APU' is selected.
02:18:45 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:18:45 INFO  : 'configparams force-mem-access 1' command is executed.
02:18:45 INFO  : Context for 'APU' is selected.
02:18:45 INFO  : 'ps7_init' command is executed.
02:18:45 INFO  : 'ps7_post_config' command is executed.
02:18:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:45 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:18:45 INFO  : 'configparams force-mem-access 0' command is executed.
02:18:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:18:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:45 INFO  : 'con' command is executed.
02:18:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:18:45 INFO  : Disconnected from the channel tcfchan#98.
02:18:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:19:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:19:00 INFO  : 'jtag frequency' command is executed.
02:19:00 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:19:00 INFO  : Context for 'APU' is selected.
02:19:00 INFO  : System reset is completed.
02:19:03 INFO  : 'after 3000' command is executed.
02:19:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:19:06 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:19:06 INFO  : Context for 'APU' is selected.
02:19:06 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
02:19:06 INFO  : Context for 'APU' is selected.
02:19:06 INFO  : 'ps7_init' command is executed.
02:19:06 INFO  : 'ps7_post_config' command is executed.
02:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:06 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:19:06 INFO  : 'configparams force-mem-access 0' command is executed.
02:19:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:06 INFO  : 'con' command is executed.
02:19:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:19:06 INFO  : Disconnected from the channel tcfchan#99.
02:19:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:19:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:19:45 INFO  : 'jtag frequency' command is executed.
02:19:45 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:19:45 INFO  : Context for 'APU' is selected.
02:19:45 INFO  : System reset is completed.
02:19:48 INFO  : 'after 3000' command is executed.
02:19:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:19:51 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:19:51 INFO  : Context for 'APU' is selected.
02:19:51 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:19:51 INFO  : 'configparams force-mem-access 1' command is executed.
02:19:51 INFO  : Context for 'APU' is selected.
02:19:51 INFO  : 'ps7_init' command is executed.
02:19:51 INFO  : 'ps7_post_config' command is executed.
02:19:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:51 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:19:51 INFO  : 'configparams force-mem-access 0' command is executed.
02:19:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:19:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:51 INFO  : 'con' command is executed.
02:19:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:19:51 INFO  : Disconnected from the channel tcfchan#100.
02:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:20:12 INFO  : 'jtag frequency' command is executed.
02:20:12 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:20:12 INFO  : Context for 'APU' is selected.
02:20:12 INFO  : System reset is completed.
02:20:16 INFO  : 'after 3000' command is executed.
02:20:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:20:18 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:20:18 INFO  : Context for 'APU' is selected.
02:20:18 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:20:18 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:18 INFO  : Context for 'APU' is selected.
02:20:18 INFO  : 'ps7_init' command is executed.
02:20:18 INFO  : 'ps7_post_config' command is executed.
02:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:18 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:20:18 INFO  : 'configparams force-mem-access 0' command is executed.
02:20:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:18 INFO  : 'con' command is executed.
02:20:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:20:18 INFO  : Disconnected from the channel tcfchan#101.
10:10:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733620174493,  Project:1733505360755
10:10:24 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:10:29 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:10:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:10:33 INFO  : 
10:10:34 INFO  : Updating hardware inferred compiler options for oled_test.
10:10:34 INFO  : Clearing existing target manager status.
10:10:34 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
10:10:35 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
10:10:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:10:36 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:11:06 INFO  : 'jtag frequency' command is executed.
10:11:06 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:11:06 INFO  : Context for 'APU' is selected.
10:11:06 INFO  : System reset is completed.
10:11:09 INFO  : 'after 3000' command is executed.
10:11:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:11:12 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:11:12 INFO  : Context for 'APU' is selected.
10:11:12 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:11:12 INFO  : 'configparams force-mem-access 1' command is executed.
10:11:12 INFO  : Context for 'APU' is selected.
10:11:12 INFO  : 'ps7_init' command is executed.
10:11:12 INFO  : 'ps7_post_config' command is executed.
10:11:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:12 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:12 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:12 INFO  : 'con' command is executed.
10:11:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:11:12 INFO  : Disconnected from the channel tcfchan#102.
11:39:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:39:30 INFO  : 'jtag frequency' command is executed.
11:39:30 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:30 INFO  : Context for 'APU' is selected.
11:39:30 INFO  : System reset is completed.
11:39:33 INFO  : 'after 3000' command is executed.
11:39:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:39:36 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:39:36 INFO  : Context for 'APU' is selected.
11:39:36 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:39:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:36 INFO  : Context for 'APU' is selected.
11:39:36 INFO  : 'ps7_init' command is executed.
11:39:36 INFO  : 'ps7_post_config' command is executed.
11:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:36 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:36 INFO  : 'con' command is executed.
11:39:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:39:36 INFO  : Disconnected from the channel tcfchan#103.
11:39:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:40:00 INFO  : 'jtag frequency' command is executed.
11:40:00 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:40:00 INFO  : Context for 'APU' is selected.
11:40:00 INFO  : System reset is completed.
11:40:03 INFO  : 'after 3000' command is executed.
11:40:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:40:05 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:40:05 INFO  : Context for 'APU' is selected.
11:40:05 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:40:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:05 INFO  : Context for 'APU' is selected.
11:40:06 INFO  : 'ps7_init' command is executed.
11:40:06 INFO  : 'ps7_post_config' command is executed.
11:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:06 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:06 INFO  : 'con' command is executed.
11:40:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:40:06 INFO  : Disconnected from the channel tcfchan#104.
14:39:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733636370922,  Project:1733620174493
14:39:43 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:40:26 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:40:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:40:31 INFO  : 
14:40:32 INFO  : Updating hardware inferred compiler options for oled_test.
14:40:32 INFO  : Clearing existing target manager status.
14:40:32 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
14:40:33 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
14:40:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:40:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:41:07 INFO  : 'jtag frequency' command is executed.
14:41:07 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:07 INFO  : Context for 'APU' is selected.
14:41:07 INFO  : System reset is completed.
14:41:10 INFO  : 'after 3000' command is executed.
14:41:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:41:13 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:41:13 INFO  : Context for 'APU' is selected.
14:41:13 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:41:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:13 INFO  : Context for 'APU' is selected.
14:41:13 INFO  : 'ps7_init' command is executed.
14:41:13 INFO  : 'ps7_post_config' command is executed.
14:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:13 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:13 INFO  : 'con' command is executed.
14:41:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:41:13 INFO  : Disconnected from the channel tcfchan#105.
14:46:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733636770890,  Project:1733636370922
14:46:19 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:46:26 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:46:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:46:31 INFO  : 
14:46:32 INFO  : Updating hardware inferred compiler options for oled_test.
14:46:32 INFO  : Clearing existing target manager status.
14:46:32 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
14:46:32 INFO  : Closing and re-opening the MSS file of ther project oled_test_bsp
14:46:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:46:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:47:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:47:04 INFO  : 'jtag frequency' command is executed.
14:47:04 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:04 INFO  : Context for 'APU' is selected.
14:47:04 INFO  : System reset is completed.
14:47:07 INFO  : 'after 3000' command is executed.
14:47:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:47:10 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:47:10 INFO  : Context for 'APU' is selected.
14:47:10 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:47:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:10 INFO  : Context for 'APU' is selected.
14:47:10 INFO  : 'ps7_init' command is executed.
14:47:10 INFO  : 'ps7_post_config' command is executed.
14:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:10 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:11 INFO  : 'con' command is executed.
14:47:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:47:11 INFO  : Disconnected from the channel tcfchan#106.
14:47:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:47:33 INFO  : 'jtag frequency' command is executed.
14:47:33 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:33 INFO  : Context for 'APU' is selected.
14:47:33 INFO  : System reset is completed.
14:47:36 INFO  : 'after 3000' command is executed.
14:47:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:47:38 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:47:38 INFO  : Context for 'APU' is selected.
14:47:38 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:47:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:38 INFO  : Context for 'APU' is selected.
14:47:38 INFO  : 'ps7_init' command is executed.
14:47:38 INFO  : 'ps7_post_config' command is executed.
14:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:39 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:39 INFO  : 'con' command is executed.
14:47:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:47:39 INFO  : Disconnected from the channel tcfchan#107.
14:50:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:50:28 INFO  : 'jtag frequency' command is executed.
14:50:28 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:28 INFO  : Context for 'APU' is selected.
14:50:29 INFO  : System reset is completed.
14:50:32 INFO  : 'after 3000' command is executed.
14:50:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:50:35 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:50:36 INFO  : Context for 'APU' is selected.
14:50:36 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:50:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:37 INFO  : Context for 'APU' is selected.
14:50:37 INFO  : 'ps7_init' command is executed.
14:50:37 INFO  : 'ps7_post_config' command is executed.
14:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:37 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:37 INFO  : 'con' command is executed.
14:50:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:50:37 INFO  : Disconnected from the channel tcfchan#108.
14:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:50:48 INFO  : 'jtag frequency' command is executed.
14:50:48 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:48 INFO  : Context for 'APU' is selected.
14:50:48 INFO  : System reset is completed.
14:50:51 INFO  : 'after 3000' command is executed.
14:50:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:50:53 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:50:53 INFO  : Context for 'APU' is selected.
14:50:53 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:50:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:53 INFO  : Context for 'APU' is selected.
14:50:54 INFO  : 'ps7_init' command is executed.
14:50:54 INFO  : 'ps7_post_config' command is executed.
14:50:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:54 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:54 INFO  : 'con' command is executed.
14:50:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:50:54 INFO  : Disconnected from the channel tcfchan#109.
03:10:34 INFO  : Registering command handlers for SDK TCF services
03:10:34 INFO  : Launching XSCT server: xsct.bat -interactive F:\01_SoC\myOLEDrgb_SW\myOLEDrgb_SW.sdk\temp_xsdb_launch_script.tcl
03:10:36 INFO  : XSCT server has started successfully.
03:10:36 INFO  : Successfully done setting XSCT server connection channel  
03:10:38 INFO  : Successfully done setting SDK workspace  
03:10:38 INFO  : Processing command line option -hwspec F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf.
03:10:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
03:24:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:25:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:25:01 INFO  : 'jtag frequency' command is executed.
03:25:01 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:25:01 INFO  : Context for 'APU' is selected.
03:25:02 INFO  : System reset is completed.
03:25:05 INFO  : 'after 3000' command is executed.
03:25:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:25:08 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:25:09 INFO  : Context for 'APU' is selected.
03:25:09 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:25:09 INFO  : 'configparams force-mem-access 1' command is executed.
03:25:10 INFO  : Context for 'APU' is selected.
03:25:10 INFO  : 'ps7_init' command is executed.
03:25:10 INFO  : 'ps7_post_config' command is executed.
03:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:25:10 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:25:10 INFO  : 'configparams force-mem-access 0' command is executed.
03:25:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:25:10 INFO  : 'con' command is executed.
03:25:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:25:10 INFO  : Disconnected from the channel tcfchan#1.
03:25:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:25:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:25:29 INFO  : 'jtag frequency' command is executed.
03:25:29 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:25:29 INFO  : Context for 'APU' is selected.
03:25:29 INFO  : System reset is completed.
03:25:32 INFO  : 'after 3000' command is executed.
03:25:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:25:35 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:25:35 INFO  : Context for 'APU' is selected.
03:25:36 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:25:36 INFO  : 'configparams force-mem-access 1' command is executed.
03:25:36 INFO  : Context for 'APU' is selected.
03:25:36 INFO  : 'ps7_init' command is executed.
03:25:36 INFO  : 'ps7_post_config' command is executed.
03:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:25:36 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:25:36 INFO  : 'configparams force-mem-access 0' command is executed.
03:25:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:25:36 INFO  : 'con' command is executed.
03:25:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:25:36 INFO  : Disconnected from the channel tcfchan#2.
03:51:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733683856102,  Project:1733636770890
03:51:33 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:51:51 INFO  : Copied contents of F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
03:51:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:51:55 INFO  : 
03:51:55 INFO  : Updating hardware inferred compiler options for oled_test.
03:51:55 INFO  : Clearing existing target manager status.
03:52:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:52:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:52:14 INFO  : 'jtag frequency' command is executed.
03:52:14 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:52:14 INFO  : Context for 'APU' is selected.
03:52:14 INFO  : System reset is completed.
03:52:17 INFO  : 'after 3000' command is executed.
03:52:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:52:20 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:52:20 INFO  : Context for 'APU' is selected.
03:52:20 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:52:20 INFO  : 'configparams force-mem-access 1' command is executed.
03:52:20 INFO  : Context for 'APU' is selected.
03:52:20 INFO  : 'ps7_init' command is executed.
03:52:20 INFO  : 'ps7_post_config' command is executed.
03:52:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:52:20 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:52:20 INFO  : 'configparams force-mem-access 0' command is executed.
03:52:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:52:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:52:20 INFO  : 'con' command is executed.
03:52:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:52:20 INFO  : Disconnected from the channel tcfchan#3.
03:53:04 INFO  : Registering command handlers for SDK TCF services
03:53:04 INFO  : Launching XSCT server: xsct.bat -interactive F:\01_SoC\myOLEDrgb_SW\myOLEDrgb_SW.sdk\temp_xsdb_launch_script.tcl
03:53:06 INFO  : XSCT server has started successfully.
03:53:08 INFO  : Successfully done setting XSCT server connection channel  
03:53:08 INFO  : Successfully done setting SDK workspace  
03:53:08 INFO  : Processing command line option -hwspec F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf.
03:53:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
03:53:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:54:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:54:01 INFO  : 'jtag frequency' command is executed.
03:54:01 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:54:02 INFO  : Context for 'APU' is selected.
03:54:02 INFO  : System reset is completed.
03:54:05 INFO  : 'after 3000' command is executed.
03:54:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:54:08 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:54:09 INFO  : Context for 'APU' is selected.
03:54:09 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:54:09 INFO  : 'configparams force-mem-access 1' command is executed.
03:54:10 INFO  : Context for 'APU' is selected.
03:54:10 INFO  : 'ps7_init' command is executed.
03:54:10 INFO  : 'ps7_post_config' command is executed.
03:54:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:10 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:54:10 INFO  : 'configparams force-mem-access 0' command is executed.
03:54:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:54:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:10 INFO  : 'con' command is executed.
03:54:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:54:10 INFO  : Disconnected from the channel tcfchan#1.
03:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:54:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:54:30 INFO  : 'jtag frequency' command is executed.
03:54:30 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:54:31 INFO  : Context for 'APU' is selected.
03:54:31 INFO  : System reset is completed.
03:54:34 INFO  : 'after 3000' command is executed.
03:54:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:54:37 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:54:38 INFO  : Context for 'APU' is selected.
03:54:39 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:54:39 INFO  : 'configparams force-mem-access 1' command is executed.
03:54:39 INFO  : Context for 'APU' is selected.
03:54:39 INFO  : 'ps7_init' command is executed.
03:54:39 INFO  : 'ps7_post_config' command is executed.
03:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:39 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:54:39 INFO  : 'configparams force-mem-access 0' command is executed.
03:54:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:39 INFO  : 'con' command is executed.
03:54:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:54:39 INFO  : Disconnected from the channel tcfchan#2.
03:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:54:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:54:51 INFO  : 'jtag frequency' command is executed.
03:54:51 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:54:51 INFO  : Context for 'APU' is selected.
03:54:51 INFO  : System reset is completed.
03:54:54 INFO  : 'after 3000' command is executed.
03:54:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:54:56 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:54:56 INFO  : Context for 'APU' is selected.
03:54:57 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:54:57 INFO  : 'configparams force-mem-access 1' command is executed.
03:54:57 INFO  : Context for 'APU' is selected.
03:54:58 INFO  : 'ps7_init' command is executed.
03:54:58 INFO  : 'ps7_post_config' command is executed.
03:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:58 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:54:58 INFO  : 'configparams force-mem-access 0' command is executed.
03:54:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:58 INFO  : 'con' command is executed.
03:54:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:54:58 INFO  : Disconnected from the channel tcfchan#3.
03:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:56:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:56:30 INFO  : 'jtag frequency' command is executed.
03:56:30 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:56:31 INFO  : Context for 'APU' is selected.
03:56:31 INFO  : System reset is completed.
03:56:34 INFO  : 'after 3000' command is executed.
03:56:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:56:37 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:56:38 INFO  : Context for 'APU' is selected.
03:56:39 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:56:39 INFO  : 'configparams force-mem-access 1' command is executed.
03:56:39 INFO  : Context for 'APU' is selected.
03:56:39 INFO  : 'ps7_init' command is executed.
03:56:39 INFO  : 'ps7_post_config' command is executed.
03:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:39 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:56:39 INFO  : 'configparams force-mem-access 0' command is executed.
03:56:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:39 INFO  : 'con' command is executed.
03:56:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:56:39 INFO  : Disconnected from the channel tcfchan#4.
03:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:57:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:57:33 INFO  : 'jtag frequency' command is executed.
03:57:33 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:57:33 INFO  : Context for 'APU' is selected.
03:57:34 INFO  : System reset is completed.
03:57:37 INFO  : 'after 3000' command is executed.
03:57:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:57:40 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:57:41 INFO  : Context for 'APU' is selected.
03:57:42 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:57:42 INFO  : 'configparams force-mem-access 1' command is executed.
03:57:42 INFO  : Context for 'APU' is selected.
03:57:42 INFO  : 'ps7_init' command is executed.
03:57:42 INFO  : 'ps7_post_config' command is executed.
03:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:42 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:57:42 INFO  : 'configparams force-mem-access 0' command is executed.
03:57:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:42 INFO  : 'con' command is executed.
03:57:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:57:42 INFO  : Disconnected from the channel tcfchan#5.
03:58:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:58:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:58:19 INFO  : 'jtag frequency' command is executed.
03:58:19 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:58:19 INFO  : Context for 'APU' is selected.
03:58:19 INFO  : System reset is completed.
03:58:22 INFO  : 'after 3000' command is executed.
03:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:58:24 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:58:24 INFO  : Context for 'APU' is selected.
03:58:25 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
03:58:25 INFO  : Context for 'APU' is selected.
03:58:25 INFO  : 'ps7_init' command is executed.
03:58:25 INFO  : 'ps7_post_config' command is executed.
03:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:58:25 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:58:25 INFO  : 'configparams force-mem-access 0' command is executed.
03:58:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:58:25 INFO  : 'con' command is executed.
03:58:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:58:25 INFO  : Disconnected from the channel tcfchan#6.
04:00:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:00:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:00:04 INFO  : 'jtag frequency' command is executed.
04:00:04 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:00:04 INFO  : Context for 'APU' is selected.
04:00:04 INFO  : System reset is completed.
04:00:07 INFO  : 'after 3000' command is executed.
04:00:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:00:10 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:00:10 INFO  : Context for 'APU' is selected.
04:00:11 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:00:11 INFO  : 'configparams force-mem-access 1' command is executed.
04:00:11 INFO  : Context for 'APU' is selected.
04:00:11 INFO  : 'ps7_init' command is executed.
04:00:11 INFO  : 'ps7_post_config' command is executed.
04:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:00:11 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:00:11 INFO  : 'configparams force-mem-access 0' command is executed.
04:00:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:00:11 INFO  : 'con' command is executed.
04:00:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:00:11 INFO  : Disconnected from the channel tcfchan#7.
04:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:03:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:03:25 INFO  : 'jtag frequency' command is executed.
04:03:25 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:03:25 INFO  : Context for 'APU' is selected.
04:03:25 INFO  : System reset is completed.
04:03:28 INFO  : 'after 3000' command is executed.
04:03:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:03:30 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:03:30 INFO  : Context for 'APU' is selected.
04:03:31 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:03:31 INFO  : 'configparams force-mem-access 1' command is executed.
04:03:31 INFO  : Context for 'APU' is selected.
04:03:32 INFO  : 'ps7_init' command is executed.
04:03:32 INFO  : 'ps7_post_config' command is executed.
04:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:03:32 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:03:32 INFO  : 'configparams force-mem-access 0' command is executed.
04:03:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:03:32 INFO  : 'con' command is executed.
04:03:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:03:32 INFO  : Disconnected from the channel tcfchan#8.
04:04:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:04:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:04:02 INFO  : 'jtag frequency' command is executed.
04:04:02 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:04:02 INFO  : Context for 'APU' is selected.
04:04:02 INFO  : System reset is completed.
04:04:05 INFO  : 'after 3000' command is executed.
04:04:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:04:07 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:04:07 INFO  : Context for 'APU' is selected.
04:04:08 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:04:08 INFO  : 'configparams force-mem-access 1' command is executed.
04:04:08 INFO  : Context for 'APU' is selected.
04:04:08 INFO  : 'ps7_init' command is executed.
04:04:08 INFO  : 'ps7_post_config' command is executed.
04:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:04:09 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:04:09 INFO  : 'configparams force-mem-access 0' command is executed.
04:04:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:04:09 INFO  : 'con' command is executed.
04:04:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:04:09 INFO  : Disconnected from the channel tcfchan#9.
04:04:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:04:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:04:45 INFO  : 'jtag frequency' command is executed.
04:04:45 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:04:45 INFO  : Context for 'APU' is selected.
04:04:45 INFO  : System reset is completed.
04:04:48 INFO  : 'after 3000' command is executed.
04:04:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:04:50 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:04:51 INFO  : Context for 'APU' is selected.
04:04:51 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:04:51 INFO  : 'configparams force-mem-access 1' command is executed.
04:04:51 INFO  : Context for 'APU' is selected.
04:04:52 INFO  : 'ps7_init' command is executed.
04:04:52 INFO  : 'ps7_post_config' command is executed.
04:04:52 INFO  : 'configparams force-mem-access 0' command is executed.
04:04:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

04:04:52 INFO  : Disconnected from the channel tcfchan#10.
04:05:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:05:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:05:01 INFO  : 'jtag frequency' command is executed.
04:05:01 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:05:01 INFO  : Context for 'APU' is selected.
04:05:01 INFO  : System reset is completed.
04:05:04 INFO  : 'after 3000' command is executed.
04:05:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:05:06 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:05:06 INFO  : Context for 'APU' is selected.
04:05:07 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:05:07 INFO  : 'configparams force-mem-access 1' command is executed.
04:05:07 INFO  : Context for 'APU' is selected.
04:05:07 INFO  : 'ps7_init' command is executed.
04:05:07 INFO  : 'ps7_post_config' command is executed.
04:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:05:07 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:05:07 INFO  : 'configparams force-mem-access 0' command is executed.
04:05:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:05:07 INFO  : 'con' command is executed.
04:05:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:05:07 INFO  : Disconnected from the channel tcfchan#11.
04:06:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:06:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:06:08 INFO  : 'jtag frequency' command is executed.
04:06:08 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:06:08 INFO  : Context for 'APU' is selected.
04:06:09 INFO  : System reset is completed.
04:06:12 INFO  : 'after 3000' command is executed.
04:06:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:06:14 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:06:14 INFO  : Context for 'APU' is selected.
04:06:15 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:06:15 INFO  : 'configparams force-mem-access 1' command is executed.
04:06:15 INFO  : Context for 'APU' is selected.
04:06:15 INFO  : 'ps7_init' command is executed.
04:06:15 INFO  : 'ps7_post_config' command is executed.
04:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:06:15 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:06:15 INFO  : 'configparams force-mem-access 0' command is executed.
04:06:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:06:15 INFO  : 'con' command is executed.
04:06:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:06:15 INFO  : Disconnected from the channel tcfchan#12.
04:06:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:06:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:06:24 INFO  : 'jtag frequency' command is executed.
04:06:24 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:06:24 INFO  : Context for 'APU' is selected.
04:06:24 INFO  : System reset is completed.
04:06:27 INFO  : 'after 3000' command is executed.
04:06:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:06:29 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:06:29 INFO  : Context for 'APU' is selected.
04:06:30 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:06:30 INFO  : 'configparams force-mem-access 1' command is executed.
04:06:30 INFO  : Context for 'APU' is selected.
04:06:30 INFO  : 'ps7_init' command is executed.
04:06:30 INFO  : 'ps7_post_config' command is executed.
04:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:06:31 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:06:31 INFO  : 'configparams force-mem-access 0' command is executed.
04:06:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:06:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:06:31 INFO  : 'con' command is executed.
04:06:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:06:31 INFO  : Disconnected from the channel tcfchan#13.
04:06:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:06:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:06:37 INFO  : 'jtag frequency' command is executed.
04:06:37 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:06:37 INFO  : Context for 'APU' is selected.
04:06:37 INFO  : System reset is completed.
04:06:41 INFO  : 'after 3000' command is executed.
04:06:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:06:43 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:06:43 INFO  : Context for 'APU' is selected.
04:06:44 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:06:44 INFO  : 'configparams force-mem-access 1' command is executed.
04:06:44 INFO  : Context for 'APU' is selected.
04:06:44 INFO  : 'ps7_init' command is executed.
04:06:44 INFO  : 'ps7_post_config' command is executed.
04:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:06:44 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:06:44 INFO  : 'configparams force-mem-access 0' command is executed.
04:06:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:06:44 INFO  : 'con' command is executed.
04:06:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:06:44 INFO  : Disconnected from the channel tcfchan#14.
04:07:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:07:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:07:32 INFO  : 'jtag frequency' command is executed.
04:07:32 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:07:32 INFO  : Context for 'APU' is selected.
04:07:32 INFO  : System reset is completed.
04:07:35 INFO  : 'after 3000' command is executed.
04:07:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:07:38 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:07:38 INFO  : Context for 'APU' is selected.
04:07:39 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:07:39 INFO  : 'configparams force-mem-access 1' command is executed.
04:07:39 INFO  : Context for 'APU' is selected.
04:07:39 INFO  : 'ps7_init' command is executed.
04:07:39 INFO  : 'ps7_post_config' command is executed.
04:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:07:39 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:07:39 INFO  : 'configparams force-mem-access 0' command is executed.
04:07:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:07:39 INFO  : 'con' command is executed.
04:07:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:07:39 INFO  : Disconnected from the channel tcfchan#15.
04:07:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:07:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:07:49 INFO  : 'jtag frequency' command is executed.
04:07:49 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:07:49 INFO  : Context for 'APU' is selected.
04:07:50 INFO  : System reset is completed.
04:07:53 INFO  : 'after 3000' command is executed.
04:07:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:07:55 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:07:55 INFO  : Context for 'APU' is selected.
04:07:56 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:07:56 INFO  : 'configparams force-mem-access 1' command is executed.
04:07:56 INFO  : Context for 'APU' is selected.
04:07:56 INFO  : 'ps7_init' command is executed.
04:07:56 INFO  : 'ps7_post_config' command is executed.
04:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:07:56 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:07:56 INFO  : 'configparams force-mem-access 0' command is executed.
04:07:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:07:56 INFO  : 'con' command is executed.
04:07:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:07:56 INFO  : Disconnected from the channel tcfchan#16.
04:08:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:08:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:08:24 INFO  : 'jtag frequency' command is executed.
04:08:24 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:08:24 INFO  : Context for 'APU' is selected.
04:08:24 INFO  : System reset is completed.
04:08:27 INFO  : 'after 3000' command is executed.
04:08:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:08:30 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:08:30 INFO  : Context for 'APU' is selected.
04:08:30 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:08:30 INFO  : 'configparams force-mem-access 1' command is executed.
04:08:30 INFO  : Context for 'APU' is selected.
04:08:31 INFO  : 'ps7_init' command is executed.
04:08:31 INFO  : 'ps7_post_config' command is executed.
04:08:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:08:31 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:08:31 INFO  : 'configparams force-mem-access 0' command is executed.
04:08:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:08:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:08:31 INFO  : 'con' command is executed.
04:08:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:08:31 INFO  : Disconnected from the channel tcfchan#17.
04:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:08:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:08:49 INFO  : 'jtag frequency' command is executed.
04:08:49 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:08:49 INFO  : Context for 'APU' is selected.
04:08:49 INFO  : System reset is completed.
04:08:52 INFO  : 'after 3000' command is executed.
04:08:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:08:54 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:08:54 INFO  : Context for 'APU' is selected.
04:08:55 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:08:55 INFO  : 'configparams force-mem-access 1' command is executed.
04:08:55 INFO  : Context for 'APU' is selected.
04:08:55 INFO  : 'ps7_init' command is executed.
04:08:55 INFO  : 'ps7_post_config' command is executed.
04:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:08:55 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:08:55 INFO  : 'configparams force-mem-access 0' command is executed.
04:08:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:08:55 INFO  : 'con' command is executed.
04:08:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:08:55 INFO  : Disconnected from the channel tcfchan#18.
04:09:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:09:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:09:36 INFO  : 'jtag frequency' command is executed.
04:09:36 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:09:36 INFO  : Context for 'APU' is selected.
04:09:36 INFO  : System reset is completed.
04:09:39 INFO  : 'after 3000' command is executed.
04:09:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:09:41 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:09:41 INFO  : Context for 'APU' is selected.
04:09:42 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:09:42 INFO  : 'configparams force-mem-access 1' command is executed.
04:09:42 INFO  : Context for 'APU' is selected.
04:09:42 INFO  : 'ps7_init' command is executed.
04:09:42 INFO  : 'ps7_post_config' command is executed.
04:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:09:43 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:09:43 INFO  : 'configparams force-mem-access 0' command is executed.
04:09:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:09:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:09:43 INFO  : 'con' command is executed.
04:09:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:09:43 INFO  : Disconnected from the channel tcfchan#19.
04:10:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:10:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:10:27 INFO  : 'jtag frequency' command is executed.
04:10:27 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:10:27 INFO  : Context for 'APU' is selected.
04:10:27 INFO  : System reset is completed.
04:10:30 INFO  : 'after 3000' command is executed.
04:10:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:10:33 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:10:33 INFO  : Context for 'APU' is selected.
04:10:33 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:10:33 INFO  : 'configparams force-mem-access 1' command is executed.
04:10:33 INFO  : Context for 'APU' is selected.
04:10:34 INFO  : 'ps7_init' command is executed.
04:10:34 INFO  : 'ps7_post_config' command is executed.
04:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:10:34 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:10:34 INFO  : 'configparams force-mem-access 0' command is executed.
04:10:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:10:34 INFO  : 'con' command is executed.
04:10:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:10:34 INFO  : Disconnected from the channel tcfchan#20.
04:10:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:10:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:10:58 INFO  : 'jtag frequency' command is executed.
04:10:58 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:10:59 INFO  : Context for 'APU' is selected.
04:10:59 INFO  : System reset is completed.
04:11:02 INFO  : 'after 3000' command is executed.
04:11:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:11:04 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:11:04 INFO  : Context for 'APU' is selected.
04:11:05 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:11:05 INFO  : 'configparams force-mem-access 1' command is executed.
04:11:05 INFO  : Context for 'APU' is selected.
04:11:05 INFO  : 'ps7_init' command is executed.
04:11:05 INFO  : 'ps7_post_config' command is executed.
04:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:11:05 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:11:05 INFO  : 'configparams force-mem-access 0' command is executed.
04:11:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:11:05 INFO  : 'con' command is executed.
04:11:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:11:05 INFO  : Disconnected from the channel tcfchan#21.
04:11:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:11:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:11:23 INFO  : 'jtag frequency' command is executed.
04:11:23 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:11:23 INFO  : Context for 'APU' is selected.
04:11:23 INFO  : System reset is completed.
04:11:26 INFO  : 'after 3000' command is executed.
04:11:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:11:28 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:11:28 INFO  : Context for 'APU' is selected.
04:11:29 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:11:29 INFO  : 'configparams force-mem-access 1' command is executed.
04:11:29 INFO  : Context for 'APU' is selected.
04:11:30 INFO  : 'ps7_init' command is executed.
04:11:30 INFO  : 'ps7_post_config' command is executed.
04:11:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:11:30 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:11:30 INFO  : 'configparams force-mem-access 0' command is executed.
04:11:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:11:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:11:30 INFO  : 'con' command is executed.
04:11:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:11:30 INFO  : Disconnected from the channel tcfchan#22.
04:11:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:11:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:11:39 INFO  : 'jtag frequency' command is executed.
04:11:39 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:11:39 INFO  : Context for 'APU' is selected.
04:11:39 INFO  : System reset is completed.
04:11:42 INFO  : 'after 3000' command is executed.
04:11:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:11:44 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:11:44 INFO  : Context for 'APU' is selected.
04:11:45 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:11:45 INFO  : 'configparams force-mem-access 1' command is executed.
04:11:45 INFO  : Context for 'APU' is selected.
04:11:45 INFO  : 'ps7_init' command is executed.
04:11:45 INFO  : 'ps7_post_config' command is executed.
04:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:11:45 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:11:45 INFO  : 'configparams force-mem-access 0' command is executed.
04:11:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:11:45 INFO  : 'con' command is executed.
04:11:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:11:45 INFO  : Disconnected from the channel tcfchan#23.
04:12:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:12:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:12:06 INFO  : 'jtag frequency' command is executed.
04:12:06 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:12:06 INFO  : Context for 'APU' is selected.
04:12:07 INFO  : System reset is completed.
04:12:10 INFO  : 'after 3000' command is executed.
04:12:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:12:12 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:12:12 INFO  : Context for 'APU' is selected.
04:12:13 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:12:13 INFO  : 'configparams force-mem-access 1' command is executed.
04:12:13 INFO  : Context for 'APU' is selected.
04:12:13 INFO  : 'ps7_init' command is executed.
04:12:13 INFO  : 'ps7_post_config' command is executed.
04:12:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:12:13 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:12:13 INFO  : 'configparams force-mem-access 0' command is executed.
04:12:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:12:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:12:13 INFO  : 'con' command is executed.
04:12:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:12:13 INFO  : Disconnected from the channel tcfchan#24.
04:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:13:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:13:42 INFO  : 'jtag frequency' command is executed.
04:13:42 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:13:42 INFO  : Context for 'APU' is selected.
04:13:42 INFO  : System reset is completed.
04:13:45 INFO  : 'after 3000' command is executed.
04:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:13:48 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:13:48 INFO  : Context for 'APU' is selected.
04:13:49 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:13:49 INFO  : 'configparams force-mem-access 1' command is executed.
04:13:49 INFO  : Context for 'APU' is selected.
04:13:49 INFO  : 'ps7_init' command is executed.
04:13:49 INFO  : 'ps7_post_config' command is executed.
04:13:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:13:49 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:13:49 INFO  : 'configparams force-mem-access 0' command is executed.
04:13:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:13:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:13:49 INFO  : 'con' command is executed.
04:13:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:13:49 INFO  : Disconnected from the channel tcfchan#25.
04:14:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:14:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:14:05 INFO  : 'jtag frequency' command is executed.
04:14:05 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:14:05 INFO  : Context for 'APU' is selected.
04:14:05 INFO  : System reset is completed.
04:14:08 INFO  : 'after 3000' command is executed.
04:14:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:14:11 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:14:11 INFO  : Context for 'APU' is selected.
04:14:12 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:14:12 INFO  : 'configparams force-mem-access 1' command is executed.
04:14:12 INFO  : Context for 'APU' is selected.
04:14:12 INFO  : 'ps7_init' command is executed.
04:14:12 INFO  : 'ps7_post_config' command is executed.
04:14:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:14:12 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:14:12 INFO  : 'configparams force-mem-access 0' command is executed.
04:14:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:14:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:14:12 INFO  : 'con' command is executed.
04:14:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:14:12 INFO  : Disconnected from the channel tcfchan#26.
04:14:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:14:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:14:20 INFO  : 'jtag frequency' command is executed.
04:14:20 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:14:20 INFO  : Context for 'APU' is selected.
04:14:21 INFO  : System reset is completed.
04:14:24 INFO  : 'after 3000' command is executed.
04:14:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:14:26 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:14:26 INFO  : Context for 'APU' is selected.
04:14:27 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:14:27 INFO  : 'configparams force-mem-access 1' command is executed.
04:14:27 INFO  : Context for 'APU' is selected.
04:14:27 INFO  : 'ps7_init' command is executed.
04:14:27 INFO  : 'ps7_post_config' command is executed.
04:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:14:27 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:14:27 INFO  : 'configparams force-mem-access 0' command is executed.
04:14:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:14:27 INFO  : 'con' command is executed.
04:14:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:14:27 INFO  : Disconnected from the channel tcfchan#27.
04:14:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:14:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:14:46 INFO  : 'jtag frequency' command is executed.
04:14:46 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:14:46 INFO  : Context for 'APU' is selected.
04:14:46 INFO  : System reset is completed.
04:14:49 INFO  : 'after 3000' command is executed.
04:14:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:14:52 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:14:52 INFO  : Context for 'APU' is selected.
04:14:53 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:14:53 INFO  : 'configparams force-mem-access 1' command is executed.
04:14:53 INFO  : Context for 'APU' is selected.
04:14:53 INFO  : 'ps7_init' command is executed.
04:14:53 INFO  : 'ps7_post_config' command is executed.
04:14:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:14:53 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:14:53 INFO  : 'configparams force-mem-access 0' command is executed.
04:14:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:14:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:14:53 INFO  : 'con' command is executed.
04:14:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:14:53 INFO  : Disconnected from the channel tcfchan#28.
04:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:15:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:15:24 INFO  : 'jtag frequency' command is executed.
04:15:24 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:15:24 INFO  : Context for 'APU' is selected.
04:15:24 INFO  : System reset is completed.
04:15:27 INFO  : 'after 3000' command is executed.
04:15:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:15:30 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:15:30 INFO  : Context for 'APU' is selected.
04:15:31 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:15:31 INFO  : 'configparams force-mem-access 1' command is executed.
04:15:31 INFO  : Context for 'APU' is selected.
04:15:31 INFO  : 'ps7_init' command is executed.
04:15:31 INFO  : 'ps7_post_config' command is executed.
04:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:15:31 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:15:31 INFO  : 'configparams force-mem-access 0' command is executed.
04:15:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:15:31 INFO  : 'con' command is executed.
04:15:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:15:31 INFO  : Disconnected from the channel tcfchan#29.
04:16:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:16:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:16:03 INFO  : 'jtag frequency' command is executed.
04:16:03 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:16:03 INFO  : Context for 'APU' is selected.
04:16:04 INFO  : System reset is completed.
04:16:07 INFO  : 'after 3000' command is executed.
04:16:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:16:09 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:16:09 INFO  : Context for 'APU' is selected.
04:16:10 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:16:10 INFO  : 'configparams force-mem-access 1' command is executed.
04:16:10 INFO  : Context for 'APU' is selected.
04:16:10 INFO  : 'ps7_init' command is executed.
04:16:10 INFO  : 'ps7_post_config' command is executed.
04:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:16:10 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:16:10 INFO  : 'configparams force-mem-access 0' command is executed.
04:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:16:10 INFO  : 'con' command is executed.
04:16:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:16:10 INFO  : Disconnected from the channel tcfchan#30.
04:16:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:16:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:16:24 INFO  : 'jtag frequency' command is executed.
04:16:24 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:16:24 INFO  : Context for 'APU' is selected.
04:16:24 INFO  : System reset is completed.
04:16:27 INFO  : 'after 3000' command is executed.
04:16:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:16:30 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:16:30 INFO  : Context for 'APU' is selected.
04:16:31 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:16:31 INFO  : 'configparams force-mem-access 1' command is executed.
04:16:31 INFO  : Context for 'APU' is selected.
04:16:31 INFO  : 'ps7_init' command is executed.
04:16:31 INFO  : 'ps7_post_config' command is executed.
04:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:16:31 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:16:31 INFO  : 'configparams force-mem-access 0' command is executed.
04:16:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:16:31 INFO  : 'con' command is executed.
04:16:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:16:31 INFO  : Disconnected from the channel tcfchan#31.
04:16:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:16:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:16:38 INFO  : 'jtag frequency' command is executed.
04:16:38 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:16:38 INFO  : Context for 'APU' is selected.
04:16:38 INFO  : System reset is completed.
04:16:41 INFO  : 'after 3000' command is executed.
04:16:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:16:44 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:16:44 INFO  : Context for 'APU' is selected.
04:16:45 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:16:45 INFO  : 'configparams force-mem-access 1' command is executed.
04:16:45 INFO  : Context for 'APU' is selected.
04:16:45 INFO  : 'ps7_init' command is executed.
04:16:45 INFO  : 'ps7_post_config' command is executed.
04:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:16:45 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:16:45 INFO  : 'configparams force-mem-access 0' command is executed.
04:16:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:16:45 INFO  : 'con' command is executed.
04:16:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:16:45 INFO  : Disconnected from the channel tcfchan#32.
04:16:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:16:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:16:55 INFO  : 'jtag frequency' command is executed.
04:16:55 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:16:55 INFO  : Context for 'APU' is selected.
04:16:55 INFO  : System reset is completed.
04:16:58 INFO  : 'after 3000' command is executed.
04:16:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:17:00 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:17:00 INFO  : Context for 'APU' is selected.
04:17:01 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:17:01 INFO  : 'configparams force-mem-access 1' command is executed.
04:17:01 INFO  : Context for 'APU' is selected.
04:17:01 INFO  : 'ps7_init' command is executed.
04:17:01 INFO  : 'ps7_post_config' command is executed.
04:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:17:02 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:17:02 INFO  : 'configparams force-mem-access 0' command is executed.
04:17:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:17:02 INFO  : 'con' command is executed.
04:17:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:17:02 INFO  : Disconnected from the channel tcfchan#33.
04:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:17:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:17:11 INFO  : 'jtag frequency' command is executed.
04:17:11 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:17:11 INFO  : Context for 'APU' is selected.
04:17:11 INFO  : System reset is completed.
04:17:14 INFO  : 'after 3000' command is executed.
04:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:17:16 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:17:16 INFO  : Context for 'APU' is selected.
04:17:17 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:17:17 INFO  : 'configparams force-mem-access 1' command is executed.
04:17:17 INFO  : Context for 'APU' is selected.
04:17:17 INFO  : 'ps7_init' command is executed.
04:17:17 INFO  : 'ps7_post_config' command is executed.
04:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:17:18 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:17:18 INFO  : 'configparams force-mem-access 0' command is executed.
04:17:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:17:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:17:18 INFO  : 'con' command is executed.
04:17:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:17:18 INFO  : Disconnected from the channel tcfchan#34.
04:17:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:17:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:17:45 INFO  : 'jtag frequency' command is executed.
04:17:45 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:17:45 INFO  : Context for 'APU' is selected.
04:17:45 INFO  : System reset is completed.
04:17:48 INFO  : 'after 3000' command is executed.
04:17:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:17:51 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:17:51 INFO  : Context for 'APU' is selected.
04:17:52 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:17:52 INFO  : 'configparams force-mem-access 1' command is executed.
04:17:52 INFO  : Context for 'APU' is selected.
04:17:52 INFO  : 'ps7_init' command is executed.
04:17:52 INFO  : 'ps7_post_config' command is executed.
04:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:17:52 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:17:52 INFO  : 'configparams force-mem-access 0' command is executed.
04:17:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:17:52 INFO  : 'con' command is executed.
04:17:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:17:52 INFO  : Disconnected from the channel tcfchan#35.
04:18:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:18:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:18:00 INFO  : 'jtag frequency' command is executed.
04:18:00 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:18:00 INFO  : Context for 'APU' is selected.
04:18:01 INFO  : System reset is completed.
04:18:04 INFO  : 'after 3000' command is executed.
04:18:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:18:06 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:18:06 INFO  : Context for 'APU' is selected.
04:18:07 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:18:07 INFO  : 'configparams force-mem-access 1' command is executed.
04:18:07 INFO  : Context for 'APU' is selected.
04:18:07 INFO  : 'ps7_init' command is executed.
04:18:07 INFO  : 'ps7_post_config' command is executed.
04:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:18:07 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:18:07 INFO  : 'configparams force-mem-access 0' command is executed.
04:18:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:18:07 INFO  : 'con' command is executed.
04:18:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:18:07 INFO  : Disconnected from the channel tcfchan#36.
04:18:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:18:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:18:31 INFO  : 'jtag frequency' command is executed.
04:18:31 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:18:31 INFO  : Context for 'APU' is selected.
04:18:31 INFO  : System reset is completed.
04:18:34 INFO  : 'after 3000' command is executed.
04:18:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:18:36 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:18:36 INFO  : Context for 'APU' is selected.
04:18:37 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:18:37 INFO  : 'configparams force-mem-access 1' command is executed.
04:18:37 INFO  : Context for 'APU' is selected.
04:18:37 INFO  : 'ps7_init' command is executed.
04:18:37 INFO  : 'ps7_post_config' command is executed.
04:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:18:37 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:18:37 INFO  : 'configparams force-mem-access 0' command is executed.
04:18:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:18:38 INFO  : 'con' command is executed.
04:18:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:18:38 INFO  : Disconnected from the channel tcfchan#37.
04:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:18:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:18:47 INFO  : 'jtag frequency' command is executed.
04:18:47 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:18:47 INFO  : Context for 'APU' is selected.
04:18:47 INFO  : System reset is completed.
04:18:50 INFO  : 'after 3000' command is executed.
04:18:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:18:53 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:18:53 INFO  : Context for 'APU' is selected.
04:18:53 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:18:53 INFO  : 'configparams force-mem-access 1' command is executed.
04:18:53 INFO  : Context for 'APU' is selected.
04:18:54 INFO  : 'ps7_init' command is executed.
04:18:54 INFO  : 'ps7_post_config' command is executed.
04:18:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:18:54 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:18:54 INFO  : 'configparams force-mem-access 0' command is executed.
04:18:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:18:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:18:54 INFO  : 'con' command is executed.
04:18:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:18:54 INFO  : Disconnected from the channel tcfchan#38.
04:19:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:19:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:19:03 INFO  : 'jtag frequency' command is executed.
04:19:03 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:19:03 INFO  : Context for 'APU' is selected.
04:19:03 INFO  : System reset is completed.
04:19:06 INFO  : 'after 3000' command is executed.
04:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:19:09 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:19:09 INFO  : Context for 'APU' is selected.
04:19:10 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:19:10 INFO  : 'configparams force-mem-access 1' command is executed.
04:19:10 INFO  : Context for 'APU' is selected.
04:19:10 INFO  : 'ps7_init' command is executed.
04:19:10 INFO  : 'ps7_post_config' command is executed.
04:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:19:10 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:19:10 INFO  : 'configparams force-mem-access 0' command is executed.
04:19:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:19:10 INFO  : 'con' command is executed.
04:19:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:19:10 INFO  : Disconnected from the channel tcfchan#39.
04:19:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:19:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:19:42 INFO  : 'jtag frequency' command is executed.
04:19:42 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:19:42 INFO  : Context for 'APU' is selected.
04:19:42 INFO  : System reset is completed.
04:19:45 INFO  : 'after 3000' command is executed.
04:19:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:19:48 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:19:48 INFO  : Context for 'APU' is selected.
04:19:49 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:19:49 INFO  : 'configparams force-mem-access 1' command is executed.
04:19:49 INFO  : Context for 'APU' is selected.
04:19:49 INFO  : 'ps7_init' command is executed.
04:19:49 INFO  : 'ps7_post_config' command is executed.
04:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:19:49 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:19:49 INFO  : 'configparams force-mem-access 0' command is executed.
04:19:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:19:49 INFO  : 'con' command is executed.
04:19:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:19:49 INFO  : Disconnected from the channel tcfchan#40.
04:19:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:19:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:19:57 INFO  : 'jtag frequency' command is executed.
04:19:57 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:19:57 INFO  : Context for 'APU' is selected.
04:19:57 INFO  : System reset is completed.
04:20:00 INFO  : 'after 3000' command is executed.
04:20:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:20:03 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:20:03 INFO  : Context for 'APU' is selected.
04:20:04 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:20:04 INFO  : 'configparams force-mem-access 1' command is executed.
04:20:04 INFO  : Context for 'APU' is selected.
04:20:04 INFO  : 'ps7_init' command is executed.
04:20:04 INFO  : 'ps7_post_config' command is executed.
04:20:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:20:04 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:20:04 INFO  : 'configparams force-mem-access 0' command is executed.
04:20:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:20:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:20:04 INFO  : 'con' command is executed.
04:20:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:20:04 INFO  : Disconnected from the channel tcfchan#41.
04:20:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:20:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:20:18 INFO  : 'jtag frequency' command is executed.
04:20:18 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:20:18 INFO  : Context for 'APU' is selected.
04:20:18 INFO  : System reset is completed.
04:20:21 INFO  : 'after 3000' command is executed.
04:20:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:20:24 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:20:24 INFO  : Context for 'APU' is selected.
04:20:24 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:20:24 INFO  : 'configparams force-mem-access 1' command is executed.
04:20:24 INFO  : Context for 'APU' is selected.
04:20:25 INFO  : 'ps7_init' command is executed.
04:20:25 INFO  : 'ps7_post_config' command is executed.
04:20:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:20:25 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:20:25 INFO  : 'configparams force-mem-access 0' command is executed.
04:20:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:20:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:20:25 INFO  : 'con' command is executed.
04:20:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:20:25 INFO  : Disconnected from the channel tcfchan#42.
04:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:20:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:20:35 INFO  : 'jtag frequency' command is executed.
04:20:35 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:20:35 INFO  : Context for 'APU' is selected.
04:20:35 INFO  : System reset is completed.
04:20:38 INFO  : 'after 3000' command is executed.
04:20:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:20:40 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:20:40 INFO  : Context for 'APU' is selected.
04:20:41 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:20:41 INFO  : 'configparams force-mem-access 1' command is executed.
04:20:41 INFO  : Context for 'APU' is selected.
04:20:41 INFO  : 'ps7_init' command is executed.
04:20:41 INFO  : 'ps7_post_config' command is executed.
04:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:20:42 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
04:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:20:42 INFO  : 'con' command is executed.
04:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:20:42 INFO  : Disconnected from the channel tcfchan#43.
04:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:20:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:20:59 INFO  : 'jtag frequency' command is executed.
04:20:59 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:20:59 INFO  : Context for 'APU' is selected.
04:21:00 INFO  : System reset is completed.
04:21:03 INFO  : 'after 3000' command is executed.
04:21:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:21:05 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:21:05 INFO  : Context for 'APU' is selected.
04:21:06 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:21:06 INFO  : 'configparams force-mem-access 1' command is executed.
04:21:06 INFO  : Context for 'APU' is selected.
04:21:06 INFO  : 'ps7_init' command is executed.
04:21:06 INFO  : 'ps7_post_config' command is executed.
04:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:21:07 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:21:07 INFO  : 'configparams force-mem-access 0' command is executed.
04:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:21:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:21:07 INFO  : 'con' command is executed.
04:21:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:21:07 INFO  : Disconnected from the channel tcfchan#44.
04:21:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:21:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:21:16 INFO  : 'jtag frequency' command is executed.
04:21:16 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:21:16 INFO  : Context for 'APU' is selected.
04:21:16 INFO  : System reset is completed.
04:21:19 INFO  : 'after 3000' command is executed.
04:21:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:21:21 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:21:21 INFO  : Context for 'APU' is selected.
04:21:22 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:21:22 INFO  : 'configparams force-mem-access 1' command is executed.
04:21:22 INFO  : Context for 'APU' is selected.
04:21:23 INFO  : 'ps7_init' command is executed.
04:21:23 INFO  : 'ps7_post_config' command is executed.
04:21:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:21:23 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:21:23 INFO  : 'configparams force-mem-access 0' command is executed.
04:21:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:21:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:21:23 INFO  : 'con' command is executed.
04:21:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:21:23 INFO  : Disconnected from the channel tcfchan#45.
04:21:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:21:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:21:30 INFO  : 'jtag frequency' command is executed.
04:21:30 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:21:30 INFO  : Context for 'APU' is selected.
04:21:30 INFO  : System reset is completed.
04:21:33 INFO  : 'after 3000' command is executed.
04:21:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:21:35 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:21:35 INFO  : Context for 'APU' is selected.
04:21:36 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:21:36 INFO  : 'configparams force-mem-access 1' command is executed.
04:21:36 INFO  : Context for 'APU' is selected.
04:21:36 INFO  : 'ps7_init' command is executed.
04:21:36 INFO  : 'ps7_post_config' command is executed.
04:21:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:21:37 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:21:37 INFO  : 'configparams force-mem-access 0' command is executed.
04:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:21:37 INFO  : 'con' command is executed.
04:21:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:21:37 INFO  : Disconnected from the channel tcfchan#46.
04:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:21:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:21:45 INFO  : 'jtag frequency' command is executed.
04:21:45 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:21:45 INFO  : Context for 'APU' is selected.
04:21:45 INFO  : System reset is completed.
04:21:48 INFO  : 'after 3000' command is executed.
04:21:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:21:51 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:21:51 INFO  : Context for 'APU' is selected.
04:21:52 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:21:52 INFO  : 'configparams force-mem-access 1' command is executed.
04:21:52 INFO  : Context for 'APU' is selected.
04:21:52 INFO  : 'ps7_init' command is executed.
04:21:52 INFO  : 'ps7_post_config' command is executed.
04:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:21:52 INFO  : The application 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
04:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/oled_test/Debug/oled_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:21:52 INFO  : 'con' command is executed.
04:21:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:21:52 INFO  : Disconnected from the channel tcfchan#47.
