
*** Running vivado
    with args -log bullsCows_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bullsCows_top.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed May 21 22:27:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bullsCows_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/project_1/project_1.srcs/utils_1/imports/synth_1/bullsCows_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/project_1/project_1.srcs/utils_1/imports/synth_1/bullsCows_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top bullsCows_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
[libprotobuf ERROR google/protobuf/wire_format_lite.cc:618] String field 'HDMetricDBGroup.name' contains invalid UTF-8 data when parsing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 125494
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1906.000 ; gain = 426.715 ; free physical = 3178 ; free virtual = 12156
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9339] data object 'confirmed' is already declared [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows.sv:189]
INFO: [Synth 8-6826] previous declaration of 'confirmed' is from here [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows.sv:26]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'confirmed' is ignored [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows.sv:189]
INFO: [Synth 8-6157] synthesizing module 'bullsCows_top' [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bullsCows' [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows.sv:1]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows.sv:51]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000011 is unreachable [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows.sv:59]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000100 is unreachable [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows.sv:102]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000111 is unreachable [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows.sv:145]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000101 is unreachable [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows.sv:153]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000110 is unreachable [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows.sv:161]
INFO: [Synth 8-6155] done synthesizing module 'bullsCows' (0#1) [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'state' does not match port width (1) of module 'bullsCows' [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows_top.sv:54]
INFO: [Synth 8-6157] synthesizing module 'display_manager' [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/display_manager.sv:1]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/display_manager.sv:56]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000011 is unreachable [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/display_manager.sv:61]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000100 is unreachable [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/display_manager.sv:66]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000101 is unreachable [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/display_manager.sv:71]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000110 is unreachable [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/display_manager.sv:77]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000111 is unreachable [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/display_manager.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'display_manager' (0#1) [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/display_manager.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'current_state' does not match port width (1) of module 'display_manager' [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows_top.sv:64]
INFO: [Synth 8-6157] synthesizing module 'dspl_drv_NexysA7' [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/dspl_drv_NexysA7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dspl_drv_NexysA7' (0#1) [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/dspl_drv_NexysA7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bullsCows_top' (0#1) [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows_top.sv:1]
WARNING: [Synth 8-6014] Unused sequential element secret_j1_reg was removed.  [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows.sv:45]
WARNING: [Synth 8-3848] Net bulls in module/entity bullsCows does not have driver. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows.sv:7]
WARNING: [Synth 8-3848] Net cows in module/entity bullsCows does not have driver. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows.sv:8]
WARNING: [Synth 8-6014] Unused sequential element btn_tick_reg was removed.  [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/display_manager.sv:22]
WARNING: [Synth 8-6014] Unused sequential element btn_prev_reg was removed.  [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/display_manager.sv:22]
WARNING: [Synth 8-6014] Unused sequential element confirmed_reg was removed.  [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/display_manager.sv:29]
WARNING: [Synth 8-7129] Port reset in module display_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port confirm in module display_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port bulls[3] in module display_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port bulls[2] in module display_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port bulls[1] in module display_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port bulls[0] in module display_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port cows[3] in module display_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port cows[2] in module display_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port cows[1] in module display_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port cows[0] in module display_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port bulls[3] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port bulls[2] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port bulls[1] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port bulls[0] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port cows[3] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port cows[2] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port cows[1] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port cows[0] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port guess[15] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port guess[14] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port guess[13] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port guess[12] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port guess[11] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port guess[10] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port guess[9] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port guess[8] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port guess[7] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port guess[6] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port guess[5] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port guess[4] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port guess[3] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port guess[2] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port guess[1] in module bullsCows is either unconnected or has no load
WARNING: [Synth 8-7129] Port guess[0] in module bullsCows is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.969 ; gain = 498.684 ; free physical = 3103 ; free virtual = 12081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1995.781 ; gain = 516.496 ; free physical = 3103 ; free virtual = 12081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1995.781 ; gain = 516.496 ; free physical = 3103 ; free virtual = 12081
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.781 ; gain = 0.000 ; free physical = 3103 ; free virtual = 12081
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc]
WARNING: [Vivado 12-507] No nets matched 'ssl_IBUF'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ssr_IBUF'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ssl'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ssr'. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/Nexys-A7-100T-TP2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bullsCows_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bullsCows_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.531 ; gain = 0.000 ; free physical = 3105 ; free virtual = 12082
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.531 ; gain = 0.000 ; free physical = 3105 ; free virtual = 12082
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2144.531 ; gain = 665.246 ; free physical = 3145 ; free virtual = 12123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2152.535 ; gain = 673.250 ; free physical = 3144 ; free virtual = 12122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2152.535 ; gain = 673.250 ; free physical = 3144 ; free virtual = 12122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2152.535 ; gain = 673.250 ; free physical = 3144 ; free virtual = 12123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 7     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port SW[15] in module bullsCows_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module bullsCows_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module bullsCows_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module bullsCows_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module bullsCows_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module bullsCows_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module bullsCows_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module bullsCows_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module bullsCows_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module bullsCows_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module bullsCows_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module bullsCows_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module bullsCows_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module bullsCows_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module bullsCows_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module bullsCows_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2152.535 ; gain = 673.250 ; free physical = 3149 ; free virtual = 12132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2168.535 ; gain = 689.250 ; free physical = 3118 ; free virtual = 12109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2189.566 ; gain = 710.281 ; free physical = 3101 ; free virtual = 12092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2190.574 ; gain = 711.289 ; free physical = 3101 ; free virtual = 12092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.387 ; gain = 871.102 ; free physical = 2980 ; free virtual = 11971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.387 ; gain = 871.102 ; free physical = 2980 ; free virtual = 11971
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin bullsCows/confirmed with 1st driver pin 'bullsCows/confirmed_reg__0/Q' [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows.sv:39]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin bullsCows/confirmed with 2nd driver pin 'bullsCows/confirmed_reg/Q' [/home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/cows/bullsCows.sv:192]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.387 ; gain = 871.102 ; free physical = 2980 ; free virtual = 11971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.387 ; gain = 871.102 ; free physical = 2980 ; free virtual = 11971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.387 ; gain = 871.102 ; free physical = 2980 ; free virtual = 11971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.387 ; gain = 871.102 ; free physical = 2980 ; free virtual = 11971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     4|
|4     |LUT2   |     4|
|5     |LUT3   |     9|
|6     |LUT4   |    16|
|7     |LUT5   |    36|
|8     |FDCE   |    41|
|9     |FDPE   |     9|
|10    |FDRE   |     6|
|11    |IBUF   |     3|
|12    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.387 ; gain = 871.102 ; free physical = 2980 ; free virtual = 11971
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2350.387 ; gain = 722.352 ; free physical = 2980 ; free virtual = 11971
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.395 ; gain = 871.102 ; free physical = 2980 ; free virtual = 11971
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2350.395 ; gain = 0.000 ; free physical = 2980 ; free virtual = 11971
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
