<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to '/home/brane2/LATT_DEMO_PROJ/LOUD_BOX/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v
(VERI-1482) Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/RING_MOD.v
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/RING_MOD.v(19,13-19,20) (VERI-1372) redeclaration of ansi port ref_clk is not allowed
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/RING_MOD.v(20,12-20,19) (VERI-1372) redeclaration of ansi port rng_out is not allowed
(VERI-1482) Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(28,12-28,19) (VERI-1372) redeclaration of ansi port xor_out is not allowed
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(33,6-33,11) (VERI-1372) redeclaration of ansi port reset is not allowed
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(37,11-37,15) (VERI-1372) redeclaration of ansi port leds is not allowed
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(38,5-38,9) (VERI-1372) redeclaration of ansi port led7 is not allowed
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(63,6-63,13) (VERI-1116) clk_120 is already declared
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(61,52-61,59) (VERI-1967) previous declaration of clk_120 is from here
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(63,6-63,13) (VERI-1329) second declaration of clk_120 ignored
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(61,52-61,59) (VERI-1310) clk_120 is declared here
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(117,6-117,12) (VERI-1372) redeclaration of ansi port debug1 is not allowed
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(130,3-130,9) (VERI-1208) literal value truncated to fit in 2 bits
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(132,3-132,9) (VERI-1208) literal value truncated to fit in 2 bits
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(46,20-46,29) (VERI-1875) identifier clk_240_0 is used before its declaration
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(118,17-118,25) (VERI-1875) identifier usb_clkf is used before its declaration
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(126,19-126,27) (VERI-1875) identifier usb_clkf is used before its declaration
(VERI-1482) Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/SHOUT1.v
(VERI-1482) Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(20,13-20,19) (VERI-1372) redeclaration of ansi port debug1 is not allowed
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(21,13-21,16) (VERI-1372) redeclaration of ansi port rnd is not allowed
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(25,7-25,13) (VERI-1372) redeclaration of ansi port dout_p is not allowed
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(25,15-25,21) (VERI-1372) redeclaration of ansi port dout_n is not allowed
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(52,7-52,15) (VERI-1116) clk_in_p is already declared
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(24,7-24,15) (VERI-1967) previous declaration of clk_in_p is from here
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(52,7-52,15) (VERI-1329) second declaration of clk_in_p ignored
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(24,7-24,15) (VERI-1310) clk_in_p is declared here
(VERI-1482) Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PLL1.v
(VERI-1482) Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/LFSR1.v
(VERI-1482) Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(13,12-13,18) (VERI-1372) redeclaration of ansi port rnd_in is not allowed
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(23,11-23,18) (VERI-1116) rnd_del is already declared
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(18,11-18,18) (VERI-1967) previous declaration of rnd_del is from here
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(23,11-23,18) (VERI-1329) second declaration of rnd_del ignored
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(18,11-18,18) (VERI-1310) rnd_del is declared here
(VERI-1482) Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/DIS_SHOUT1.v
(VERI-1482) Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PLL2.v
(VERI-1482) Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_1.v
(VERI-1482) Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_2.v
(VERI-1482) Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/LEDS_DIV12.v
(VERI-1482) Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v(7,12-7,16) (VERI-1372) redeclaration of ansi port rand is not allowed
(VERI-1482) Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/BRAIN_SHOUT.v
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(1,8-1,12) (VERI-1018) compiling module top1
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(1,1-324,10) (VERI-9000) elaborating module 'top1'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(12,2-190,10) (VERI-9000) elaborating module 'usb1_shout_uniq_1'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(12,2-190,10) (VERI-9000) elaborating module 'usb1_shout_uniq_2'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(12,2-190,10) (VERI-9000) elaborating module 'usb1_shout_uniq_3'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(12,2-190,10) (VERI-9000) elaborating module 'usb1_shout_uniq_4'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(12,2-190,10) (VERI-9000) elaborating module 'usb1_shout_uniq_5'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(12,2-190,10) (VERI-9000) elaborating module 'usb1_shout_uniq_6'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(8,1-120,10) (VERI-9000) elaborating module 'ps_shout_uniq_1'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(8,1-120,10) (VERI-9000) elaborating module 'ps_shout_uniq_2'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(8,1-120,10) (VERI-9000) elaborating module 'ps_shout_uniq_3'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(8,1-120,10) (VERI-9000) elaborating module 'ps_shout_uniq_4'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/DIS_SHOUT1.v(1,1-74,10) (VERI-9000) elaborating module 'dis_shout_uniq_1'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/DIS_SHOUT1.v(1,1-74,10) (VERI-9000) elaborating module 'dis_shout_uniq_2'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/DIS_SHOUT1.v(1,1-74,10) (VERI-9000) elaborating module 'dis_shout_uniq_3'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/DIS_SHOUT1.v(1,1-74,10) (VERI-9000) elaborating module 'dis_shout_uniq_4'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v(1,1-58,10) (VERI-9000) elaborating module 'iot_shout_uniq_1'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v(1,1-58,10) (VERI-9000) elaborating module 'iot_shout_uniq_2'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v(1,1-58,10) (VERI-9000) elaborating module 'iot_shout_uniq_3'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v(1,1-58,10) (VERI-9000) elaborating module 'iot_shout_uniq_4'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v(1,1-58,10) (VERI-9000) elaborating module 'iot_shout_uniq_5'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v(1,1-58,10) (VERI-9000) elaborating module 'iot_shout_uniq_6'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v(1,1-58,10) (VERI-9000) elaborating module 'iot_shout_uniq_7'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v(1,1-58,10) (VERI-9000) elaborating module 'iot_shout_uniq_8'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/RING_MOD.v(14,1-60,10) (VERI-9000) elaborating module 'ring_rnd_uniq_1'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/LEDS_DIV12.v(8,1-114,10) (VERI-9000) elaborating module 'LEDS_DIV12_uniq_1'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PLL1.v(8,1-108,10) (VERI-9000) elaborating module 'PLL1_uniq_1'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PLL2.v(8,1-108,10) (VERI-9000) elaborating module 'PLL2_uniq_1'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/BRAIN_SHOUT.v(1,1-10,10) (VERI-9000) elaborating module 'brain_shout_uniq_1'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/BRAIN_SHOUT.v(1,1-10,10) (VERI-9000) elaborating module 'brain_shout_uniq_2'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/BRAIN_SHOUT.v(1,1-10,10) (VERI-9000) elaborating module 'brain_shout_uniq_3'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_1.v(8,1-22,10) (VERI-9000) elaborating module 'TABLE_3_1_uniq_1'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_1.v(8,1-22,10) (VERI-9000) elaborating module 'TABLE_3_1_uniq_2'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_1.v(8,1-22,10) (VERI-9000) elaborating module 'TABLE_3_1_uniq_3'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_1.v(8,1-22,10) (VERI-9000) elaborating module 'TABLE_3_1_uniq_4'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_1.v(8,1-22,10) (VERI-9000) elaborating module 'TABLE_3_1_uniq_5'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_1.v(8,1-22,10) (VERI-9000) elaborating module 'TABLE_3_1_uniq_6'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_1.v(8,1-22,10) (VERI-9000) elaborating module 'TABLE_3_1_uniq_7'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_1.v(8,1-22,10) (VERI-9000) elaborating module 'TABLE_3_1_uniq_8'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_4'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_5'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_6'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_7'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_8'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_9'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_10'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_11'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_12'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_1'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_1'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_2'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_3'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_4'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_5'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_6'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1730,1-1786,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1730,1-1786,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_2'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_1'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_2'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_3'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_4'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_5'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_6'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_7'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_8'
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(280,1-280,141) (VERI-1927) port clk_pol remains unconnected for this instance
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(281,1-281,115) (VERI-1927) port clk_pol remains unconnected for this instance
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(282,1-282,113) (VERI-1927) port clk_pol remains unconnected for this instance
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(283,1-283,113) (VERI-1927) port clk_pol remains unconnected for this instance
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(284,1-284,127) (VERI-1927) port clk_pol remains unconnected for this instance
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(285,1-285,127) (VERI-1927) port clk_pol remains unconnected for this instance
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(318,1-318,62) (VERI-1927) port SEDSTDBY remains unconnected for this instance
WARNING - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(280,115-280,139) (VERI-1330) actual bit length 2 differs from formal bit length 4 for port debug1
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/LFSR1.v(8,8-8,13) (VERI-1018) compiling module LFSR1
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/LFSR1.v(8,1-121,10) (VERI-9000) elaborating module 'LFSR1'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_9'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(209,1-218,10) (VERI-9000) elaborating module 'FD1P3JX_uniq_1'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(209,1-218,10) (VERI-9000) elaborating module 'FD1P3JX_uniq_2'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(209,1-218,10) (VERI-9000) elaborating module 'FD1P3JX_uniq_3'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(209,1-218,10) (VERI-9000) elaborating module 'FD1P3JX_uniq_4'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(209,1-218,10) (VERI-9000) elaborating module 'FD1P3JX_uniq_5'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(209,1-218,10) (VERI-9000) elaborating module 'FD1P3JX_uniq_6'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(209,1-218,10) (VERI-9000) elaborating module 'FD1P3JX_uniq_7'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(209,1-218,10) (VERI-9000) elaborating module 'FD1P3JX_uniq_8'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(198,1-207,10) (VERI-9000) elaborating module 'FD1P3IX_uniq_1'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(198,1-207,10) (VERI-9000) elaborating module 'FD1P3IX_uniq_2'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(198,1-207,10) (VERI-9000) elaborating module 'FD1P3IX_uniq_3'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(198,1-207,10) (VERI-9000) elaborating module 'FD1P3IX_uniq_4'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(198,1-207,10) (VERI-9000) elaborating module 'FD1P3IX_uniq_5'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(198,1-207,10) (VERI-9000) elaborating module 'FD1P3IX_uniq_6'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(198,1-207,10) (VERI-9000) elaborating module 'FD1P3IX_uniq_7'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(198,1-207,10) (VERI-9000) elaborating module 'FD1P3IX_uniq_8'
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_2.v(8,8-8,17) (VERI-1018) compiling module TABLE_3_2
INFO - /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_2.v(8,1-22,10) (VERI-9000) elaborating module 'TABLE_3_2'
INFO - /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1077,1-1087,10) (VERI-9000) elaborating module 'ROM32X1A_uniq_1'
Done: design load finished with (0) errors, and (32) warnings

</PRE></BODY></HTML>