#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5fb3bd1b4a60 .scope module, "DatapthUnit_tb" "DatapthUnit_tb" 2 3;
 .timescale -9 -12;
v0x5fb3bd1fe220_0 .var "clk", 0 0;
v0x5fb3bd1fe2c0_0 .var "rst", 0 0;
S_0x5fb3bd1b4bf0 .scope module, "Datapath_Unit_u" "Datapath_Unit" 2 8, 3 10 0, S_0x5fb3bd1b4a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "fpga_data";
v0x5fb3bd1fca10_0 .net "ACC_data", 7 0, v0x5fb3bd184590_0;  1 drivers
v0x5fb3bd1fcaf0_0 .net "ALUToACC", 0 0, v0x5fb3bd1f9850_0;  1 drivers
v0x5fb3bd1fcc00_0 .net "ALU_Op", 1 0, v0x5fb3bd1f9930_0;  1 drivers
v0x5fb3bd1fccf0_0 .net "PC_actve", 0 0, v0x5fb3bd1f99f0_0;  1 drivers
v0x5fb3bd1fcde0_0 .net "PC_addr", 0 0, v0x5fb3bd1f9af0_0;  1 drivers
o0x7d0bb0e9b248 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5fb3bd1fcf20_0 name=_ivl_0
v0x5fb3bd1fcfe0_0 .net "address_in", 4 0, v0x5fb3bd1f7bf0_0;  1 drivers
v0x5fb3bd1fd0f0_0 .net "address_out", 4 0, v0x5fb3bd1f8b60_0;  1 drivers
v0x5fb3bd1fd240_0 .net "clk", 0 0, v0x5fb3bd1fe220_0;  1 drivers
RS_0x7d0bb0e9a1c8 .resolv tri, L_0x5fb3bd1fe470, L_0x5fb3bd1fe560;
v0x5fb3bd1fd370_0 .net8 "data", 7 0, RS_0x7d0bb0e9a1c8;  2 drivers
v0x5fb3bd1fd4c0_0 .net "dataToACC", 7 0, v0x5fb3bd1fab50_0;  1 drivers
v0x5fb3bd1fd580_0 .net "data_address", 4 0, v0x5fb3bd1f83e0_0;  1 drivers
v0x5fb3bd1fd640_0 .net "data_out", 7 0, v0x5fb3bd1f6be0_0;  1 drivers
v0x5fb3bd1fd700_0 .var "fpga_data", 7 0;
v0x5fb3bd1fd7e0_0 .net "instruction_address", 4 0, v0x5fb3bd1f70d0_0;  1 drivers
v0x5fb3bd1fd8f0_0 .net "isZero", 0 0, v0x5fb3bd1f6b20_0;  1 drivers
v0x5fb3bd1fd990_0 .net "opcode", 2 0, v0x5fb3bd1f8770_0;  1 drivers
v0x5fb3bd1fda30_0 .net "out_address", 4 0, v0x5fb3bd1fc8a0_0;  1 drivers
v0x5fb3bd1fdb40_0 .net "regWrite", 0 0, v0x5fb3bd1fa210_0;  1 drivers
v0x5fb3bd1fdc30_0 .net "rst", 0 0, v0x5fb3bd1fe2c0_0;  1 drivers
v0x5fb3bd1fdcd0_0 .net "skip", 0 0, v0x5fb3bd1fa2e0_0;  1 drivers
v0x5fb3bd1fdd70_0 .net "skip_address", 4 0, v0x5fb3bd1f7530_0;  1 drivers
v0x5fb3bd1fde10_0 .net "skip_data_address", 4 0, v0x5fb3bd1fc140_0;  1 drivers
v0x5fb3bd1fdf20_0 .net "skip_signal", 0 0, L_0x5fb3bd1fe7a0;  1 drivers
v0x5fb3bd1fdfc0_0 .net "stop", 0 0, v0x5fb3bd1fa3b0_0;  1 drivers
v0x5fb3bd1fe0b0_0 .net "write_en", 0 0, v0x5fb3bd1fa480_0;  1 drivers
L_0x5fb3bd1fe560 .functor MUXZ 8, o0x7d0bb0e9b248, v0x5fb3bd184590_0, v0x5fb3bd1fa480_0, C4<>;
S_0x5fb3bd193990 .scope module, "ACC_u" "ACC" 3 63, 4 1 0, S_0x5fb3bd1b4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regWrite";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
v0x5fb3bd1d8f60_0 .net "clk", 0 0, v0x5fb3bd1fe220_0;  alias, 1 drivers
v0x5fb3bd183d90_0 .net "in", 7 0, v0x5fb3bd1fab50_0;  alias, 1 drivers
v0x5fb3bd184590_0 .var "out", 7 0;
v0x5fb3bd1d4480_0 .net "regWrite", 0 0, v0x5fb3bd1fa210_0;  alias, 1 drivers
E_0x5fb3bd18f940 .event posedge, v0x5fb3bd1d8f60_0;
S_0x5fb3bd1f6870 .scope module, "ALU_u" "ALU" 3 129, 5 1 0, S_0x5fb3bd1b4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_Op";
    .port_info 1 /INPUT 8 "inA";
    .port_info 2 /INPUT 8 "inB";
    .port_info 3 /OUTPUT 1 "isZero";
    .port_info 4 /OUTPUT 8 "out";
v0x5fb3bd1cb2e0_0 .net "ALU_Op", 1 0, v0x5fb3bd1f9930_0;  alias, 1 drivers
v0x5fb3bd1849f0_0 .net "inA", 7 0, v0x5fb3bd184590_0;  alias, 1 drivers
v0x5fb3bd182ad0_0 .net8 "inB", 7 0, RS_0x7d0bb0e9a1c8;  alias, 2 drivers
v0x5fb3bd1f6b20_0 .var "isZero", 0 0;
v0x5fb3bd1f6be0_0 .var "out", 7 0;
E_0x5fb3bd18fdc0 .event anyedge, v0x5fb3bd1cb2e0_0, v0x5fb3bd184590_0, v0x5fb3bd182ad0_0, v0x5fb3bd1f6be0_0;
S_0x5fb3bd1f6db0 .scope module, "Adder_1_u" "Adder_1" 3 93, 6 24 0, S_0x5fb3bd1b4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "address";
    .port_info 1 /OUTPUT 5 "next_address";
v0x5fb3bd1f6fd0_0 .net "address", 4 0, v0x5fb3bd1fc8a0_0;  alias, 1 drivers
v0x5fb3bd1f70d0_0 .var "next_address", 4 0;
E_0x5fb3bd1723b0 .event anyedge, v0x5fb3bd1f6fd0_0;
S_0x5fb3bd1f7210 .scope module, "Adder_2_u" "Adder_2" 3 98, 6 33 0, S_0x5fb3bd1b4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "address";
    .port_info 1 /OUTPUT 5 "next_address";
v0x5fb3bd1f7430_0 .net "address", 4 0, v0x5fb3bd1f8b60_0;  alias, 1 drivers
v0x5fb3bd1f7530_0 .var "next_address", 4 0;
E_0x5fb3bd1dd7d0 .event anyedge, v0x5fb3bd1f7430_0;
S_0x5fb3bd1f7670 .scope module, "AddressMux_u" "AddressMux" 3 118, 7 1 0, S_0x5fb3bd1b4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PC_addr";
    .port_info 1 /INPUT 1 "PC_actve";
    .port_info 2 /INPUT 1 "skip_signal";
    .port_info 3 /INPUT 1 "skip";
    .port_info 4 /INPUT 5 "instruction_address";
    .port_info 5 /INPUT 5 "skip_address";
    .port_info 6 /INPUT 5 "data_address";
    .port_info 7 /OUTPUT 5 "address";
v0x5fb3bd1f7a50_0 .net "PC_actve", 0 0, v0x5fb3bd1f99f0_0;  alias, 1 drivers
v0x5fb3bd1f7b30_0 .net "PC_addr", 0 0, v0x5fb3bd1f9af0_0;  alias, 1 drivers
v0x5fb3bd1f7bf0_0 .var "address", 4 0;
v0x5fb3bd1f7cb0_0 .net "data_address", 4 0, v0x5fb3bd1fc140_0;  alias, 1 drivers
v0x5fb3bd1f7d90_0 .net "instruction_address", 4 0, v0x5fb3bd1f70d0_0;  alias, 1 drivers
v0x5fb3bd1f7ea0_0 .net "skip", 0 0, v0x5fb3bd1fa2e0_0;  alias, 1 drivers
v0x5fb3bd1f7f40_0 .net "skip_address", 4 0, v0x5fb3bd1f7530_0;  alias, 1 drivers
v0x5fb3bd1f8030_0 .net "skip_signal", 0 0, L_0x5fb3bd1fe7a0;  alias, 1 drivers
E_0x5fb3bd1f79c0/0 .event anyedge, v0x5fb3bd1f8030_0, v0x5fb3bd1f7a50_0, v0x5fb3bd1f7bf0_0, v0x5fb3bd1f7ea0_0;
E_0x5fb3bd1f79c0/1 .event anyedge, v0x5fb3bd1f70d0_0, v0x5fb3bd1f7b30_0, v0x5fb3bd1f7cb0_0, v0x5fb3bd1f7530_0;
E_0x5fb3bd1f79c0 .event/or E_0x5fb3bd1f79c0/0, E_0x5fb3bd1f79c0/1;
S_0x5fb3bd1f8220 .scope module, "IR_u" "instructionRegister" 3 56, 8 1 0, S_0x5fb3bd1b4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /OUTPUT 3 "opcode";
    .port_info 3 /OUTPUT 5 "address";
v0x5fb3bd1f83e0_0 .var "address", 4 0;
v0x5fb3bd1f84e0_0 .net "clk", 0 0, v0x5fb3bd1fe220_0;  alias, 1 drivers
v0x5fb3bd1f85d0_0 .var "counter", 2 0;
v0x5fb3bd1f86a0_0 .net8 "data", 7 0, RS_0x7d0bb0e9a1c8;  alias, 2 drivers
v0x5fb3bd1f8770_0 .var "opcode", 2 0;
S_0x5fb3bd1f8900 .scope module, "PC_u" "PC" 3 85, 6 1 0, S_0x5fb3bd1b4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stop";
    .port_info 3 /INPUT 5 "loaded_address";
    .port_info 4 /OUTPUT 5 "address";
v0x5fb3bd1f8b60_0 .var "address", 4 0;
v0x5fb3bd1f8c70_0 .net "clk", 0 0, v0x5fb3bd1fe220_0;  alias, 1 drivers
v0x5fb3bd1f8d60_0 .net "loaded_address", 4 0, v0x5fb3bd1f7bf0_0;  alias, 1 drivers
v0x5fb3bd1f8e30_0 .net "rst", 0 0, v0x5fb3bd1fe2c0_0;  alias, 1 drivers
v0x5fb3bd1f8ed0_0 .net "stop", 0 0, v0x5fb3bd1fa3b0_0;  alias, 1 drivers
E_0x5fb3bd1f8ae0 .event posedge, v0x5fb3bd1f8e30_0, v0x5fb3bd1d8f60_0;
S_0x5fb3bd1f9060 .scope module, "controller_u" "controller" 3 71, 9 1 0, S_0x5fb3bd1b4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "opcode";
    .port_info 2 /OUTPUT 1 "nonAdd";
    .port_info 3 /OUTPUT 1 "stop";
    .port_info 4 /OUTPUT 1 "write_en";
    .port_info 5 /OUTPUT 1 "skip";
    .port_info 6 /OUTPUT 1 "regWrite";
    .port_info 7 /OUTPUT 1 "ALUToACC";
    .port_info 8 /OUTPUT 1 "PC_addr";
    .port_info 9 /OUTPUT 1 "PC_actve";
    .port_info 10 /OUTPUT 2 "ALU_Op";
P_0x5fb3bd1f9240 .param/l "ADD" 1 9 23, C4<010>;
P_0x5fb3bd1f9280 .param/l "AND" 1 9 24, C4<011>;
P_0x5fb3bd1f92c0 .param/l "HLT" 1 9 21, C4<000>;
P_0x5fb3bd1f9300 .param/l "JMP" 1 9 28, C4<111>;
P_0x5fb3bd1f9340 .param/l "LDA" 1 9 26, C4<101>;
P_0x5fb3bd1f9380 .param/l "SKZ" 1 9 22, C4<001>;
P_0x5fb3bd1f93c0 .param/l "STO" 1 9 27, C4<110>;
P_0x5fb3bd1f9400 .param/l "XOR" 1 9 25, C4<100>;
v0x5fb3bd1f9850_0 .var "ALUToACC", 0 0;
v0x5fb3bd1f9930_0 .var "ALU_Op", 1 0;
v0x5fb3bd1f99f0_0 .var "PC_actve", 0 0;
v0x5fb3bd1f9af0_0 .var "PC_addr", 0 0;
v0x5fb3bd1f9bc0_0 .net "clk", 0 0, v0x5fb3bd1fe220_0;  alias, 1 drivers
v0x5fb3bd1f9cb0_0 .var "counter", 2 0;
v0x5fb3bd1f9d50_0 .var "counter1", 2 0;
v0x5fb3bd1f9df0_0 .var "counter2", 1 0;
v0x5fb3bd1f9ed0_0 .var "counter3", 1 0;
v0x5fb3bd1f9fb0_0 .var "counter4", 1 0;
v0x5fb3bd1fa090_0 .var "nonAdd", 0 0;
v0x5fb3bd1fa150_0 .net "opcode", 2 0, v0x5fb3bd1f8770_0;  alias, 1 drivers
v0x5fb3bd1fa210_0 .var "regWrite", 0 0;
v0x5fb3bd1fa2e0_0 .var "skip", 0 0;
v0x5fb3bd1fa3b0_0 .var "stop", 0 0;
v0x5fb3bd1fa480_0 .var "write_en", 0 0;
E_0x5fb3bd1f97f0 .event negedge, v0x5fb3bd1d8f60_0;
S_0x5fb3bd1fa680 .scope module, "dataMux_u" "dataMux" 3 145, 3 155 0, S_0x5fb3bd1b4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ALU_data";
    .port_info 1 /INPUT 8 "MEM_data";
    .port_info 2 /INPUT 1 "ALUToACC";
    .port_info 3 /OUTPUT 8 "data_out";
v0x5fb3bd1fa8c0_0 .net "ALUToACC", 0 0, v0x5fb3bd1f9850_0;  alias, 1 drivers
v0x5fb3bd1fa9b0_0 .net "ALU_data", 7 0, v0x5fb3bd1f6be0_0;  alias, 1 drivers
v0x5fb3bd1faa80_0 .net8 "MEM_data", 7 0, RS_0x7d0bb0e9a1c8;  alias, 2 drivers
v0x5fb3bd1fab50_0 .var "data_out", 7 0;
E_0x5fb3bd1fa840 .event anyedge, v0x5fb3bd1f9850_0, v0x5fb3bd1f6be0_0, v0x5fb3bd182ad0_0;
S_0x5fb3bd1fac80 .scope module, "memory_u" "memory" 3 48, 10 1 0, S_0x5fb3bd1b4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 5 "address";
    .port_info 3 /INOUT 8 "data";
v0x5fb3bd1fae60_0 .net *"_ivl_1", 0 0, L_0x5fb3bd1fe3d0;  1 drivers
o0x7d0bb0e9ae88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5fb3bd1faf40_0 name=_ivl_2
v0x5fb3bd1fb020_0 .net "address", 4 0, v0x5fb3bd1f8b60_0;  alias, 1 drivers
v0x5fb3bd1fb140_0 .net "clk", 0 0, v0x5fb3bd1fe220_0;  alias, 1 drivers
v0x5fb3bd1fb270_0 .net8 "data", 7 0, RS_0x7d0bb0e9a1c8;  alias, 2 drivers
v0x5fb3bd1fb330_0 .var "data_out", 7 0;
v0x5fb3bd1fb410 .array "mem", 0 31, 7 0;
v0x5fb3bd1fb4d0_0 .net "write_en", 0 0, v0x5fb3bd1fa480_0;  alias, 1 drivers
L_0x5fb3bd1fe3d0 .reduce/nor v0x5fb3bd1fa480_0;
L_0x5fb3bd1fe470 .functor MUXZ 8, o0x7d0bb0e9ae88, v0x5fb3bd1fb330_0, L_0x5fb3bd1fe3d0, C4<>;
S_0x5fb3bd1fb5d0 .scope module, "skip_AND_u" "skip_AND" 3 137, 3 172 0, S_0x5fb3bd1b4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb3bd1fe730 .functor NOT 1, L_0x5fb3bd1fe690, C4<0>, C4<0>, C4<0>;
L_0x5fb3bd1fe7a0 .functor AND 1, v0x5fb3bd1fa2e0_0, L_0x5fb3bd1fe730, C4<1>, C4<1>;
v0x5fb3bd1fb820_0 .net *"_ivl_1", 0 0, L_0x5fb3bd1fe690;  1 drivers
v0x5fb3bd1fb900_0 .net *"_ivl_2", 0 0, L_0x5fb3bd1fe730;  1 drivers
v0x5fb3bd1fb9e0_0 .net "inA", 0 0, v0x5fb3bd1fa2e0_0;  alias, 1 drivers
v0x5fb3bd1fbad0_0 .net "inB", 7 0, v0x5fb3bd184590_0;  alias, 1 drivers
v0x5fb3bd1fbbc0_0 .net "out", 0 0, L_0x5fb3bd1fe7a0;  alias, 1 drivers
L_0x5fb3bd1fe690 .reduce/or v0x5fb3bd184590_0;
S_0x5fb3bd1fbd10 .scope module, "skip_data_mux_u" "skip_data_mux" 3 103, 6 42 0, S_0x5fb3bd1b4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "inA";
    .port_info 1 /INPUT 5 "inB";
    .port_info 2 /INPUT 1 "skip_signal";
    .port_info 3 /OUTPUT 5 "skip_data_address";
v0x5fb3bd1fbf50_0 .net "inA", 4 0, v0x5fb3bd1f7530_0;  alias, 1 drivers
v0x5fb3bd1fc080_0 .net "inB", 4 0, v0x5fb3bd1f83e0_0;  alias, 1 drivers
v0x5fb3bd1fc140_0 .var "skip_data_address", 4 0;
v0x5fb3bd1fc210_0 .net "skip_signal", 0 0, L_0x5fb3bd1fe7a0;  alias, 1 drivers
E_0x5fb3bd1fbef0 .event anyedge, v0x5fb3bd1f8030_0, v0x5fb3bd1f7530_0, v0x5fb3bd1f83e0_0;
S_0x5fb3bd1fc340 .scope module, "storage_u" "storage" 3 110, 11 1 0, S_0x5fb3bd1b4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "address";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /OUTPUT 5 "out_address";
v0x5fb3bd1fc520_0 .net "address", 4 0, v0x5fb3bd1f8b60_0;  alias, 1 drivers
v0x5fb3bd1fc600_0 .net "clk", 0 0, v0x5fb3bd1fe220_0;  alias, 1 drivers
v0x5fb3bd1fc6c0_0 .var "counter", 2 0;
v0x5fb3bd1fc790_0 .net "opcode", 2 0, v0x5fb3bd1f8770_0;  alias, 1 drivers
v0x5fb3bd1fc8a0_0 .var "out_address", 4 0;
    .scope S_0x5fb3bd1fac80;
T_0 ;
    %vpi_call 10 11 "$readmemb", "./data.mem", v0x5fb3bd1fb410, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5fb3bd1fac80;
T_1 ;
    %wait E_0x5fb3bd18f940;
    %load/vec4 v0x5fb3bd1fb4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5fb3bd1fb270_0;
    %load/vec4 v0x5fb3bd1fb020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fb3bd1fb410, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5fb3bd1fb020_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5fb3bd1fb410, 4;
    %store/vec4 v0x5fb3bd1fb330_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5fb3bd1fac80;
T_2 ;
    %wait E_0x5fb3bd18f940;
    %load/vec4 v0x5fb3bd1fb020_0;
    %pad/u 8;
    %cmpi/e 0, 255, 8;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 10 29 "$writememb", "./data.mem", v0x5fb3bd1fb410, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5fb3bd1f8220;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fb3bd1f85d0_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_0x5fb3bd1f8220;
T_4 ;
    %wait E_0x5fb3bd18f940;
    %load/vec4 v0x5fb3bd1f85d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5fb3bd1f86a0_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0x5fb3bd1f8770_0, 0;
    %load/vec4 v0x5fb3bd1f86a0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x5fb3bd1f83e0_0, 0;
    %load/vec4 v0x5fb3bd1f86a0_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fb3bd1f85d0_0, 0;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fb3bd1f85d0_0, 0;
    %jmp T_4.11;
T_4.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5fb3bd1f85d0_0, 0;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5fb3bd1f85d0_0, 0;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5fb3bd1f85d0_0, 0;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5fb3bd1f85d0_0, 0;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5fb3bd1f85d0_0, 0;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5fb3bd1f85d0_0, 0;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5fb3bd1f85d0_0, 0;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5fb3bd1f85d0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x5fb3bd1f85d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5fb3bd193990;
T_5 ;
    %wait E_0x5fb3bd18f940;
    %load/vec4 v0x5fb3bd1d4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5fb3bd183d90_0;
    %assign/vec4 v0x5fb3bd184590_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5fb3bd1f9060;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1f9850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1f9af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1f99f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9930_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fb3bd1f9d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9fb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fb3bd1f9cb0_0, 0;
    %end;
    .thread T_6;
    .scope S_0x5fb3bd1f9060;
T_7 ;
    %wait E_0x5fb3bd18f940;
    %load/vec4 v0x5fb3bd1f9cb0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5fb3bd1fa150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1fa3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1f9850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1f9af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1f99f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9930_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fb3bd1f9d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9fb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fb3bd1f9cb0_0, 0;
    %jmp T_7.10;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1fa2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1f9850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f9af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f99f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9930_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fb3bd1f9d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9fb0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5fb3bd1f9cb0_0, 0;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1fa210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f9850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f9af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f99f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5fb3bd1f9930_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5fb3bd1f9d50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5fb3bd1f9df0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5fb3bd1f9ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9fb0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5fb3bd1f9cb0_0, 0;
    %jmp T_7.10;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1fa210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f9850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f9af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f99f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5fb3bd1f9930_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5fb3bd1f9d50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5fb3bd1f9df0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5fb3bd1f9ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9fb0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5fb3bd1f9cb0_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1fa210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f9850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f9af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f99f0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5fb3bd1f9930_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5fb3bd1f9d50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5fb3bd1f9df0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5fb3bd1f9ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9fb0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5fb3bd1f9cb0_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1fa090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1fa210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1f9850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f9af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f99f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9930_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5fb3bd1f9d50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5fb3bd1f9df0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5fb3bd1f9ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9fb0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5fb3bd1f9cb0_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1fa480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1f9850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f9af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f99f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5fb3bd1f9930_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fb3bd1f9d50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5fb3bd1f9df0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5fb3bd1f9ed0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5fb3bd1f9fb0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5fb3bd1f9cb0_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1f9850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f9af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb3bd1f99f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9930_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fb3bd1f9d50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5fb3bd1f9df0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5fb3bd1f9ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fb3bd1f9fb0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5fb3bd1f9cb0_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5fb3bd1f9cb0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x5fb3bd1f9cb0_0, 0, 3;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5fb3bd1f9060;
T_8 ;
    %wait E_0x5fb3bd1f97f0;
    %load/vec4 v0x5fb3bd1f9d50_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb3bd1fa2e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5fb3bd1f9d50_0;
    %subi 1, 0, 3;
    %store/vec4 v0x5fb3bd1f9d50_0, 0, 3;
T_8.1 ;
    %load/vec4 v0x5fb3bd1f9df0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fb3bd1f9af0_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5fb3bd1f9df0_0;
    %subi 1, 0, 2;
    %store/vec4 v0x5fb3bd1f9df0_0, 0, 2;
T_8.3 ;
    %load/vec4 v0x5fb3bd1f9ed0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fb3bd1f99f0_0, 0, 1;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5fb3bd1f9ed0_0;
    %subi 1, 0, 2;
    %store/vec4 v0x5fb3bd1f9ed0_0, 0, 2;
T_8.5 ;
    %load/vec4 v0x5fb3bd1f9fb0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fb3bd1fa480_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x5fb3bd1f9fb0_0;
    %subi 1, 0, 2;
    %store/vec4 v0x5fb3bd1f9fb0_0, 0, 2;
T_8.7 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5fb3bd1f8900;
T_9 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5fb3bd1f8b60_0, 0, 5;
    %end;
    .thread T_9;
    .scope S_0x5fb3bd1f8900;
T_10 ;
    %wait E_0x5fb3bd1f8ae0;
    %load/vec4 v0x5fb3bd1f8e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5fb3bd1f8b60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5fb3bd1f8ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 31, 5;
    %assign/vec4 v0x5fb3bd1f8b60_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5fb3bd1f8d60_0;
    %assign/vec4 v0x5fb3bd1f8b60_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5fb3bd1f6db0;
T_11 ;
    %wait E_0x5fb3bd1723b0;
    %load/vec4 v0x5fb3bd1f6fd0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5fb3bd1f70d0_0, 0, 5;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5fb3bd1f7210;
T_12 ;
    %wait E_0x5fb3bd1dd7d0;
    %load/vec4 v0x5fb3bd1f7430_0;
    %addi 2, 0, 5;
    %store/vec4 v0x5fb3bd1f7530_0, 0, 5;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5fb3bd1fbd10;
T_13 ;
    %wait E_0x5fb3bd1fbef0;
    %load/vec4 v0x5fb3bd1fc210_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %load/vec4 v0x5fb3bd1fbf50_0;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x5fb3bd1fc080_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0x5fb3bd1fc140_0, 0, 5;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5fb3bd1fc340;
T_14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fb3bd1fc6c0_0, 0;
    %end;
    .thread T_14;
    .scope S_0x5fb3bd1fc340;
T_15 ;
    %wait E_0x5fb3bd18f940;
    %load/vec4 v0x5fb3bd1fc6c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x5fb3bd1fc520_0;
    %assign/vec4 v0x5fb3bd1fc8a0_0, 0;
    %load/vec4 v0x5fb3bd1fc790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.10;
T_15.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fb3bd1fc6c0_0, 0, 3;
    %jmp T_15.10;
T_15.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5fb3bd1fc6c0_0, 0, 3;
    %jmp T_15.10;
T_15.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5fb3bd1fc6c0_0, 0, 3;
    %jmp T_15.10;
T_15.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5fb3bd1fc6c0_0, 0, 3;
    %jmp T_15.10;
T_15.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5fb3bd1fc6c0_0, 0, 3;
    %jmp T_15.10;
T_15.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5fb3bd1fc6c0_0, 0, 3;
    %jmp T_15.10;
T_15.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5fb3bd1fc6c0_0, 0, 3;
    %jmp T_15.10;
T_15.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5fb3bd1fc6c0_0, 0, 3;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5fb3bd1fc6c0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x5fb3bd1fc6c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5fb3bd1f7670;
T_16 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5fb3bd1f7bf0_0, 0;
    %end;
    .thread T_16;
    .scope S_0x5fb3bd1f7670;
T_17 ;
    %wait E_0x5fb3bd1f79c0;
    %load/vec4 v0x5fb3bd1f8030_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x5fb3bd1f7a50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x5fb3bd1f7bf0_0;
    %store/vec4 v0x5fb3bd1f7bf0_0, 0, 5;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5fb3bd1f7ea0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x5fb3bd1f7d90_0;
    %store/vec4 v0x5fb3bd1f7bf0_0, 0, 5;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x5fb3bd1f7b30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v0x5fb3bd1f7cb0_0;
    %store/vec4 v0x5fb3bd1f7bf0_0, 0, 5;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x5fb3bd1f7d90_0;
    %store/vec4 v0x5fb3bd1f7bf0_0, 0, 5;
T_17.7 ;
T_17.5 ;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5fb3bd1f7a50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.8, 4;
    %load/vec4 v0x5fb3bd1f7bf0_0;
    %store/vec4 v0x5fb3bd1f7bf0_0, 0, 5;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x5fb3bd1f7f40_0;
    %store/vec4 v0x5fb3bd1f7bf0_0, 0, 5;
T_17.9 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5fb3bd1f6870;
T_18 ;
    %wait E_0x5fb3bd18fdc0;
    %load/vec4 v0x5fb3bd1cb2e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5fb3bd1f6be0_0, 0, 8;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0x5fb3bd1849f0_0;
    %load/vec4 v0x5fb3bd182ad0_0;
    %add;
    %store/vec4 v0x5fb3bd1f6be0_0, 0, 8;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0x5fb3bd1849f0_0;
    %load/vec4 v0x5fb3bd182ad0_0;
    %and;
    %store/vec4 v0x5fb3bd1f6be0_0, 0, 8;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0x5fb3bd1849f0_0;
    %load/vec4 v0x5fb3bd182ad0_0;
    %xor;
    %store/vec4 v0x5fb3bd1f6be0_0, 0, 8;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %load/vec4 v0x5fb3bd1f6be0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_18.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.6, 8;
T_18.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.6, 8;
 ; End of false expr.
    %blend;
T_18.6;
    %pad/s 1;
    %store/vec4 v0x5fb3bd1f6b20_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5fb3bd1fa680;
T_19 ;
    %wait E_0x5fb3bd1fa840;
    %load/vec4 v0x5fb3bd1fa8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x5fb3bd1fa9b0_0;
    %store/vec4 v0x5fb3bd1fab50_0, 0, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5fb3bd1faa80_0;
    %store/vec4 v0x5fb3bd1fab50_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5fb3bd1b4bf0;
T_20 ;
    %wait E_0x5fb3bd18f940;
    %load/vec4 v0x5fb3bd1fca10_0;
    %assign/vec4 v0x5fb3bd1fd700_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5fb3bd1b4a60;
T_21 ;
    %vpi_call 2 14 "$dumpfile", "Datapath_Unit.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5fb3bd1b4a60 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x5fb3bd1b4a60;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fb3bd1fe220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fb3bd1fe2c0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x5fb3bd1b4a60;
T_23 ;
    %delay 25000, 0;
    %load/vec4 v0x5fb3bd1fe220_0;
    %inv;
    %store/vec4 v0x5fb3bd1fe220_0, 0, 1;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "datapath.v";
    "./ACC.v";
    "./ALU.v";
    "./programCounter.v";
    "./AddressMux.v";
    "./IR.v";
    "./controller.v";
    "./memory.v";
    "./storage.v";
