+incdir+../../../../../../rtl/verilog/wb/pkg

../../../../../../bench/verilog/tests/core/wb/main/mpsoc_mpram_testbench.sv

../../../../../../rtl/verilog/wb/core/mpsoc_wb_ram_generic.sv
../../../../../../rtl/verilog/wb/core/mpsoc_wb_mpram.sv
