# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_vivado_3.srcs/sources_1/new/state_machine.v" \
"../../../../project_vivado_3.srcs/sim_1/new/tb_UART_Transmitter.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
