<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ov5640_vga.twx ov5640_vga.ncd -o ov5640_vga.twr
ov5640_vga.pcf -ucf mig_39_2.ucf

</twCmdLine><twDesign>ov5640_vga.ncd</twDesign><twDesignPath>ov5640_vga.ncd</twDesignPath><twPCF>ov5640_vga.pcf</twPCF><twPcfPath>ov5640_vga.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="5.334" period="8.000" constraintValue="8.000" deviceLimit="2.666" freqLimit="375.094" physResource="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT3" logResource="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =         PERIOD TIMEGRP         &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 2.5 HIGH 50%;</twConstName><twItemCnt>23995</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1625</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>28.720</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y48.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.072</twSlack><twSrc BELType="CPU">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twTotPathDel>1.738</twTotPathDel><twClkSkew dest = "1.508" src = "2.390">0.882</twClkSkew><twDelConst>0.800</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.252</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twLogLvls>0</twLogLvls><twSrcSite>MCB_X0Y1.PLLCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.200">ddr_rw_inst/mig_39_2_inst/c3_sysclk_2x_180</twSrcClk><twPathDel><twSite>MCB_X0Y1.SELFREFRESHMODE</twSite><twDelType>Tmcbcko_SELFREFRESHMODE</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y48.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twBEL></twPathDel><twLogDel>1.114</twLogDel><twRouteDel>0.624</twRouteDel><twTotDel>1.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twDestClk><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="112" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5 (SLICE_X36Y51.SR), 112 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.747</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twSrc><twDest BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5</twDest><twTotPathDel>7.141</twTotPathDel><twClkSkew dest = "0.346" src = "0.326">-0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.132</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2103&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2103&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_011</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_01</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;3&gt;_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N44</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5</twBEL></twPathDel><twLogDel>2.223</twLogDel><twRouteDel>4.918</twRouteDel><twTotDel>7.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.758</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twSrc><twDest BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5</twDest><twTotPathDel>7.130</twTotPathDel><twClkSkew dest = "0.346" src = "0.326">-0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.132</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2103&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2103&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_011</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_01</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;3&gt;_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N44</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5</twBEL></twPathDel><twLogDel>2.223</twLogDel><twRouteDel>4.907</twRouteDel><twTotDel>7.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.816</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twSrc><twDest BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5</twDest><twTotPathDel>7.084</twTotPathDel><twClkSkew dest = "0.346" src = "0.314">-0.032</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.132</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_273_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_273_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_011</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_01</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;3&gt;_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N44</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5</twBEL></twPathDel><twLogDel>2.179</twLogDel><twRouteDel>4.905</twRouteDel><twTotDel>7.084</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="112" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (SLICE_X36Y51.SR), 112 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.758</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twSrc><twDest BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4</twDest><twTotPathDel>7.130</twTotPathDel><twClkSkew dest = "0.346" src = "0.326">-0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.132</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2103&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2103&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_011</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_01</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;3&gt;_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N44</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4</twBEL></twPathDel><twLogDel>2.212</twLogDel><twRouteDel>4.918</twRouteDel><twTotDel>7.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.769</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twSrc><twDest BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4</twDest><twTotPathDel>7.119</twTotPathDel><twClkSkew dest = "0.346" src = "0.326">-0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.132</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2103&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2103&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_011</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_01</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;3&gt;_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N44</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4</twBEL></twPathDel><twLogDel>2.212</twLogDel><twRouteDel>4.907</twRouteDel><twTotDel>7.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.827</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twSrc><twDest BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4</twDest><twTotPathDel>7.073</twTotPathDel><twClkSkew dest = "0.346" src = "0.314">-0.032</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.132</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_273_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_273_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_011</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_01</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;3&gt;_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N44</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4</twBEL></twPathDel><twLogDel>2.168</twLogDel><twRouteDel>4.905</twRouteDel><twTotDel>7.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =
        PERIOD TIMEGRP
        &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3 (SLICE_X14Y42.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.394</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8</twSrc><twDest BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3</twDest><twTotPathDel>0.404</twTotPathDel><twClkSkew dest = "0.078" src = "0.068">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y42.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg&lt;3&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2 (SLICE_X14Y42.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.398</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8</twSrc><twDest BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2</twDest><twTotPathDel>0.408</twTotPathDel><twClkSkew dest = "0.078" src = "0.068">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y42.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg&lt;3&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1 (SLICE_X14Y42.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.400</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8</twSrc><twDest BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1</twDest><twTotPathDel>0.410</twTotPathDel><twClkSkew dest = "0.078" src = "0.068">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y42.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg&lt;3&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =
        PERIOD TIMEGRP
        &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tbcper_I" slack="5.334" period="8.000" constraintValue="8.000" deviceLimit="2.666" freqLimit="375.094" physResource="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tmcbcper_UICLK" slack="7.000" period="8.000" constraintValue="8.000" deviceLimit="1.000" freqLimit="1000.000" physResource="ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk"/><twPinLimit anchorID="34" type="MINPERIOD" name="Tcp" slack="7.520" period="8.000" constraintValue="8.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;/CLK" logResource="ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK" locationPin="SLICE_X34Y52.CLK" clockNet="ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 12.5 PHASE 0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_180&quot;
        TS_sys_clk_pin * 12.5 PHASE 0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="37" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.101" period="1.600" constraintValue="1.600" deviceLimit="1.499" freqLimit="667.111" physResource="ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="ddr_rw_inst/mig_39_2_inst/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="38" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in =         PERIOD TIMEGRP         &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in&quot;         TS_sys_clk_pin * 1.5625 HIGH 50%;</twConstName><twItemCnt>1101</twItemCnt><twErrCntSetup>150</twErrCntSetup><twErrCntEndPt>150</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>443</twEndPtCnt><twPathErrCnt>150</twPathErrCnt><twMinPer>41.056</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point vga_disp_inst/ddr_addr_rd_set (SLICE_X0Y36.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.532</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType="FF">vga_disp_inst/ddr_addr_rd_set</twDest><twTotPathDel>4.548</twTotPathDel><twClkSkew dest = "1.501" src = "1.822">0.321</twClkSkew><twDelConst>1.600</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType='FF'>vga_disp_inst/ddr_addr_rd_set</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X1Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X1Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ddr_rw_inst/c3_rst0</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ddr_rw_inst/c3_rst0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_disp_inst/ddr_data_reg&lt;9&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst_c3_rst0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>led_0_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_disp_inst/ddr_data_reg&lt;9&gt;</twComp><twBEL>ddr_rw_inst_c3_rst0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y18.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>ddr_rw_inst_c3_rst0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_disp_inst/vsync_buf2</twComp><twBEL>vga_disp_inst/vsync_buf111</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>vga_disp_inst/vsync_buf1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>ddr_addr_rd_set</twComp><twBEL>vga_disp_inst/ddr_addr_rd_set</twBEL></twPathDel><twLogDel>1.588</twLogDel><twRouteDel>2.960</twRouteDel><twTotDel>4.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.600">vga_clk</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.643</twSlack><twSrc BELType="FF">vga_disp_inst/vsync_buf1</twSrc><twDest BELType="FF">vga_disp_inst/ddr_addr_rd_set</twDest><twTotPathDel>3.979</twTotPathDel><twClkSkew dest = "0.546" src = "0.581">0.035</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_disp_inst/vsync_buf1</twSrc><twDest BELType='FF'>vga_disp_inst/ddr_addr_rd_set</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>vga_disp_inst/vsync_buf1</twComp><twBEL>vga_disp_inst/vsync_buf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>vga_disp_inst/vsync_buf1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_disp_inst/vsync_buf2</twComp><twBEL>vga_disp_inst/vsync_buf111</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>vga_disp_inst/vsync_buf1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>ddr_addr_rd_set</twComp><twBEL>vga_disp_inst/ddr_addr_rd_set</twBEL></twPathDel><twLogDel>1.070</twLogDel><twRouteDel>2.909</twRouteDel><twTotDel>3.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">vga_clk</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="1" sType="EndPoint">Paths for end point vga_disp_inst/vga_g_reg_5 (SLICE_X2Y17.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.307</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType="FF">vga_disp_inst/vga_g_reg_5</twDest><twTotPathDel>4.329</twTotPathDel><twClkSkew dest = "1.507" src = "1.822">0.315</twClkSkew><twDelConst>1.600</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType='FF'>vga_disp_inst/vga_g_reg_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X1Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="56.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X1Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ddr_rw_inst/c3_rst0</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ddr_rw_inst/c3_rst0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_disp_inst/ddr_data_reg&lt;9&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst_c3_rst0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>led_0_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_disp_inst/ddr_data_reg&lt;9&gt;</twComp><twBEL>ddr_rw_inst_c3_rst0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>ddr_rw_inst_c3_rst0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_disp_inst/vsync_buf2</twComp><twBEL>vga_disp_inst/vga_rst_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>vga_disp_inst/vga_rst_7</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>vga_disp_inst/vga_b_reg&lt;2&gt;</twComp><twBEL>vga_disp_inst/hsync_de_vsync_de_AND_9_o_inv1_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>vga_disp_inst/hsync_de_vsync_de_AND_9_o_inv1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>vga_disp_inst/vga_g_reg&lt;5&gt;</twComp><twBEL>vga_disp_inst/vga_g_reg_5</twBEL></twPathDel><twLogDel>1.994</twLogDel><twRouteDel>2.335</twRouteDel><twTotDel>4.329</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="57.600">vga_clk</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.212</twSlack><twSrc BELType="FF">vga_disp_inst/vsync_de</twSrc><twDest BELType="FF">vga_disp_inst/vga_g_reg_5</twDest><twTotPathDel>5.024</twTotPathDel><twClkSkew dest = "0.552" src = "0.573">0.021</twClkSkew><twDelConst>6.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_disp_inst/vsync_de</twSrc><twDest BELType='FF'>vga_disp_inst/vga_g_reg_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vga_disp_inst/vsync_de</twComp><twBEL>vga_disp_inst/vsync_de</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.093</twDelInfo><twComp>vga_disp_inst/vsync_de</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>vga_disp_inst/vga_b_reg&lt;2&gt;</twComp><twBEL>vga_disp_inst/hsync_de_vsync_de_AND_9_o_inv1_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>vga_disp_inst/hsync_de_vsync_de_AND_9_o_inv1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>vga_disp_inst/vga_g_reg&lt;5&gt;</twComp><twBEL>vga_disp_inst/vga_g_reg_5</twBEL></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>3.712</twRouteDel><twTotDel>5.024</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.400">vga_clk</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.188</twSlack><twSrc BELType="FF">vga_disp_inst/hsync_de</twSrc><twDest BELType="FF">vga_disp_inst/vga_g_reg_5</twDest><twTotPathDel>3.072</twTotPathDel><twClkSkew dest = "0.345" src = "0.342">-0.003</twClkSkew><twDelConst>6.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_disp_inst/hsync_de</twSrc><twDest BELType='FF'>vga_disp_inst/vga_g_reg_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>vga_disp_inst/hsync_de</twComp><twBEL>vga_disp_inst/hsync_de</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.236</twDelInfo><twComp>vga_disp_inst/hsync_de</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>vga_disp_inst/vga_b_reg&lt;2&gt;</twComp><twBEL>vga_disp_inst/hsync_de_vsync_de_AND_9_o_inv1_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>vga_disp_inst/hsync_de_vsync_de_AND_9_o_inv1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>vga_disp_inst/vga_g_reg&lt;5&gt;</twComp><twBEL>vga_disp_inst/vga_g_reg_5</twBEL></twPathDel><twLogDel>1.217</twLogDel><twRouteDel>1.855</twRouteDel><twTotDel>3.072</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.400">vga_clk</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="1" sType="EndPoint">Paths for end point vga_disp_inst/ddr_rden (SLICE_X0Y18.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.295</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType="FF">vga_disp_inst/ddr_rden</twDest><twTotPathDel>4.317</twTotPathDel><twClkSkew dest = "1.507" src = "1.822">0.315</twClkSkew><twDelConst>1.600</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType='FF'>vga_disp_inst/ddr_rden</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X1Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="56.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X1Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ddr_rw_inst/c3_rst0</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ddr_rw_inst/c3_rst0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_disp_inst/ddr_data_reg&lt;9&gt;</twComp><twBEL>ddr_rw_inst/mig_39_2_inst_c3_rst0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>led_0_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_disp_inst/ddr_data_reg&lt;9&gt;</twComp><twBEL>ddr_rw_inst_c3_rst0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>ddr_rw_inst_c3_rst0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_disp_inst/vsync_buf2</twComp><twBEL>vga_disp_inst/vga_rst_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>vga_disp_inst/vga_rst_7</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>vga_disp_inst/vga_b_reg&lt;2&gt;</twComp><twBEL>vga_disp_inst/hsync_de_vsync_de_AND_9_o_inv1_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>vga_disp_inst/hsync_de_vsync_de_AND_9_o_inv1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>ddr_rden</twComp><twBEL>vga_disp_inst/ddr_rden</twBEL></twPathDel><twLogDel>1.962</twLogDel><twRouteDel>2.355</twRouteDel><twTotDel>4.317</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="57.600">vga_clk</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.224</twSlack><twSrc BELType="FF">vga_disp_inst/vsync_de</twSrc><twDest BELType="FF">vga_disp_inst/ddr_rden</twDest><twTotPathDel>5.012</twTotPathDel><twClkSkew dest = "0.552" src = "0.573">0.021</twClkSkew><twDelConst>6.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_disp_inst/vsync_de</twSrc><twDest BELType='FF'>vga_disp_inst/ddr_rden</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vga_disp_inst/vsync_de</twComp><twBEL>vga_disp_inst/vsync_de</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.093</twDelInfo><twComp>vga_disp_inst/vsync_de</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>vga_disp_inst/vga_b_reg&lt;2&gt;</twComp><twBEL>vga_disp_inst/hsync_de_vsync_de_AND_9_o_inv1_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>vga_disp_inst/hsync_de_vsync_de_AND_9_o_inv1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>ddr_rden</twComp><twBEL>vga_disp_inst/ddr_rden</twBEL></twPathDel><twLogDel>1.280</twLogDel><twRouteDel>3.732</twRouteDel><twTotDel>5.012</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.400">vga_clk</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.200</twSlack><twSrc BELType="FF">vga_disp_inst/hsync_de</twSrc><twDest BELType="FF">vga_disp_inst/ddr_rden</twDest><twTotPathDel>3.060</twTotPathDel><twClkSkew dest = "0.345" src = "0.342">-0.003</twClkSkew><twDelConst>6.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_disp_inst/hsync_de</twSrc><twDest BELType='FF'>vga_disp_inst/ddr_rden</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>vga_disp_inst/hsync_de</twComp><twBEL>vga_disp_inst/hsync_de</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.236</twDelInfo><twComp>vga_disp_inst/hsync_de</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>vga_disp_inst/vga_b_reg&lt;2&gt;</twComp><twBEL>vga_disp_inst/hsync_de_vsync_de_AND_9_o_inv1_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>vga_disp_inst/hsync_de_vsync_de_AND_9_o_inv1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>ddr_rden</twComp><twBEL>vga_disp_inst/ddr_rden</twBEL></twPathDel><twLogDel>1.185</twLogDel><twRouteDel>1.875</twRouteDel><twTotDel>3.060</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.400">vga_clk</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in =
        PERIOD TIMEGRP
        &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in&quot;
        TS_sys_clk_pin * 1.5625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_disp_inst/vga_g_reg_5 (SLICE_X2Y17.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.427</twSlack><twSrc BELType="FF">vga_disp_inst/num_counter_FSM_FFd2</twSrc><twDest BELType="FF">vga_disp_inst/vga_g_reg_5</twDest><twTotPathDel>0.429</twTotPathDel><twClkSkew dest = "0.045" src = "0.043">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_disp_inst/num_counter_FSM_FFd2</twSrc><twDest BELType='FF'>vga_disp_inst/vga_g_reg_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y17.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="19.200">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>vga_disp_inst/num_counter_FSM_FFd2</twComp><twBEL>vga_disp_inst/num_counter_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y17.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>vga_disp_inst/num_counter_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y17.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>vga_disp_inst/vga_g_reg&lt;5&gt;</twComp><twBEL>vga_disp_inst/Mmux_num_counter[3]_ddr_data_reg[58]_select_38_OUT61</twBEL><twBEL>vga_disp_inst/vga_g_reg_5</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.034</twRouteDel><twTotDel>0.429</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="19.200">vga_clk</twDestClk><twPctLog>92.1</twPctLog><twPctRoute>7.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_disp_inst/hsync_r (SLICE_X7Y28.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">vga_disp_inst/hsync_r</twSrc><twDest BELType="FF">vga_disp_inst/hsync_r</twDest><twTotPathDel>0.440</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_disp_inst/hsync_r</twSrc><twDest BELType='FF'>vga_disp_inst/hsync_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>vga_hsync_OBUF</twComp><twBEL>vga_disp_inst/hsync_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>vga_hsync_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>vga_hsync_OBUF</twComp><twBEL>vga_disp_inst/hsync_r_glue_set</twBEL><twBEL>vga_disp_inst/hsync_r</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">vga_clk</twDestClk><twPctLog>93.9</twPctLog><twPctRoute>6.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_disp_inst/hsync_de (SLICE_X7Y26.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.456</twSlack><twSrc BELType="FF">vga_disp_inst/hsync_de</twSrc><twDest BELType="FF">vga_disp_inst/hsync_de</twDest><twTotPathDel>0.456</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_disp_inst/hsync_de</twSrc><twDest BELType='FF'>vga_disp_inst/hsync_de</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>vga_disp_inst/hsync_de</twComp><twBEL>vga_disp_inst/hsync_de</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>vga_disp_inst/hsync_de</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>vga_disp_inst/hsync_de</twComp><twBEL>vga_disp_inst/hsync_de_glue_set</twBEL><twBEL>vga_disp_inst/hsync_de</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.043</twRouteDel><twTotDel>0.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">vga_clk</twDestClk><twPctLog>90.6</twPctLog><twPctRoute>9.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="61"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in =
        PERIOD TIMEGRP
        &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in&quot;
        TS_sys_clk_pin * 1.5625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="62" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK3/I0" logResource="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK3/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/vga_clk_bufg_in"/><twPinLimit anchorID="63" type="MINPERIOD" name="Tcp" slack="12.320" period="12.800" constraintValue="12.800" deviceLimit="0.480" freqLimit="2083.333" physResource="vga_disp_inst/x_cnt&lt;3&gt;/CLK" logResource="vga_disp_inst/x_cnt_0/CK" locationPin="SLICE_X6Y25.CLK" clockNet="vga_clk"/><twPinLimit anchorID="64" type="MINPERIOD" name="Tcp" slack="12.320" period="12.800" constraintValue="12.800" deviceLimit="0.480" freqLimit="2083.333" physResource="vga_disp_inst/x_cnt&lt;3&gt;/CLK" logResource="vga_disp_inst/x_cnt_1/CK" locationPin="SLICE_X6Y25.CLK" clockNet="vga_clk"/></twPinLimitRpt></twConst><twConst anchorID="65" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 12.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_0&quot;
        TS_sys_clk_pin * 12.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.101" period="1.600" constraintValue="1.600" deviceLimit="1.499" freqLimit="667.111" physResource="ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="ddr_rw_inst/mig_39_2_inst/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_camera_clk_bufg_in =         PERIOD TIMEGRP         &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_camera_clk_bufg_in&quot;         TS_sys_clk_pin * 0.480769231 HIGH 50%;</twConstName><twItemCnt>2013</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>280</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.400</twMinPer></twConstHead><twPathRptBanner iPaths="107" iCriticalPaths="0" sType="EndPoint">Paths for end point reg_config_inst/clock_20k_cnt_9 (SLICE_X26Y35.CIN), 107 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.200</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_9</twDest><twTotPathDel>4.214</twTotPathDel><twClkSkew dest = "0.193" src = "0.206">0.013</twClkSkew><twDelConst>41.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.338" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.173</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">camera_xclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;3&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;7&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;10&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_xor&lt;10&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_9</twBEL></twPathDel><twLogDel>1.751</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>4.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.600">camera_xclk_OBUF</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.285</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_9</twDest><twTotPathDel>4.129</twTotPathDel><twClkSkew dest = "0.193" src = "0.206">0.013</twClkSkew><twDelConst>41.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.338" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.173</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">camera_xclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;1&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;7&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;10&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_xor&lt;10&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_9</twBEL></twPathDel><twLogDel>1.922</twLogDel><twRouteDel>2.207</twRouteDel><twTotDel>4.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.600">camera_xclk_OBUF</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.302</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_9</twDest><twTotPathDel>4.112</twTotPathDel><twClkSkew dest = "0.193" src = "0.206">0.013</twClkSkew><twDelConst>41.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.338" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.173</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">camera_xclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;0&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;7&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;10&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_xor&lt;10&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_9</twBEL></twPathDel><twLogDel>1.913</twLogDel><twRouteDel>2.199</twRouteDel><twTotDel>4.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.600">camera_xclk_OBUF</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="107" iCriticalPaths="0" sType="EndPoint">Paths for end point reg_config_inst/clock_20k_cnt_10 (SLICE_X26Y35.CIN), 107 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.231</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_10</twDest><twTotPathDel>4.183</twTotPathDel><twClkSkew dest = "0.193" src = "0.206">0.013</twClkSkew><twDelConst>41.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.338" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.173</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">camera_xclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;3&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;7&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;10&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_xor&lt;10&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_10</twBEL></twPathDel><twLogDel>1.720</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>4.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.600">camera_xclk_OBUF</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.316</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_10</twDest><twTotPathDel>4.098</twTotPathDel><twClkSkew dest = "0.193" src = "0.206">0.013</twClkSkew><twDelConst>41.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.338" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.173</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">camera_xclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;1&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;7&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;10&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_xor&lt;10&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_10</twBEL></twPathDel><twLogDel>1.891</twLogDel><twRouteDel>2.207</twRouteDel><twTotDel>4.098</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.600">camera_xclk_OBUF</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.333</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_10</twDest><twTotPathDel>4.081</twTotPathDel><twClkSkew dest = "0.193" src = "0.206">0.013</twClkSkew><twDelConst>41.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.338" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.173</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">camera_xclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;0&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;7&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;10&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_xor&lt;10&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_10</twBEL></twPathDel><twLogDel>1.882</twLogDel><twRouteDel>2.199</twRouteDel><twTotDel>4.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.600">camera_xclk_OBUF</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="59" iCriticalPaths="0" sType="EndPoint">Paths for end point reg_config_inst/clock_20k_cnt_7 (SLICE_X26Y34.CIN), 59 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.287</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_7</twDest><twTotPathDel>4.128</twTotPathDel><twClkSkew dest = "0.194" src = "0.206">0.012</twClkSkew><twDelConst>41.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.338" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.173</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">camera_xclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;3&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;7&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_7</twBEL></twPathDel><twLogDel>1.668</twLogDel><twRouteDel>2.460</twRouteDel><twTotDel>4.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.600">camera_xclk_OBUF</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.372</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_7</twDest><twTotPathDel>4.043</twTotPathDel><twClkSkew dest = "0.194" src = "0.206">0.012</twClkSkew><twDelConst>41.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.338" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.173</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">camera_xclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;1&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;7&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_7</twBEL></twPathDel><twLogDel>1.839</twLogDel><twRouteDel>2.204</twRouteDel><twTotDel>4.043</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.600">camera_xclk_OBUF</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.389</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_7</twDest><twTotPathDel>4.026</twTotPathDel><twClkSkew dest = "0.194" src = "0.206">0.012</twClkSkew><twDelConst>41.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.338" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.173</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">camera_xclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_3_o_LessThan_1_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;0&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;7&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_7</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>2.196</twRouteDel><twTotDel>4.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.600">camera_xclk_OBUF</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_camera_clk_bufg_in =
        PERIOD TIMEGRP
        &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_camera_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.480769231 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point power_on_delay_inst/cnt3_19 (SLICE_X20Y36.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.463</twSlack><twSrc BELType="FF">power_on_delay_inst/cnt3_19</twSrc><twDest BELType="FF">power_on_delay_inst/cnt3_19</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>power_on_delay_inst/cnt3_19</twSrc><twDest BELType='FF'>power_on_delay_inst/cnt3_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="41.600">camera_xclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X20Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>power_on_delay_inst/cnt3&lt;19&gt;</twComp><twBEL>power_on_delay_inst/cnt3_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>power_on_delay_inst/cnt3&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y36.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>power_on_delay_inst/cnt3&lt;19&gt;</twComp><twBEL>power_on_delay_inst/cnt3&lt;19&gt;_rt</twBEL><twBEL>power_on_delay_inst/Mcount_cnt3_xor&lt;19&gt;</twBEL><twBEL>power_on_delay_inst/cnt3_19</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.600">camera_xclk_OBUF</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point power_on_delay_inst/cnt2_15 (SLICE_X24Y25.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.472</twSlack><twSrc BELType="FF">power_on_delay_inst/cnt2_15</twSrc><twDest BELType="FF">power_on_delay_inst/cnt2_15</twDest><twTotPathDel>0.472</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>power_on_delay_inst/cnt2_15</twSrc><twDest BELType='FF'>power_on_delay_inst/cnt2_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="41.600">camera_xclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>power_on_delay_inst/cnt2&lt;15&gt;</twComp><twBEL>power_on_delay_inst/cnt2_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.035</twDelInfo><twComp>power_on_delay_inst/cnt2&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>power_on_delay_inst/cnt2&lt;15&gt;</twComp><twBEL>power_on_delay_inst/cnt2&lt;15&gt;_rt</twBEL><twBEL>power_on_delay_inst/Mcount_cnt2_xor&lt;15&gt;</twBEL><twBEL>power_on_delay_inst/cnt2_15</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.035</twRouteDel><twTotDel>0.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.600">camera_xclk_OBUF</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point reg_config_inst/clock_20k (SLICE_X27Y34.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.474</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k</twSrc><twDest BELType="FF">reg_config_inst/clock_20k</twDest><twTotPathDel>0.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="41.600">camera_xclk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X27Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>reg_config_inst/clock_20k</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y34.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_INV_47_o1_INV_0</twBEL><twBEL>reg_config_inst/clock_20k</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.600">camera_xclk_OBUF</twDestClk><twPctLog>87.1</twPctLog><twPctRoute>12.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_camera_clk_bufg_in =
        PERIOD TIMEGRP
        &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_camera_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.480769231 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="94" type="MINPERIOD" name="Tbcper_I" slack="38.934" period="41.600" constraintValue="41.600" deviceLimit="2.666" freqLimit="375.094" physResource="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK2/I0" logResource="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK2/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/camera_clk_bufg_in"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="41.120" period="41.600" constraintValue="41.600" deviceLimit="0.480" freqLimit="2083.333" physResource="reg_config_inst/clock_20k_cnt&lt;3&gt;/CLK" logResource="reg_config_inst/clock_20k_cnt_0/CK" locationPin="SLICE_X26Y33.CLK" clockNet="camera_xclk_OBUF"/><twPinLimit anchorID="96" type="MINHIGHPULSE" name="Trpw" slack="41.120" period="41.600" constraintValue="20.800" deviceLimit="0.240" physResource="reg_config_inst/clock_20k_cnt&lt;3&gt;/SR" logResource="reg_config_inst/clock_20k_cnt_0/SR" locationPin="SLICE_X26Y33.SR" clockNet="reg_config_inst/camera_rstn_inv"/></twPinLimitRpt></twConst><twConst anchorID="97" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD         TIMEGRP         &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 2.5 HIGH 50%;</twConstName><twItemCnt>1430</twItemCnt><twErrCntSetup>48</twErrCntSetup><twErrCntEndPt>48</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>510</twEndPtCnt><twPathErrCnt>48</twPathErrCnt><twMinPer>17.310</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_rw_inst/c3_p1_cmd_byte_addr_10 (SLICE_X1Y37.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.146</twSlack><twSrc BELType="FF">vga_disp_inst/ddr_addr_rd_set</twSrc><twDest BELType="FF">ddr_rw_inst/c3_p1_cmd_byte_addr_10</twDest><twTotPathDel>2.166</twTotPathDel><twClkSkew dest = "1.500" src = "1.817">0.317</twClkSkew><twDelConst>1.600</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_disp_inst/ddr_addr_rd_set</twSrc><twDest BELType='FF'>ddr_rw_inst/c3_p1_cmd_byte_addr_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="38.400">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_addr_rd_set</twComp><twBEL>vga_disp_inst/ddr_addr_rd_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>ddr_addr_rd_set</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_bl&lt;0&gt;</twComp><twBEL>ddr_rw_inst/_n0300_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>ddr_rw_inst/_n0300_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_byte_addr&lt;8&gt;</twComp><twBEL>ddr_rw_inst/c3_p1_cmd_byte_addr_10</twBEL></twPathDel><twLogDel>1.221</twLogDel><twRouteDel>0.945</twRouteDel><twTotDel>2.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.389</twSlack><twSrc BELType="FF">ddr_rw_inst/ddr_read_state_FSM_FFd2</twSrc><twDest BELType="FF">ddr_rw_inst/c3_p1_cmd_byte_addr_10</twDest><twTotPathDel>2.459</twTotPathDel><twClkSkew dest = "0.338" src = "0.358">0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.132</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/ddr_read_state_FSM_FFd2</twSrc><twDest BELType='FF'>ddr_rw_inst/c3_p1_cmd_byte_addr_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ddr_rw_inst/ddr_read_state_FSM_FFd2</twComp><twBEL>ddr_rw_inst/ddr_read_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>ddr_rw_inst/ddr_read_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_bl&lt;0&gt;</twComp><twBEL>ddr_rw_inst/_n0300_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>ddr_rw_inst/_n0300_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_byte_addr&lt;8&gt;</twComp><twBEL>ddr_rw_inst/c3_p1_cmd_byte_addr_10</twBEL></twPathDel><twLogDel>1.270</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>2.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.586</twSlack><twSrc BELType="FF">ddr_rw_inst/ddr_read_state_FSM_FFd1</twSrc><twDest BELType="FF">ddr_rw_inst/c3_p1_cmd_byte_addr_10</twDest><twTotPathDel>2.266</twTotPathDel><twClkSkew dest = "0.188" src = "0.204">0.016</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.132</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/ddr_read_state_FSM_FFd1</twSrc><twDest BELType='FF'>ddr_rw_inst/c3_p1_cmd_byte_addr_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y35.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_rw_inst/ddr_read_state_FSM_FFd1</twComp><twBEL>ddr_rw_inst/ddr_read_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>ddr_rw_inst/ddr_read_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_bl&lt;0&gt;</twComp><twBEL>ddr_rw_inst/_n0300_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>ddr_rw_inst/_n0300_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_byte_addr&lt;8&gt;</twComp><twBEL>ddr_rw_inst/c3_p1_cmd_byte_addr_10</twBEL></twPathDel><twLogDel>1.221</twLogDel><twRouteDel>1.045</twRouteDel><twTotDel>2.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_rw_inst/c3_p1_cmd_byte_addr_6 (SLICE_X1Y37.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.145</twSlack><twSrc BELType="FF">vga_disp_inst/ddr_addr_rd_set</twSrc><twDest BELType="FF">ddr_rw_inst/c3_p1_cmd_byte_addr_6</twDest><twTotPathDel>2.165</twTotPathDel><twClkSkew dest = "1.500" src = "1.817">0.317</twClkSkew><twDelConst>1.600</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_disp_inst/ddr_addr_rd_set</twSrc><twDest BELType='FF'>ddr_rw_inst/c3_p1_cmd_byte_addr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="38.400">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_addr_rd_set</twComp><twBEL>vga_disp_inst/ddr_addr_rd_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>ddr_addr_rd_set</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_bl&lt;0&gt;</twComp><twBEL>ddr_rw_inst/_n0300_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>ddr_rw_inst/_n0300_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_byte_addr&lt;8&gt;</twComp><twBEL>ddr_rw_inst/c3_p1_cmd_byte_addr_6</twBEL></twPathDel><twLogDel>1.220</twLogDel><twRouteDel>0.945</twRouteDel><twTotDel>2.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.390</twSlack><twSrc BELType="FF">ddr_rw_inst/ddr_read_state_FSM_FFd2</twSrc><twDest BELType="FF">ddr_rw_inst/c3_p1_cmd_byte_addr_6</twDest><twTotPathDel>2.458</twTotPathDel><twClkSkew dest = "0.338" src = "0.358">0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.132</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/ddr_read_state_FSM_FFd2</twSrc><twDest BELType='FF'>ddr_rw_inst/c3_p1_cmd_byte_addr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ddr_rw_inst/ddr_read_state_FSM_FFd2</twComp><twBEL>ddr_rw_inst/ddr_read_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>ddr_rw_inst/ddr_read_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_bl&lt;0&gt;</twComp><twBEL>ddr_rw_inst/_n0300_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>ddr_rw_inst/_n0300_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_byte_addr&lt;8&gt;</twComp><twBEL>ddr_rw_inst/c3_p1_cmd_byte_addr_6</twBEL></twPathDel><twLogDel>1.269</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>2.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.587</twSlack><twSrc BELType="FF">ddr_rw_inst/ddr_read_state_FSM_FFd1</twSrc><twDest BELType="FF">ddr_rw_inst/c3_p1_cmd_byte_addr_6</twDest><twTotPathDel>2.265</twTotPathDel><twClkSkew dest = "0.188" src = "0.204">0.016</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.132</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/ddr_read_state_FSM_FFd1</twSrc><twDest BELType='FF'>ddr_rw_inst/c3_p1_cmd_byte_addr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y35.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_rw_inst/ddr_read_state_FSM_FFd1</twComp><twBEL>ddr_rw_inst/ddr_read_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>ddr_rw_inst/ddr_read_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_bl&lt;0&gt;</twComp><twBEL>ddr_rw_inst/_n0300_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>ddr_rw_inst/_n0300_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_byte_addr&lt;8&gt;</twComp><twBEL>ddr_rw_inst/c3_p1_cmd_byte_addr_6</twBEL></twPathDel><twLogDel>1.220</twLogDel><twRouteDel>1.045</twRouteDel><twTotDel>2.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_rw_inst/c3_p1_cmd_byte_addr_20 (SLICE_X1Y37.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.143</twSlack><twSrc BELType="FF">vga_disp_inst/ddr_addr_rd_set</twSrc><twDest BELType="FF">ddr_rw_inst/c3_p1_cmd_byte_addr_20</twDest><twTotPathDel>2.163</twTotPathDel><twClkSkew dest = "1.500" src = "1.817">0.317</twClkSkew><twDelConst>1.600</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_disp_inst/ddr_addr_rd_set</twSrc><twDest BELType='FF'>ddr_rw_inst/c3_p1_cmd_byte_addr_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="38.400">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_addr_rd_set</twComp><twBEL>vga_disp_inst/ddr_addr_rd_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>ddr_addr_rd_set</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_bl&lt;0&gt;</twComp><twBEL>ddr_rw_inst/_n0300_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>ddr_rw_inst/_n0300_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_byte_addr&lt;8&gt;</twComp><twBEL>ddr_rw_inst/c3_p1_cmd_byte_addr_20</twBEL></twPathDel><twLogDel>1.218</twLogDel><twRouteDel>0.945</twRouteDel><twTotDel>2.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.392</twSlack><twSrc BELType="FF">ddr_rw_inst/ddr_read_state_FSM_FFd2</twSrc><twDest BELType="FF">ddr_rw_inst/c3_p1_cmd_byte_addr_20</twDest><twTotPathDel>2.456</twTotPathDel><twClkSkew dest = "0.338" src = "0.358">0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.132</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/ddr_read_state_FSM_FFd2</twSrc><twDest BELType='FF'>ddr_rw_inst/c3_p1_cmd_byte_addr_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ddr_rw_inst/ddr_read_state_FSM_FFd2</twComp><twBEL>ddr_rw_inst/ddr_read_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>ddr_rw_inst/ddr_read_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_bl&lt;0&gt;</twComp><twBEL>ddr_rw_inst/_n0300_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>ddr_rw_inst/_n0300_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_byte_addr&lt;8&gt;</twComp><twBEL>ddr_rw_inst/c3_p1_cmd_byte_addr_20</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>2.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.589</twSlack><twSrc BELType="FF">ddr_rw_inst/ddr_read_state_FSM_FFd1</twSrc><twDest BELType="FF">ddr_rw_inst/c3_p1_cmd_byte_addr_20</twDest><twTotPathDel>2.263</twTotPathDel><twClkSkew dest = "0.188" src = "0.204">0.016</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.132</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/ddr_read_state_FSM_FFd1</twSrc><twDest BELType='FF'>ddr_rw_inst/c3_p1_cmd_byte_addr_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y35.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_rw_inst/ddr_read_state_FSM_FFd1</twComp><twBEL>ddr_rw_inst/ddr_read_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>ddr_rw_inst/ddr_read_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_bl&lt;0&gt;</twComp><twBEL>ddr_rw_inst/_n0300_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>ddr_rw_inst/_n0300_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ddr_rw_inst/c3_p1_cmd_byte_addr&lt;8&gt;</twComp><twBEL>ddr_rw_inst/c3_p1_cmd_byte_addr_20</twBEL></twPathDel><twLogDel>1.218</twLogDel><twRouteDel>1.045</twRouteDel><twTotDel>2.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD
        TIMEGRP
        &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/c3_p0_wr_data_60 (SLICE_X3Y22.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType="FF">ddr_rw_inst/c3_p0_wr_data_60</twDest><twTotPathDel>0.786</twTotPathDel><twClkSkew dest = "0.841" src = "0.628">-0.213</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.252</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType='FF'>ddr_rw_inst/c3_p0_wr_data_60</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ddr_rw_inst/c3_calib_done</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ddr_rw_inst/c3_calib_done</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>ddr_rw_inst/c3_calib_done</twComp><twBEL>ddr_rw_inst/c3_rst0_c3_calib_done_OR_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>ddr_rw_inst/c3_rst0_c3_calib_done_OR_102_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y22.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>ddr_rw_inst/c3_p0_wr_data&lt;63&gt;</twComp><twBEL>ddr_rw_inst/c3_p0_wr_data_60</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.527</twRouteDel><twTotDel>0.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.172</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType="FF">ddr_rw_inst/c3_p0_wr_data_60</twDest><twTotPathDel>1.169</twTotPathDel><twClkSkew dest = "0.155" src = "0.158">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType='FF'>ddr_rw_inst/c3_p0_wr_data_60</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X1Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ddr_rw_inst/c3_rst0</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>ddr_rw_inst/c3_rst0</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>ddr_rw_inst/c3_calib_done</twComp><twBEL>ddr_rw_inst/c3_rst0_c3_calib_done_OR_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>ddr_rw_inst/c3_rst0_c3_calib_done_OR_102_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y22.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>ddr_rw_inst/c3_p0_wr_data&lt;63&gt;</twComp><twBEL>ddr_rw_inst/c3_p0_wr_data_60</twBEL></twPathDel><twLogDel>0.223</twLogDel><twRouteDel>0.946</twRouteDel><twTotDel>1.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/c3_p0_wr_data_61 (SLICE_X3Y22.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.324</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType="FF">ddr_rw_inst/c3_p0_wr_data_61</twDest><twTotPathDel>0.789</twTotPathDel><twClkSkew dest = "0.841" src = "0.628">-0.213</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.252</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType='FF'>ddr_rw_inst/c3_p0_wr_data_61</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ddr_rw_inst/c3_calib_done</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ddr_rw_inst/c3_calib_done</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>ddr_rw_inst/c3_calib_done</twComp><twBEL>ddr_rw_inst/c3_rst0_c3_calib_done_OR_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>ddr_rw_inst/c3_rst0_c3_calib_done_OR_102_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y22.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>ddr_rw_inst/c3_p0_wr_data&lt;63&gt;</twComp><twBEL>ddr_rw_inst/c3_p0_wr_data_61</twBEL></twPathDel><twLogDel>0.262</twLogDel><twRouteDel>0.527</twRouteDel><twTotDel>0.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.175</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType="FF">ddr_rw_inst/c3_p0_wr_data_61</twDest><twTotPathDel>1.172</twTotPathDel><twClkSkew dest = "0.155" src = "0.158">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType='FF'>ddr_rw_inst/c3_p0_wr_data_61</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X1Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ddr_rw_inst/c3_rst0</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>ddr_rw_inst/c3_rst0</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>ddr_rw_inst/c3_calib_done</twComp><twBEL>ddr_rw_inst/c3_rst0_c3_calib_done_OR_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>ddr_rw_inst/c3_rst0_c3_calib_done_OR_102_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y22.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>ddr_rw_inst/c3_p0_wr_data&lt;63&gt;</twComp><twBEL>ddr_rw_inst/c3_p0_wr_data_61</twBEL></twPathDel><twLogDel>0.226</twLogDel><twRouteDel>0.946</twRouteDel><twTotDel>1.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/ddr_write_state_FSM_FFd2 (SLICE_X1Y23.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType="FF">ddr_rw_inst/ddr_write_state_FSM_FFd2</twDest><twTotPathDel>0.789</twTotPathDel><twClkSkew dest = "0.840" src = "0.628">-0.212</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.252</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType='FF'>ddr_rw_inst/ddr_write_state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ddr_rw_inst/c3_calib_done</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ddr_rw_inst/c3_calib_done</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>ddr_rw_inst/c3_calib_done</twComp><twBEL>ddr_rw_inst/c3_rst0_c3_calib_done_OR_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>ddr_rw_inst/c3_rst0_c3_calib_done_OR_102_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y23.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>ddr_rw_inst/ddr_write_state_FSM_FFd3</twComp><twBEL>ddr_rw_inst/ddr_write_state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.252</twLogDel><twRouteDel>0.537</twRouteDel><twTotDel>0.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.176</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType="FF">ddr_rw_inst/ddr_write_state_FSM_FFd2</twDest><twTotPathDel>1.172</twTotPathDel><twClkSkew dest = "0.154" src = "0.158">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType='FF'>ddr_rw_inst/ddr_write_state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X1Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ddr_rw_inst/c3_rst0</twComp><twBEL>ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/rst0_sync_r_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>ddr_rw_inst/c3_rst0</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>ddr_rw_inst/c3_calib_done</twComp><twBEL>ddr_rw_inst/c3_rst0_c3_calib_done_OR_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>ddr_rw_inst/c3_rst0_c3_calib_done_OR_102_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y23.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>ddr_rw_inst/ddr_write_state_FSM_FFd3</twComp><twBEL>ddr_rw_inst/ddr_write_state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.216</twLogDel><twRouteDel>0.956</twRouteDel><twTotDel>1.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="128"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD
        TIMEGRP
        &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="129" type="MINPERIOD" name="Tbcper_I" slack="5.334" period="8.000" constraintValue="8.000" deviceLimit="2.666" freqLimit="375.094" physResource="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK0/I0" logResource="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK0/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/clk0_bufg_in"/><twPinLimit anchorID="130" type="MINPERIOD" name="Tmcbcper_POCMDCLK" slack="6.500" period="8.000" constraintValue="8.000" deviceLimit="1.500" freqLimit="666.667" physResource="ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK" logResource="ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK" locationPin="MCB_X0Y1.P0CMDCLK" clockNet="ddr_rw_inst/c3_clk0"/><twPinLimit anchorID="131" type="MINPERIOD" name="Tmcbcper_P2CMDCLK" slack="6.500" period="8.000" constraintValue="8.000" deviceLimit="1.500" freqLimit="666.667" physResource="ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P2CMDCLK" logResource="ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P2CMDCLK" locationPin="MCB_X0Y1.P2CMDCLK" clockNet="ddr_rw_inst/c3_clk0"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="132"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="71.800" errors="0" errorRollup="199" items="0" itemsRollup="28539"/><twConstRollup name="TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =         PERIOD TIMEGRP         &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 2.5 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="28.720" actualRollup="N/A" errors="1" errorRollup="0" items="23995" itemsRollup="0"/><twConstRollup name="TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_180" fullName="TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 12.5 PHASE 0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in" fullName="TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in =         PERIOD TIMEGRP         &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in&quot;         TS_sys_clk_pin * 1.5625 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="41.056" actualRollup="N/A" errors="150" errorRollup="0" items="1101" itemsRollup="0"/><twConstRollup name="TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_0" fullName="TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 12.5 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_camera_clk_bufg_in" fullName="TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_camera_clk_bufg_in =         PERIOD TIMEGRP         &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_camera_clk_bufg_in&quot;         TS_sys_clk_pin * 0.480769231 HIGH 50%;" type="child" depth="1" requirement="41.600" prefType="period" actual="4.400" actualRollup="N/A" errors="0" errorRollup="0" items="2013" itemsRollup="0"/><twConstRollup name="TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD         TIMEGRP         &quot;ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 2.5 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="17.310" actualRollup="N/A" errors="48" errorRollup="0" items="1430" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="133">3</twUnmetConstCnt><twDataSheet anchorID="134" twNameLen="15"><twClk2SUList anchorID="135" twDestWidth="7"><twDest>clk_50M</twDest><twClk2SU><twSrc>clk_50M</twSrc><twRiseRise>7.253</twRiseRise><twFallRise>3.272</twFallRise><twRiseFall>5.859</twRiseFall><twFallFall>4.847</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="136"><twErrCnt>199</twErrCnt><twScore>404708</twScore><twSetupScore>404708</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>28539</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3513</twConnCnt></twConstCov><twStats anchorID="137"><twMinPer>41.056</twMinPer><twFootnote number="1" /><twMaxFreq>24.357</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Oct 29 10:48:41 2015 </twTimestamp></twFoot><twClientInfo anchorID="138"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 240 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
