$date
  Tue Sep  7 23:08:54 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module barrel_shifter_tb $end
$var reg 4 ! a_tb[3:0] $end
$var reg 2 " des_tb[1:0] $end
$var reg 4 # s_tb[3:0] $end
$scope module dut $end
$var reg 4 $ a[3:0] $end
$var reg 2 % des[1:0] $end
$var reg 4 & s[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0001 !
b11 "
b1000 #
b0001 $
b11 %
b1000 &
#20000000
b0011 !
b1001 #
b0011 $
b1001 &
#40000000
