{"vcs1":{"timestamp_begin":1747750703.846126387, "rt":9.54, "ut":9.83, "st":0.59}}
{"vcselab":{"timestamp_begin":1747750713.456563307, "rt":0.39, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1747750713.908192716, "rt":0.53, "ut":0.28, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747750703.190581539}
{"VCS_COMP_START_TIME": 1747750703.190581539}
{"VCS_COMP_END_TIME": 1747750714.601798430}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 489548}}
{"vcselab": {"peak_mem": 183884}}
