head	1.3;
access;
symbols
	binutils-2_24-branch:1.3.0.2
	binutils-2_24-branchpoint:1.3
	binutils-2_21_1:1.2
	binutils-2_23_2:1.2.30.1
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.30
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.28
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.26
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.24
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.22
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.20
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.18
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.16
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.14
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.2
	binutils-2_18-branch:1.2.0.12
	binutils-2_18-branchpoint:1.2
	binutils-csl-coldfire-4_1-32:1.2
	binutils-csl-sourcerygxx-4_1-32:1.2
	binutils-csl-innovasic-fido-3_4_4-33:1.2
	binutils-csl-sourcerygxx-3_4_4-32:1.2
	binutils-csl-coldfire-4_1-30:1.2
	binutils-csl-sourcerygxx-4_1-30:1.2
	binutils-csl-coldfire-4_1-28:1.2
	binutils-csl-sourcerygxx-4_1-29:1.2
	binutils-csl-sourcerygxx-4_1-28:1.2
	binutils-csl-arm-2006q3-27:1.2
	binutils-csl-sourcerygxx-4_1-27:1.2
	binutils-csl-arm-2006q3-26:1.2
	binutils-csl-sourcerygxx-4_1-26:1.2
	binutils-csl-sourcerygxx-4_1-25:1.2
	binutils-csl-sourcerygxx-4_1-24:1.2
	binutils-csl-sourcerygxx-4_1-23:1.2
	binutils-csl-sourcerygxx-4_1-21:1.2
	binutils-csl-arm-2006q3-21:1.2
	binutils-csl-sourcerygxx-4_1-22:1.2
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.2
	binutils-csl-sourcerygxx-4_1-20:1.2
	binutils-csl-arm-2006q3-19:1.2
	binutils-csl-sourcerygxx-4_1-19:1.2
	binutils-csl-sourcerygxx-4_1-18:1.2
	binutils-csl-renesas-4_1-9:1.2
	binutils-csl-sourcerygxx-3_4_4-25:1.2
	binutils-csl-renesas-4_1-8:1.2
	binutils-csl-renesas-4_1-7:1.2
	binutils-csl-renesas-4_1-6:1.2
	binutils-csl-sourcerygxx-4_1-17:1.2
	binutils-csl-sourcerygxx-4_1-14:1.2
	binutils-csl-sourcerygxx-4_1-15:1.2
	binutils-csl-sourcerygxx-4_1-13:1.2
	binutils-2_17:1.2
	binutils-csl-sourcerygxx-4_1-12:1.2
	binutils-csl-sourcerygxx-3_4_4-21:1.2
	binutils-csl-wrs-linux-3_4_4-24:1.2
	binutils-csl-wrs-linux-3_4_4-23:1.2
	binutils-csl-sourcerygxx-4_1-9:1.2
	binutils-csl-sourcerygxx-4_1-8:1.2
	binutils-csl-sourcerygxx-4_1-7:1.2
	binutils-csl-arm-2006q1-6:1.2
	binutils-csl-sourcerygxx-4_1-6:1.2
	binutils-csl-wrs-linux-3_4_4-22:1.2
	binutils-csl-coldfire-4_1-11:1.2
	binutils-csl-sourcerygxx-3_4_4-19:1.2
	binutils-csl-coldfire-4_1-10:1.2
	binutils-csl-sourcerygxx-4_1-5:1.2
	binutils-csl-sourcerygxx-4_1-4:1.2
	binutils-csl-wrs-linux-3_4_4-21:1.2
	binutils-csl-morpho-4_1-4:1.2
	binutils-csl-sourcerygxx-3_4_4-17:1.2
	binutils-csl-wrs-linux-3_4_4-20:1.2
	binutils-2_17-branch:1.2.0.10
	binutils-2_17-branchpoint:1.2
	binutils-csl-2_17-branch:1.2.0.8
	binutils-csl-2_17-branchpoint:1.2
	binutils-csl-gxxpro-3_4-branch:1.2.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.2
	binutils-2_16_1:1.2
	binutils-csl-arm-2005q1b:1.2
	binutils-2_16:1.2
	binutils-csl-arm-2005q1a:1.2
	binutils-csl-arm-2005q1-branch:1.2.0.4
	binutils-csl-arm-2005q1-branchpoint:1.2
	binutils-2_16-branch:1.2.0.2
	binutils-2_16-branchpoint:1.2
	csl-arm-2004-q3d:1.2
	csl-arm-2004-q3:1.2
	binutils-2_15:1.1.8.1
	binutils-2_15-branchpoint:1.1
	csl-arm-2004-q1a:1.2
	csl-arm-2004-q1:1.2
	binutils-2_15-branch:1.1.0.8
	cagney_bfdfile-20040213-branch:1.1.0.6
	cagney_bfdfile-20040213-branchpoint:1.1
	cagney_bigcore-20040122-branch:1.1.0.4
	cagney_bigcore-20040122-branchpoint:1.1
	csl-arm-2003-q4:1.1
	binutils-2_14:1.1
	binutils-2_14-branch:1.1.0.2
	binutils-2_14-branchpoint:1.1
	binutils_latest_snapshot:1.3;
locks; strict;
comment	@# @;


1.3
date	2012.10.29.09.25.53;	author amodra;	state Exp;
branches;
next	1.2;

1.2
date	2004.03.16.00.58.43;	author amodra;	state Exp;
branches
	1.2.30.1;
next	1.1;

1.1
date	2003.02.18.06.11.32;	author amodra;	state Exp;
branches
	1.1.8.1;
next	;

1.2.30.1
date	2013.01.21.13.48.52;	author amodra;	state Exp;
branches;
next	;

1.1.8.1
date	2004.03.16.00.59.35;	author amodra;	state Exp;
branches;
next	;


desc
@@


1.3
log
@	* ld-powerpc/powerpc.exp: Modify emulation option passed to ld
	when little-endian.
	* ld-powerpc/apuinfo-nul.rd: Update for le output.
	* ld-powerpc/apuinfo.rd: Likewise.
	* ld-powerpc/plt1.d: Likewise.
	* ld-powerpc/relax.d: Likewise.
	* ld-powerpc/relaxr.d: Likewise.
	* ld-powerpc/sdadyn.d: Likewise.
	* ld-powerpc/tls.d: Likewise.
	* ld-powerpc/tls.g: Likewise.
	* ld-powerpc/tls.t: Likewise.
	* ld-powerpc/tls32.d: Likewise.
	* ld-powerpc/tls32.g: Likewise.
	* ld-powerpc/tls32.t: Likewise.
	* ld-powerpc/tlsexe.d: Likewise.
	* ld-powerpc/tlsexe.g: Likewise.
	* ld-powerpc/tlsexe.r: Likewise.
	* ld-powerpc/tlsexe.t: Likewise.
	* ld-powerpc/tlsexe32.d: Likewise.
	* ld-powerpc/tlsexe32.g: Likewise.
	* ld-powerpc/tlsexe32.r: Likewise.
	* ld-powerpc/tlsexe32.t: Likewise.
	* ld-powerpc/tlsexetoc.d: Likewise.
	* ld-powerpc/tlsexetoc.g: Likewise.
	* ld-powerpc/tlsexetoc.r: Likewise.
	* ld-powerpc/tlsexetoc.t: Likewise.
	* ld-powerpc/tlsmark.d: Likewise.
	* ld-powerpc/tlsmark32.d: Likewise.
	* ld-powerpc/tlsopt1.d: Likewise.
	* ld-powerpc/tlsopt1_32.d: Likewise.
	* ld-powerpc/tlsopt2.d: Likewise.
	* ld-powerpc/tlsopt2_32.d: Likewise.
	* ld-powerpc/tlsopt3.d: Likewise.
	* ld-powerpc/tlsopt3_32.d: Likewise.
	* ld-powerpc/tlsopt4.d: Likewise.
	* ld-powerpc/tlsopt4_32.d: Likewise.
	* ld-powerpc/tlsso.d: Likewise.
	* ld-powerpc/tlsso.g: Likewise.
	* ld-powerpc/tlsso.r: Likewise.
	* ld-powerpc/tlsso.t: Likewise.
	* ld-powerpc/tlsso32.d: Likewise.
	* ld-powerpc/tlsso32.g: Likewise.
	* ld-powerpc/tlsso32.r: Likewise.
	* ld-powerpc/tlsso32.t: Likewise.
	* ld-powerpc/tlstoc.d: Likewise.
	* ld-powerpc/tlstoc.g: Likewise.
	* ld-powerpc/tlstoc.t: Likewise.
	* ld-powerpc/tlstocso.d: Likewise.
	* ld-powerpc/tlstocso.g: Likewise.
	* ld-powerpc/tlstocso.t: Likewise.
	* ld-powerpc/tocopt.out: Likewise.
@
text
@#source: tls32.s
#source: tlslib32.s
#as: -a32
#ld: 
#objdump: -dr
#target: powerpc*-*-*

.*

Disassembly of section \.text:

0+1800094 <_start>:
.*:	(3c 62 00 00|00 00 62 3c) 	addis   r3,r2,0
.*:	(38 63 90 3c|3c 90 63 38) 	addi    r3,r3,-28612
.*:	(3c 62 00 00|00 00 62 3c) 	addis   r3,r2,0
.*:	(38 63 10 00|00 10 63 38) 	addi    r3,r3,4096
.*:	(3c 62 00 00|00 00 62 3c) 	addis   r3,r2,0
.*:	(38 63 90 20|20 90 63 38) 	addi    r3,r3,-28640
.*:	(3c 62 00 00|00 00 62 3c) 	addis   r3,r2,0
.*:	(38 63 10 00|00 10 63 38) 	addi    r3,r3,4096
.*:	(39 23 80 24|24 80 23 39) 	addi    r9,r3,-32732
.*:	(3d 23 00 00|00 00 23 3d) 	addis   r9,r3,0
.*:	(81 49 80 28|28 80 49 81) 	lwz     r10,-32728\(r9\)
.*:	(3d 22 00 00|00 00 22 3d) 	addis   r9,r2,0
.*:	(a1 49 90 30|30 90 49 a1) 	lhz     r10,-28624\(r9\)
.*:	(89 42 90 34|34 90 42 89) 	lbz     r10,-28620\(r2\)
.*:	(3d 22 00 00|00 00 22 3d) 	addis   r9,r2,0
.*:	(99 49 90 38|38 90 49 99) 	stb     r10,-28616\(r9\)
.*:	(3c 62 00 00|00 00 62 3c) 	addis   r3,r2,0
.*:	(38 63 90 00|00 90 63 38) 	addi    r3,r3,-28672
.*:	(3c 62 00 00|00 00 62 3c) 	addis   r3,r2,0
.*:	(38 63 10 00|00 10 63 38) 	addi    r3,r3,4096
.*:	(91 43 80 04|04 80 43 91) 	stw     r10,-32764\(r3\)
.*:	(3d 23 00 00|00 00 23 3d) 	addis   r9,r3,0
.*:	(91 49 80 08|08 80 49 91) 	stw     r10,-32760\(r9\)
.*:	(3d 22 00 00|00 00 22 3d) 	addis   r9,r2,0
.*:	(b1 49 90 30|30 90 49 b1) 	sth     r10,-28624\(r9\)
.*:	(a1 42 90 14|14 90 42 a1) 	lhz     r10,-28652\(r2\)
.*:	(3d 22 00 00|00 00 22 3d) 	addis   r9,r2,0
.*:	(a9 49 90 18|18 90 49 a9) 	lha     r10,-28648\(r9\)

0+1800104 <__tls_get_addr>:
.*:	(4e 80 00 20|20 00 80 4e) 	blr
Disassembly of section \.got:

0+1810128 <_GLOBAL_OFFSET_TABLE_-0x4>:
.*:	(4e 80 00 21|21 00 80 4e) 	blrl

0+181012c <_GLOBAL_OFFSET_TABLE_>:
	\.\.\.
@


1.2
log
@opcodes/
	* ppc-dis.c (print_insn_powerpc): Don't print tabs.  Handle
	PPC_OPERANDS_GPR_0.
	* ppc-opc.c (RA0): Define.
	(RAQ, RAL, RAM, RAS, RSQ, RTQ, RSO): Use PPC_OPERAND_GPR_0.
	(RAOPT): Rename from RAO.  Update all uses.
	(powerpc_opcodes): Use RA0 as appropriate.  Add "lsdx", "lsdi",
	"stsdx", "stsdi", "lmd" and "stmd" insns.

include/opcode/
	* ppc.h (PPC_OPERAND_GPR_0): Define.  Bump other operand defines.

gas/testsuite/
	Update gas/ppc/.

ld/testsuite/
	Update ld-powerpc/.
@
text
@d4 1
a4 1
#ld: -melf32ppc
d8 1
a8 1
.*: +file format elf32-powerpc
d13 28
a40 28
 1800094:	3c 62 00 00 	addis   r3,r2,0
 1800098:	38 63 90 3c 	addi    r3,r3,-28612
 180009c:	3c 62 00 00 	addis   r3,r2,0
 18000a0:	38 63 10 00 	addi    r3,r3,4096
 18000a4:	3c 62 00 00 	addis   r3,r2,0
 18000a8:	38 63 90 20 	addi    r3,r3,-28640
 18000ac:	3c 62 00 00 	addis   r3,r2,0
 18000b0:	38 63 10 00 	addi    r3,r3,4096
 18000b4:	39 23 80 24 	addi    r9,r3,-32732
 18000b8:	3d 23 00 00 	addis   r9,r3,0
 18000bc:	81 49 80 28 	lwz     r10,-32728\(r9\)
 18000c0:	3d 22 00 00 	addis   r9,r2,0
 18000c4:	a1 49 90 30 	lhz     r10,-28624\(r9\)
 18000c8:	89 42 90 34 	lbz     r10,-28620\(r2\)
 18000cc:	3d 22 00 00 	addis   r9,r2,0
 18000d0:	99 49 90 38 	stb     r10,-28616\(r9\)
 18000d4:	3c 62 00 00 	addis   r3,r2,0
 18000d8:	38 63 90 00 	addi    r3,r3,-28672
 18000dc:	3c 62 00 00 	addis   r3,r2,0
 18000e0:	38 63 10 00 	addi    r3,r3,4096
 18000e4:	91 43 80 04 	stw     r10,-32764\(r3\)
 18000e8:	3d 23 00 00 	addis   r9,r3,0
 18000ec:	91 49 80 08 	stw     r10,-32760\(r9\)
 18000f0:	3d 22 00 00 	addis   r9,r2,0
 18000f4:	b1 49 90 30 	sth     r10,-28624\(r9\)
 18000f8:	a1 42 90 14 	lhz     r10,-28652\(r2\)
 18000fc:	3d 22 00 00 	addis   r9,r2,0
 1800100:	a9 49 90 18 	lha     r10,-28648\(r9\)
d43 1
a43 1
 1800104:	4e 80 00 20 	blr
d47 1
a47 1
 1810128:	4e 80 00 21 	blrl
@


1.2.30.1
log
@	PR 12549
	PR 14493
	PR 14567
	PR 14662
	PR 14758
	PR 14813
	PR 14904
	PR 14915
	PR 14926
	PR 14950
	PR 14962
	Apply mainline patches
@
text
@d4 1
a4 1
#ld: 
d8 1
a8 1
.*
d13 28
a40 28
.*:	(3c 62 00 00|00 00 62 3c) 	addis   r3,r2,0
.*:	(38 63 90 3c|3c 90 63 38) 	addi    r3,r3,-28612
.*:	(3c 62 00 00|00 00 62 3c) 	addis   r3,r2,0
.*:	(38 63 10 00|00 10 63 38) 	addi    r3,r3,4096
.*:	(3c 62 00 00|00 00 62 3c) 	addis   r3,r2,0
.*:	(38 63 90 20|20 90 63 38) 	addi    r3,r3,-28640
.*:	(3c 62 00 00|00 00 62 3c) 	addis   r3,r2,0
.*:	(38 63 10 00|00 10 63 38) 	addi    r3,r3,4096
.*:	(39 23 80 24|24 80 23 39) 	addi    r9,r3,-32732
.*:	(3d 23 00 00|00 00 23 3d) 	addis   r9,r3,0
.*:	(81 49 80 28|28 80 49 81) 	lwz     r10,-32728\(r9\)
.*:	(3d 22 00 00|00 00 22 3d) 	addis   r9,r2,0
.*:	(a1 49 90 30|30 90 49 a1) 	lhz     r10,-28624\(r9\)
.*:	(89 42 90 34|34 90 42 89) 	lbz     r10,-28620\(r2\)
.*:	(3d 22 00 00|00 00 22 3d) 	addis   r9,r2,0
.*:	(99 49 90 38|38 90 49 99) 	stb     r10,-28616\(r9\)
.*:	(3c 62 00 00|00 00 62 3c) 	addis   r3,r2,0
.*:	(38 63 90 00|00 90 63 38) 	addi    r3,r3,-28672
.*:	(3c 62 00 00|00 00 62 3c) 	addis   r3,r2,0
.*:	(38 63 10 00|00 10 63 38) 	addi    r3,r3,4096
.*:	(91 43 80 04|04 80 43 91) 	stw     r10,-32764\(r3\)
.*:	(3d 23 00 00|00 00 23 3d) 	addis   r9,r3,0
.*:	(91 49 80 08|08 80 49 91) 	stw     r10,-32760\(r9\)
.*:	(3d 22 00 00|00 00 22 3d) 	addis   r9,r2,0
.*:	(b1 49 90 30|30 90 49 b1) 	sth     r10,-28624\(r9\)
.*:	(a1 42 90 14|14 90 42 a1) 	lhz     r10,-28652\(r2\)
.*:	(3d 22 00 00|00 00 22 3d) 	addis   r9,r2,0
.*:	(a9 49 90 18|18 90 49 a9) 	lha     r10,-28648\(r9\)
d43 1
a43 1
.*:	(4e 80 00 20|20 00 80 4e) 	blr
d47 1
a47 1
.*:	(4e 80 00 21|21 00 80 4e) 	blrl
@


1.1
log
@New tests.
@
text
@d13 28
a40 28
 1800094:	3c 62 00 00 	addis	r3,r2,0
 1800098:	38 63 90 3c 	addi	r3,r3,-28612
 180009c:	3c 62 00 00 	addis	r3,r2,0
 18000a0:	38 63 10 00 	addi	r3,r3,4096
 18000a4:	3c 62 00 00 	addis	r3,r2,0
 18000a8:	38 63 90 20 	addi	r3,r3,-28640
 18000ac:	3c 62 00 00 	addis	r3,r2,0
 18000b0:	38 63 10 00 	addi	r3,r3,4096
 18000b4:	39 23 80 24 	addi	r9,r3,-32732
 18000b8:	3d 23 00 00 	addis	r9,r3,0
 18000bc:	81 49 80 28 	lwz	r10,-32728\(r9\)
 18000c0:	3d 22 00 00 	addis	r9,r2,0
 18000c4:	a1 49 90 30 	lhz	r10,-28624\(r9\)
 18000c8:	89 42 90 34 	lbz	r10,-28620\(r2\)
 18000cc:	3d 22 00 00 	addis	r9,r2,0
 18000d0:	99 49 90 38 	stb	r10,-28616\(r9\)
 18000d4:	3c 62 00 00 	addis	r3,r2,0
 18000d8:	38 63 90 00 	addi	r3,r3,-28672
 18000dc:	3c 62 00 00 	addis	r3,r2,0
 18000e0:	38 63 10 00 	addi	r3,r3,4096
 18000e4:	91 43 80 04 	stw	r10,-32764\(r3\)
 18000e8:	3d 23 00 00 	addis	r9,r3,0
 18000ec:	91 49 80 08 	stw	r10,-32760\(r9\)
 18000f0:	3d 22 00 00 	addis	r9,r2,0
 18000f4:	b1 49 90 30 	sth	r10,-28624\(r9\)
 18000f8:	a1 42 90 14 	lhz	r10,-28652\(r2\)
 18000fc:	3d 22 00 00 	addis	r9,r2,0
 1800100:	a9 49 90 18 	lha	r10,-28648\(r9\)
@


1.1.8.1
log
@opcodes/
	* ppc-dis.c (print_insn_powerpc): Don't print tabs.  Handle
	PPC_OPERANDS_GPR_0.
	* ppc-opc.c (RA0): Define.
	(RAQ, RAL, RAM, RAS, RSQ, RTQ, RSO): Use PPC_OPERAND_GPR_0.
	(RAOPT): Rename from RAO.  Update all uses.
	(powerpc_opcodes): Use RA0 as appropriate.  Add "lsdx", "lsdi",
	"stsdx", "stsdi", "lmd" and "stmd" insns.

include/opcode/
	* ppc.h (PPC_OPERAND_GPR_0): Define.  Bump other operand defines.

gas/testsuite/
	Update gas/ppc/.

ld/testsuite/
	Update ld-powerpc/.
@
text
@d13 28
a40 28
 1800094:	3c 62 00 00 	addis   r3,r2,0
 1800098:	38 63 90 3c 	addi    r3,r3,-28612
 180009c:	3c 62 00 00 	addis   r3,r2,0
 18000a0:	38 63 10 00 	addi    r3,r3,4096
 18000a4:	3c 62 00 00 	addis   r3,r2,0
 18000a8:	38 63 90 20 	addi    r3,r3,-28640
 18000ac:	3c 62 00 00 	addis   r3,r2,0
 18000b0:	38 63 10 00 	addi    r3,r3,4096
 18000b4:	39 23 80 24 	addi    r9,r3,-32732
 18000b8:	3d 23 00 00 	addis   r9,r3,0
 18000bc:	81 49 80 28 	lwz     r10,-32728\(r9\)
 18000c0:	3d 22 00 00 	addis   r9,r2,0
 18000c4:	a1 49 90 30 	lhz     r10,-28624\(r9\)
 18000c8:	89 42 90 34 	lbz     r10,-28620\(r2\)
 18000cc:	3d 22 00 00 	addis   r9,r2,0
 18000d0:	99 49 90 38 	stb     r10,-28616\(r9\)
 18000d4:	3c 62 00 00 	addis   r3,r2,0
 18000d8:	38 63 90 00 	addi    r3,r3,-28672
 18000dc:	3c 62 00 00 	addis   r3,r2,0
 18000e0:	38 63 10 00 	addi    r3,r3,4096
 18000e4:	91 43 80 04 	stw     r10,-32764\(r3\)
 18000e8:	3d 23 00 00 	addis   r9,r3,0
 18000ec:	91 49 80 08 	stw     r10,-32760\(r9\)
 18000f0:	3d 22 00 00 	addis   r9,r2,0
 18000f4:	b1 49 90 30 	sth     r10,-28624\(r9\)
 18000f8:	a1 42 90 14 	lhz     r10,-28652\(r2\)
 18000fc:	3d 22 00 00 	addis   r9,r2,0
 1800100:	a9 49 90 18 	lha     r10,-28648\(r9\)
@


