
*** Running vivado
    with args -log design_1_elTetris2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_elTetris2_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_elTetris2_0_0.tcl -notrace
Command: synth_design -top design_1_elTetris2_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 406.754 ; gain = 95.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_elTetris2_0_0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_elTetris2_0_0/synth/design_1_elTetris2_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'elTetris2' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:538]
INFO: [Synth 8-638] synthesizing module 'elTetris2_CTRL_BUS_s_axi' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_CTRL_BUS_s_axi.v:217]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_CTRL_BUS_s_axi.v:253]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_CTRL_BUS_s_axi.v:330]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_CTRL_BUS_s_axi' (1#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_int_m_axi' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_int_m_axi_throttl' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:687]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_int_m_axi_throttl' (2#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_int_m_axi_write' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_int_m_axi_fifo' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_int_m_axi_fifo' (3#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_int_m_axi_reg_slice' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_int_m_axi_reg_slice' (4#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_int_m_axi_fifo__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_int_m_axi_fifo__parameterized0' (4#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_int_m_axi_buffer' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_int_m_axi_buffer' (5#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_int_m_axi_fifo__parameterized1' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_int_m_axi_fifo__parameterized1' (5#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_int_m_axi_fifo__parameterized2' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_int_m_axi_fifo__parameterized2' (5#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:1864]
WARNING: [Synth 8-3848] Net AWREGION in module/entity elTetris2_mem_int_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:1532]
WARNING: [Synth 8-3848] Net WID in module/entity elTetris2_mem_int_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:1537]
WARNING: [Synth 8-3848] Net WUSER in module/entity elTetris2_mem_int_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:1541]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_int_m_axi_write' (6#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_int_m_axi_read' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:739]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_int_m_axi_buffer__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_int_m_axi_buffer__parameterized0' (6#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_int_m_axi_reg_slice__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_int_m_axi_reg_slice__parameterized0' (6#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:293]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:1070]
WARNING: [Synth 8-3848] Net ARREGION in module/entity elTetris2_mem_int_m_axi_read does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_int_m_axi_read' (7#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_int_m_axi' (8#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_flt_m_axi' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_flt_m_axi_throttl' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:687]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_flt_m_axi_throttl' (9#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_flt_m_axi_write' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_flt_m_axi_fifo' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_flt_m_axi_fifo' (10#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_flt_m_axi_reg_slice' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_flt_m_axi_reg_slice' (11#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_flt_m_axi_fifo__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_flt_m_axi_fifo__parameterized0' (11#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_flt_m_axi_buffer' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_flt_m_axi_buffer' (12#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_flt_m_axi_fifo__parameterized1' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_flt_m_axi_fifo__parameterized1' (12#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_flt_m_axi_fifo__parameterized2' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_flt_m_axi_fifo__parameterized2' (12#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:1864]
WARNING: [Synth 8-3848] Net AWREGION in module/entity elTetris2_mem_flt_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:1532]
WARNING: [Synth 8-3848] Net WID in module/entity elTetris2_mem_flt_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:1537]
WARNING: [Synth 8-3848] Net WUSER in module/entity elTetris2_mem_flt_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:1541]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_flt_m_axi_write' (13#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_flt_m_axi_read' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:739]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_flt_m_axi_buffer__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_flt_m_axi_buffer__parameterized0' (13#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'elTetris2_mem_flt_m_axi_reg_slice__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_flt_m_axi_reg_slice__parameterized0' (13#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:293]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:1070]
WARNING: [Synth 8-3848] Net ARREGION in module/entity elTetris2_mem_flt_m_axi_read does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_flt_m_axi_read' (14#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_mem_flt_m_axi' (15#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'elTetris2_boardArg8j' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_boardArg8j.v:46]
INFO: [Synth 8-638] synthesizing module 'elTetris2_boardArg8j_ram' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_boardArg8j.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_boardArg8j.v:22]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_boardArg8j_ram' (16#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_boardArg8j.v:9]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_boardArg8j' (17#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_boardArg8j.v:46]
INFO: [Synth 8-638] synthesizing module 'elTetris2_boardArqcK' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_boardArqcK.v:58]
INFO: [Synth 8-638] synthesizing module 'elTetris2_boardArqcK_ram' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_boardArqcK.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_boardArqcK.v:25]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_boardArqcK_ram' (18#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_boardArqcK.v:9]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_boardArqcK' (19#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_boardArqcK.v:58]
INFO: [Synth 8-638] synthesizing module 'elTetris2_rowElimKfY' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowElimKfY.v:66]
INFO: [Synth 8-638] synthesizing module 'elTetris2_rowElimKfY_ram' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowElimKfY.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowElimKfY.v:27]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_rowElimKfY_ram' (20#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowElimKfY.v:9]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_rowElimKfY' (21#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowElimKfY.v:66]
INFO: [Synth 8-638] synthesizing module 'elTetris2_rowElimLf8' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowElimLf8.v:46]
INFO: [Synth 8-638] synthesizing module 'elTetris2_rowElimLf8_ram' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowElimLf8.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowElimLf8.v:22]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_rowElimLf8_ram' (22#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowElimLf8.v:9]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_rowElimLf8' (23#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowElimLf8.v:46]
INFO: [Synth 8-638] synthesizing module 'elTetris2_rowScores' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowScores.v:46]
INFO: [Synth 8-638] synthesizing module 'elTetris2_rowScores_ram' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowScores.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowScores.v:22]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_rowScores_ram' (24#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowScores.v:9]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_rowScores' (25#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowScores.v:46]
INFO: [Synth 8-638] synthesizing module 'getColScores' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:524]
INFO: [Synth 8-638] synthesizing module 'elTetris2_fptruncbkb' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_fptruncbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris2_ap_fptrunc_0_no_dsp_64' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_fptrunc_0_no_dsp_64.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_ap_fptrunc_0_no_dsp_64' (39#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_fptruncbkb' (40#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_fptruncbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris2_dadd_64cud' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_dadd_64cud.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris2_ap_dadd_4_full_dsp_64' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_dadd_4_full_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_dadd_4_full_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_ap_dadd_4_full_dsp_64' (57#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_dadd_4_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_dadd_64cud' (58#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_dadd_64cud.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris2_dmul_64dEe' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_dmul_64dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris2_ap_dmul_4_max_dsp_64' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_dmul_4_max_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_ap_dmul_4_max_dsp_64' (65#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_dmul_64dEe' (66#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_dmul_64dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris2_sitodp_fYi' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_sitodp_fYi.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris2_ap_sitodp_4_no_dsp_32' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_sitodp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_ap_sitodp_4_no_dsp_32' (69#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_sitodp_fYi' (70#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_sitodp_fYi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3514]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3518]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3520]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3524]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3530]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3534]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3536]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3538]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3542]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3544]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3550]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3702]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3876]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3878]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3884]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3886]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3888]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3890]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3892]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3894]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3898]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3906]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:4110]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:4112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:4118]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:4120]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:4122]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:4128]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:4130]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2183]
WARNING: [Synth 8-6014] Unused sequential element board_10_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2230]
WARNING: [Synth 8-6014] Unused sequential element board_10_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2243]
WARNING: [Synth 8-6014] Unused sequential element board_10_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2251]
WARNING: [Synth 8-6014] Unused sequential element board_11_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2260]
WARNING: [Synth 8-6014] Unused sequential element board_11_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2273]
WARNING: [Synth 8-6014] Unused sequential element board_11_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2281]
WARNING: [Synth 8-6014] Unused sequential element board_12_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2290]
WARNING: [Synth 8-6014] Unused sequential element board_12_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2303]
WARNING: [Synth 8-6014] Unused sequential element board_12_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2311]
WARNING: [Synth 8-6014] Unused sequential element board_13_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2320]
WARNING: [Synth 8-6014] Unused sequential element board_13_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2333]
WARNING: [Synth 8-6014] Unused sequential element board_13_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2341]
WARNING: [Synth 8-6014] Unused sequential element board_14_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2350]
WARNING: [Synth 8-6014] Unused sequential element board_14_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2363]
WARNING: [Synth 8-6014] Unused sequential element board_14_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2371]
WARNING: [Synth 8-6014] Unused sequential element board_15_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2380]
WARNING: [Synth 8-6014] Unused sequential element board_15_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2393]
WARNING: [Synth 8-6014] Unused sequential element board_15_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2401]
WARNING: [Synth 8-6014] Unused sequential element board_16_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2410]
WARNING: [Synth 8-6014] Unused sequential element board_16_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2423]
WARNING: [Synth 8-6014] Unused sequential element board_16_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2431]
WARNING: [Synth 8-6014] Unused sequential element board_17_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2440]
WARNING: [Synth 8-6014] Unused sequential element board_17_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2453]
WARNING: [Synth 8-6014] Unused sequential element board_17_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2461]
WARNING: [Synth 8-6014] Unused sequential element board_18_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2470]
WARNING: [Synth 8-6014] Unused sequential element board_18_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2483]
WARNING: [Synth 8-6014] Unused sequential element board_18_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2491]
WARNING: [Synth 8-6014] Unused sequential element board_19_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2500]
WARNING: [Synth 8-6014] Unused sequential element board_19_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2513]
WARNING: [Synth 8-6014] Unused sequential element board_19_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2521]
WARNING: [Synth 8-6014] Unused sequential element board_1_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2530]
WARNING: [Synth 8-6014] Unused sequential element board_1_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2543]
WARNING: [Synth 8-6014] Unused sequential element board_1_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2551]
WARNING: [Synth 8-6014] Unused sequential element board_2_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2560]
WARNING: [Synth 8-6014] Unused sequential element board_2_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2573]
WARNING: [Synth 8-6014] Unused sequential element board_2_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2581]
WARNING: [Synth 8-6014] Unused sequential element board_3_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2590]
WARNING: [Synth 8-6014] Unused sequential element board_3_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2603]
WARNING: [Synth 8-6014] Unused sequential element board_3_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2611]
WARNING: [Synth 8-6014] Unused sequential element board_4_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2620]
WARNING: [Synth 8-6014] Unused sequential element board_4_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2633]
WARNING: [Synth 8-6014] Unused sequential element board_4_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2641]
WARNING: [Synth 8-6014] Unused sequential element board_5_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2650]
WARNING: [Synth 8-6014] Unused sequential element board_5_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2663]
WARNING: [Synth 8-6014] Unused sequential element board_5_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2671]
WARNING: [Synth 8-6014] Unused sequential element board_6_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2680]
WARNING: [Synth 8-6014] Unused sequential element board_6_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2693]
WARNING: [Synth 8-6014] Unused sequential element board_6_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2701]
WARNING: [Synth 8-6014] Unused sequential element board_7_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2710]
WARNING: [Synth 8-6014] Unused sequential element board_7_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2723]
WARNING: [Synth 8-6014] Unused sequential element board_7_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2731]
WARNING: [Synth 8-6014] Unused sequential element board_8_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2740]
WARNING: [Synth 8-6014] Unused sequential element board_8_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2753]
WARNING: [Synth 8-6014] Unused sequential element board_8_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2761]
WARNING: [Synth 8-6014] Unused sequential element board_9_address0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2770]
WARNING: [Synth 8-6014] Unused sequential element board_9_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2783]
WARNING: [Synth 8-6014] Unused sequential element board_9_ce1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2791]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_10_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2855]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_11_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2863]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_12_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2871]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_13_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2879]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_14_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2887]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_15_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2895]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_16_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2903]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_17_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2911]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_18_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2919]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_19_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2927]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_1_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2935]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_2_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2943]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_3_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2951]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_4_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2959]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_5_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2967]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_6_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2975]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_7_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2983]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_8_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2991]
WARNING: [Synth 8-6014] Unused sequential element rowEliminated_9_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2999]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_4519_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2061]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_4519_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:4466]
INFO: [Synth 8-256] done synthesizing module 'getColScores' (71#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:10]
INFO: [Synth 8-638] synthesizing module 'getRowScores' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getRowScores.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getRowScores.v:168]
INFO: [Synth 8-638] synthesizing module 'elTetris2_ddiv_64eOg' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_ddiv_64eOg.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris2_ap_ddiv_29_no_dsp_64' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_ddiv_29_no_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_ddiv_29_no_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_ap_ddiv_29_no_dsp_64' (76#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_ddiv_29_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_ddiv_64eOg' (77#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_ddiv_64eOg.v:11]
WARNING: [Synth 8-6014] Unused sequential element board_1_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getRowScores.v:472]
WARNING: [Synth 8-6014] Unused sequential element board_2_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getRowScores.v:480]
WARNING: [Synth 8-6014] Unused sequential element board_3_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getRowScores.v:488]
WARNING: [Synth 8-6014] Unused sequential element board_4_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getRowScores.v:496]
WARNING: [Synth 8-6014] Unused sequential element board_5_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getRowScores.v:504]
WARNING: [Synth 8-6014] Unused sequential element board_6_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getRowScores.v:512]
WARNING: [Synth 8-6014] Unused sequential element board_7_ce0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getRowScores.v:520]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'getRowScores' (78#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getRowScores.v:10]
INFO: [Synth 8-638] synthesizing module 'elTetris2_fadd_326jw' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_fadd_326jw.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris2_ap_fadd_3_full_dsp_32' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_ap_fadd_3_full_dsp_32' (84#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'elTetris2_fadd_326jw' (85#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_fadd_326jw.v:11]
INFO: [Synth 8-256] done synthesizing module 'elTetris2' (86#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_elTetris2_0_0' (87#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_elTetris2_0_0/synth/design_1_elTetris2_0_0.v:59]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized112 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized112 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized112 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized112 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized112 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized114 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized114 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized114 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized17 has unconnected port B[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized32 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized32 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized32 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized100 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized100 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized100 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized118 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized118 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized118 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized118 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized118 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized20 has unconnected port B[26]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized116 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized116 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized116 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized116 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized116 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized34 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized34 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized34 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized34 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized34 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized74 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized74 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized74 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized74 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 686.797 ; gain = 375.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 686.797 ; gain = 375.441
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_elTetris2_0_0/constraints/elTetris2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_elTetris2_0_0/constraints/elTetris2_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Tetris_Design/Tetris_Version1/Tetris_Version1.runs/design_1_elTetris2_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Tetris_Design/Tetris_Version1/Tetris_Version1.runs/design_1_elTetris2_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 77 instances were transformed.
  FDE => FDRE: 77 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.834 . Memory (MB): peak = 1119.410 ; gain = 10.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1119.410 ; gain = 808.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1119.410 ; gain = 808.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Tetris_Design/Tetris_Version1/Tetris_Version1.runs/design_1_elTetris2_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1119.410 ; gain = 808.055
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'elTetris2_CTRL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v:589]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3530]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_20_reg_4996_reg' and it is trimmed from '10' to '9' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2099]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_18_reg_4519_reg' and it is trimmed from '9' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:2061]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_1279_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_4_fu_1328_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_5_fu_1334_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_13_reg_665_reg[1:0]' into 'tmp_10_reg_660_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getRowScores.v:916]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_reg_665_reg' and it is trimmed from '9' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getRowScores.v:410]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_10_reg_660_reg' and it is trimmed from '9' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getRowScores.v:409]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_346_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_44_reg_8924_reg[1:0]' into 'tmp_40_reg_8892_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21716]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_1_reg_8974_reg[1:0]' into 'tmp_40_reg_8892_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21889]
INFO: [Synth 8-4471] merging register 'tmp_48_cast_reg_9293_reg[1:0]' into 'tmp_40_reg_8892_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21897]
INFO: [Synth 8-4471] merging register 'tmp_49_cast_reg_9307_reg[1:0]' into 'rowEliminated_addr_2_reg_8980_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21898]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_5_reg_9321_reg[1:0]' into 'tmp_40_reg_8892_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21899]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_6_reg_9326_reg[1:0]' into 'rowEliminated_addr_2_reg_8980_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21900]
INFO: [Synth 8-4471] merging register 'tmp_50_cast_reg_9352_reg[1:0]' into 'rowEliminated_addr_3_reg_9262_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21901]
INFO: [Synth 8-4471] merging register 'tmp_51_cast_reg_9366_reg[1:0]' into 'rowEliminated_addr_4_reg_9267_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21902]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_7_reg_9380_reg[1:0]' into 'rowEliminated_addr_3_reg_9262_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21903]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_8_reg_9385_reg[1:0]' into 'rowEliminated_addr_4_reg_9267_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21904]
INFO: [Synth 8-4471] merging register 'tmp_52_cast_reg_9411_reg[1:0]' into 'tmp_40_reg_8892_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21905]
INFO: [Synth 8-4471] merging register 'tmp_53_cast_reg_9425_reg[1:0]' into 'rowEliminated_addr_2_reg_8980_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21906]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_9_reg_9439_reg[1:0]' into 'tmp_40_reg_8892_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21907]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_10_reg_9444_reg[1:0]' into 'rowEliminated_addr_2_reg_8980_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21908]
INFO: [Synth 8-4471] merging register 'tmp_54_cast_reg_9470_reg[1:0]' into 'rowEliminated_addr_3_reg_9262_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21909]
INFO: [Synth 8-4471] merging register 'tmp_55_cast_reg_9484_reg[1:0]' into 'rowEliminated_addr_4_reg_9267_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21910]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_11_reg_9498_reg[1:0]' into 'rowEliminated_addr_3_reg_9262_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21911]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_12_reg_9503_reg[1:0]' into 'rowEliminated_addr_4_reg_9267_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21912]
INFO: [Synth 8-4471] merging register 'tmp_56_cast_reg_9529_reg[1:0]' into 'tmp_40_reg_8892_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21913]
INFO: [Synth 8-4471] merging register 'tmp_57_cast_reg_9543_reg[1:0]' into 'rowEliminated_addr_2_reg_8980_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21914]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_13_reg_9557_reg[1:0]' into 'tmp_40_reg_8892_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21915]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_14_reg_9562_reg[1:0]' into 'rowEliminated_addr_2_reg_8980_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21916]
INFO: [Synth 8-4471] merging register 'tmp_58_cast_reg_9588_reg[1:0]' into 'rowEliminated_addr_3_reg_9262_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21917]
INFO: [Synth 8-4471] merging register 'tmp_59_cast_reg_9602_reg[1:0]' into 'rowEliminated_addr_4_reg_9267_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21918]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_15_reg_9616_reg[1:0]' into 'rowEliminated_addr_3_reg_9262_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21919]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_16_reg_9621_reg[1:0]' into 'rowEliminated_addr_4_reg_9267_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21920]
INFO: [Synth 8-4471] merging register 'tmp_60_cast_reg_9647_reg[1:0]' into 'tmp_40_reg_8892_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21921]
INFO: [Synth 8-4471] merging register 'tmp_61_cast_reg_9661_reg[1:0]' into 'rowEliminated_addr_2_reg_8980_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21922]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_17_reg_9675_reg[1:0]' into 'tmp_40_reg_8892_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21923]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_18_reg_9680_reg[1:0]' into 'rowEliminated_addr_2_reg_8980_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21924]
INFO: [Synth 8-4471] merging register 'tmp_62_cast_reg_9706_reg[1:0]' into 'rowEliminated_addr_3_reg_9262_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21925]
INFO: [Synth 8-4471] merging register 'tmp_63_cast_reg_9720_reg[1:0]' into 'rowEliminated_addr_4_reg_9267_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21926]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_19_reg_9770_reg[1:0]' into 'rowEliminated_addr_3_reg_9262_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21930]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_20_reg_9775_reg[1:0]' into 'rowEliminated_addr_4_reg_9267_reg[1:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21931]
INFO: [Synth 8-4471] merging register 'tmp_68_cast_reg_9855_reg[0:0]' into 'tmp_66_reg_9734_reg[0:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21934]
INFO: [Synth 8-4471] merging register 'tmp_70_cast_reg_9934_reg[0:0]' into 'tmp_66_reg_9734_reg[0:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21936]
INFO: [Synth 8-4471] merging register 'tmp_71_cast_reg_9967_reg[0:0]' into 'tmp_69_cast_reg_9894_reg[0:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21937]
INFO: [Synth 8-4471] merging register 'tmp_72_cast_reg_10007_reg[0:0]' into 'tmp_66_reg_9734_reg[0:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21938]
INFO: [Synth 8-4471] merging register 'tmp_73_cast_reg_10040_reg[0:0]' into 'tmp_69_cast_reg_9894_reg[0:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21939]
INFO: [Synth 8-4471] merging register 'tmp_74_cast_reg_10079_reg[0:0]' into 'tmp_66_reg_9734_reg[0:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21940]
INFO: [Synth 8-4471] merging register 'tmp_75_cast_reg_10118_reg[0:0]' into 'tmp_69_cast_reg_9894_reg[0:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21941]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_58_cast_reg_9588_reg' and it is trimmed from '30' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5940]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_59_cast_reg_9602_reg' and it is trimmed from '30' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5941]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_56_cast_reg_9529_reg' and it is trimmed from '30' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5930]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_57_cast_reg_9543_reg' and it is trimmed from '30' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5931]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_54_cast_reg_9470_reg' and it is trimmed from '30' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5920]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_55_cast_reg_9484_reg' and it is trimmed from '30' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5921]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_52_cast_reg_9411_reg' and it is trimmed from '30' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5910]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_53_cast_reg_9425_reg' and it is trimmed from '30' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5911]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_50_cast_reg_9352_reg' and it is trimmed from '30' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5900]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_51_cast_reg_9366_reg' and it is trimmed from '30' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5901]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_48_cast_reg_9293_reg' and it is trimmed from '30' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5890]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_49_cast_reg_9307_reg' and it is trimmed from '30' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5891]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_60_cast_reg_9647_reg' and it is trimmed from '30' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5950]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_62_cast_reg_9706_reg' and it is trimmed from '30' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5960]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_61_cast_reg_9661_reg' and it is trimmed from '30' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5951]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_63_cast_reg_9720_reg' and it is trimmed from '30' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5961]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_71_cast_reg_9967_reg' and it is trimmed from '31' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:7172]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_69_cast_reg_9894_reg' and it is trimmed from '31' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:7110]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_75_cast_reg_10118_reg' and it is trimmed from '31' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:6437]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_74_cast_reg_10079_reg' and it is trimmed from '31' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:6429]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_73_cast_reg_10040_reg' and it is trimmed from '31' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:6421]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_72_cast_reg_10007_reg' and it is trimmed from '31' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:6414]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_70_cast_reg_9934_reg' and it is trimmed from '31' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:6407]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_68_cast_reg_9855_reg' and it is trimmed from '31' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:6400]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_8892_reg' and it is trimmed from '9' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:7066]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_fu_8820_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_4467_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_4529_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_4535_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_4541_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_8844_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_8820_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_4467_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_4529_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_4535_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_4541_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_8844_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_int_ARLEN" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'elTetris2_CTRL_BUS_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 1119.410 ; gain = 808.055
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'elTetris2_fptruncbkb:/elTetris2_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'elTetris2_fptruncbkb:/elTetris2_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'elTetris2_fptruncbkb:/elTetris2_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'elTetris2_fptruncbkb:/elTetris2_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris2_fptruncbkb:/elTetris2_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'elTetris2_fptruncbkb:/elTetris2_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris2_fptruncbkb:/elTetris2_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'elTetris2_fptruncbkb:/elTetris2_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris2_fptruncbkb:/elTetris2_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'elTetris2_fptruncbkb:/elTetris2_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'elTetris2_fptruncbkb:/elTetris2_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized4) to 'elTetris2_fptruncbkb:/elTetris2_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris2_dadd_64cud:/elTetris2_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'elTetris2_dadd_64cud:/elTetris2_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris2_dadd_64cud:/elTetris2_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'elTetris2_dadd_64cud:/elTetris2_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris2_dadd_64cud:/elTetris2_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized3) to 'elTetris2_dadd_64cud:/elTetris2_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris2_dadd_64cud:/elTetris2_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized3) to 'elTetris2_dadd_64cud:/elTetris2_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris2_dadd_64cud:/elTetris2_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'elTetris2_dadd_64cud:/elTetris2_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris2_dadd_64cud:/elTetris2_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'elTetris2_dadd_64cud:/elTetris2_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'elTetris2_dadd_64cud:/elTetris2_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized4) to 'elTetris2_dadd_64cud:/elTetris2_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris2_dmul_64dEe:/elTetris2_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'elTetris2_dmul_64dEe:/elTetris2_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris2_dmul_64dEe:/elTetris2_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'elTetris2_dmul_64dEe:/elTetris2_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris2_dmul_64dEe:/elTetris2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'elTetris2_dmul_64dEe:/elTetris2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris2_dmul_64dEe:/elTetris2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized3) to 'elTetris2_dmul_64dEe:/elTetris2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'elTetris2_dmul_64dEe:/elTetris2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized4) to 'elTetris2_dmul_64dEe:/elTetris2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris2_dmul_64dEe:/elTetris2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized54) to 'elTetris2_dmul_64dEe:/elTetris2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris2_dmul_64dEe:/elTetris2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized54) to 'elTetris2_dmul_64dEe:/elTetris2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized4) to 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized54) to 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized54) to 'elTetris2_sitodp_fYi:/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_getRowScores_fu_4381/elTetris2_ddiv_64eOg_U3/elTetris2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized3) to 'inst/grp_getRowScores_fu_4381/elTetris2_ddiv_64eOg_U3/elTetris2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_getRowScores_fu_4381/elTetris2_ddiv_64eOg_U3/elTetris2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'inst/grp_getRowScores_fu_4381/elTetris2_ddiv_64eOg_U3/elTetris2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_getRowScores_fu_4381/elTetris2_ddiv_64eOg_U3/elTetris2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'inst/grp_getRowScores_fu_4381/elTetris2_ddiv_64eOg_U3/elTetris2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_getRowScores_fu_4381/elTetris2_ddiv_64eOg_U3/elTetris2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized4) to 'inst/grp_getRowScores_fu_4381/elTetris2_ddiv_64eOg_U3/elTetris2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_getRowScores_fu_4381/elTetris2_ddiv_64eOg_U3/elTetris2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized54) to 'inst/grp_getRowScores_fu_4381/elTetris2_ddiv_64eOg_U3/elTetris2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_getRowScores_fu_4381/elTetris2_ddiv_64eOg_U3/elTetris2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized54) to 'inst/grp_getRowScores_fu_4381/elTetris2_ddiv_64eOg_U3/elTetris2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/elTetris2_fadd_326jw_U66/elTetris2_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/elTetris2_fadd_326jw_U66/elTetris2_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/elTetris2_fadd_326jw_U66/elTetris2_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/elTetris2_fadd_326jw_U66/elTetris2_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/elTetris2_fadd_326jw_U66/elTetris2_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized3) to 'inst/elTetris2_fadd_326jw_U66/elTetris2_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |elTetris2_ddiv_64eOg |           1|     21021|
|2     |getRowScores__GB1    |           1|      6272|
|3     |elTetris2__GCB0      |           1|     46058|
|4     |elTetris2__GCB1      |           1|      4444|
|5     |elTetris2__GCB2      |           1|      5752|
|6     |elTetris2__GCB3      |           1|     15318|
|7     |elTetris2__GCB4      |           1|      6858|
|8     |elTetris2__GCB5      |           1|     33685|
|9     |elTetris2__GCB6      |           1|     25453|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getRowScores_fu_4381i_0/\elTetris2_sitodp_fYi_U4/elTetris2_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_sitodp_fYi_U4/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_sitodp_fYi_U4/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[63]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[0]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[1]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[2]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[3]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[4]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[5]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[6]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[7]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[8]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[9]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[10]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[11]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[12]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[13]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[14]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[15]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[16]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[52]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[53]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[54]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[55]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[56]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[57]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[58]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[59]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[60]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[61]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[62]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[17]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[18]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[19]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[20]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[21]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[22]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[23]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[24]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[25]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[26]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[27]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[28]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[29]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[30]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[31]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[32]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[33]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[34]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[35]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[36]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[37]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[38]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[39]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[40]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[41]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[42]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[43]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[44]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[46]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[47]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[48]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din1_buf1_reg[50]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getRowScores_fu_4381i_0/\elTetris2_dmul_64dEe_U2/din1_buf1_reg[51] )
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[0]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getRowScores_fu_4381i_0/\tmp_10_reg_660_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getRowScores_fu_4381i_0/\elTetris2_sitodp_fYi_U4/elTetris2_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/elTetris2_sitodp_fYi_U4/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_sitodp_fYi_U4/elTetris2_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getRowScores_fu_4381i_0/\elTetris2_sitodp_fYi_U4/elTetris2_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getRowScores_fu_4381i_0/\tmp_reg_787_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getRowScores_fu_4381i_0/\tmp_2_reg_782_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[1]' (FD) to 'inst/grp_getRowScores_fu_4381i_0/elTetris2_dmul_64dEe_U2/din0_buf1_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getRowScores_fu_4381i_0/\elTetris2_dmul_64dEe_U2/din0_buf1_reg[63] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_3/\tmp_69_cast_reg_9894_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\tmp_66_reg_9734_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_getRowScores_fu_4381i_0/tmp_10_reg_660_reg[2]' (FDE) to 'inst/grp_getRowScores_fu_4381i_0/tmp_13_reg_665_reg[2]'
INFO: [Synth 8-3936] Found unconnected internal register 'RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '53' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[51].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '51' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[49].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '49' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '47' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[45].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '45' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[43].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '43' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '41' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[39].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '39' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[37].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '37' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[35].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '35' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[33].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '33' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[31].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '31' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '29' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[27].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '27' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '25' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '23' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '21' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '19' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '17' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '15' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '13' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '11' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '9' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '7' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '5' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '3' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '1' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'elTetris2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'elTetris2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[14].pipe_reg[14][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[15].pipe_reg[15][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[16].pipe_reg[16][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[17].pipe_reg[17][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[18].pipe_reg[18][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[20].pipe_reg[20][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[22].pipe_reg[22][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[23].pipe_reg[23][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[24].pipe_reg[24][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[25].pipe_reg[25][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[26].pipe_reg[26][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[27].pipe_reg[27][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[28].pipe_reg[28][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[29].pipe_reg[29][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:21862]
WARNING: [Synth 8-3917] design elTetris2__GCB3 has port s_axi_CTRL_BUS_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design elTetris2__GCB3 has port s_axi_CTRL_BUS_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design elTetris2__GCB3 has port s_axi_CTRL_BUS_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design elTetris2__GCB3 has port s_axi_CTRL_BUS_RRESP[0] driven by constant 0
warning: Removed RAM elTetris2_mem_int_m_axi_U/bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-5730] RAM elTetris2_mem_int_m_axi_U/bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/buff_wdata/full_n_reg )
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'elTetris2_mem_int_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'elTetris2_mem_int_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'elTetris2_mem_int_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'elTetris2_mem_int_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_writei_2/elTetris2_mem_int_m_axi_U/bus_write/buff_wdata/q_buf_reg[32]' (FD) to 'bus_writei_2/elTetris2_mem_int_m_axi_U/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/buff_wdata/show_ahead_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_writei_2/\elTetris2_mem_int_m_axi_U/bus_write/buff_wdata/q_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris2_mem_int_m_axi_U/bus_write/rs_wreq/data_p1_reg[16] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:4548]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v:3634]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_20_reg_9775_reg[9:2]' into 'tmp_63_cast_reg_9720_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5959]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_18_reg_9680_reg[9:2]' into 'tmp_61_cast_reg_9661_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5949]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_16_reg_9621_reg[9:2]' into 'tmp_59_cast_reg_9602_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5939]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_14_reg_9562_reg[9:2]' into 'tmp_57_cast_reg_9543_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5929]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_12_reg_9503_reg[9:2]' into 'tmp_55_cast_reg_9484_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5919]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_10_reg_9444_reg[9:2]' into 'tmp_53_cast_reg_9425_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5908]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_8_reg_9385_reg[9:2]' into 'tmp_51_cast_reg_9366_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5899]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_6_reg_9326_reg[9:2]' into 'tmp_49_cast_reg_9307_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5889]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_19_reg_9770_reg[9:2]' into 'tmp_62_cast_reg_9706_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5958]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_17_reg_9675_reg[9:2]' into 'tmp_60_cast_reg_9647_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5948]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_15_reg_9616_reg[9:2]' into 'tmp_58_cast_reg_9588_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5938]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_13_reg_9557_reg[9:2]' into 'tmp_56_cast_reg_9529_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5928]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_11_reg_9498_reg[9:2]' into 'tmp_54_cast_reg_9470_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5918]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_9_reg_9439_reg[9:2]' into 'tmp_52_cast_reg_9411_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5909]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_7_reg_9380_reg[9:2]' into 'tmp_50_cast_reg_9352_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5898]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_5_reg_9321_reg[9:2]' into 'tmp_48_cast_reg_9293_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5888]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_3_reg_9262_reg[9:2]' into 'rowEliminated_addr_4_reg_9267_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:5878]
INFO: [Synth 8-4471] merging register 'rowEliminated_addr_1_reg_8974_reg[9:2]' into 'rowEliminated_addr_2_reg_8980_reg[9:2]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v:6845]
INFO: [Synth 8-3971] The signal rowEliminated_U/elTetris2_rowElimKfY_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:37 . Memory (MB): peak = 1119.410 ; gain = 808.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |elTetris2_ddiv_64eOg |           1|     16617|
|2     |getRowScores__GB1    |           1|      4963|
|3     |elTetris2__GCB0      |           1|     43649|
|4     |elTetris2__GCB1      |           1|      1350|
|5     |elTetris2__GCB2      |           1|      1878|
|6     |elTetris2__GCB3      |           1|      5176|
|7     |elTetris2__GCB4      |           1|      2212|
|8     |elTetris2__GCB5      |           1|     21454|
|9     |elTetris2__GCB6      |           1|     13467|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:49 . Memory (MB): peak = 1119.410 ; gain = 808.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:02:01 . Memory (MB): peak = 1136.641 ; gain = 825.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |elTetris2_ddiv_64eOg |           1|     12253|
|2     |getRowScores__GB1    |           1|      4963|
|3     |elTetris2__GCB0      |           1|     40947|
|4     |elTetris2__GCB1      |           1|      1282|
|5     |elTetris2__GCB2      |           1|      1784|
|6     |elTetris2__GCB3      |           1|      5011|
|7     |elTetris2__GCB4      |           1|      2100|
|8     |elTetris2__GCB5      |           1|     20830|
|9     |elTetris2__GCB6      |           1|     13460|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/elTetris2_mem_int_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7/rowEliminated_U/elTetris2_rowElimKfY_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7/rowEliminated_U/elTetris2_rowElimKfY_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7/elTetris2_mem_flt_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:52 ; elapsed = 00:02:23 . Memory (MB): peak = 1137.676 ; gain = 826.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |elTetris2_ddiv_64eOg |           1|     11990|
|2     |elTetris2__GCB0      |           1|      5783|
|3     |elTetris2__GCB5      |           1|      8562|
|4     |elTetris2__GCB6      |           1|     10933|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/elTetris2_mem_int_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/rowEliminated_U/elTetris2_rowElimKfY_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/rowEliminated_U/elTetris2_rowElimKfY_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/elTetris2_mem_flt_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:28 . Memory (MB): peak = 1137.676 ; gain = 826.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:29 . Memory (MB): peak = 1137.676 ; gain = 826.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:36 . Memory (MB): peak = 1137.676 ; gain = 826.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:05 ; elapsed = 00:02:36 . Memory (MB): peak = 1137.676 ; gain = 826.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:37 . Memory (MB): peak = 1137.676 ; gain = 826.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:02:37 . Memory (MB): peak = 1137.676 ; gain = 826.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  2489|
|2     |DSP48E1    |     8|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_10 |     4|
|5     |DSP48E1_11 |     4|
|6     |DSP48E1_12 |     1|
|7     |DSP48E1_2  |     4|
|8     |DSP48E1_3  |     4|
|9     |DSP48E1_4  |     4|
|10    |DSP48E1_5  |     4|
|11    |DSP48E1_6  |     5|
|12    |DSP48E1_7  |     4|
|13    |DSP48E1_8  |     4|
|14    |DSP48E1_9  |     4|
|15    |LUT1       |  9105|
|16    |LUT2       |  3935|
|17    |LUT3       |  2405|
|18    |LUT4       |  1191|
|19    |LUT5       |  1921|
|20    |LUT6       |  6980|
|21    |MUXCY      |  4083|
|22    |MUXF7      |    24|
|23    |MUXF8      |     2|
|24    |RAM128X1D  |    60|
|25    |RAM16X1D   |    20|
|26    |RAM16X1S   |    21|
|27    |RAM256X1S  |    30|
|28    |RAM32X1S   |    31|
|29    |RAMB18E1   |     2|
|30    |RAMB18E1_1 |     1|
|31    |RAMB18E1_2 |     2|
|32    |SRL16E     |   158|
|33    |SRLC32E    |    38|
|34    |XORCY      |  3807|
|35    |FDE        |    77|
|36    |FDRE       | 18286|
|37    |FDSE       |    49|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:37 . Memory (MB): peak = 1137.676 ; gain = 826.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 625 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:02:12 . Memory (MB): peak = 1137.676 ; gain = 393.707
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:37 . Memory (MB): peak = 1137.676 ; gain = 826.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10675 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1518 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1279 instances
  FDE => FDRE: 77 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 60 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 20 instances
  RAM16X1S => RAM32X1S (RAMS32): 21 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 30 instances
  RAM32X1S => RAM32X1S (RAMS32): 31 instances

798 Infos, 342 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:20 ; elapsed = 00:02:52 . Memory (MB): peak = 1137.676 ; gain = 832.957
INFO: [Common 17-1381] The checkpoint 'D:/Tetris_Design/Tetris_Version1/Tetris_Version1.runs/design_1_elTetris2_0_0_synth_1/design_1_elTetris2_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1137.676 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1137.676 ; gain = 0.000
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_elTetris2_0_0/design_1_elTetris2_0_0.xci
INFO: [Coretcl 2-1174] Renamed 1060 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Tetris_Design/Tetris_Version1/Tetris_Version1.runs/design_1_elTetris2_0_0_synth_1/design_1_elTetris2_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1137.676 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.232 . Memory (MB): peak = 1137.676 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1137.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 25 01:21:50 2019...
