Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: termometr_PID.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "termometr_PID.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "termometr_PID"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : termometr_PID
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/ISE/termometr_PID/termometr_PID.vhd" in Library work.
Architecture behavioral of Entity termometr_pid is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <termometr_PID> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <termometr_PID> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "D:/ISE/termometr_PID/termometr_PID.vhd" line 543: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <RW> in unit <termometr_PID> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <termometr_PID> analyzed. Unit <termometr_PID> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <termometr_PID>.
    Related source file is "D:/ISE/termometr_PID/termometr_PID.vhd".
WARNING:Xst:647 - Input <rotary_press> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <rotary_press_in> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <odczyt2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <stan_obecny>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 14                                             |
    | Clock              | clk_1us                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset_pulse                                    |
    | Power Up State     | reset_pulse                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <stan_nastepny>.
    Found 16x7-bit ROM for signal <a_to_g$mux0001> created at line 651.
    Found 1-bit tristate buffer for signal <IN_OUT>.
    Found 1-bit register for signal <podgrzej>.
    Found 7-bit register for signal <a_to_g>.
    Found 4-bit register for signal <anody>.
    Found 4-bit register for signal <bajt>.
    Found 4-bit adder for signal <bajt$share0000> created at line 193.
    Found 5-bit up counter for signal <bajtx2>.
    Found 10-bit up counter for signal <c_1ms>.
    Found 6-bit register for signal <c_jeden>.
    Found 6-bit adder for signal <c_jeden$addsub0000> created at line 611.
    Found 4-bit register for signal <c_seg_1>.
    Found 4-bit addsub for signal <c_seg_1$share0000>.
    Found 4-bit register for signal <c_seg_2>.
    Found 4-bit addsub for signal <c_seg_2$share0000>.
    Found 6-bit up counter for signal <c_zero>.
    Found 6-bit comparator lessequal for signal <c_zero$cmp_le0000> created at line 612.
    Found 6-bit comparator lessequal for signal <c_zero$cmp_le0001> created at line 610.
    Found 1-bit register for signal <clk_1ms>.
    Found 1-bit register for signal <clk_1us>.
    Found 24-bit up counter for signal <clk_div>.
    Found 10-bit up counter for signal <delay>.
    Found 10-bit up counter for signal <delay_ms>.
    Found 1-bit register for signal <delay_rotary_q1>.
    Found 4-bit register for signal <digit>.
    Found 1-bit register for signal <DS18B20>.
    Found 6-bit up counter for signal <glowny_c>.
    Found 6-bit updown counter for signal <jeden_pwm>.
    Found 8-bit register for signal <komenda>.
    Found 6-bit updown counter for signal <LED_signal>.
    Found 1-bit register for signal <odczyt1>.
    Found 1-bit register for signal <odejmij_jeden>.
    Found 16-bit register for signal <ramka_danych>.
    Found 1-bit register for signal <reset_delay>.
    Found 1-bit register for signal <reset_delay_ms>.
    Found 1-bit register for signal <resetuj_licznik>.
    Found 1-bit register for signal <rotary_a_in>.
    Found 1-bit register for signal <rotary_b_in>.
    Found 1-bit register for signal <rotary_event>.
    Found 2-bit register for signal <rotary_in>.
    Found 1-bit register for signal <rotary_left>.
    Found 1-bit register for signal <rotary_q1>.
    Found 1-bit 4-to-1 multiplexer for signal <rotary_q1$mux0000> created at line 531.
    Found 1-bit register for signal <rotary_q2>.
    Found 1-bit 4-to-1 multiplexer for signal <rotary_q2$mux0000> created at line 531.
    Found 2-bit up counter for signal <s>.
    Found 2-bit register for signal <stan_nastepny>.
    Found 16-bit register for signal <temperatura>.
    Found 16-bit subtractor for signal <temperatura$addsub0000> created at line 493.
    Found 1-bit register for signal <wczytaj>.
    Found 1-bit register for signal <wyslij>.
    Found 8-bit register for signal <wyswietl>.
    Found 1-bit register for signal <zatrzask>.
    Found 1-bit register for signal <zatrzask2>.
    Found 1-bit register for signal <zatrzask_konw>.
    Found 6-bit updown counter for signal <zero_pwm>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  11 Counter(s).
	inferred  98 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <termometr_PID> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 16-bit subtractor                                     : 1
 4-bit adder                                           : 1
 4-bit addsub                                          : 2
 6-bit adder                                           : 1
# Counters                                             : 11
 10-bit up counter                                     : 3
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
 6-bit updown counter                                  : 3
# Registers                                            : 34
 1-bit register                                        : 21
 16-bit register                                       : 2
 2-bit register                                        : 2
 4-bit register                                        : 5
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 2
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <stan_obecny/FSM> on signal <stan_obecny[1:7]> with one-hot encoding.
-----------------------------
 State           | Encoding
-----------------------------
 reset_pulse     | 0000001
 present_pulse   | 0000010
 convert_t       | 0010000
 skip_rom        | 0000100
 czekaj_750ms    | 0100000
 read_scratchpad | 0001000
 odczyt          | 1000000
-----------------------------
WARNING:Xst:1710 - FF/Latch <anody_2> (without init value) has a constant value of 0 in block <termometr_PID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anody_3> (without init value) has a constant value of 0 in block <termometr_PID>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <termometr_PID>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_a_to_g_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <termometr_PID> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 16-bit subtractor                                     : 1
 4-bit adder                                           : 1
 4-bit addsub                                          : 2
 6-bit adder                                           : 1
# Counters                                             : 11
 10-bit up counter                                     : 3
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
 6-bit updown counter                                  : 3
# Registers                                            : 106
 Flip-Flops                                            : 106
# Comparators                                          : 2
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <anody_2> (without init value) has a constant value of 0 in block <termometr_PID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anody_3> (without init value) has a constant value of 0 in block <termometr_PID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <stan_nastepny_0> of sequential type is unconnected in block <termometr_PID>.
WARNING:Xst:2677 - Node <temperatura_0> of sequential type is unconnected in block <termometr_PID>.
WARNING:Xst:2677 - Node <temperatura_1> of sequential type is unconnected in block <termometr_PID>.
WARNING:Xst:2677 - Node <temperatura_2> of sequential type is unconnected in block <termometr_PID>.
WARNING:Xst:2677 - Node <temperatura_3> of sequential type is unconnected in block <termometr_PID>.
WARNING:Xst:2677 - Node <temperatura_15> of sequential type is unconnected in block <termometr_PID>.
WARNING:Xst:2677 - Node <ramka_danych_0> of sequential type is unconnected in block <termometr_PID>.
WARNING:Xst:2677 - Node <ramka_danych_1> of sequential type is unconnected in block <termometr_PID>.
WARNING:Xst:2677 - Node <ramka_danych_2> of sequential type is unconnected in block <termometr_PID>.
WARNING:Xst:2677 - Node <ramka_danych_3> of sequential type is unconnected in block <termometr_PID>.
WARNING:Xst:2677 - Node <clk_div_18> of sequential type is unconnected in block <termometr_PID>.
WARNING:Xst:2677 - Node <clk_div_19> of sequential type is unconnected in block <termometr_PID>.
WARNING:Xst:2677 - Node <clk_div_20> of sequential type is unconnected in block <termometr_PID>.
WARNING:Xst:2677 - Node <clk_div_21> of sequential type is unconnected in block <termometr_PID>.
WARNING:Xst:2677 - Node <clk_div_22> of sequential type is unconnected in block <termometr_PID>.
WARNING:Xst:2677 - Node <clk_div_23> of sequential type is unconnected in block <termometr_PID>.

Optimizing unit <termometr_PID> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block termometr_PID, actual ratio is 4.
FlipFlop delay_6 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <termometr_PID> :
	Found 2-bit shift register for signal <rotary_in_0>.
	Found 2-bit shift register for signal <rotary_in_1>.
Unit <termometr_PID> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 183
 Flip-Flops                                            : 183
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : termometr_PID.ngr
Top Level Output File Name         : termometr_PID
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 518
#      GND                         : 1
#      INV                         : 25
#      LUT1                        : 27
#      LUT2                        : 46
#      LUT2_D                      : 5
#      LUT2_L                      : 3
#      LUT3                        : 76
#      LUT3_D                      : 10
#      LUT3_L                      : 1
#      LUT4                        : 151
#      LUT4_D                      : 16
#      LUT4_L                      : 20
#      MUXCY                       : 66
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 59
# FlipFlops/Latches                : 185
#      FD                          : 33
#      FDC                         : 50
#      FDCE                        : 81
#      FDE                         : 4
#      FDP                         : 3
#      FDPE                        : 8
#      FDR                         : 2
#      FDS                         : 4
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 3
#      IOBUF                       : 1
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      196  out of   4656     4%  
 Number of Slice Flip Flops:            185  out of   9312     1%  
 Number of 4 input LUTs:                382  out of   9312     4%  
    Number used as logic:               380
    Number used as Shift registers:       2
 Number of IOs:                          25
 Number of bonded IOBs:                  24  out of    232    10%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 65    |
clk_1us1                           | BUFG                   | 110   |
clk_1ms                            | NONE(delay_ms_0)       | 10    |
clk_div_17                         | NONE(s_1)              | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 142   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.962ns (Maximum Frequency: 125.597MHz)
   Minimum input arrival time before clock: 5.433ns
   Maximum output required time after clock: 4.683ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.798ns (frequency: 172.473MHz)
  Total number of paths / destination ports: 420 / 83
-------------------------------------------------------------------------
Delay:               5.798ns (Levels of Logic = 4)
  Source:            glowny_c_2 (FF)
  Destination:       glowny_c_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: glowny_c_2 to glowny_c_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.591   0.762  glowny_c_2 (glowny_c_2)
     LUT3_D:I0->LO         1   0.704   0.275  clk_1us_cmp_eq0000_SW0 (N175)
     LUT4:I0->O            2   0.704   0.622  Mcount_glowny_c_lut<3>1 (Mcount_glowny_c_lut<3>)
     LUT4_D:I0->O          1   0.704   0.424  Mcount_glowny_c_cy<3>11 (Mcount_glowny_c_cy<3>)
     LUT4:I3->O            1   0.704   0.000  Mcount_glowny_c_xor<5>11 (Mcount_glowny_c5)
     FDC:D                     0.308          glowny_c_5
    ----------------------------------------
    Total                      5.798ns (3.715ns logic, 2.083ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1us1'
  Clock period: 7.962ns (frequency: 125.597MHz)
  Total number of paths / destination ports: 2593 / 181
-------------------------------------------------------------------------
Delay:               7.962ns (Levels of Logic = 6)
  Source:            delay_3 (FF)
  Destination:       bajt_1 (FF)
  Source Clock:      clk_1us1 rising
  Destination Clock: clk_1us1 rising

  Data Path: delay_3 to bajt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.591   0.844  delay_3 (delay_3)
     LUT4_D:I0->O         15   0.704   1.052  wyslij_mux000052 (wyslij_and0000)
     LUT4:I2->O            1   0.704   0.424  bajt_mux0000<0>156 (bajt_mux0000<0>156)
     LUT4:I3->O            1   0.704   0.000  bajt_mux0000<0>1123_SW0_SW0_F (N117)
     MUXF5:I0->O           2   0.321   0.451  bajt_mux0000<0>1123_SW0_SW0 (N99)
     LUT4_D:I3->O          2   0.704   0.451  bajt_mux0000<0>1123 (N9)
     LUT4:I3->O            1   0.704   0.000  bajt_mux0000<3> (bajt_mux0000<3>)
     FDC:D                     0.308          bajt_3
    ----------------------------------------
    Total                      7.962ns (4.740ns logic, 3.222ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1ms'
  Clock period: 3.869ns (frequency: 258.465MHz)
  Total number of paths / destination ports: 55 / 10
-------------------------------------------------------------------------
Delay:               3.869ns (Levels of Logic = 11)
  Source:            delay_ms_0 (FF)
  Destination:       delay_ms_9 (FF)
  Source Clock:      clk_1ms rising
  Destination Clock: clk_1ms rising

  Data Path: delay_ms_0 to delay_ms_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.526  delay_ms_0 (delay_ms_0)
     LUT3:I1->O            1   0.704   0.000  Mcount_delay_ms_lut<0> (Mcount_delay_ms_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcount_delay_ms_cy<0> (Mcount_delay_ms_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_delay_ms_cy<1> (Mcount_delay_ms_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_delay_ms_cy<2> (Mcount_delay_ms_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_delay_ms_cy<3> (Mcount_delay_ms_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_delay_ms_cy<4> (Mcount_delay_ms_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_delay_ms_cy<5> (Mcount_delay_ms_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_delay_ms_cy<6> (Mcount_delay_ms_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_delay_ms_cy<7> (Mcount_delay_ms_cy<7>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_delay_ms_cy<8> (Mcount_delay_ms_cy<8>)
     XORCY:CI->O           1   0.804   0.000  Mcount_delay_ms_xor<9> (Mcount_delay_ms9)
     FDC:D                     0.308          delay_ms_9
    ----------------------------------------
    Total                      3.869ns (3.343ns logic, 0.526ns route)
                                       (86.4% logic, 13.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div_17'
  Clock period: 2.486ns (frequency: 402.253MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.486ns (Levels of Logic = 1)
  Source:            s_1 (FF)
  Destination:       s_1 (FF)
  Source Clock:      clk_div_17 rising
  Destination Clock: clk_div_17 rising

  Data Path: s_1 to s_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.591   0.883  s_1 (s_1)
     LUT2:I0->O            1   0.704   0.000  Mcount_s_xor<1>11 (Result<1>3)
     FD:D                      0.308          s_1
    ----------------------------------------
    Total                      2.486ns (1.603ns logic, 0.883ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_1us1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.433ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       odczyt1 (FF)
  Destination Clock: clk_1us1 rising

  Data Path: reset to odczyt1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           145   1.218   1.377  reset_IBUF (reset_IBUF)
     LUT4:I1->O            1   0.704   0.455  odczyt1_and000010 (odczyt1_and000010)
     LUT4:I2->O            1   0.704   0.420  odczyt1_and000044 (odczyt1_and0000)
     FDE:CE                    0.555          odczyt1
    ----------------------------------------
    Total                      5.433ns (3.181ns logic, 2.252ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.059ns (Levels of Logic = 1)
  Source:            rotary_a (PAD)
  Destination:       Mshreg_rotary_in_0 (FF)
  Destination Clock: clk rising

  Data Path: rotary_a to Mshreg_rotary_in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  rotary_a_IBUF (rotary_a_IBUF)
     SRL16:D                   0.421          Mshreg_rotary_in_0
    ----------------------------------------
    Total                      2.059ns (1.639ns logic, 0.420ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1us1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            DS18B20 (FF)
  Destination:       IN_OUT (PAD)
  Source Clock:      clk_1us1 rising

  Data Path: DS18B20 to IN_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.591   0.531  DS18B20 (DS18B20)
     IOBUF:T->IO               3.272          IN_OUT_IOBUF (IN_OUT)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              4.683ns (Levels of Logic = 1)
  Source:            LED_signal_0 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      clk rising

  Data Path: LED_signal_0 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.591   0.820  LED_signal_0 (LED_signal_0)
     OBUF:I->O                 3.272          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      4.683ns (3.863ns logic, 0.820ns route)
                                       (82.5% logic, 17.5% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.28 secs
 
--> 

Total memory usage is 280444 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    5 (   0 filtered)

