#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001b521fcdd70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b521fcdf00 .scope module, "half_adder_tb" "half_adder_tb" 3 3;
 .timescale -9 -12;
P_000001b522004a60 .param/l "width" 0 3 5, +C4<00000000000000000000000000001000>;
v000001b521fcbd30_0 .var "a_tb", 7 0;
v000001b521fcbdd0_0 .var "b_tb", 7 0;
v000001b521fcbe70_0 .net "c_tb", 7 0, v000001b521fc9700_0;  1 drivers
v000001b521fcbf10_0 .net "carry_out_tb", 0 0, v000001b521fce090_0;  1 drivers
v000001b521fc6910_0 .var "on_off_tb", 0 0;
S_000001b521fc6780 .scope module, "uut" "half_adder" 3 15, 4 2 0, S_000001b521fcdf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /INPUT 1 "on_off";
P_000001b522004b60 .param/l "width" 0 4 3, +C4<00000000000000000000000000001000>;
v000001b521fc71c0_0 .net "a", 7 0, v000001b521fcbd30_0;  1 drivers
v000001b521fc6d70_0 .net "b", 7 0, v000001b521fcbdd0_0;  1 drivers
v000001b521fc9700_0 .var "c", 7 0;
v000001b521fce090_0 .var "carry_out", 0 0;
v000001b521fce130_0 .net "on_off", 0 0, v000001b521fc6910_0;  1 drivers
E_000001b522005160 .event anyedge, v000001b521fce130_0, v000001b521fc71c0_0, v000001b521fc6d70_0;
    .scope S_000001b521fc6780;
T_0 ;
    %wait E_000001b522005160;
    %load/vec4 v000001b521fce130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001b521fc71c0_0;
    %pad/u 9;
    %load/vec4 v000001b521fc6d70_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v000001b521fc9700_0, 0, 8;
    %store/vec4 v000001b521fce090_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 9;
    %split/vec4 8;
    %store/vec4 v000001b521fc9700_0, 0, 8;
    %store/vec4 v000001b521fce090_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b521fcdf00;
T_1 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001b521fcbd30_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001b521fcbdd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b521fc6910_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 31 "$display", "a=%d, b=%d, on_off=%b, sum=%d, carry_out=%b", v000001b521fcbd30_0, v000001b521fcbdd0_0, v000001b521fc6910_0, v000001b521fcbe70_0, v000001b521fcbf10_0 {0 0 0};
    %pushi/vec4 250, 0, 8;
    %store/vec4 v000001b521fcbd30_0, 0, 8;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v000001b521fcbdd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b521fc6910_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 39 "$display", "a=%d, b=%d, on_off=%b, sum=%d, carry_out=%b", v000001b521fcbd30_0, v000001b521fcbdd0_0, v000001b521fc6910_0, v000001b521fcbe70_0, v000001b521fcbf10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b521fc6910_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 44 "$display", "a=%d, b=%d, on_off=%b, sum=%d, carry_out=%b", v000001b521fcbd30_0, v000001b521fcbdd0_0, v000001b521fc6910_0, v000001b521fcbe70_0, v000001b521fcbf10_0 {0 0 0};
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "half_adder_tb.sv";
    "../src/half_adder.sv";
