TRACE::2023-04-14.15:25:14::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:14::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-04-14.15:25:14::SCWPlatform::Opened new HwDB with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:14::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-04-14.15:25:14::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Signal_Souce_Control_BD_wrapper",
	"systems":	[{
			"systemName":	"Signal_Souce_Control_BD_wrapper",
			"systemDesc":	"Signal_Souce_Control_BD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Signal_Souce_Control_BD_wrapper"
		}]
}
TRACE::2023-04-14.15:25:14::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-04-14.15:25:14::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2023-04-14.15:25:14::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Signal_Souce_Control_BD_wrapper",
	"systems":	[{
			"systemName":	"Signal_Souce_Control_BD_wrapper",
			"systemDesc":	"Signal_Souce_Control_BD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Signal_Souce_Control_BD_wrapper"
		}]
}
TRACE::2023-04-14.15:25:14::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Signal_Souce_Control_BD_wrapper",
	"systems":	[{
			"systemName":	"Signal_Souce_Control_BD_wrapper",
			"systemDesc":	"Signal_Souce_Control_BD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Signal_Souce_Control_BD_wrapper"
		}]
}
TRACE::2023-04-14.15:25:14::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:14::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:14::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:14::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:14::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:14::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:14::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:14::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:14::SCWDomain::checking for install qemu data   : 
TRACE::2023-04-14.15:25:14::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:14::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:14::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:14::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:14::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:14::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:14::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:14::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:14::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:14::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:14::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:14::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:14::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:14::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-14.15:25:14::SCWMssOS::No sw design opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:14::SCWMssOS::mss does not exists at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:14::SCWMssOS::Creating sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:14::SCWMssOS::Adding the swdes entry, created swdb D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:14::SCWMssOS::updating the scw layer changes to swdes at   D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:14::SCWMssOS::Writing mss at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:14::SCWMssOS::Completed writing the mss file at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-04-14.15:25:14::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-04-14.15:25:14::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-04-14.15:25:14::SCWMssOS::Completed writing the mss file at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-04-14.15:25:14::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-04-14.15:25:16::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-04-14.15:25:16::SCWMssOS::Writing the mss file completed D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:16::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.15:25:16::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:16::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:16::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:16::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:16::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:16::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:16::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:16::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:16::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:16::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:16::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:16::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:16::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:16::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:16::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:16::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:16::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:16::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:16::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:16::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:16::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:16::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:16::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:16::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Signal_Souce_Control_BD_wrapper",
	"systems":	[{
			"systemName":	"Signal_Souce_Control_BD_wrapper",
			"systemDesc":	"Signal_Souce_Control_BD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Signal_Souce_Control_BD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"30604a5d9ca7fdbc87447875060a8862",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-04-14.15:25:17::SCWPlatform::Started generating the artifacts platform Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.15:25:17::SCWPlatform::Sanity checking of platform is completed
LOG::2023-04-14.15:25:17::SCWPlatform::Started generating the artifacts for system configuration Signal_Souce_Control_BD_wrapper
LOG::2023-04-14.15:25:17::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-04-14.15:25:17::SCWSystem::Not a boot domain 
LOG::2023-04-14.15:25:17::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-04-14.15:25:17::SCWDomain::Generating domain artifcats
TRACE::2023-04-14.15:25:17::SCWMssOS::Generating standalone artifcats
TRACE::2023-04-14.15:25:17::SCWMssOS:: Copying the user libraries. 
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::Completed writing the mss file at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-04-14.15:25:17::SCWMssOS::Mss edits present, copying mssfile into export location D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-04-14.15:25:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-04-14.15:25:17::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2023-04-14.15:25:17::SCWMssOS::skipping the bsp build ... 
TRACE::2023-04-14.15:25:17::SCWMssOS::Copying to export directory.
TRACE::2023-04-14.15:25:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-04-14.15:25:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-04-14.15:25:17::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-04-14.15:25:17::SCWSystem::Completed Processing the sysconfig Signal_Souce_Control_BD_wrapper
LOG::2023-04-14.15:25:17::SCWPlatform::Completed generating the artifacts for system configuration Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.15:25:17::SCWPlatform::Started preparing the platform 
TRACE::2023-04-14.15:25:17::SCWSystem::Writing the bif file for system config Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.15:25:17::SCWSystem::dir created 
TRACE::2023-04-14.15:25:17::SCWSystem::Writing the bif 
TRACE::2023-04-14.15:25:17::SCWPlatform::Started writing the spfm file 
TRACE::2023-04-14.15:25:17::SCWPlatform::Started writing the xpfm file 
TRACE::2023-04-14.15:25:17::SCWPlatform::Completed generating the platform
TRACE::2023-04-14.15:25:17::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-14.15:25:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-14.15:25:17::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Signal_Souce_Control_BD_wrapper",
	"systems":	[{
			"systemName":	"Signal_Souce_Control_BD_wrapper",
			"systemDesc":	"Signal_Souce_Control_BD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Signal_Souce_Control_BD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"30604a5d9ca7fdbc87447875060a8862",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-04-14.15:25:17::SCWPlatform::updated the xpfm file.
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-14.15:25:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-14.15:25:17::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Signal_Souce_Control_BD_wrapper",
	"systems":	[{
			"systemName":	"Signal_Souce_Control_BD_wrapper",
			"systemDesc":	"Signal_Souce_Control_BD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Signal_Souce_Control_BD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"30604a5d9ca7fdbc87447875060a8862",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-14.15:25:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-14.15:25:17::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Signal_Souce_Control_BD_wrapper",
	"systems":	[{
			"systemName":	"Signal_Souce_Control_BD_wrapper",
			"systemDesc":	"Signal_Souce_Control_BD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Signal_Souce_Control_BD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"30604a5d9ca7fdbc87447875060a8862",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-04-14.15:25:17::SCWPlatform::Started generating the artifacts platform Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.15:25:17::SCWPlatform::Sanity checking of platform is completed
LOG::2023-04-14.15:25:17::SCWPlatform::Started generating the artifacts for system configuration Signal_Souce_Control_BD_wrapper
LOG::2023-04-14.15:25:17::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-04-14.15:25:17::SCWDomain::Generating domain artifcats
TRACE::2023-04-14.15:25:17::SCWMssOS::Generating standalone artifcats
TRACE::2023-04-14.15:25:17::SCWMssOS:: Copying the user libraries. 
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::Completed writing the mss file at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-04-14.15:25:17::SCWMssOS::Mss edits present, copying mssfile into export location D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-04-14.15:25:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-04-14.15:25:17::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-04-14.15:25:17::SCWMssOS::skipping the bsp build ... 
TRACE::2023-04-14.15:25:17::SCWMssOS::Copying to export directory.
TRACE::2023-04-14.15:25:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-04-14.15:25:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-04-14.15:25:17::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-04-14.15:25:17::SCWSystem::Completed Processing the sysconfig Signal_Souce_Control_BD_wrapper
LOG::2023-04-14.15:25:17::SCWPlatform::Completed generating the artifacts for system configuration Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.15:25:17::SCWPlatform::Started preparing the platform 
TRACE::2023-04-14.15:25:17::SCWSystem::Writing the bif file for system config Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.15:25:17::SCWSystem::dir created 
TRACE::2023-04-14.15:25:17::SCWSystem::Writing the bif 
TRACE::2023-04-14.15:25:17::SCWPlatform::Started writing the spfm file 
TRACE::2023-04-14.15:25:17::SCWPlatform::Started writing the xpfm file 
TRACE::2023-04-14.15:25:17::SCWPlatform::Completed generating the platform
TRACE::2023-04-14.15:25:17::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-14.15:25:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-14.15:25:17::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.15:25:17::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.15:25:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.15:25:17::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.15:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.15:25:17::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.15:25:17::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.15:25:17::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Signal_Souce_Control_BD_wrapper",
	"systems":	[{
			"systemName":	"Signal_Souce_Control_BD_wrapper",
			"systemDesc":	"Signal_Souce_Control_BD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Signal_Souce_Control_BD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"30604a5d9ca7fdbc87447875060a8862",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-04-14.15:25:17::SCWPlatform::updated the xpfm file.
LOG::2023-04-14.16:09:59::SCWPlatform::Started generating the artifacts platform Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.16:09:59::SCWPlatform::Sanity checking of platform is completed
LOG::2023-04-14.16:09:59::SCWPlatform::Started generating the artifacts for system configuration Signal_Souce_Control_BD_wrapper
LOG::2023-04-14.16:09:59::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-04-14.16:09:59::SCWSystem::Not a boot domain 
LOG::2023-04-14.16:09:59::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-04-14.16:09:59::SCWDomain::Generating domain artifcats
TRACE::2023-04-14.16:09:59::SCWMssOS::Generating standalone artifcats
TRACE::2023-04-14.16:09:59::SCWMssOS:: Copying the user libraries. 
TRACE::2023-04-14.16:09:59::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:09:59::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:09:59::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:09:59::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.16:09:59::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:09:59::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.16:09:59::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.16:09:59::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.16:09:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.16:09:59::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.16:09:59::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.16:09:59::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.16:09:59::SCWMssOS::Completed writing the mss file at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-04-14.16:09:59::SCWMssOS::Mss edits present, copying mssfile into export location D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.16:09:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-04-14.16:09:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-04-14.16:09:59::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-04-14.16:09:59::SCWMssOS::doing bsp build ... 
TRACE::2023-04-14.16:09:59::SCWMssOS::System Command Ran  D: & cd  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-04-14.16:09:59::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-04-14.16:09:59::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-04-14.16:09:59::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-04-14.16:09:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-14.16:09:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-14.16:09:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-14.16:09:59::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.16:09:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-14.16:09:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-14.16:09:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-14.16:09:59::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.16:09:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-04-14.16:09:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-14.16:09:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-14.16:09:59::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.16:09:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-14.16:09:59::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-14.16:09:59::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-14.16:09:59::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.16:09:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2023-04-14.16:09:59::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-04-14.16:09:59::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-04-14.16:09:59::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.16:09:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-14.16:09:59::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-04-14.16:09:59::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-04-14.16:09:59::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.16:09:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-14.16:09:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-14.16:09:59::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-14.16:09:59::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.16:09:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-14.16:09:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-14.16:09:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-14.16:09:59::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.16:09:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-14.16:09:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-14.16:09:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-14.16:09:59::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.16:09:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-04-14.16:09:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-14.16:09:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-14.16:09:59::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.16:09:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-14.16:09:59::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-04-14.16:09:59::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2023-04-14.16:09:59::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.16:09:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2023-04-14.16:09:59::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-04-14.16:09:59::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2023-04-14.16:09:59::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.16:09:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-14.16:09:59::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-04-14.16:09:59::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-04-14.16:09:59::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.16:10:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-14.16:10:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-14.16:10:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-14.16:10:00::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.16:10:01::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-04-14.16:10:01::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-04-14.16:10:01::SCWMssOS::make --no-print-directory archive

TRACE::2023-04-14.16:10:01::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-04-14.16:10:01::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-04-14.16:10:01::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-04-14.16:10:01::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-04-14.16:10:01::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-04-14.16:10:01::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-04-14.16:10:01::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-04-14.16:10:01::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-04-14.16:10:01::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-04-14.16:10:01::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-04-14.16:10:01::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-04-14.16:10:01::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-04-14.16:10:01::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-04-14.16:10:01::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-04-14.16:10:01::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-04-14.16:10:01::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-04-14.16:10:01::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-04-14.16:10:01::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-04-14.16:10:01::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-04-14.16:10:01::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-04-14.16:10:01::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-04-14.16:10:01::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-04-14.16:10:01::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-04-14.16:10:01::SCWMssOS::xuartlite_stats.o

TRACE::2023-04-14.16:10:01::SCWMssOS::'Finished building libraries'

TRACE::2023-04-14.16:10:01::SCWMssOS::Copying to export directory.
TRACE::2023-04-14.16:10:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-04-14.16:10:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-04-14.16:10:02::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-04-14.16:10:02::SCWSystem::Completed Processing the sysconfig Signal_Souce_Control_BD_wrapper
LOG::2023-04-14.16:10:02::SCWPlatform::Completed generating the artifacts for system configuration Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.16:10:02::SCWPlatform::Started preparing the platform 
TRACE::2023-04-14.16:10:02::SCWSystem::Writing the bif file for system config Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.16:10:02::SCWSystem::dir created 
TRACE::2023-04-14.16:10:02::SCWSystem::Writing the bif 
TRACE::2023-04-14.16:10:02::SCWPlatform::Started writing the spfm file 
TRACE::2023-04-14.16:10:02::SCWPlatform::Started writing the xpfm file 
TRACE::2023-04-14.16:10:02::SCWPlatform::Completed generating the platform
TRACE::2023-04-14.16:10:02::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.16:10:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-14.16:10:02::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-14.16:10:02::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.16:10:02::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:10:02::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:10:02::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:10:02::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.16:10:02::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:10:02::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.16:10:02::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.16:10:02::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.16:10:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.16:10:02::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.16:10:02::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.16:10:02::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.16:10:02::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:10:02::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:10:02::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:10:02::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.16:10:02::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:10:02::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.16:10:02::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.16:10:02::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.16:10:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.16:10:02::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.16:10:02::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.16:10:02::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.16:10:02::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:10:02::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:10:02::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:10:02::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.16:10:02::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:10:02::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.16:10:02::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.16:10:02::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.16:10:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.16:10:02::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.16:10:02::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.16:10:02::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.16:10:02::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Signal_Souce_Control_BD_wrapper",
	"systems":	[{
			"systemName":	"Signal_Souce_Control_BD_wrapper",
			"systemDesc":	"Signal_Souce_Control_BD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Signal_Souce_Control_BD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"30604a5d9ca7fdbc87447875060a8862",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-04-14.16:10:02::SCWPlatform::updated the xpfm file.
TRACE::2023-04-14.16:10:02::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:10:02::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:10:02::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:10:02::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.16:10:02::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.16:10:02::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.16:10:02::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.16:10:02::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_0
TRACE::2023-04-14.16:10:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.16:10:02::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.16:10:02::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.16:10:02::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:46::SCWPlatform::Clearing the existing platform
TRACE::2023-04-14.17:37:46::SCWSystem::Clearing the existing sysconfig
TRACE::2023-04-14.17:37:46::SCWMssOS::Removing the swdes entry for  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:46::SCWSystem::Clearing the domains completed.
TRACE::2023-04-14.17:37:46::SCWPlatform::Clearing the opened hw db.
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform:: Platform location is D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:37:46::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:37:46::SCWPlatform::Removing the HwDB with name D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:37:46::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:37:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-04-14.17:37:46::SCWPlatform::Opened new HwDB with name Signal_Souce_Control_BD_wrapper_2
TRACE::2023-04-14.17:37:46::SCWReader::Active system found as  Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:37:46::SCWReader::Handling sysconfig Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:37:46::SCWDomain::checking for install qemu data   : 
TRACE::2023-04-14.17:37:46::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:37:46::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:37:46::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_2
TRACE::2023-04-14.17:37:46::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_2
TRACE::2023-04-14.17:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:37:46::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:37:46::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:37:46::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_2
TRACE::2023-04-14.17:37:46::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_2
TRACE::2023-04-14.17:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:37:46::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:37:46::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:37:46::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_2
TRACE::2023-04-14.17:37:46::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_2
TRACE::2023-04-14.17:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:37:46::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:37:46::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:37:46::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_2
TRACE::2023-04-14.17:37:46::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_2
TRACE::2023-04-14.17:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:37:46::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-14.17:37:46::SCWMssOS::No sw design opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:46::SCWMssOS::mss exists loading the mss file  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:46::SCWMssOS::Opened the sw design from mss  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:46::SCWMssOS::Adding the swdes entry D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-04-14.17:37:46::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-14.17:37:46::SCWMssOS::Opened the sw design.  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:46::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-14.17:37:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-14.17:37:46::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.17:37:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-04-14.17:37:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-04-14.17:37:46::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:37:46::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:46::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:37:46::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_2
TRACE::2023-04-14.17:37:46::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_2
TRACE::2023-04-14.17:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:37:46::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:46::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:37:46::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:46::SCWReader::No isolation master present  
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform:: Platform location is D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa
TRACE::2023-04-14.17:37:49::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:37:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:37:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-04-14.17:37:49::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:37:49::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:37:49::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_2
TRACE::2023-04-14.17:37:49::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_2
TRACE::2023-04-14.17:37:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:37:49::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:37:49::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:37:49::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_2
TRACE::2023-04-14.17:37:49::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_2
TRACE::2023-04-14.17:37:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:37:49::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:49::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:37:49::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:49::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa
TRACE::2023-04-14.17:37:49::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:37:49::SCWPlatform::update - Opened existing hwdb Signal_Souce_Control_BD_wrapper_3
TRACE::2023-04-14.17:37:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:37:49::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-14.17:37:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-14.17:37:49::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.17:37:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-04-14.17:37:49::SCWMssOS::Removing the swdes entry for  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:49::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:37:49::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:37:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-04-14.17:37:49::SCWPlatform::Opened new HwDB with name Signal_Souce_Control_BD_wrapper_4
TRACE::2023-04-14.17:37:49::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-04-14.17:37:49::SCWMssOS::Writing the mss file completed D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:49::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.17:37:49::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:37:49::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:37:49::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:37:49::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_4
TRACE::2023-04-14.17:37:49::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_4
TRACE::2023-04-14.17:37:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:37:49::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:49::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:37:49::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:37:49::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Signal_Souce_Control_BD_wrapper",
	"systems":	[{
			"systemName":	"Signal_Souce_Control_BD_wrapper",
			"systemDesc":	"Signal_Souce_Control_BD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Signal_Souce_Control_BD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"30604a5d9ca7fdbc87447875060a88621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-04-14.17:38:01::SCWPlatform::Started generating the artifacts platform Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:38:01::SCWPlatform::Sanity checking of platform is completed
LOG::2023-04-14.17:38:01::SCWPlatform::Started generating the artifacts for system configuration Signal_Souce_Control_BD_wrapper
LOG::2023-04-14.17:38:01::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-04-14.17:38:01::SCWSystem::Not a boot domain 
LOG::2023-04-14.17:38:01::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-04-14.17:38:01::SCWDomain::Generating domain artifcats
TRACE::2023-04-14.17:38:01::SCWMssOS::Generating standalone artifcats
TRACE::2023-04-14.17:38:01::SCWMssOS:: Copying the user libraries. 
TRACE::2023-04-14.17:38:01::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:38:01::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:38:01::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:38:01::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:38:01::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:38:01::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:38:01::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_4
TRACE::2023-04-14.17:38:01::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_4
TRACE::2023-04-14.17:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:38:01::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:38:01::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:38:01::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:38:01::SCWMssOS::Completed writing the mss file at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-04-14.17:38:01::SCWMssOS::Mss edits present, copying mssfile into export location D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:38:01::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-04-14.17:38:03::SCWMssOS::doing bsp build ... 
TRACE::2023-04-14.17:38:03::SCWMssOS::System Command Ran  D: & cd  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-04-14.17:38:03::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-04-14.17:38:03::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-04-14.17:38:03::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-04-14.17:38:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-14.17:38:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-14.17:38:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-14.17:38:03::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:38:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-14.17:38:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-14.17:38:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-14.17:38:03::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:38:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-04-14.17:38:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-14.17:38:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-14.17:38:03::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:38:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-14.17:38:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-14.17:38:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-14.17:38:03::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:38:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2023-04-14.17:38:03::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-04-14.17:38:03::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-04-14.17:38:03::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:38:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-14.17:38:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-04-14.17:38:03::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-04-14.17:38:03::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:38:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-14.17:38:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-14.17:38:03::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-14.17:38:03::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:38:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-14.17:38:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-14.17:38:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-14.17:38:03::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:38:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-14.17:38:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-14.17:38:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-14.17:38:03::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:38:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-04-14.17:38:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-14.17:38:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-14.17:38:03::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:38:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-14.17:38:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-04-14.17:38:03::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2023-04-14.17:38:03::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:38:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2023-04-14.17:38:03::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-04-14.17:38:03::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2023-04-14.17:38:03::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:38:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-14.17:38:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-04-14.17:38:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-04-14.17:38:04::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:38:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-14.17:38:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-14.17:38:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-14.17:38:04::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:38:04::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-04-14.17:38:04::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-04-14.17:38:04::SCWMssOS::make --no-print-directory archive

TRACE::2023-04-14.17:38:04::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-04-14.17:38:04::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-04-14.17:38:04::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-04-14.17:38:04::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-04-14.17:38:04::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-04-14.17:38:04::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-04-14.17:38:04::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-04-14.17:38:04::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-04-14.17:38:04::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-04-14.17:38:04::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-04-14.17:38:04::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-04-14.17:38:04::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-04-14.17:38:04::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-04-14.17:38:04::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-04-14.17:38:04::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-04-14.17:38:04::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-04-14.17:38:04::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-04-14.17:38:04::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-04-14.17:38:04::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-04-14.17:38:04::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-04-14.17:38:05::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-04-14.17:38:05::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-04-14.17:38:05::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-04-14.17:38:05::SCWMssOS::xuartlite_stats.o

TRACE::2023-04-14.17:38:05::SCWMssOS::'Finished building libraries'

TRACE::2023-04-14.17:38:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-04-14.17:38:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-04-14.17:38:05::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-04-14.17:38:05::SCWSystem::Completed Processing the sysconfig Signal_Souce_Control_BD_wrapper
LOG::2023-04-14.17:38:05::SCWPlatform::Completed generating the artifacts for system configuration Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:38:05::SCWPlatform::Started preparing the platform 
TRACE::2023-04-14.17:38:05::SCWSystem::Writing the bif file for system config Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:38:05::SCWSystem::dir created 
TRACE::2023-04-14.17:38:05::SCWSystem::Writing the bif 
TRACE::2023-04-14.17:38:05::SCWPlatform::Started writing the spfm file 
TRACE::2023-04-14.17:38:05::SCWPlatform::Started writing the xpfm file 
TRACE::2023-04-14.17:38:05::SCWPlatform::Completed generating the platform
TRACE::2023-04-14.17:38:05::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:38:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-04-14.17:38:05::SCWMssOS::Writing the mss file completed D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:38:05::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.17:38:05::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:38:05::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:38:05::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:38:05::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:38:05::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:38:05::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:38:05::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_4
TRACE::2023-04-14.17:38:05::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_4
TRACE::2023-04-14.17:38:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:38:05::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:38:05::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:38:05::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:38:05::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Signal_Souce_Control_BD_wrapper",
	"systems":	[{
			"systemName":	"Signal_Souce_Control_BD_wrapper",
			"systemDesc":	"Signal_Souce_Control_BD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Signal_Souce_Control_BD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"30604a5d9ca7fdbc87447875060a8862",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-04-14.17:38:05::SCWPlatform::updated the xpfm file.
TRACE::2023-04-14.17:38:05::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:38:05::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:38:05::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:38:05::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:38:05::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:38:05::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:38:05::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_4
TRACE::2023-04-14.17:38:05::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_4
TRACE::2023-04-14.17:38:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:38:05::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:38:05::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:38:05::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:29::SCWMssOS::cleaning the bsp 
TRACE::2023-04-14.17:39:29::SCWMssOS::System Command Ran  D: & cd  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-04-14.17:39:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-04-14.17:39:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-04-14.17:39:29::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-04-14.17:39:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2023-04-14.17:39:29::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s clean 

TRACE::2023-04-14.17:39:29::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-04-14.17:39:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-04-14.17:39:29::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-04-14.17:39:32::SCWPlatform::Started generating the artifacts platform Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:39:32::SCWPlatform::Sanity checking of platform is completed
LOG::2023-04-14.17:39:32::SCWPlatform::Started generating the artifacts for system configuration Signal_Souce_Control_BD_wrapper
LOG::2023-04-14.17:39:32::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-04-14.17:39:32::SCWSystem::Not a boot domain 
LOG::2023-04-14.17:39:32::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-04-14.17:39:32::SCWDomain::Generating domain artifcats
TRACE::2023-04-14.17:39:32::SCWMssOS::Generating standalone artifcats
TRACE::2023-04-14.17:39:32::SCWMssOS:: Copying the user libraries. 
TRACE::2023-04-14.17:39:32::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:32::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:32::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:32::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:39:32::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:32::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:39:32::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_4
TRACE::2023-04-14.17:39:32::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_4
TRACE::2023-04-14.17:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:39:32::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:32::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:39:32::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:32::SCWMssOS::Completed writing the mss file at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-04-14.17:39:32::SCWMssOS::Mss edits present, copying mssfile into export location D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-04-14.17:39:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-04-14.17:39:32::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-04-14.17:39:32::SCWMssOS::doing bsp build ... 
TRACE::2023-04-14.17:39:32::SCWMssOS::System Command Ran  D: & cd  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-04-14.17:39:32::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-04-14.17:39:32::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-04-14.17:39:32::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-04-14.17:39:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-14.17:39:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-14.17:39:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-14.17:39:32::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:39:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-14.17:39:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-14.17:39:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-14.17:39:32::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:39:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-04-14.17:39:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-14.17:39:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-14.17:39:32::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:39:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-14.17:39:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-14.17:39:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-14.17:39:32::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:39:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2023-04-14.17:39:33::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-04-14.17:39:33::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-04-14.17:39:33::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:39:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-14.17:39:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-04-14.17:39:33::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-04-14.17:39:33::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:39:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-14.17:39:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-14.17:39:33::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-14.17:39:33::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:39:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-14.17:39:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-14.17:39:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-14.17:39:33::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:39:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-14.17:39:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-14.17:39:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-14.17:39:33::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:39:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-04-14.17:39:33::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-14.17:39:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-14.17:39:33::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:39:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-14.17:39:33::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-04-14.17:39:33::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2023-04-14.17:39:33::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:39:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2023-04-14.17:39:33::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-04-14.17:39:33::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2023-04-14.17:39:33::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:39:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-14.17:39:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-04-14.17:39:33::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-04-14.17:39:33::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:39:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-14.17:39:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-14.17:39:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-14.17:39:33::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:39:33::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-04-14.17:39:34::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-04-14.17:39:34::SCWMssOS::make --no-print-directory archive

TRACE::2023-04-14.17:39:34::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-04-14.17:39:34::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-04-14.17:39:34::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-04-14.17:39:34::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-04-14.17:39:34::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-04-14.17:39:34::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-04-14.17:39:34::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-04-14.17:39:34::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-04-14.17:39:34::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-04-14.17:39:34::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-04-14.17:39:34::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-04-14.17:39:34::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-04-14.17:39:34::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-04-14.17:39:34::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-04-14.17:39:34::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-04-14.17:39:34::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-04-14.17:39:34::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-04-14.17:39:34::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-04-14.17:39:34::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-04-14.17:39:34::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-04-14.17:39:34::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-04-14.17:39:34::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-04-14.17:39:34::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-04-14.17:39:34::SCWMssOS::xuartlite_stats.o

TRACE::2023-04-14.17:39:34::SCWMssOS::'Finished building libraries'

TRACE::2023-04-14.17:39:34::SCWMssOS::Copying to export directory.
TRACE::2023-04-14.17:39:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-04-14.17:39:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-04-14.17:39:35::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-04-14.17:39:35::SCWSystem::Completed Processing the sysconfig Signal_Souce_Control_BD_wrapper
LOG::2023-04-14.17:39:35::SCWPlatform::Completed generating the artifacts for system configuration Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:39:35::SCWPlatform::Started preparing the platform 
TRACE::2023-04-14.17:39:35::SCWSystem::Writing the bif file for system config Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:39:35::SCWSystem::dir created 
TRACE::2023-04-14.17:39:35::SCWSystem::Writing the bif 
TRACE::2023-04-14.17:39:35::SCWPlatform::Started writing the spfm file 
TRACE::2023-04-14.17:39:35::SCWPlatform::Started writing the xpfm file 
TRACE::2023-04-14.17:39:35::SCWPlatform::Completed generating the platform
TRACE::2023-04-14.17:39:35::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-14.17:39:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-14.17:39:35::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.17:39:35::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:35::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:35::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:35::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:39:35::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:35::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:39:35::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_4
TRACE::2023-04-14.17:39:35::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_4
TRACE::2023-04-14.17:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:39:35::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:35::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:39:35::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:35::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Signal_Souce_Control_BD_wrapper",
	"systems":	[{
			"systemName":	"Signal_Souce_Control_BD_wrapper",
			"systemDesc":	"Signal_Souce_Control_BD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Signal_Souce_Control_BD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"30604a5d9ca7fdbc87447875060a8862",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-04-14.17:39:35::SCWPlatform::updated the xpfm file.
TRACE::2023-04-14.17:39:35::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:35::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:35::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:35::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:39:35::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:35::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:39:35::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_4
TRACE::2023-04-14.17:39:35::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_4
TRACE::2023-04-14.17:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:39:35::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:35::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:39:35::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:41::SCWPlatform::Clearing the existing platform
TRACE::2023-04-14.17:39:41::SCWSystem::Clearing the existing sysconfig
TRACE::2023-04-14.17:39:41::SCWMssOS::Removing the swdes entry for  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:41::SCWSystem::Clearing the domains completed.
TRACE::2023-04-14.17:39:41::SCWPlatform::Clearing the opened hw db.
TRACE::2023-04-14.17:39:41::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:41::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:41::SCWPlatform:: Platform location is D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:39:41::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:41::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:39:41::SCWPlatform::Removing the HwDB with name D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:41::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:41::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:41::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:41::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:39:41::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:41::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:39:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-04-14.17:39:42::SCWPlatform::Opened new HwDB with name Signal_Souce_Control_BD_wrapper_5
TRACE::2023-04-14.17:39:42::SCWReader::Active system found as  Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:39:42::SCWReader::Handling sysconfig Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:39:42::SCWDomain::checking for install qemu data   : 
TRACE::2023-04-14.17:39:42::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:39:42::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:39:42::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_5
TRACE::2023-04-14.17:39:42::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_5
TRACE::2023-04-14.17:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:39:42::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:39:42::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:39:42::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_5
TRACE::2023-04-14.17:39:42::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_5
TRACE::2023-04-14.17:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:39:42::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:39:42::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:39:42::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_5
TRACE::2023-04-14.17:39:42::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_5
TRACE::2023-04-14.17:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:39:42::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:39:42::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:39:42::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_5
TRACE::2023-04-14.17:39:42::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_5
TRACE::2023-04-14.17:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:39:42::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-14.17:39:42::SCWMssOS::No sw design opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:42::SCWMssOS::mss exists loading the mss file  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:42::SCWMssOS::Opened the sw design from mss  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:42::SCWMssOS::Adding the swdes entry D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-04-14.17:39:42::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-14.17:39:42::SCWMssOS::Opened the sw design.  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:42::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-14.17:39:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-14.17:39:42::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.17:39:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-04-14.17:39:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-04-14.17:39:42::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:39:42::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:42::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:39:42::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_5
TRACE::2023-04-14.17:39:42::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_5
TRACE::2023-04-14.17:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:39:42::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:42::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:39:42::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:42::SCWReader::No isolation master present  
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform:: Platform location is D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa
TRACE::2023-04-14.17:39:47::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:39:47::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-04-14.17:39:47::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:39:47::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:39:47::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_5
TRACE::2023-04-14.17:39:47::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_5
TRACE::2023-04-14.17:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:39:47::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:39:47::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:39:47::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_5
TRACE::2023-04-14.17:39:47::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_5
TRACE::2023-04-14.17:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:39:47::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:47::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:39:47::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:47::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa
TRACE::2023-04-14.17:39:47::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:39:47::SCWPlatform::update - Opened existing hwdb Signal_Souce_Control_BD_wrapper_6
TRACE::2023-04-14.17:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:39:47::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-14.17:39:47::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-14.17:39:47::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.17:39:47::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-04-14.17:39:47::SCWMssOS::Removing the swdes entry for  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:47::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:39:47::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:39:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-04-14.17:39:47::SCWPlatform::Opened new HwDB with name Signal_Souce_Control_BD_wrapper_7
TRACE::2023-04-14.17:39:47::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-04-14.17:39:47::SCWMssOS::Writing the mss file completed D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:47::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.17:39:47::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:39:47::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:39:47::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:39:47::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_7
TRACE::2023-04-14.17:39:47::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_7
TRACE::2023-04-14.17:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:39:47::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:47::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:39:47::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:39:47::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Signal_Souce_Control_BD_wrapper",
	"systems":	[{
			"systemName":	"Signal_Souce_Control_BD_wrapper",
			"systemDesc":	"Signal_Souce_Control_BD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Signal_Souce_Control_BD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"30604a5d9ca7fdbc87447875060a88621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-04-14.17:41:56::SCWPlatform::Started generating the artifacts platform Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:41:56::SCWPlatform::Sanity checking of platform is completed
LOG::2023-04-14.17:41:56::SCWPlatform::Started generating the artifacts for system configuration Signal_Souce_Control_BD_wrapper
LOG::2023-04-14.17:41:56::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-04-14.17:41:56::SCWSystem::Not a boot domain 
LOG::2023-04-14.17:41:56::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-04-14.17:41:56::SCWDomain::Generating domain artifcats
TRACE::2023-04-14.17:41:56::SCWMssOS::Generating standalone artifcats
TRACE::2023-04-14.17:41:56::SCWMssOS:: Copying the user libraries. 
TRACE::2023-04-14.17:41:56::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:41:56::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:41:56::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:41:56::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:41:56::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:41:56::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:41:56::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_7
TRACE::2023-04-14.17:41:56::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_7
TRACE::2023-04-14.17:41:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:41:56::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:41:56::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:41:56::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:41:56::SCWMssOS::Completed writing the mss file at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-04-14.17:41:56::SCWMssOS::Mss edits present, copying mssfile into export location D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:41:56::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-04-14.17:41:58::SCWMssOS::doing bsp build ... 
TRACE::2023-04-14.17:41:58::SCWMssOS::System Command Ran  D: & cd  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-04-14.17:41:58::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-04-14.17:41:58::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-04-14.17:41:58::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-04-14.17:41:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-14.17:41:58::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-14.17:41:58::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-14.17:41:58::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:41:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-14.17:41:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-14.17:41:58::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-14.17:41:58::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:41:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-04-14.17:41:58::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-14.17:41:58::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-14.17:41:58::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:41:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-14.17:41:58::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-14.17:41:58::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-14.17:41:58::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:41:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2023-04-14.17:41:58::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-04-14.17:41:58::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-04-14.17:41:58::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:41:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-14.17:41:58::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-04-14.17:41:58::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-04-14.17:41:58::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:41:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-14.17:41:58::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-14.17:41:58::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-14.17:41:58::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:41:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-14.17:41:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-14.17:41:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-14.17:41:59::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:41:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-14.17:41:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-14.17:41:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-14.17:41:59::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:41:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-04-14.17:41:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-14.17:41:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-14.17:41:59::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:41:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-14.17:41:59::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-04-14.17:41:59::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2023-04-14.17:41:59::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:41:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2023-04-14.17:41:59::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-04-14.17:41:59::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2023-04-14.17:41:59::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:41:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-14.17:41:59::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-04-14.17:41:59::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-04-14.17:41:59::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:41:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-14.17:41:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-14.17:41:59::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-14.17:41:59::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:41:59::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-04-14.17:42:00::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-04-14.17:42:00::SCWMssOS::make --no-print-directory archive

TRACE::2023-04-14.17:42:00::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-04-14.17:42:00::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-04-14.17:42:00::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-04-14.17:42:00::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-04-14.17:42:00::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-04-14.17:42:00::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-04-14.17:42:00::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-04-14.17:42:00::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-04-14.17:42:00::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-04-14.17:42:00::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-04-14.17:42:00::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-04-14.17:42:00::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-04-14.17:42:00::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-04-14.17:42:00::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-04-14.17:42:00::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-04-14.17:42:00::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-04-14.17:42:00::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-04-14.17:42:00::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-04-14.17:42:00::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-04-14.17:42:00::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-04-14.17:42:00::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-04-14.17:42:00::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-04-14.17:42:00::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-04-14.17:42:00::SCWMssOS::xuartlite_stats.o

TRACE::2023-04-14.17:42:00::SCWMssOS::'Finished building libraries'

TRACE::2023-04-14.17:42:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-04-14.17:42:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-04-14.17:42:00::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-04-14.17:42:00::SCWSystem::Completed Processing the sysconfig Signal_Souce_Control_BD_wrapper
LOG::2023-04-14.17:42:00::SCWPlatform::Completed generating the artifacts for system configuration Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:42:00::SCWPlatform::Started preparing the platform 
TRACE::2023-04-14.17:42:00::SCWSystem::Writing the bif file for system config Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:42:00::SCWSystem::dir created 
TRACE::2023-04-14.17:42:00::SCWSystem::Writing the bif 
TRACE::2023-04-14.17:42:00::SCWPlatform::Started writing the spfm file 
TRACE::2023-04-14.17:42:00::SCWPlatform::Started writing the xpfm file 
TRACE::2023-04-14.17:42:00::SCWPlatform::Completed generating the platform
TRACE::2023-04-14.17:42:00::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:42:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-04-14.17:42:00::SCWMssOS::Writing the mss file completed D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:42:00::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.17:42:00::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:42:00::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:42:00::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:42:00::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:42:00::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:42:00::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:42:00::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_7
TRACE::2023-04-14.17:42:00::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_7
TRACE::2023-04-14.17:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:42:00::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:42:00::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:42:00::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:42:00::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Signal_Souce_Control_BD_wrapper",
	"systems":	[{
			"systemName":	"Signal_Souce_Control_BD_wrapper",
			"systemDesc":	"Signal_Souce_Control_BD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Signal_Souce_Control_BD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"30604a5d9ca7fdbc87447875060a8862",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-04-14.17:42:00::SCWPlatform::updated the xpfm file.
TRACE::2023-04-14.17:42:00::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:42:00::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:42:00::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:42:00::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:42:00::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:42:00::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:42:00::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_7
TRACE::2023-04-14.17:42:00::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_7
TRACE::2023-04-14.17:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:42:00::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:42:00::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:42:00::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:05::SCWPlatform::Clearing the existing platform
TRACE::2023-04-14.17:45:05::SCWSystem::Clearing the existing sysconfig
TRACE::2023-04-14.17:45:05::SCWMssOS::Removing the swdes entry for  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:05::SCWSystem::Clearing the domains completed.
TRACE::2023-04-14.17:45:05::SCWPlatform::Clearing the opened hw db.
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform:: Platform location is D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:45:05::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:45:05::SCWPlatform::Removing the HwDB with name D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:45:05::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:45:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-04-14.17:45:05::SCWPlatform::Opened new HwDB with name Signal_Souce_Control_BD_wrapper_8
TRACE::2023-04-14.17:45:05::SCWReader::Active system found as  Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:45:05::SCWReader::Handling sysconfig Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:45:05::SCWDomain::checking for install qemu data   : 
TRACE::2023-04-14.17:45:05::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:45:05::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:45:05::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_8
TRACE::2023-04-14.17:45:05::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_8
TRACE::2023-04-14.17:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:45:05::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:45:05::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:45:05::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_8
TRACE::2023-04-14.17:45:05::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_8
TRACE::2023-04-14.17:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:45:05::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:45:05::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:45:05::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_8
TRACE::2023-04-14.17:45:05::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_8
TRACE::2023-04-14.17:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:45:05::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:45:05::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:45:05::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_8
TRACE::2023-04-14.17:45:05::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_8
TRACE::2023-04-14.17:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:45:05::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-14.17:45:05::SCWMssOS::No sw design opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:05::SCWMssOS::mss exists loading the mss file  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:05::SCWMssOS::Opened the sw design from mss  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:05::SCWMssOS::Adding the swdes entry D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-04-14.17:45:05::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-14.17:45:05::SCWMssOS::Opened the sw design.  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:05::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-14.17:45:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-14.17:45:05::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.17:45:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-04-14.17:45:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-04-14.17:45:05::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:45:05::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:05::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:45:05::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_8
TRACE::2023-04-14.17:45:05::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_8
TRACE::2023-04-14.17:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:45:05::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:05::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:45:05::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:05::SCWReader::No isolation master present  
TRACE::2023-04-14.17:45:07::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:07::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:07::SCWPlatform:: Platform location is D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa
TRACE::2023-04-14.17:45:07::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:45:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:45:08::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-04-14.17:45:08::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:45:08::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:45:08::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_8
TRACE::2023-04-14.17:45:08::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_8
TRACE::2023-04-14.17:45:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:45:08::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:45:08::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:45:08::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_8
TRACE::2023-04-14.17:45:08::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_8
TRACE::2023-04-14.17:45:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:45:08::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:08::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:45:08::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:08::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa
TRACE::2023-04-14.17:45:08::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/tempdsa/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:45:08::SCWPlatform::update - Opened existing hwdb Signal_Souce_Control_BD_wrapper_9
TRACE::2023-04-14.17:45:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:45:08::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-14.17:45:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-14.17:45:08::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.17:45:08::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-04-14.17:45:08::SCWMssOS::Removing the swdes entry for  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:08::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:45:08::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:45:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-04-14.17:45:08::SCWPlatform::Opened new HwDB with name Signal_Souce_Control_BD_wrapper_10
TRACE::2023-04-14.17:45:08::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:08::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-04-14.17:45:08::SCWMssOS::Writing the mss file completed D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:08::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.17:45:08::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:45:08::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:08::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:45:08::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_10
TRACE::2023-04-14.17:45:08::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_10
TRACE::2023-04-14.17:45:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:45:08::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:08::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:45:08::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:08::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Signal_Souce_Control_BD_wrapper",
	"systems":	[{
			"systemName":	"Signal_Souce_Control_BD_wrapper",
			"systemDesc":	"Signal_Souce_Control_BD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Signal_Souce_Control_BD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"30604a5d9ca7fdbc87447875060a88621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-04-14.17:45:21::SCWPlatform::Started generating the artifacts platform Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:45:21::SCWPlatform::Sanity checking of platform is completed
LOG::2023-04-14.17:45:21::SCWPlatform::Started generating the artifacts for system configuration Signal_Souce_Control_BD_wrapper
LOG::2023-04-14.17:45:21::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-04-14.17:45:21::SCWSystem::Not a boot domain 
LOG::2023-04-14.17:45:21::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-04-14.17:45:21::SCWDomain::Generating domain artifcats
TRACE::2023-04-14.17:45:21::SCWMssOS::Generating standalone artifcats
TRACE::2023-04-14.17:45:21::SCWMssOS:: Copying the user libraries. 
TRACE::2023-04-14.17:45:21::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:21::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:21::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:21::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:45:21::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:21::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:45:21::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_10
TRACE::2023-04-14.17:45:21::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_10
TRACE::2023-04-14.17:45:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:45:21::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:21::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:45:21::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:21::SCWMssOS::Completed writing the mss file at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-04-14.17:45:21::SCWMssOS::Mss edits present, copying mssfile into export location D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:21::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-04-14.17:45:23::SCWMssOS::doing bsp build ... 
TRACE::2023-04-14.17:45:23::SCWMssOS::System Command Ran  D: & cd  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-04-14.17:45:23::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-04-14.17:45:23::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-04-14.17:45:23::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-04-14.17:45:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-14.17:45:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-14.17:45:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-14.17:45:23::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:45:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-14.17:45:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-14.17:45:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-14.17:45:23::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:45:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-04-14.17:45:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-14.17:45:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-14.17:45:23::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:45:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-14.17:45:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-14.17:45:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-14.17:45:23::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:45:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2023-04-14.17:45:23::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-04-14.17:45:23::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-04-14.17:45:23::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:45:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-14.17:45:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-04-14.17:45:23::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-04-14.17:45:23::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:45:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-14.17:45:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-14.17:45:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-14.17:45:23::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:45:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-14.17:45:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-14.17:45:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-14.17:45:23::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:45:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-14.17:45:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-14.17:45:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-14.17:45:23::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:45:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-04-14.17:45:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-14.17:45:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-14.17:45:23::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:45:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-14.17:45:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-04-14.17:45:23::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2023-04-14.17:45:23::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:45:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2023-04-14.17:45:23::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-04-14.17:45:23::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2023-04-14.17:45:23::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:45:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-14.17:45:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-04-14.17:45:23::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-04-14.17:45:23::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:45:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-14.17:45:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-14.17:45:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-14.17:45:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-14.17:45:24::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-04-14.17:45:24::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-04-14.17:45:24::SCWMssOS::make --no-print-directory archive

TRACE::2023-04-14.17:45:24::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-04-14.17:45:24::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-04-14.17:45:24::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-04-14.17:45:24::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-04-14.17:45:24::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-04-14.17:45:24::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-04-14.17:45:24::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-04-14.17:45:24::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-04-14.17:45:24::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-04-14.17:45:24::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-04-14.17:45:24::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-04-14.17:45:24::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-04-14.17:45:24::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-04-14.17:45:24::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-04-14.17:45:24::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-04-14.17:45:24::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-04-14.17:45:24::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-04-14.17:45:24::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-04-14.17:45:24::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-04-14.17:45:24::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-04-14.17:45:24::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-04-14.17:45:24::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-04-14.17:45:24::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-04-14.17:45:24::SCWMssOS::xuartlite_stats.o

TRACE::2023-04-14.17:45:24::SCWMssOS::'Finished building libraries'

TRACE::2023-04-14.17:45:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-04-14.17:45:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-04-14.17:45:25::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-04-14.17:45:25::SCWSystem::Completed Processing the sysconfig Signal_Souce_Control_BD_wrapper
LOG::2023-04-14.17:45:25::SCWPlatform::Completed generating the artifacts for system configuration Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:45:25::SCWPlatform::Started preparing the platform 
TRACE::2023-04-14.17:45:25::SCWSystem::Writing the bif file for system config Signal_Souce_Control_BD_wrapper
TRACE::2023-04-14.17:45:25::SCWSystem::dir created 
TRACE::2023-04-14.17:45:25::SCWSystem::Writing the bif 
TRACE::2023-04-14.17:45:25::SCWPlatform::Started writing the spfm file 
TRACE::2023-04-14.17:45:25::SCWPlatform::Started writing the xpfm file 
TRACE::2023-04-14.17:45:25::SCWPlatform::Completed generating the platform
TRACE::2023-04-14.17:45:25::SCWMssOS::Saving the mss changes D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-04-14.17:45:25::SCWMssOS::Writing the mss file completed D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:25::SCWMssOS::Commit changes completed.
TRACE::2023-04-14.17:45:25::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:25::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:25::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:25::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:45:25::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:25::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:45:25::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_10
TRACE::2023-04-14.17:45:25::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_10
TRACE::2023-04-14.17:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:45:25::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:25::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:45:25::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:25::SCWWriter::formatted JSON is {
	"platformName":	"Signal_Souce_Control_BD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Signal_Souce_Control_BD_wrapper",
	"platHandOff":	"D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control_BD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Signal_Souce_Control_BD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Signal_Souce_Control_BD_wrapper",
	"systems":	[{
			"systemName":	"Signal_Souce_Control_BD_wrapper",
			"systemDesc":	"Signal_Souce_Control_BD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Signal_Souce_Control_BD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"30604a5d9ca7fdbc87447875060a8862",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-04-14.17:45:25::SCWPlatform::updated the xpfm file.
TRACE::2023-04-14.17:45:25::SCWPlatform::Trying to open the hw design at D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:25::SCWPlatform::DSA given D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:25::SCWPlatform::DSA absoulate path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:25::SCWPlatform::DSA directory D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw
TRACE::2023-04-14.17:45:25::SCWPlatform:: Platform Path D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa
TRACE::2023-04-14.17:45:25::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-04-14.17:45:25::SCWPlatform::Trying to set the existing hwdb with name Signal_Souce_Control_BD_wrapper_10
TRACE::2023-04-14.17:45:25::SCWPlatform::Opened existing hwdb Signal_Souce_Control_BD_wrapper_10
TRACE::2023-04-14.17:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-14.17:45:25::SCWMssOS::Checking the sw design at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-04-14.17:45:25::SCWMssOS::DEBUG:  swdes dump  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-04-14.17:45:25::SCWMssOS::Sw design exists and opened at  D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
