

================================================================
== Vitis HLS Report for 'guitar_effects'
================================================================
* Date:           Mon Apr  1 16:30:49 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+-----------+----------+-------+-------+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min    |    max   |  min  |  max  |   Type  |
        +--------------------------------------+---------------------------+---------+---------+-----------+----------+-------+-------+---------+
        |grp_guitar_effects_Pipeline_2_fu_371  |guitar_effects_Pipeline_2  |    44102|    44102|   0.441 ms|  0.441 ms|  44102|  44102|       no|
        |grp_compression_fu_376                |compression                |        1|       48|  10.000 ns|  0.480 us|      1|     48|       no|
        +--------------------------------------+---------------------------+---------+---------+-----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_2  |        ?|        ?|    5 ~ 73|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1115|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    5|    2352|   3936|    -|
|Memory           |      129|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    533|    -|
|Register         |        -|    -|     870|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      129|    5|    3222|   5584|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       46|    2|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+------+------+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_compression_fu_376                |compression                     |        0|   0|  1275|  2418|    0|
    |control_r_s_axi_U                     |control_r_s_axi                 |        0|   0|   317|   506|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U15    |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16     |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   321|    0|
    |grp_guitar_effects_Pipeline_2_fu_371  |guitar_effects_Pipeline_2       |        0|   0|    18|    63|    0|
    |sitofp_32ns_32_6_no_dsp_1_U17         |sitofp_32ns_32_6_no_dsp_1       |        0|   0|     0|     0|    0|
    |srem_32ns_17ns_16_36_seq_1_U18        |srem_32ns_17ns_16_36_seq_1      |        0|   0|   394|   238|    0|
    +--------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                 |                                |        0|   5|  2352|  3936|    0|
    +--------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory        |              Module              | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |compression_buffer_U  |compression_buffer_RAM_AUTO_0R0W  |        1|  0|   0|    0|    441|   32|     1|        14112|
    |delay_buffer_U        |delay_buffer_RAM_AUTO_1R1W        |      128|  0|   0|    0|  44100|   32|     1|      1411200|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                 |                                  |      129|  0|   0|    0|  44541|   64|     2|      1425312|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+-----+------------+------------+
    |add_ln346_fu_632_p2           |         +|   0|  0|   14|           9|           8|
    |r_V_fu_524_p2                 |         +|   0|  0|   25|          25|          25|
    |ret_V_fu_575_p2               |         +|   0|  0|   39|          32|          32|
    |grp_fu_453_p0                 |         -|   0|  0|   39|           1|          32|
    |negative_threshold_fu_459_p2  |         -|   0|  0|   39|           1|          32|
    |result_V_2_fu_732_p2          |         -|   0|  0|   39|           1|          32|
    |ret_V_1_fu_550_p2             |         -|   0|  0|   39|          32|          32|
    |sub_ln1319_1_fu_529_p2        |         -|   0|  0|   25|           1|          25|
    |sub_ln1319_fu_555_p2          |         -|   0|  0|   32|          25|          25|
    |sub_ln1512_fu_646_p2          |         -|   0|  0|   15|           7|           8|
    |ap_condition_1238             |       and|   0|  0|    2|           1|           1|
    |icmp_ln117_fu_514_p2          |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln119_fu_519_p2          |      icmp|   0|  0|   18|          32|          32|
    |r_V_1_fu_684_p2               |      lshr|   0|  0|  242|          79|          79|
    |ap_block_state61              |        or|   0|  0|    2|           1|           1|
    |ap_block_state63              |        or|   0|  0|    2|           1|           1|
    |or_ln74_fu_508_p2             |        or|   0|  0|   32|          32|           4|
    |or_ln79_fu_584_p2             |        or|   0|  0|   32|          32|           3|
    |or_ln84_fu_725_p2             |        or|   0|  0|   32|          32|           2|
    |or_ln89_fu_745_p2             |        or|   0|  0|   32|          32|           1|
    |axilite_out                   |    select|   0|  0|   32|           1|          32|
    |result_V_fu_737_p3            |    select|   0|  0|   32|           1|          32|
    |select_ln1319_1_fu_535_p3     |    select|   0|  0|   25|           1|          25|
    |select_ln1319_fu_560_p3       |    select|   0|  0|   25|           1|          25|
    |ush_fu_656_p3                 |    select|   0|  0|    9|           1|           9|
    |val_fu_718_p3                 |    select|   0|  0|   32|           1|          32|
    |r_V_2_fu_690_p2               |       shl|   0|  0|  242|          79|          79|
    +------------------------------+----------+----+---+-----+------------+------------+
    |Total                         |          |   0|  0| 1115|         493|         641|
    +------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |INPUT_r_TDATA_blk_n                 |    9|          2|    1|          2|
    |OUTPUT_r_TDATA_blk_n                |    9|          2|    1|          2|
    |OUTPUT_r_TLAST_int_regslice         |   14|          3|    1|          3|
    |ap_NS_fsm                           |  273|         64|    1|         64|
    |ap_phi_mux_empty_32_phi_fu_351_p4   |    9|          2|   32|         64|
    |ap_phi_mux_tmp_int_6_phi_fu_362_p4  |    9|          2|   32|         64|
    |current_level_1_fu_172              |    9|          2|   32|         64|
    |delay_buffer_address0               |   20|          4|   16|         64|
    |delay_buffer_ce0                    |   14|          3|    1|          3|
    |delay_buffer_d0                     |   14|          3|   32|         96|
    |delay_buffer_we0                    |   14|          3|    1|          3|
    |empty_30_reg_298                    |   14|          3|   32|         96|
    |empty_31_reg_326                    |    9|          2|   32|         64|
    |empty_32_reg_348                    |    9|          2|   32|         64|
    |empty_fu_168                        |    9|          2|   32|         64|
    |grp_fu_392_ce                       |    9|          2|    1|          2|
    |grp_fu_392_p0                       |   14|          3|   32|         96|
    |grp_fu_392_p1                       |   14|          3|   32|         96|
    |grp_fu_396_ce                       |    9|          2|    1|          2|
    |grp_fu_396_p0                       |   20|          4|   32|        128|
    |tmp_int_3_reg_337                   |    9|          2|   32|         64|
    |tmp_int_6_reg_358                   |    9|          2|   32|         64|
    |tmp_int_reg_312                     |   14|          3|   32|         96|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  533|        120|  472|       1265|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |  63|   0|   63|          0|
    |compression_max_threshold_read_reg_793             |  32|   0|   32|          0|
    |compression_min_threshold_read_reg_798             |  32|   0|   32|          0|
    |compression_zero_threshold_read_reg_788            |  32|   0|   32|          0|
    |current_level_1_fu_172                             |  32|   0|   32|          0|
    |dc_reg_944                                         |  32|   0|   32|          0|
    |delay_buffer_addr_1_reg_855                        |  16|   0|   16|          0|
    |delay_buffer_load_reg_934                          |  32|   0|   32|          0|
    |delay_mult_read_reg_783                            |  32|   0|   32|          0|
    |delay_samples_read_reg_778                         |  32|   0|   32|          0|
    |distortion_clip_factor_read_reg_803                |   1|   0|    1|          0|
    |distortion_threshold_read_reg_809                  |  32|   0|   32|          0|
    |empty_30_reg_298                                   |  32|   0|   32|          0|
    |empty_31_reg_326                                   |  32|   0|   32|          0|
    |empty_32_reg_348                                   |  32|   0|   32|          0|
    |empty_fu_168                                       |  32|   0|   32|          0|
    |grp_compression_fu_376_ap_start_reg                |   1|   0|    1|          0|
    |grp_guitar_effects_Pipeline_2_fu_371_ap_start_reg  |   1|   0|    1|          0|
    |isNeg_reg_959                                      |   1|   0|    1|          0|
    |mul_i_reg_939                                      |  32|   0|   32|          0|
    |negative_threshold_reg_850                         |  32|   0|   32|          0|
    |or_ln74_reg_898                                    |  31|   0|   32|          1|
    |p_Result_1_reg_954                                 |  23|   0|   23|          0|
    |p_Result_s_reg_949                                 |   1|   0|    1|          0|
    |reg_400                                            |  32|   0|   32|          0|
    |ret_V_1_reg_911                                    |  32|   0|   32|          0|
    |tmp_2_reg_832                                      |   1|   0|    1|          0|
    |tmp_3_reg_836                                      |   1|   0|    1|          0|
    |tmp_dest_V_reg_893                                 |   6|   0|    6|          0|
    |tmp_id_V_reg_888                                   |   5|   0|    5|          0|
    |tmp_int_3_reg_337                                  |  32|   0|   32|          0|
    |tmp_int_6_reg_358                                  |  32|   0|   32|          0|
    |tmp_int_reg_312                                    |  32|   0|   32|          0|
    |tmp_keep_V_reg_869                                 |   4|   0|    4|          0|
    |tmp_last_V_reg_884                                 |   1|   0|    1|          0|
    |tmp_reg_828                                        |   1|   0|    1|          0|
    |tmp_strb_V_reg_874                                 |   4|   0|    4|          0|
    |tmp_user_V_reg_879                                 |   2|   0|    2|          0|
    |trunc_ln18_1_reg_823                               |   1|   0|    1|          0|
    |trunc_ln18_reg_817                                 |  25|   0|   25|          0|
    |ush_reg_964                                        |   9|   0|    9|          0|
    |val_reg_969                                        |  32|   0|   32|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 870|   0|  871|          1|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+--------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-------------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_r_AWVALID  |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    7|         s_axi|          control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|         s_axi|          control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|         s_axi|          control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    7|         s_axi|          control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|         s_axi|          control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|         s_axi|          control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|         s_axi|          control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_none|     guitar_effects|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_none|     guitar_effects|  return value|
|INPUT_r_TDATA            |   in|   32|          axis|   INPUT_r_V_data_V|       pointer|
|INPUT_r_TVALID           |   in|    1|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TREADY           |  out|    1|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TDEST            |   in|    6|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TKEEP            |   in|    4|          axis|   INPUT_r_V_keep_V|       pointer|
|INPUT_r_TSTRB            |   in|    4|          axis|   INPUT_r_V_strb_V|       pointer|
|INPUT_r_TUSER            |   in|    2|          axis|   INPUT_r_V_user_V|       pointer|
|INPUT_r_TLAST            |   in|    1|          axis|   INPUT_r_V_last_V|       pointer|
|INPUT_r_TID              |   in|    5|          axis|     INPUT_r_V_id_V|       pointer|
|OUTPUT_r_TDATA           |  out|   32|          axis|  OUTPUT_r_V_data_V|       pointer|
|OUTPUT_r_TVALID          |  out|    1|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TREADY          |   in|    1|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TDEST           |  out|    6|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TKEEP           |  out|    4|          axis|  OUTPUT_r_V_keep_V|       pointer|
|OUTPUT_r_TSTRB           |  out|    4|          axis|  OUTPUT_r_V_strb_V|       pointer|
|OUTPUT_r_TUSER           |  out|    2|          axis|  OUTPUT_r_V_user_V|       pointer|
|OUTPUT_r_TLAST           |  out|    1|          axis|  OUTPUT_r_V_last_V|       pointer|
|OUTPUT_r_TID             |  out|    5|          axis|    OUTPUT_r_V_id_V|       pointer|
+-------------------------+-----+-----+--------------+-------------------+--------------+

