Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug 28 17:39:50 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file keypad_test_top_timing_summary_routed.rpt -pb keypad_test_top_timing_summary_routed.pb -rpx keypad_test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : keypad_test_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.926        0.000                      0                  508        0.140        0.000                      0                  508        4.500        0.000                       0                   338  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.926        0.000                      0                  508        0.140        0.000                      0                  508        4.500        0.000                       0                   338  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 lcd/lcd/count_usec_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.605ns  (logic 0.857ns (23.774%)  route 2.748ns (76.226%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns = ( 10.133 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.612    10.133    lcd/lcd/clk_IBUF_BUFG
    SLICE_X62Y71         FDCE                                         r  lcd/lcd/count_usec_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDCE (Prop_fdce_C_Q)         0.459    10.592 f  lcd/lcd/count_usec_reg[18]/Q
                         net (fo=2, routed)           0.951    11.543    lcd/lcd/count_usec_reg[18]
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124    11.667 f  lcd/lcd/next_state[5]_i_8__0/O
                         net (fo=1, routed)           0.633    12.300    lcd/lcd/next_state[5]_i_8__0_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.424 r  lcd/lcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.602    13.027    lcd/lcd/next_state[5]_i_2_n_0
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.150    13.177 r  lcd/lcd/data[7]_i_1/O
                         net (fo=7, routed)           0.561    13.738    lcd/lcd/data
    SLICE_X63Y68         FDCE                                         r  lcd/lcd/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.499    14.840    lcd/lcd/clk_IBUF_BUFG
    SLICE_X63Y68         FDCE                                         r  lcd/lcd/data_reg[0]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X63Y68         FDCE (Setup_fdce_C_CE)      -0.413    14.664    lcd/lcd/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 lcd/lcd/count_usec_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.605ns  (logic 0.857ns (23.774%)  route 2.748ns (76.226%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns = ( 10.133 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.612    10.133    lcd/lcd/clk_IBUF_BUFG
    SLICE_X62Y71         FDCE                                         r  lcd/lcd/count_usec_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDCE (Prop_fdce_C_Q)         0.459    10.592 f  lcd/lcd/count_usec_reg[18]/Q
                         net (fo=2, routed)           0.951    11.543    lcd/lcd/count_usec_reg[18]
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124    11.667 f  lcd/lcd/next_state[5]_i_8__0/O
                         net (fo=1, routed)           0.633    12.300    lcd/lcd/next_state[5]_i_8__0_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.424 r  lcd/lcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.602    13.027    lcd/lcd/next_state[5]_i_2_n_0
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.150    13.177 r  lcd/lcd/data[7]_i_1/O
                         net (fo=7, routed)           0.561    13.738    lcd/lcd/data
    SLICE_X63Y68         FDCE                                         r  lcd/lcd/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.499    14.840    lcd/lcd/clk_IBUF_BUFG
    SLICE_X63Y68         FDCE                                         r  lcd/lcd/data_reg[4]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X63Y68         FDCE (Setup_fdce_C_CE)      -0.413    14.664    lcd/lcd/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 lcd/lcd/count_usec_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.605ns  (logic 0.857ns (23.774%)  route 2.748ns (76.226%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns = ( 10.133 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.612    10.133    lcd/lcd/clk_IBUF_BUFG
    SLICE_X62Y71         FDCE                                         r  lcd/lcd/count_usec_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDCE (Prop_fdce_C_Q)         0.459    10.592 f  lcd/lcd/count_usec_reg[18]/Q
                         net (fo=2, routed)           0.951    11.543    lcd/lcd/count_usec_reg[18]
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124    11.667 f  lcd/lcd/next_state[5]_i_8__0/O
                         net (fo=1, routed)           0.633    12.300    lcd/lcd/next_state[5]_i_8__0_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.424 r  lcd/lcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.602    13.027    lcd/lcd/next_state[5]_i_2_n_0
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.150    13.177 r  lcd/lcd/data[7]_i_1/O
                         net (fo=7, routed)           0.561    13.738    lcd/lcd/data
    SLICE_X63Y68         FDCE                                         r  lcd/lcd/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.499    14.840    lcd/lcd/clk_IBUF_BUFG
    SLICE_X63Y68         FDCE                                         r  lcd/lcd/data_reg[5]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X63Y68         FDCE (Setup_fdce_C_CE)      -0.413    14.664    lcd/lcd/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.715ns  (logic 0.955ns (25.707%)  route 2.760ns (74.293%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.621    10.142    lcd/clk_IBUF_BUFG
    SLICE_X65Y63         FDCE                                         r  lcd/count_microsec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDCE (Prop_fdce_C_Q)         0.459    10.601 r  lcd/count_microsec_reg[2]/Q
                         net (fo=2, routed)           0.861    11.462    lcd/count_microsec_reg[2]
    SLICE_X64Y63         LUT4 (Prop_lut4_I0_O)        0.124    11.586 r  lcd/next_state[5]_i_12/O
                         net (fo=1, routed)           0.417    12.004    lcd/next_state[5]_i_12_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.128 f  lcd/next_state[5]_i_10/O
                         net (fo=1, routed)           0.560    12.687    lcd/next_state[5]_i_10_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.811 f  lcd/next_state[5]_i_6__0/O
                         net (fo=2, routed)           0.599    13.410    lcd/lcd/next_state_reg[0]_1
    SLICE_X60Y65         LUT6 (Prop_lut6_I4_O)        0.124    13.534 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    13.857    lcd/next_state
    SLICE_X58Y65         FDPE                                         r  lcd/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.502    14.843    lcd/clk_IBUF_BUFG
    SLICE_X58Y65         FDPE                                         r  lcd/next_state_reg[0]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X58Y65         FDPE (Setup_fdpe_C_CE)      -0.205    14.861    lcd/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.715ns  (logic 0.955ns (25.707%)  route 2.760ns (74.293%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.621    10.142    lcd/clk_IBUF_BUFG
    SLICE_X65Y63         FDCE                                         r  lcd/count_microsec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDCE (Prop_fdce_C_Q)         0.459    10.601 r  lcd/count_microsec_reg[2]/Q
                         net (fo=2, routed)           0.861    11.462    lcd/count_microsec_reg[2]
    SLICE_X64Y63         LUT4 (Prop_lut4_I0_O)        0.124    11.586 r  lcd/next_state[5]_i_12/O
                         net (fo=1, routed)           0.417    12.004    lcd/next_state[5]_i_12_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.128 f  lcd/next_state[5]_i_10/O
                         net (fo=1, routed)           0.560    12.687    lcd/next_state[5]_i_10_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.811 f  lcd/next_state[5]_i_6__0/O
                         net (fo=2, routed)           0.599    13.410    lcd/lcd/next_state_reg[0]_1
    SLICE_X60Y65         LUT6 (Prop_lut6_I4_O)        0.124    13.534 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    13.857    lcd/next_state
    SLICE_X58Y65         FDCE                                         r  lcd/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.502    14.843    lcd/clk_IBUF_BUFG
    SLICE_X58Y65         FDCE                                         r  lcd/next_state_reg[1]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X58Y65         FDCE (Setup_fdce_C_CE)      -0.205    14.861    lcd/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.715ns  (logic 0.955ns (25.707%)  route 2.760ns (74.293%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.621    10.142    lcd/clk_IBUF_BUFG
    SLICE_X65Y63         FDCE                                         r  lcd/count_microsec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDCE (Prop_fdce_C_Q)         0.459    10.601 r  lcd/count_microsec_reg[2]/Q
                         net (fo=2, routed)           0.861    11.462    lcd/count_microsec_reg[2]
    SLICE_X64Y63         LUT4 (Prop_lut4_I0_O)        0.124    11.586 r  lcd/next_state[5]_i_12/O
                         net (fo=1, routed)           0.417    12.004    lcd/next_state[5]_i_12_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.128 f  lcd/next_state[5]_i_10/O
                         net (fo=1, routed)           0.560    12.687    lcd/next_state[5]_i_10_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.811 f  lcd/next_state[5]_i_6__0/O
                         net (fo=2, routed)           0.599    13.410    lcd/lcd/next_state_reg[0]_1
    SLICE_X60Y65         LUT6 (Prop_lut6_I4_O)        0.124    13.534 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    13.857    lcd/next_state
    SLICE_X58Y65         FDCE                                         r  lcd/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.502    14.843    lcd/clk_IBUF_BUFG
    SLICE_X58Y65         FDCE                                         r  lcd/next_state_reg[2]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X58Y65         FDCE (Setup_fdce_C_CE)      -0.205    14.861    lcd/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.715ns  (logic 0.955ns (25.707%)  route 2.760ns (74.293%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.621    10.142    lcd/clk_IBUF_BUFG
    SLICE_X65Y63         FDCE                                         r  lcd/count_microsec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDCE (Prop_fdce_C_Q)         0.459    10.601 r  lcd/count_microsec_reg[2]/Q
                         net (fo=2, routed)           0.861    11.462    lcd/count_microsec_reg[2]
    SLICE_X64Y63         LUT4 (Prop_lut4_I0_O)        0.124    11.586 r  lcd/next_state[5]_i_12/O
                         net (fo=1, routed)           0.417    12.004    lcd/next_state[5]_i_12_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.128 f  lcd/next_state[5]_i_10/O
                         net (fo=1, routed)           0.560    12.687    lcd/next_state[5]_i_10_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.811 f  lcd/next_state[5]_i_6__0/O
                         net (fo=2, routed)           0.599    13.410    lcd/lcd/next_state_reg[0]_1
    SLICE_X60Y65         LUT6 (Prop_lut6_I4_O)        0.124    13.534 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    13.857    lcd/next_state
    SLICE_X58Y65         FDCE                                         r  lcd/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.502    14.843    lcd/clk_IBUF_BUFG
    SLICE_X58Y65         FDCE                                         r  lcd/next_state_reg[3]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X58Y65         FDCE (Setup_fdce_C_CE)      -0.205    14.861    lcd/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.715ns  (logic 0.955ns (25.707%)  route 2.760ns (74.293%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.621    10.142    lcd/clk_IBUF_BUFG
    SLICE_X65Y63         FDCE                                         r  lcd/count_microsec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDCE (Prop_fdce_C_Q)         0.459    10.601 r  lcd/count_microsec_reg[2]/Q
                         net (fo=2, routed)           0.861    11.462    lcd/count_microsec_reg[2]
    SLICE_X64Y63         LUT4 (Prop_lut4_I0_O)        0.124    11.586 r  lcd/next_state[5]_i_12/O
                         net (fo=1, routed)           0.417    12.004    lcd/next_state[5]_i_12_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.128 f  lcd/next_state[5]_i_10/O
                         net (fo=1, routed)           0.560    12.687    lcd/next_state[5]_i_10_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.811 f  lcd/next_state[5]_i_6__0/O
                         net (fo=2, routed)           0.599    13.410    lcd/lcd/next_state_reg[0]_1
    SLICE_X60Y65         LUT6 (Prop_lut6_I4_O)        0.124    13.534 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    13.857    lcd/next_state
    SLICE_X58Y65         FDCE                                         r  lcd/next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.502    14.843    lcd/clk_IBUF_BUFG
    SLICE_X58Y65         FDCE                                         r  lcd/next_state_reg[4]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X58Y65         FDCE (Setup_fdce_C_CE)      -0.205    14.861    lcd/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.715ns  (logic 0.955ns (25.707%)  route 2.760ns (74.293%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.621    10.142    lcd/clk_IBUF_BUFG
    SLICE_X65Y63         FDCE                                         r  lcd/count_microsec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDCE (Prop_fdce_C_Q)         0.459    10.601 r  lcd/count_microsec_reg[2]/Q
                         net (fo=2, routed)           0.861    11.462    lcd/count_microsec_reg[2]
    SLICE_X64Y63         LUT4 (Prop_lut4_I0_O)        0.124    11.586 r  lcd/next_state[5]_i_12/O
                         net (fo=1, routed)           0.417    12.004    lcd/next_state[5]_i_12_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.128 f  lcd/next_state[5]_i_10/O
                         net (fo=1, routed)           0.560    12.687    lcd/next_state[5]_i_10_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.811 f  lcd/next_state[5]_i_6__0/O
                         net (fo=2, routed)           0.599    13.410    lcd/lcd/next_state_reg[0]_1
    SLICE_X60Y65         LUT6 (Prop_lut6_I4_O)        0.124    13.534 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    13.857    lcd/next_state
    SLICE_X58Y65         FDCE                                         r  lcd/next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.502    14.843    lcd/clk_IBUF_BUFG
    SLICE_X58Y65         FDCE                                         r  lcd/next_state_reg[5]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X58Y65         FDCE (Setup_fdce_C_CE)      -0.205    14.861    lcd/next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 lcd/lcd/count_usec_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.537ns  (logic 0.857ns (24.226%)  route 2.680ns (75.774%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns = ( 10.133 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.612    10.133    lcd/lcd/clk_IBUF_BUFG
    SLICE_X62Y71         FDCE                                         r  lcd/lcd/count_usec_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDCE (Prop_fdce_C_Q)         0.459    10.592 f  lcd/lcd/count_usec_reg[18]/Q
                         net (fo=2, routed)           0.951    11.543    lcd/lcd/count_usec_reg[18]
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124    11.667 f  lcd/lcd/next_state[5]_i_8__0/O
                         net (fo=1, routed)           0.633    12.300    lcd/lcd/next_state[5]_i_8__0_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.424 r  lcd/lcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.602    13.027    lcd/lcd/next_state[5]_i_2_n_0
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.150    13.177 r  lcd/lcd/data[7]_i_1/O
                         net (fo=7, routed)           0.494    13.670    lcd/lcd/data
    SLICE_X60Y68         FDCE                                         r  lcd/lcd/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.498    14.839    lcd/lcd/clk_IBUF_BUFG
    SLICE_X60Y68         FDCE                                         r  lcd/lcd/data_reg[2]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X60Y68         FDCE (Setup_fdce_C_CE)      -0.377    14.685    lcd/lcd/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                  1.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_s/ed2/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_s/ed2/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.222ns  (logic 0.146ns (65.637%)  route 0.076ns (34.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.592     6.475    clk_s/ed2/clk_IBUF_BUFG
    SLICE_X62Y57         FDCE                                         r  clk_s/ed2/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDCE (Prop_fdce_C_Q)         0.146     6.621 r  clk_s/ed2/ff_cur_reg/Q
                         net (fo=2, routed)           0.076     6.698    clk_s/ed2/p_0_in[1]
    SLICE_X62Y57         FDCE                                         r  clk_s/ed2/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.862     6.990    clk_s/ed2/clk_IBUF_BUFG
    SLICE_X62Y57         FDCE                                         r  clk_s/ed2/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.475    
    SLICE_X62Y57         FDCE (Hold_fdce_C_D)         0.082     6.557    clk_s/ed2/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.557    
                         arrival time                           6.698    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 clk_us/cnt_sysclk_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_us/cnt_sysclk_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.314ns  (logic 0.194ns (61.702%)  route 0.120ns (38.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.591     6.474    clk_us/clk_IBUF_BUFG
    SLICE_X61Y57         FDCE                                         r  clk_us/cnt_sysclk_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  clk_us/cnt_sysclk_reg[0]/Q
                         net (fo=6, routed)           0.120     6.741    clk_us/cnt_sysclk_reg[0]
    SLICE_X60Y57         LUT5 (Prop_lut5_I1_O)        0.048     6.789 r  clk_us/cnt_sysclk[3]_i_1__2/O
                         net (fo=1, routed)           0.000     6.789    clk_us/p_0_in__2[3]
    SLICE_X60Y57         FDCE                                         r  clk_us/cnt_sysclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.860     6.988    clk_us/clk_IBUF_BUFG
    SLICE_X60Y57         FDCE                                         r  clk_us/cnt_sysclk_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.487    
    SLICE_X60Y57         FDCE (Hold_fdce_C_D)         0.135     6.622    clk_us/cnt_sysclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.622    
                         arrival time                           6.789    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 keypad/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/col_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.589     1.472    keypad/clk_IBUF_BUFG
    SLICE_X63Y65         FDCE                                         r  keypad/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  keypad/state_reg[3]/Q
                         net (fo=7, routed)           0.127     1.740    keypad/state[3]
    SLICE_X61Y65         FDCE                                         r  keypad/col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.855     1.983    keypad/clk_IBUF_BUFG
    SLICE_X61Y65         FDCE                                         r  keypad/col_reg[3]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X61Y65         FDCE (Hold_fdce_C_D)         0.066     1.571    keypad/col_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clk_s/cnt_clksource_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_s/ed2/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.284ns  (logic 0.191ns (67.343%)  route 0.093ns (32.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.592     6.475    clk_s/clk_IBUF_BUFG
    SLICE_X63Y57         FDCE                                         r  clk_s/cnt_clksource_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.146     6.621 r  clk_s/cnt_clksource_reg[3]/Q
                         net (fo=7, routed)           0.093     6.714    clk_s/ed2/Q[1]
    SLICE_X62Y57         LUT5 (Prop_lut5_I1_O)        0.045     6.759 r  clk_s/ed2/ff_cur_i_1__4/O
                         net (fo=1, routed)           0.000     6.759    clk_s/ed2/p_0_out
    SLICE_X62Y57         FDCE                                         r  clk_s/ed2/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.862     6.990    clk_s/ed2/clk_IBUF_BUFG
    SLICE_X62Y57         FDCE                                         r  clk_s/ed2/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.488    
    SLICE_X62Y57         FDCE (Hold_fdce_C_D)         0.098     6.586    clk_s/ed2/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.759    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clk_us/cnt_sysclk_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_us/cnt_sysclk_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.311ns  (logic 0.191ns (61.333%)  route 0.120ns (38.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.591     6.474    clk_us/clk_IBUF_BUFG
    SLICE_X61Y57         FDCE                                         r  clk_us/cnt_sysclk_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  clk_us/cnt_sysclk_reg[0]/Q
                         net (fo=6, routed)           0.120     6.741    clk_us/cnt_sysclk_reg[0]
    SLICE_X60Y57         LUT4 (Prop_lut4_I1_O)        0.045     6.786 r  clk_us/cnt_sysclk[2]_i_1__2/O
                         net (fo=1, routed)           0.000     6.786    clk_us/p_0_in__2[2]
    SLICE_X60Y57         FDCE                                         r  clk_us/cnt_sysclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.860     6.988    clk_us/clk_IBUF_BUFG
    SLICE_X60Y57         FDCE                                         r  clk_us/cnt_sysclk_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.487    
    SLICE_X60Y57         FDCE (Hold_fdce_C_D)         0.124     6.611    clk_us/cnt_sysclk_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.611    
                         arrival time                           6.786    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clk_us/cnt_sysclk_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_us/cnt_sysclk_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.315ns  (logic 0.191ns (60.555%)  route 0.124ns (39.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.591     6.474    clk_us/clk_IBUF_BUFG
    SLICE_X61Y57         FDCE                                         r  clk_us/cnt_sysclk_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  clk_us/cnt_sysclk_reg[0]/Q
                         net (fo=6, routed)           0.124     6.745    clk_us/cnt_sysclk_reg[0]
    SLICE_X60Y57         LUT6 (Prop_lut6_I2_O)        0.045     6.790 r  clk_us/cnt_sysclk[4]_i_1__2/O
                         net (fo=1, routed)           0.000     6.790    clk_us/p_0_in__2[4]
    SLICE_X60Y57         FDCE                                         r  clk_us/cnt_sysclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.860     6.988    clk_us/clk_IBUF_BUFG
    SLICE_X60Y57         FDCE                                         r  clk_us/cnt_sysclk_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.487    
    SLICE_X60Y57         FDCE (Hold_fdce_C_D)         0.125     6.612    clk_us/cnt_sysclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.612    
                         arrival time                           6.790    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 lcd/lcd/SCL_P_N/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/SCL_P_N/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.276ns  (logic 0.146ns (52.883%)  route 0.130ns (47.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.586     6.469    lcd/lcd/SCL_P_N/clk_IBUF_BUFG
    SLICE_X59Y67         FDCE                                         r  lcd/lcd/SCL_P_N/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.146     6.615 r  lcd/lcd/SCL_P_N/ff_cur_reg/Q
                         net (fo=3, routed)           0.130     6.745    lcd/lcd/SCL_P_N/p_0_in[1]
    SLICE_X59Y68         FDCE                                         r  lcd/lcd/SCL_P_N/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.853     6.980    lcd/lcd/SCL_P_N/clk_IBUF_BUFG
    SLICE_X59Y68         FDCE                                         r  lcd/lcd/SCL_P_N/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.482    
    SLICE_X59Y68         FDCE (Hold_fdce_C_D)         0.082     6.564    lcd/lcd/SCL_P_N/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.564    
                         arrival time                           6.745    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.033%)  route 0.124ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.588     6.471    clk_IBUF_BUFG
    SLICE_X61Y63         FDPE                                         r  FSM_onehot_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDPE (Prop_fdpe_C_Q)         0.146     6.617 r  FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.124     6.741    FSM_onehot_state_reg_n_0_[0]
    SLICE_X60Y64         FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.856     6.984    clk_IBUF_BUFG
    SLICE_X60Y64         FDCE                                         r  FSM_onehot_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.486    
    SLICE_X60Y64         FDCE (Hold_fdce_C_D)         0.063     6.549    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.549    
                         arrival time                           6.741    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 lcd/microsec_clk/cnt_sysclk_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/microsec_clk/ed1/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.333ns  (logic 0.191ns (57.435%)  route 0.142ns (42.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.588     6.471    lcd/microsec_clk/clk_IBUF_BUFG
    SLICE_X63Y66         FDCE                                         r  lcd/microsec_clk/cnt_sysclk_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.146     6.617 r  lcd/microsec_clk/cnt_sysclk_reg[2]/Q
                         net (fo=7, routed)           0.142     6.759    lcd/microsec_clk/ed1/Q[1]
    SLICE_X64Y66         LUT6 (Prop_lut6_I3_O)        0.045     6.804 r  lcd/microsec_clk/ed1/ff_cur_i_1/O
                         net (fo=1, routed)           0.000     6.804    lcd/microsec_clk/ed1/p_0_out
    SLICE_X64Y66         FDCE                                         r  lcd/microsec_clk/ed1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.856     6.984    lcd/microsec_clk/ed1/clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  lcd/microsec_clk/ed1/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.485    
    SLICE_X64Y66         FDCE (Hold_fdce_C_D)         0.125     6.610    lcd/microsec_clk/ed1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.610    
                         arrival time                           6.804    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 clk_s/ed2/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ed_clk/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.293ns  (logic 0.232ns (79.238%)  route 0.061ns (20.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.592     6.475    clk_s/ed2/clk_IBUF_BUFG
    SLICE_X62Y57         FDCE                                         r  clk_s/ed2/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDCE (Prop_fdce_C_Q)         0.133     6.608 r  clk_s/ed2/ff_old_reg/Q
                         net (fo=1, routed)           0.061     6.669    clk_s/ed2/p_0_in[0]
    SLICE_X62Y57         LUT2 (Prop_lut2_I0_O)        0.099     6.768 r  clk_s/ed2/ff_cur_i_1__5/O
                         net (fo=1, routed)           0.000     6.768    ed_clk/ff_cur_reg_0
    SLICE_X62Y57         FDCE                                         r  ed_clk/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.862     6.990    ed_clk/clk_IBUF_BUFG
    SLICE_X62Y57         FDCE                                         r  ed_clk/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.475    
    SLICE_X62Y57         FDCE (Hold_fdce_C_D)         0.099     6.574    ed_clk/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.574    
                         arrival time                           6.768    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y64   ERROR_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X61Y63   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y64   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y64   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y64   FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y64   FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y57   clk_us/cnt_sysclk_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y57   clk_us/cnt_sysclk_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y57   clk_us/cnt_sysclk_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   keypad/clk_div_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   keypad/clk_div_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   keypad/clk_div_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   keypad/clk_div_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   keypad/clk_div_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   keypad/clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   keypad/clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   keypad/clk_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   keypad/clk_div_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   keypad/clk_div_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64   ERROR_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y63   lcd/count_microsec_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y63   lcd/count_microsec_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y63   lcd/count_microsec_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y63   lcd/count_microsec_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   lcd/count_microsec_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   lcd/count_microsec_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   lcd/count_microsec_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   lcd/count_microsec_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64   open_reg/C



