Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Dec 17 16:49:47 2023
| Host         : ysxAshore-Ubuntu running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_mini_top_timing_summary_routed.rpt -pb soc_mini_top_timing_summary_routed.pb -rpx soc_mini_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_mini_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-1  Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.097        0.000                      0                  815        0.123        0.000                      0                  815        3.000        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll   {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                    7.845        0.000                       0                     3  
  cpu_clk_clk_pll         7.097        0.000                      0                  815        0.123        0.000                      0                  815        8.750        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clkfbout_clk_pll                    
(none)            cpu_clk_clk_pll                     
(none)                              cpu_clk_clk_pll   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.566ns  (logic 3.264ns (25.976%)  route 9.302ns (74.024%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 18.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.751    -2.217    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.456    -1.761 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.504    -0.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/A0
    SLICE_X150Y131       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    -0.152 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/SP/O
                         net (fo=4, routed)           1.235     1.083    cpu/u_regfile/spo[30]
    SLICE_X152Y134       LUT6 (Prop_lut6_I2_O)        0.124     1.207 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=3, routed)           0.299     1.506    cpu/u_regfile/bbstub_spo[27]
    SLICE_X152Y134       LUT6 (Prop_lut6_I4_O)        0.124     1.630 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.754     2.384    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X149Y134       LUT3 (Prop_lut3_I1_O)        0.150     2.534 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.581     4.114    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA0
    SLICE_X150Y137       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.352     4.466 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.796     5.263    cpu/u_regfile/rdata20[6]
    SLICE_X149Y136       LUT6 (Prop_lut6_I5_O)        0.328     5.591 r  cpu/u_regfile/alu_result_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.591    cpu/u_regfile_n_81
    SLICE_X149Y136       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.989 r  cpu/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.989    cpu/alu_result_carry__0_n_0
    SLICE_X149Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.103 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.103    cpu/alu_result_carry__1_n_0
    SLICE_X149Y138       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.437 f  cpu/alu_result_carry__2/O[1]
                         net (fo=2, routed)           0.660     7.097    cpu/u_regfile/cpu_data_addr[13]
    SLICE_X147Y138       LUT4 (Prop_lut4_I3_O)        0.329     7.426 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16/O
                         net (fo=1, routed)           0.688     8.114    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X147Y138       LUT5 (Prop_lut5_I4_O)        0.326     8.440 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=9, routed)           1.150     9.589    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16_0
    SLICE_X147Y135       LUT6 (Prop_lut6_I2_O)        0.124     9.713 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.636    10.349    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.631    18.161    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.400    17.761    
                         clock uncertainty           -0.087    17.674    
    SLICE_X150Y135       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.446    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.494ns  (logic 3.360ns (26.893%)  route 9.134ns (73.107%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT6=6 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 18.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.751    -2.217    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.456    -1.761 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.504    -0.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/A0
    SLICE_X150Y131       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    -0.152 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/SP/O
                         net (fo=4, routed)           1.235     1.083    cpu/u_regfile/spo[30]
    SLICE_X152Y134       LUT6 (Prop_lut6_I2_O)        0.124     1.207 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=3, routed)           0.299     1.506    cpu/u_regfile/bbstub_spo[27]
    SLICE_X152Y134       LUT6 (Prop_lut6_I4_O)        0.124     1.630 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.754     2.384    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X149Y134       LUT3 (Prop_lut3_I1_O)        0.150     2.534 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.581     4.114    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA0
    SLICE_X150Y137       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.352     4.466 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.796     5.263    cpu/u_regfile/rdata20[6]
    SLICE_X149Y136       LUT6 (Prop_lut6_I5_O)        0.328     5.591 r  cpu/u_regfile/alu_result_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.591    cpu/u_regfile_n_81
    SLICE_X149Y136       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.989 r  cpu/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.989    cpu/alu_result_carry__0_n_0
    SLICE_X149Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.103 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.103    cpu/alu_result_carry__1_n_0
    SLICE_X149Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.217 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.217    cpu/alu_result_carry__2_n_0
    SLICE_X149Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.331    cpu/alu_result_carry__3_n_0
    SLICE_X149Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.445    cpu/alu_result_carry__4_n_0
    SLICE_X149Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.758 f  cpu/alu_result_carry__5/O[3]
                         net (fo=2, routed)           0.615     7.373    cpu/u_regfile/cpu_data_addr[27]
    SLICE_X147Y137       LUT6 (Prop_lut6_I5_O)        0.306     7.679 f  cpu/u_regfile/led_data[15]_i_4/O
                         net (fo=2, routed)           0.825     8.504    cpu/u_regfile/alu_result_carry__5
    SLICE_X146Y139       LUT6 (Prop_lut6_I0_O)        0.124     8.628 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=8, routed)           0.895     9.523    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_11_n_0
    SLICE_X147Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.647 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.630    10.277    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.631    18.161    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.400    17.761    
                         clock uncertainty           -0.087    17.674    
    SLICE_X150Y135       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.513    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         17.513    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  7.236    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 3.360ns (27.121%)  route 9.029ns (72.879%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT6=6 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 18.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.751    -2.217    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.456    -1.761 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.504    -0.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/A0
    SLICE_X150Y131       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    -0.152 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/SP/O
                         net (fo=4, routed)           1.235     1.083    cpu/u_regfile/spo[30]
    SLICE_X152Y134       LUT6 (Prop_lut6_I2_O)        0.124     1.207 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=3, routed)           0.299     1.506    cpu/u_regfile/bbstub_spo[27]
    SLICE_X152Y134       LUT6 (Prop_lut6_I4_O)        0.124     1.630 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.754     2.384    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X149Y134       LUT3 (Prop_lut3_I1_O)        0.150     2.534 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.581     4.114    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA0
    SLICE_X150Y137       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.352     4.466 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.796     5.263    cpu/u_regfile/rdata20[6]
    SLICE_X149Y136       LUT6 (Prop_lut6_I5_O)        0.328     5.591 r  cpu/u_regfile/alu_result_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.591    cpu/u_regfile_n_81
    SLICE_X149Y136       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.989 r  cpu/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.989    cpu/alu_result_carry__0_n_0
    SLICE_X149Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.103 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.103    cpu/alu_result_carry__1_n_0
    SLICE_X149Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.217 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.217    cpu/alu_result_carry__2_n_0
    SLICE_X149Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.331    cpu/alu_result_carry__3_n_0
    SLICE_X149Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.445    cpu/alu_result_carry__4_n_0
    SLICE_X149Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.758 f  cpu/alu_result_carry__5/O[3]
                         net (fo=2, routed)           0.615     7.373    cpu/u_regfile/cpu_data_addr[27]
    SLICE_X147Y137       LUT6 (Prop_lut6_I5_O)        0.306     7.679 f  cpu/u_regfile/led_data[15]_i_4/O
                         net (fo=2, routed)           0.825     8.504    cpu/u_regfile/alu_result_carry__5
    SLICE_X146Y139       LUT6 (Prop_lut6_I0_O)        0.124     8.628 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=8, routed)           0.785     9.414    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_11_n_0
    SLICE_X147Y134       LUT6 (Prop_lut6_I1_O)        0.124     9.538 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.635    10.172    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.631    18.161    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.400    17.761    
                         clock uncertainty           -0.087    17.674    
    SLICE_X150Y135       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    17.425    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.425    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.347ns  (logic 3.360ns (27.214%)  route 8.987ns (72.787%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT6=6 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 18.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.751    -2.217    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.456    -1.761 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.504    -0.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/A0
    SLICE_X150Y131       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    -0.152 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/SP/O
                         net (fo=4, routed)           1.235     1.083    cpu/u_regfile/spo[30]
    SLICE_X152Y134       LUT6 (Prop_lut6_I2_O)        0.124     1.207 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=3, routed)           0.299     1.506    cpu/u_regfile/bbstub_spo[27]
    SLICE_X152Y134       LUT6 (Prop_lut6_I4_O)        0.124     1.630 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.754     2.384    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X149Y134       LUT3 (Prop_lut3_I1_O)        0.150     2.534 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.581     4.114    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA0
    SLICE_X150Y137       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.352     4.466 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.796     5.263    cpu/u_regfile/rdata20[6]
    SLICE_X149Y136       LUT6 (Prop_lut6_I5_O)        0.328     5.591 r  cpu/u_regfile/alu_result_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.591    cpu/u_regfile_n_81
    SLICE_X149Y136       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.989 r  cpu/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.989    cpu/alu_result_carry__0_n_0
    SLICE_X149Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.103 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.103    cpu/alu_result_carry__1_n_0
    SLICE_X149Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.217 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.217    cpu/alu_result_carry__2_n_0
    SLICE_X149Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.331    cpu/alu_result_carry__3_n_0
    SLICE_X149Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.445    cpu/alu_result_carry__4_n_0
    SLICE_X149Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.758 f  cpu/alu_result_carry__5/O[3]
                         net (fo=2, routed)           0.615     7.373    cpu/u_regfile/cpu_data_addr[27]
    SLICE_X147Y137       LUT6 (Prop_lut6_I5_O)        0.306     7.679 f  cpu/u_regfile/led_data[15]_i_4/O
                         net (fo=2, routed)           0.825     8.504    cpu/u_regfile/alu_result_carry__5
    SLICE_X146Y139       LUT6 (Prop_lut6_I0_O)        0.124     8.628 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=8, routed)           0.897     9.525    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_11_n_0
    SLICE_X147Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.649 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.481    10.130    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.631    18.161    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.403    17.758    
                         clock uncertainty           -0.087    17.671    
    SLICE_X148Y135       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.413    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.413    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.437ns  (logic 3.264ns (26.244%)  route 9.173ns (73.756%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 18.162 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.751    -2.217    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.456    -1.761 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.504    -0.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/A0
    SLICE_X150Y131       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    -0.152 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/SP/O
                         net (fo=4, routed)           1.235     1.083    cpu/u_regfile/spo[30]
    SLICE_X152Y134       LUT6 (Prop_lut6_I2_O)        0.124     1.207 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=3, routed)           0.299     1.506    cpu/u_regfile/bbstub_spo[27]
    SLICE_X152Y134       LUT6 (Prop_lut6_I4_O)        0.124     1.630 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.754     2.384    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X149Y134       LUT3 (Prop_lut3_I1_O)        0.150     2.534 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.581     4.114    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA0
    SLICE_X150Y137       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.352     4.466 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.796     5.263    cpu/u_regfile/rdata20[6]
    SLICE_X149Y136       LUT6 (Prop_lut6_I5_O)        0.328     5.591 r  cpu/u_regfile/alu_result_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.591    cpu/u_regfile_n_81
    SLICE_X149Y136       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.989 r  cpu/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.989    cpu/alu_result_carry__0_n_0
    SLICE_X149Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.103 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.103    cpu/alu_result_carry__1_n_0
    SLICE_X149Y138       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.437 f  cpu/alu_result_carry__2/O[1]
                         net (fo=2, routed)           0.660     7.097    cpu/u_regfile/cpu_data_addr[13]
    SLICE_X147Y138       LUT4 (Prop_lut4_I3_O)        0.329     7.426 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16/O
                         net (fo=1, routed)           0.688     8.114    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X147Y138       LUT5 (Prop_lut5_I4_O)        0.326     8.440 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=9, routed)           0.991     9.431    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16_0
    SLICE_X147Y136       LUT6 (Prop_lut6_I2_O)        0.124     9.555 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.665    10.220    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X150Y137       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.632    18.162    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X150Y137       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.403    17.759    
                         clock uncertainty           -0.087    17.672    
    SLICE_X150Y137       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.511    cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         17.511    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.376ns  (logic 3.360ns (27.150%)  route 9.016ns (72.850%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT6=6 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 18.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.751    -2.217    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.456    -1.761 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.504    -0.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/A0
    SLICE_X150Y131       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    -0.152 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/SP/O
                         net (fo=4, routed)           1.235     1.083    cpu/u_regfile/spo[30]
    SLICE_X152Y134       LUT6 (Prop_lut6_I2_O)        0.124     1.207 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=3, routed)           0.299     1.506    cpu/u_regfile/bbstub_spo[27]
    SLICE_X152Y134       LUT6 (Prop_lut6_I4_O)        0.124     1.630 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.754     2.384    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X149Y134       LUT3 (Prop_lut3_I1_O)        0.150     2.534 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.581     4.114    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA0
    SLICE_X150Y137       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.352     4.466 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.796     5.263    cpu/u_regfile/rdata20[6]
    SLICE_X149Y136       LUT6 (Prop_lut6_I5_O)        0.328     5.591 r  cpu/u_regfile/alu_result_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.591    cpu/u_regfile_n_81
    SLICE_X149Y136       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.989 r  cpu/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.989    cpu/alu_result_carry__0_n_0
    SLICE_X149Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.103 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.103    cpu/alu_result_carry__1_n_0
    SLICE_X149Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.217 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.217    cpu/alu_result_carry__2_n_0
    SLICE_X149Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.331    cpu/alu_result_carry__3_n_0
    SLICE_X149Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.445    cpu/alu_result_carry__4_n_0
    SLICE_X149Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.758 f  cpu/alu_result_carry__5/O[3]
                         net (fo=2, routed)           0.615     7.373    cpu/u_regfile/cpu_data_addr[27]
    SLICE_X147Y137       LUT6 (Prop_lut6_I5_O)        0.306     7.679 f  cpu/u_regfile/led_data[15]_i_4/O
                         net (fo=2, routed)           0.825     8.504    cpu/u_regfile/alu_result_carry__5
    SLICE_X146Y139       LUT6 (Prop_lut6_I0_O)        0.124     8.628 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=8, routed)           0.915     9.544    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_11_n_0
    SLICE_X147Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.668 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.492    10.159    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.631    18.161    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.403    17.758    
                         clock uncertainty           -0.087    17.671    
    SLICE_X148Y135       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    17.486    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         17.486    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  7.327    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.365ns  (logic 3.360ns (27.173%)  route 9.005ns (72.827%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT6=6 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 18.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.751    -2.217    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.456    -1.761 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.504    -0.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/A0
    SLICE_X150Y131       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    -0.152 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/SP/O
                         net (fo=4, routed)           1.235     1.083    cpu/u_regfile/spo[30]
    SLICE_X152Y134       LUT6 (Prop_lut6_I2_O)        0.124     1.207 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=3, routed)           0.299     1.506    cpu/u_regfile/bbstub_spo[27]
    SLICE_X152Y134       LUT6 (Prop_lut6_I4_O)        0.124     1.630 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.754     2.384    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X149Y134       LUT3 (Prop_lut3_I1_O)        0.150     2.534 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.581     4.114    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA0
    SLICE_X150Y137       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.352     4.466 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.796     5.263    cpu/u_regfile/rdata20[6]
    SLICE_X149Y136       LUT6 (Prop_lut6_I5_O)        0.328     5.591 r  cpu/u_regfile/alu_result_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.591    cpu/u_regfile_n_81
    SLICE_X149Y136       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.989 r  cpu/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.989    cpu/alu_result_carry__0_n_0
    SLICE_X149Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.103 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.103    cpu/alu_result_carry__1_n_0
    SLICE_X149Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.217 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.217    cpu/alu_result_carry__2_n_0
    SLICE_X149Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.331    cpu/alu_result_carry__3_n_0
    SLICE_X149Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.445    cpu/alu_result_carry__4_n_0
    SLICE_X149Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.758 f  cpu/alu_result_carry__5/O[3]
                         net (fo=2, routed)           0.615     7.373    cpu/u_regfile/cpu_data_addr[27]
    SLICE_X147Y137       LUT6 (Prop_lut6_I5_O)        0.306     7.679 f  cpu/u_regfile/led_data[15]_i_4/O
                         net (fo=2, routed)           0.825     8.504    cpu/u_regfile/alu_result_carry__5
    SLICE_X146Y139       LUT6 (Prop_lut6_I0_O)        0.124     8.628 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=8, routed)           0.915     9.544    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_11_n_0
    SLICE_X147Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.668 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.481    10.148    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.631    18.161    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.400    17.761    
                         clock uncertainty           -0.087    17.674    
    SLICE_X150Y135       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    17.489    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         17.489    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.379ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.260ns  (logic 3.360ns (27.406%)  route 8.900ns (72.594%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT6=6 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 18.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.751    -2.217    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.456    -1.761 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.504    -0.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/A0
    SLICE_X150Y131       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    -0.152 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/SP/O
                         net (fo=4, routed)           1.235     1.083    cpu/u_regfile/spo[30]
    SLICE_X152Y134       LUT6 (Prop_lut6_I2_O)        0.124     1.207 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=3, routed)           0.299     1.506    cpu/u_regfile/bbstub_spo[27]
    SLICE_X152Y134       LUT6 (Prop_lut6_I4_O)        0.124     1.630 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.754     2.384    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X149Y134       LUT3 (Prop_lut3_I1_O)        0.150     2.534 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.581     4.114    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA0
    SLICE_X150Y137       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.352     4.466 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.796     5.263    cpu/u_regfile/rdata20[6]
    SLICE_X149Y136       LUT6 (Prop_lut6_I5_O)        0.328     5.591 r  cpu/u_regfile/alu_result_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.591    cpu/u_regfile_n_81
    SLICE_X149Y136       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.989 r  cpu/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.989    cpu/alu_result_carry__0_n_0
    SLICE_X149Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.103 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.103    cpu/alu_result_carry__1_n_0
    SLICE_X149Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.217 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.217    cpu/alu_result_carry__2_n_0
    SLICE_X149Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.331    cpu/alu_result_carry__3_n_0
    SLICE_X149Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.445    cpu/alu_result_carry__4_n_0
    SLICE_X149Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.758 f  cpu/alu_result_carry__5/O[3]
                         net (fo=2, routed)           0.615     7.373    cpu/u_regfile/cpu_data_addr[27]
    SLICE_X147Y137       LUT6 (Prop_lut6_I5_O)        0.306     7.679 f  cpu/u_regfile/led_data[15]_i_4/O
                         net (fo=2, routed)           0.825     8.504    cpu/u_regfile/alu_result_carry__5
    SLICE_X146Y139       LUT6 (Prop_lut6_I0_O)        0.124     8.628 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=8, routed)           0.785     9.414    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_11_n_0
    SLICE_X147Y134       LUT6 (Prop_lut6_I1_O)        0.124     9.538 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.506    10.043    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.631    18.161    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.403    17.758    
                         clock uncertainty           -0.087    17.671    
    SLICE_X148Y135       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    17.422    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  7.379    

Slack (MET) :             7.383ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.277ns  (logic 3.264ns (26.587%)  route 9.013ns (73.413%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 18.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.751    -2.217    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.456    -1.761 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.504    -0.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/A0
    SLICE_X150Y131       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    -0.152 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/SP/O
                         net (fo=4, routed)           1.235     1.083    cpu/u_regfile/spo[30]
    SLICE_X152Y134       LUT6 (Prop_lut6_I2_O)        0.124     1.207 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=3, routed)           0.299     1.506    cpu/u_regfile/bbstub_spo[27]
    SLICE_X152Y134       LUT6 (Prop_lut6_I4_O)        0.124     1.630 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.754     2.384    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X149Y134       LUT3 (Prop_lut3_I1_O)        0.150     2.534 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.581     4.114    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA0
    SLICE_X150Y137       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.352     4.466 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.796     5.263    cpu/u_regfile/rdata20[6]
    SLICE_X149Y136       LUT6 (Prop_lut6_I5_O)        0.328     5.591 r  cpu/u_regfile/alu_result_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.591    cpu/u_regfile_n_81
    SLICE_X149Y136       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.989 r  cpu/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.989    cpu/alu_result_carry__0_n_0
    SLICE_X149Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.103 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.103    cpu/alu_result_carry__1_n_0
    SLICE_X149Y138       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.437 f  cpu/alu_result_carry__2/O[1]
                         net (fo=2, routed)           0.660     7.097    cpu/u_regfile/cpu_data_addr[13]
    SLICE_X147Y138       LUT4 (Prop_lut4_I3_O)        0.329     7.426 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16/O
                         net (fo=1, routed)           0.688     8.114    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X147Y138       LUT5 (Prop_lut5_I4_O)        0.326     8.440 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=9, routed)           1.150     9.589    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16_0
    SLICE_X147Y135       LUT6 (Prop_lut6_I2_O)        0.124     9.713 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.347    10.060    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.631    18.161    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.403    17.758    
                         clock uncertainty           -0.087    17.671    
    SLICE_X148Y135       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.443    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.443    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  7.383    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.214ns  (logic 3.360ns (27.510%)  route 8.854ns (72.490%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT6=6 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 18.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.751    -2.217    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.456    -1.761 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.504    -0.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/A0
    SLICE_X150Y131       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    -0.152 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/SP/O
                         net (fo=4, routed)           1.235     1.083    cpu/u_regfile/spo[30]
    SLICE_X152Y134       LUT6 (Prop_lut6_I2_O)        0.124     1.207 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=3, routed)           0.299     1.506    cpu/u_regfile/bbstub_spo[27]
    SLICE_X152Y134       LUT6 (Prop_lut6_I4_O)        0.124     1.630 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.754     2.384    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X149Y134       LUT3 (Prop_lut3_I1_O)        0.150     2.534 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.581     4.114    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA0
    SLICE_X150Y137       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.352     4.466 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.796     5.263    cpu/u_regfile/rdata20[6]
    SLICE_X149Y136       LUT6 (Prop_lut6_I5_O)        0.328     5.591 r  cpu/u_regfile/alu_result_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.591    cpu/u_regfile_n_81
    SLICE_X149Y136       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.989 r  cpu/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.989    cpu/alu_result_carry__0_n_0
    SLICE_X149Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.103 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.103    cpu/alu_result_carry__1_n_0
    SLICE_X149Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.217 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.217    cpu/alu_result_carry__2_n_0
    SLICE_X149Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.331    cpu/alu_result_carry__3_n_0
    SLICE_X149Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.445    cpu/alu_result_carry__4_n_0
    SLICE_X149Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.758 f  cpu/alu_result_carry__5/O[3]
                         net (fo=2, routed)           0.615     7.373    cpu/u_regfile/cpu_data_addr[27]
    SLICE_X147Y137       LUT6 (Prop_lut6_I5_O)        0.306     7.679 f  cpu/u_regfile/led_data[15]_i_4/O
                         net (fo=2, routed)           0.825     8.504    cpu/u_regfile/alu_result_carry__5
    SLICE_X146Y139       LUT6 (Prop_lut6_I0_O)        0.124     8.628 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=8, routed)           0.897     9.525    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_11_n_0
    SLICE_X147Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.649 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.348     9.997    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.631    18.161    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.400    17.761    
                         clock uncertainty           -0.087    17.674    
    SLICE_X150Y135       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.416    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  7.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.061%)  route 0.328ns (69.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.616    -0.504    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.328    -0.035    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/A1
    SLICE_X146Y135       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/WCLK
    SLICE_X146Y135       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/CLK
                         clock pessimism             -0.203    -0.467    
    SLICE_X146Y135       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.158    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.061%)  route 0.328ns (69.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.616    -0.504    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.328    -0.035    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/A1
    SLICE_X146Y135       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/WCLK
    SLICE_X146Y135       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/CLK
                         clock pessimism             -0.203    -0.467    
    SLICE_X146Y135       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.158    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.061%)  route 0.328ns (69.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.616    -0.504    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.328    -0.035    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/A1
    SLICE_X146Y135       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/WCLK
    SLICE_X146Y135       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/CLK
                         clock pessimism             -0.203    -0.467    
    SLICE_X146Y135       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.158    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.061%)  route 0.328ns (69.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.616    -0.504    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.328    -0.035    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/A1
    SLICE_X146Y135       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/WCLK
    SLICE_X146Y135       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/CLK
                         clock pessimism             -0.203    -0.467    
    SLICE_X146Y135       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.158    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.905%)  route 0.252ns (64.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.616    -0.504    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  cpu/pc_reg[4]/Q
                         net (fo=34, routed)          0.252    -0.111    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/A2
    SLICE_X150Y136       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/WCLK
    SLICE_X150Y136       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/SP/CLK
                         clock pessimism             -0.225    -0.489    
    SLICE_X150Y136       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.235    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/SP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.905%)  route 0.252ns (64.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.616    -0.504    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  cpu/pc_reg[4]/Q
                         net (fo=34, routed)          0.252    -0.111    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/A2
    SLICE_X150Y136       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/WCLK
    SLICE_X150Y136       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/SP/CLK
                         clock pessimism             -0.225    -0.489    
    SLICE_X150Y136       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.235    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_4_4/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.905%)  route 0.252ns (64.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.616    -0.504    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  cpu/pc_reg[4]/Q
                         net (fo=34, routed)          0.252    -0.111    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_4_4/A2
    SLICE_X150Y136       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_4_4/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_4_4/WCLK
    SLICE_X150Y136       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_4_4/SP/CLK
                         clock pessimism             -0.225    -0.489    
    SLICE_X150Y136       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.235    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_5_5/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.905%)  route 0.252ns (64.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.616    -0.504    cpu/cpu_clk
    SLICE_X151Y135       FDSE                                         r  cpu/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  cpu/pc_reg[4]/Q
                         net (fo=34, routed)          0.252    -0.111    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_5_5/A2
    SLICE_X150Y136       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_5_5/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_5_5/WCLK
    SLICE_X150Y136       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_5_5/SP/CLK
                         clock pessimism             -0.225    -0.489    
    SLICE_X150Y136       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.235    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_5_5/SP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cpu/pc_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.827%)  route 0.242ns (63.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.616    -0.504    cpu/cpu_clk
    SLICE_X151Y136       FDSE                                         r  cpu/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  cpu/pc_reg[5]/Q
                         net (fo=34, routed)          0.242    -0.121    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/A3
    SLICE_X150Y136       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/WCLK
    SLICE_X150Y136       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/SP/CLK
                         clock pessimism             -0.227    -0.491    
    SLICE_X150Y136       RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.251    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/SP
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cpu/pc_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.827%)  route 0.242ns (63.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.616    -0.504    cpu/cpu_clk
    SLICE_X151Y136       FDSE                                         r  cpu/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  cpu/pc_reg[5]/Q
                         net (fo=34, routed)          0.242    -0.121    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/A3
    SLICE_X150Y136       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/WCLK
    SLICE_X150Y136       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/SP/CLK
                         clock pessimism             -0.227    -0.491    
    SLICE_X150Y136       RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.251    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X153Y135  cpu_resetn_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X151Y135  cpu/pc_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X151Y135  cpu/pc_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X151Y135  cpu/pc_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X151Y136  cpu/pc_reg[5]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X151Y136  cpu/pc_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X153Y135  cpu/valid_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X146Y138  u_confreg/led_data_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X150Y135  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.523ns  (logic 0.029ns (1.904%)  route 1.494ns (98.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                      5.000     5.000 f  
    AC19                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     5.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     6.061    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.851     3.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.611     3.820    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.849 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.884     4.733    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.512ns  (logic 0.091ns (2.591%)  route 3.420ns (97.409%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.665    -1.805    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/led_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.661ns  (logic 4.153ns (32.800%)  route 8.508ns (67.200%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.753    -2.215    u_confreg/cpu_clk
    SLICE_X146Y139       FDRE                                         r  u_confreg/led_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y139       FDRE (Prop_fdre_C_Q)         0.518    -1.697 f  u_confreg/led_data_reg[3]/Q
                         net (fo=1, routed)           0.968    -0.728    u_confreg/led_data_reg_n_0_[3]
    SLICE_X140Y139       LUT1 (Prop_lut1_I0_O)        0.124    -0.604 r  u_confreg/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           7.539     6.935    led_OBUF[3]
    J19                  OBUF (Prop_obuf_I_O)         3.511    10.446 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.446    led[3]
    J19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.591ns  (logic 4.184ns (33.233%)  route 8.407ns (66.767%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.753    -2.215    u_confreg/cpu_clk
    SLICE_X146Y139       FDRE                                         r  u_confreg/led_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y139       FDRE (Prop_fdre_C_Q)         0.518    -1.697 f  u_confreg/led_data_reg[2]/Q
                         net (fo=1, routed)           0.774    -0.923    u_confreg/led_data_reg_n_0_[2]
    SLICE_X140Y139       LUT1 (Prop_lut1_I0_O)        0.124    -0.799 r  u_confreg/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           7.632     6.834    led_OBUF[2]
    H23                  OBUF (Prop_obuf_I_O)         3.542    10.376 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.376    led[2]
    H23                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.048ns  (logic 4.161ns (37.665%)  route 6.887ns (62.335%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.753    -2.215    u_confreg/cpu_clk
    SLICE_X146Y139       FDRE                                         r  u_confreg/led_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y139       FDRE (Prop_fdre_C_Q)         0.518    -1.697 f  u_confreg/led_data_reg[1]/Q
                         net (fo=1, routed)           0.900    -0.796    u_confreg/led_data_reg_n_0_[1]
    SLICE_X144Y144       LUT1 (Prop_lut1_I0_O)        0.124    -0.672 r  u_confreg/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.987     5.314    led_OBUF[1]
    J21                  OBUF (Prop_obuf_I_O)         3.519     8.833 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.833    led[1]
    J21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.902ns  (logic 4.182ns (38.361%)  route 6.720ns (61.639%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.752    -2.216    u_confreg/cpu_clk
    SLICE_X146Y138       FDRE                                         r  u_confreg/led_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y138       FDRE (Prop_fdre_C_Q)         0.518    -1.698 f  u_confreg/led_data_reg[6]/Q
                         net (fo=1, routed)           1.026    -0.672    u_confreg/led_data_reg_n_0_[6]
    SLICE_X140Y139       LUT1 (Prop_lut1_I0_O)        0.124    -0.548 r  u_confreg/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.694     5.146    led_OBUF[6]
    J23                  OBUF (Prop_obuf_I_O)         3.540     8.686 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.686    led[6]
    J23                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.794ns  (logic 4.175ns (38.675%)  route 6.620ns (61.325%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.752    -2.216    u_confreg/cpu_clk
    SLICE_X146Y138       FDRE                                         r  u_confreg/led_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y138       FDRE (Prop_fdre_C_Q)         0.518    -1.698 f  u_confreg/led_data_reg[0]/Q
                         net (fo=1, routed)           1.134    -0.563    u_confreg/led_data_reg_n_0_[0]
    SLICE_X141Y139       LUT1 (Prop_lut1_I0_O)        0.124    -0.439 r  u_confreg/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.485     5.046    led_OBUF[0]
    K23                  OBUF (Prop_obuf_I_O)         3.533     8.578 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.578    led[0]
    K23                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.711ns  (logic 4.203ns (43.285%)  route 5.508ns (56.715%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.753    -2.215    u_confreg/cpu_clk
    SLICE_X146Y139       FDRE                                         r  u_confreg/led_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y139       FDRE (Prop_fdre_C_Q)         0.518    -1.697 f  u_confreg/led_data_reg[5]/Q
                         net (fo=1, routed)           0.602    -1.095    u_confreg/led_data_reg_n_0_[5]
    SLICE_X140Y139       LUT1 (Prop_lut1_I0_O)        0.124    -0.971 r  u_confreg/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.905     3.935    led_OBUF[5]
    J26                  OBUF (Prop_obuf_I_O)         3.561     7.496 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.496    led[5]
    J26                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.967ns  (logic 4.395ns (49.019%)  route 4.571ns (50.981%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.752    -2.216    u_confreg/cpu_clk
    SLICE_X152Y137       FDRE                                         r  u_confreg/led_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y137       FDRE (Prop_fdre_C_Q)         0.518    -1.698 f  u_confreg/led_data_reg[9]/Q
                         net (fo=1, routed)           0.874    -0.824    u_confreg/led_data_reg_n_0_[9]
    SLICE_X157Y138       LUT1 (Prop_lut1_I0_O)        0.150    -0.674 r  u_confreg/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.697     3.023    led_OBUF[9]
    G8                   OBUF (Prop_obuf_I_O)         3.727     6.751 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.751    led[9]
    G8                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.827ns  (logic 4.143ns (46.937%)  route 4.684ns (53.063%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.753    -2.215    u_confreg/cpu_clk
    SLICE_X152Y138       FDRE                                         r  u_confreg/led_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y138       FDRE (Prop_fdre_C_Q)         0.518    -1.697 f  u_confreg/led_data_reg[7]/Q
                         net (fo=1, routed)           0.810    -0.887    u_confreg/led_data_reg_n_0_[7]
    SLICE_X156Y138       LUT1 (Prop_lut1_I0_O)        0.124    -0.763 r  u_confreg/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.875     3.111    led_OBUF[7]
    J8                   OBUF (Prop_obuf_I_O)         3.501     6.613 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.613    led[7]
    J8                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.700ns  (logic 4.185ns (48.107%)  route 4.515ns (51.893%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.752    -2.216    u_confreg/cpu_clk
    SLICE_X152Y137       FDRE                                         r  u_confreg/led_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y137       FDRE (Prop_fdre_C_Q)         0.518    -1.698 f  u_confreg/led_data_reg[4]/Q
                         net (fo=1, routed)           1.056    -0.641    u_confreg/led_data_reg_n_0_[4]
    SLICE_X157Y138       LUT1 (Prop_lut1_I0_O)        0.124    -0.517 r  u_confreg/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.458     2.941    led_OBUF[4]
    G9                   OBUF (Prop_obuf_I_O)         3.543     6.484 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.484    led[4]
    G9                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.596ns  (logic 4.165ns (48.455%)  route 4.431ns (51.545%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.752    -2.216    u_confreg/cpu_clk
    SLICE_X152Y137       FDRE                                         r  u_confreg/led_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y137       FDRE (Prop_fdre_C_Q)         0.518    -1.698 f  u_confreg/led_data_reg[8]/Q
                         net (fo=1, routed)           0.547    -1.151    u_confreg/led_data_reg_n_0_[8]
    SLICE_X156Y138       LUT1 (Prop_lut1_I0_O)        0.124    -1.027 r  u_confreg/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.884     2.857    led_OBUF[8]
    H8                   OBUF (Prop_obuf_I_O)         3.523     6.381 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.381    led[8]
    H8                                                                r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/led_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.476ns (57.499%)  route 1.091ns (42.501%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.619    -0.501    u_confreg/cpu_clk
    SLICE_X151Y140       FDRE                                         r  u_confreg/led_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  u_confreg/led_data_reg[12]/Q
                         net (fo=1, routed)           0.277    -0.083    u_confreg/led_data_reg_n_0_[12]
    SLICE_X157Y140       LUT1 (Prop_lut1_I0_O)        0.045    -0.038 r  u_confreg/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.814     0.776    led_OBUF[12]
    A5                   OBUF (Prop_obuf_I_O)         1.290     2.067 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.067    led[12]
    A5                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.512ns (58.146%)  route 1.088ns (41.854%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.618    -0.502    u_confreg/cpu_clk
    SLICE_X152Y137       FDRE                                         r  u_confreg/led_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.338 f  u_confreg/led_data_reg[11]/Q
                         net (fo=1, routed)           0.353     0.015    u_confreg/led_data_reg_n_0_[11]
    SLICE_X156Y138       LUT1 (Prop_lut1_I0_O)        0.045     0.060 r  u_confreg/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.735     0.795    led_OBUF[11]
    A4                   OBUF (Prop_obuf_I_O)         1.303     2.098 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.098    led[11]
    A4                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.616ns  (logic 1.518ns (58.022%)  route 1.098ns (41.978%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.619    -0.501    u_confreg/cpu_clk
    SLICE_X152Y138       FDRE                                         r  u_confreg/led_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.337 f  u_confreg/led_data_reg[13]/Q
                         net (fo=1, routed)           0.421     0.084    u_confreg/led_data_reg_n_0_[13]
    SLICE_X157Y138       LUT1 (Prop_lut1_I0_O)        0.045     0.129 r  u_confreg/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.678     0.806    led_OBUF[13]
    A3                   OBUF (Prop_obuf_I_O)         1.309     2.115 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.115    led[13]
    A3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.486ns (55.863%)  route 1.174ns (44.137%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.619    -0.501    u_confreg/cpu_clk
    SLICE_X152Y138       FDRE                                         r  u_confreg/led_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.337 f  u_confreg/led_data_reg[14]/Q
                         net (fo=1, routed)           0.357     0.020    u_confreg/led_data_reg_n_0_[14]
    SLICE_X157Y138       LUT1 (Prop_lut1_I0_O)        0.045     0.065 r  u_confreg/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.817     0.882    led_OBUF[14]
    D5                   OBUF (Prop_obuf_I_O)         1.277     2.158 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.158    led[14]
    D5                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.418ns (52.759%)  route 1.270ns (47.241%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.619    -0.501    u_confreg/cpu_clk
    SLICE_X153Y138       FDRE                                         r  u_confreg/led_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  u_confreg/led_data_reg[10]/Q
                         net (fo=1, routed)           0.340    -0.020    u_confreg/led_data_reg_n_0_[10]
    SLICE_X156Y138       LUT1 (Prop_lut1_I0_O)        0.045     0.025 r  u_confreg/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.930     0.955    led_OBUF[10]
    F7                   OBUF (Prop_obuf_I_O)         1.232     2.186 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.186    led[10]
    F7                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.892ns  (logic 1.435ns (49.621%)  route 1.457ns (50.379%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.619    -0.501    u_confreg/cpu_clk
    SLICE_X152Y138       FDRE                                         r  u_confreg/led_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.337 f  u_confreg/led_data_reg[15]/Q
                         net (fo=1, routed)           0.249    -0.088    u_confreg/led_data_reg_n_0_[15]
    SLICE_X157Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.043 r  u_confreg/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.208     1.165    led_OBUF[15]
    H7                   OBUF (Prop_obuf_I_O)         1.226     2.391 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.391    led[15]
    H7                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.962ns  (logic 1.453ns (49.061%)  route 1.509ns (50.939%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.618    -0.502    u_confreg/cpu_clk
    SLICE_X152Y137       FDRE                                         r  u_confreg/led_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.338 f  u_confreg/led_data_reg[4]/Q
                         net (fo=1, routed)           0.418     0.080    u_confreg/led_data_reg_n_0_[4]
    SLICE_X157Y138       LUT1 (Prop_lut1_I0_O)        0.045     0.125 r  u_confreg/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.090     1.216    led_OBUF[4]
    G9                   OBUF (Prop_obuf_I_O)         1.244     2.460 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.460    led[4]
    G9                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.983ns  (logic 1.433ns (48.045%)  route 1.550ns (51.955%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.618    -0.502    u_confreg/cpu_clk
    SLICE_X152Y137       FDRE                                         r  u_confreg/led_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.338 f  u_confreg/led_data_reg[8]/Q
                         net (fo=1, routed)           0.256    -0.082    u_confreg/led_data_reg_n_0_[8]
    SLICE_X156Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.037 r  u_confreg/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.294     1.257    led_OBUF[8]
    H8                   OBUF (Prop_obuf_I_O)         1.224     2.481 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.481    led[8]
    H8                                                                r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.012ns  (logic 1.412ns (46.870%)  route 1.600ns (53.130%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.619    -0.501    u_confreg/cpu_clk
    SLICE_X152Y138       FDRE                                         r  u_confreg/led_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.337 f  u_confreg/led_data_reg[7]/Q
                         net (fo=1, routed)           0.344     0.007    u_confreg/led_data_reg_n_0_[7]
    SLICE_X156Y138       LUT1 (Prop_lut1_I0_O)        0.045     0.052 r  u_confreg/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.257     1.308    led_OBUF[7]
    J8                   OBUF (Prop_obuf_I_O)         1.203     2.511 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.511    led[7]
    J8                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.047ns  (logic 1.494ns (49.032%)  route 1.553ns (50.968%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.618    -0.502    u_confreg/cpu_clk
    SLICE_X152Y137       FDRE                                         r  u_confreg/led_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.338 f  u_confreg/led_data_reg[9]/Q
                         net (fo=1, routed)           0.360     0.022    u_confreg/led_data_reg_n_0_[9]
    SLICE_X157Y138       LUT1 (Prop_lut1_I0_O)        0.042     0.064 r  u_confreg/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.193     1.257    led_OBUF[9]
    G8                   OBUF (Prop_obuf_I_O)         1.288     2.546 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.546    led[9]
    G8                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.063ns  (logic 1.617ns (14.612%)  route 9.447ns (85.388%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC21                                              0.000     0.000 f  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    AC21                 IBUF (Prop_ibuf_I_O)         1.493     1.493 f  switch_IBUF[7]_inst/O
                         net (fo=1, routed)           8.956    10.448    cpu/u_regfile/switch_IBUF[7]
    SLICE_X147Y136       LUT6 (Prop_lut6_I5_O)        0.124    10.572 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.491    11.063    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X150Y137       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.632    -1.838    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X150Y137       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.039ns  (logic 1.654ns (14.982%)  route 9.385ns (85.018%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD24                                              0.000     0.000 f  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    AD24                 IBUF (Prop_ibuf_I_O)         1.530     1.530 f  switch_IBUF[6]_inst/O
                         net (fo=1, routed)           8.720    10.250    cpu/u_regfile/switch_IBUF[6]
    SLICE_X147Y136       LUT6 (Prop_lut6_I5_O)        0.124    10.374 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.665    11.039    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X150Y137       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.632    -1.838    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X150Y137       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.940ns  (logic 1.650ns (15.083%)  route 9.290ns (84.917%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC22                                              0.000     0.000 f  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    AC22                 IBUF (Prop_ibuf_I_O)         1.526     1.526 f  switch_IBUF[5]_inst/O
                         net (fo=1, routed)           8.655    10.181    cpu/u_regfile/switch_IBUF[5]
    SLICE_X147Y134       LUT6 (Prop_lut6_I5_O)        0.124    10.305 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.635    10.940    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.631    -1.839    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.933ns  (logic 1.617ns (14.785%)  route 9.317ns (85.215%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC21                                              0.000     0.000 f  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    AC21                 IBUF (Prop_ibuf_I_O)         1.493     1.493 f  switch_IBUF[7]_inst/O
                         net (fo=1, routed)           8.956    10.448    cpu/u_regfile/switch_IBUF[7]
    SLICE_X147Y136       LUT6 (Prop_lut6_I5_O)        0.124    10.572 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.361    10.933    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X148Y137       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.632    -1.838    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X148Y137       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.811ns  (logic 1.650ns (15.263%)  route 9.161ns (84.737%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC22                                              0.000     0.000 f  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    AC22                 IBUF (Prop_ibuf_I_O)         1.526     1.526 f  switch_IBUF[5]_inst/O
                         net (fo=1, routed)           8.655    10.181    cpu/u_regfile/switch_IBUF[5]
    SLICE_X147Y134       LUT6 (Prop_lut6_I5_O)        0.124    10.305 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.506    10.811    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.631    -1.839    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.798ns  (logic 1.654ns (15.321%)  route 9.144ns (84.679%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC23                                              0.000     0.000 f  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    AC23                 IBUF (Prop_ibuf_I_O)         1.530     1.530 f  switch_IBUF[4]_inst/O
                         net (fo=1, routed)           8.647    10.177    cpu/u_regfile/switch_IBUF[4]
    SLICE_X147Y134       LUT6 (Prop_lut6_I5_O)        0.124    10.301 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.497    10.798    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.631    -1.839    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.790ns  (logic 1.654ns (15.332%)  route 9.136ns (84.668%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC23                                              0.000     0.000 f  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    AC23                 IBUF (Prop_ibuf_I_O)         1.530     1.530 f  switch_IBUF[4]_inst/O
                         net (fo=1, routed)           8.647    10.177    cpu/u_regfile/switch_IBUF[4]
    SLICE_X147Y134       LUT6 (Prop_lut6_I5_O)        0.124    10.301 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.489    10.790    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.631    -1.839    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/CLK

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.722ns  (logic 1.654ns (15.426%)  route 9.068ns (84.574%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD24                                              0.000     0.000 f  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    AD24                 IBUF (Prop_ibuf_I_O)         1.530     1.530 f  switch_IBUF[6]_inst/O
                         net (fo=1, routed)           8.720    10.250    cpu/u_regfile/switch_IBUF[6]
    SLICE_X147Y136       LUT6 (Prop_lut6_I5_O)        0.124    10.374 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.348    10.722    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X148Y137       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.632    -1.838    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X148Y137       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.037ns  (logic 1.617ns (26.782%)  route 4.420ns (73.218%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 f  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    AB6                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  switch_IBUF[3]_inst/O
                         net (fo=1, routed)           3.785     5.278    cpu/u_regfile/switch_IBUF[3]
    SLICE_X147Y135       LUT6 (Prop_lut6_I5_O)        0.124     5.402 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.636     6.037    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.631    -1.839    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.029ns  (logic 1.604ns (26.599%)  route 4.425ns (73.401%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    Y6                   IBUF (Prop_ibuf_I_O)         1.480     1.480 f  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           3.795     5.275    cpu/u_regfile/switch_IBUF[0]
    SLICE_X147Y135       LUT6 (Prop_lut6_I5_O)        0.124     5.399 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.630     6.029    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         1.631    -1.839    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu_resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.272ns (20.332%)  route 1.068ns (79.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.068     1.340    resetn_IBUF
    SLICE_X153Y135       FDRE                                         r  cpu_resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.888    -0.263    cpu_clk
    SLICE_X153Y135       FDRE                                         r  cpu_resetn_reg/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.876ns  (logic 0.302ns (16.094%)  route 1.574ns (83.906%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  switch_IBUF[2]_inst/O
                         net (fo=1, routed)           1.404     1.661    cpu/u_regfile/switch_IBUF[2]
    SLICE_X147Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.706 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.170     1.876    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.290ns (15.450%)  route 1.587ns (84.550%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA7                                               0.000     0.000 f  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    AA7                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           1.462     1.707    cpu/u_regfile/switch_IBUF[1]
    SLICE_X147Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.752 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.125     1.877    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.888ns  (logic 0.302ns (15.985%)  route 1.586ns (84.015%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  switch_IBUF[2]_inst/O
                         net (fo=1, routed)           1.404     1.661    cpu/u_regfile/switch_IBUF[2]
    SLICE_X147Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.706 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.183     1.888    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/CLK

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.290ns (15.097%)  route 1.631ns (84.903%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA7                                               0.000     0.000 f  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    AA7                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           1.462     1.707    cpu/u_regfile/switch_IBUF[1]
    SLICE_X147Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.752 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.169     1.921    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.963ns  (logic 0.306ns (15.568%)  route 1.657ns (84.432%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 f  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    AB6                  IBUF (Prop_ibuf_I_O)         0.261     0.261 f  switch_IBUF[3]_inst/O
                         net (fo=1, routed)           1.534     1.794    cpu/u_regfile/switch_IBUF[3]
    SLICE_X147Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.124     1.963    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.972ns  (logic 0.292ns (14.832%)  route 1.679ns (85.168%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    Y6                   IBUF (Prop_ibuf_I_O)         0.247     0.247 f  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           1.556     1.803    cpu/u_regfile/switch_IBUF[0]
    SLICE_X147Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.848 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.123     1.972    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X148Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.061ns  (logic 0.306ns (14.828%)  route 1.755ns (85.172%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 f  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    AB6                  IBUF (Prop_ibuf_I_O)         0.261     0.261 f  switch_IBUF[3]_inst/O
                         net (fo=1, routed)           1.534     1.794    cpu/u_regfile/switch_IBUF[3]
    SLICE_X147Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.222     2.061    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.068ns  (logic 0.292ns (14.143%)  route 1.775ns (85.857%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    Y6                   IBUF (Prop_ibuf_I_O)         0.247     0.247 f  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           1.556     1.803    cpu/u_regfile/switch_IBUF[0]
    SLICE_X147Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.848 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.219     2.068    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.887    -0.264    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X150Y135       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.505ns  (logic 0.342ns (7.597%)  route 4.163ns (92.403%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD24                                              0.000     0.000 f  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    AD24                 IBUF (Prop_ibuf_I_O)         0.297     0.297 f  switch_IBUF[6]_inst/O
                         net (fo=1, routed)           4.035     4.332    cpu/u_regfile/switch_IBUF[6]
    SLICE_X147Y136       LUT6 (Prop_lut6_I5_O)        0.045     4.377 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.128     4.505    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X148Y137       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=143, routed)         0.888    -0.263    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X148Y137       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK





