
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DEC.vhd
Options:    -m -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-25pc/pi -b DEC.vhd -u DEC4X10.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Mon Dec 09 09:03:02 2024

Library 'work' => directory 'lc22v10'
Linking 'C:\Program Files (x86)\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Program Files (x86)\Cypress\Warp\lib\ieee\work'
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Mon Dec 09 09:03:02 2024

Linking 'C:\Program Files (x86)\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Mon Dec 09 09:03:02 2024

Linking 'C:\Program Files (x86)\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------
Created 14 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (09:03:03)

Input File(s): DEC.pla
Device       : C22V10
Package      : palce22v10-25pc/pi
ReportFile   : DEC.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (09:03:03)

Messages:
  Information: Optimizing logic using best output polarity for signals:
         d(0) d(1) d(2) d(3) d(4) d(5) d(6) d(7) d(8) d(9)



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (09:03:03)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (09:03:03)
</CYPRESSTAG>

    /d(0) =
          /e(0) * e(1) * e(2) * e(3) 
        + /e(1) * e(2) * /e(3) 
        + e(1) * /e(2) * /e(3) 
        + /e(0) * /e(2) * /e(3) 

    /d(1) =
          e(1) * /e(2) * /e(3) 
        + /e(0) * e(1) * e(2) 
        + /e(0) * /e(3) 

    /d(2) =
          /e(0) * e(1) * e(2) * e(3) 
        + e(1) * /e(2) * /e(3) 
        + e(0) * e(1) * /e(3) 
        + /e(0) * /e(1) * /e(3) 

    /d(3) =
          /e(0) * e(1) * e(2) * e(3) 
        + e(1) * /e(2) * /e(3) 
        + /e(0) * /e(1) * /e(3) 
        + /e(0) * /e(1) * /e(2) 

    /d(4) =
          /e(0) * e(1) * e(2) * e(3) 
        + e(0) * /e(1) * /e(2) * e(3) 
        + e(1) * /e(2) * /e(3) 
        + /e(0) * /e(1) * /e(3) 

    /d(5) =
          /e(0) * e(1) * e(3) 
        + /e(0) * /e(1) * /e(3) 
        + e(1) * /e(2) * /e(3) 

    /d(6) =
          /e(0) * e(1) * e(2) * e(3) 
        + /e(0) * /e(1) * /e(3) 
        + e(1) * /e(2) * /e(3) 
        + e(0) * e(1) * /e(2) 

    /d(7) =
          /e(0) * /e(1) * /e(3) 
        + e(1) * /e(2) * /e(3) 
        + /e(0) * e(2) * e(3) 

    /d(8) =
          /e(0) * e(1) * e(2) * e(3) 
        + e(0) * /e(1) * e(2) * e(3) 
        + /e(0) * /e(1) * /e(3) 
        + e(1) * /e(2) * /e(3) 

    /d(9) =
          /e(0) * e(1) * e(2) * e(3) 
        + /e(0) * /e(1) * /e(3) 
        + /e(2) * /e(3) 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (09:03:03)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (09:03:03)
</CYPRESSTAG>
Messages:
  Information: All signals pre-placed in user design.


                                 C22V10
                 __________________________________________
           e(0) =| 1|                                  |24|* not used       
           e(1) =| 2|                                  |23|= d(0)           
           e(2) =| 3|                                  |22|= d(1)           
           e(3) =| 4|                                  |21|= d(2)           
       not used *| 5|                                  |20|= d(3)           
       not used *| 6|                                  |19|= d(4)           
       not used *| 7|                                  |18|= d(5)           
       not used *| 8|                                  |17|= d(6)           
       not used *| 9|                                  |16|= d(7)           
       not used *|10|                                  |15|= d(8)           
       not used *|11|                                  |14|= d(9)           
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
  Information: Checking for duplicate NODE logic.
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (09:03:03)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    3  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |   10  |   10  |
                 ______________________________________
                                          14  /   22   = 63  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  d(9)            |   3  |   8  |
                 | 15  |  d(8)            |   4  |  10  |
                 | 16  |  d(7)            |   3  |  12  |
                 | 17  |  d(6)            |   4  |  14  |
                 | 18  |  d(5)            |   3  |  16  |
                 | 19  |  d(4)            |   4  |  16  |
                 | 20  |  d(3)            |   4  |  14  |
                 | 21  |  d(2)            |   4  |  12  |
                 | 22  |  d(1)            |   3  |  10  |
                 | 23  |  d(0)            |   4  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             36  / 121   = 29  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (09:03:03)

Messages:
  Information: Output file 'DEC.pin' created.
  Information: Output file 'DEC.jed' created.

  Usercode:    
  Checksum:    F934



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 09:03:03
