{
	"author": ["Daniele Rossi", "N. Timoncini", "M. Spica", "Cecilia Metra"],
	"booktitle": "DATE",
	"crossref": "conf/date/2011",
	"dblpkey": "conf/date/RossiTSM11",
	"ee": "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5763257",
	"pages": "1620-1625",
	"publisher": "IEEE",
	"stemmed": ["error", "correct", "code", "analysi", "for", "cach", "memori", "high", "reliabl", "and", "perform"],
	"tag": ["analysis", "fault", "memory management", "performance"],
	"title": "Error correcting code analysis for cache memory high reliability and performance",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2011
}