/* Generated by CIL v. 1.7.3 */
/* print_CIL_Input is false */

#line 212 "/usr/lib/gcc/x86_64-linux-gnu/4.8/include/stddef.h"
typedef unsigned long size_t;
#line 131 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef long __off_t;
#line 132 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef long __off64_t;
#line 44 "/usr/include/stdio.h"
struct _IO_FILE;
#line 48 "/usr/include/stdio.h"
typedef struct _IO_FILE FILE;
#line 154 "/usr/include/libio.h"
typedef void _IO_lock_t;
#line 160 "/usr/include/libio.h"
struct _IO_marker {
   struct _IO_marker *_next ;
   struct _IO_FILE *_sbuf ;
   int _pos ;
};
#line 245 "/usr/include/libio.h"
struct _IO_FILE {
   int _flags ;
   char *_IO_read_ptr ;
   char *_IO_read_end ;
   char *_IO_read_base ;
   char *_IO_write_base ;
   char *_IO_write_ptr ;
   char *_IO_write_end ;
   char *_IO_buf_base ;
   char *_IO_buf_end ;
   char *_IO_save_base ;
   char *_IO_backup_base ;
   char *_IO_save_end ;
   struct _IO_marker *_markers ;
   struct _IO_FILE *_chain ;
   int _fileno ;
   int _flags2 ;
   __off_t _old_offset ;
   unsigned short _cur_column ;
   signed char _vtable_offset ;
   char _shortbuf[1] ;
   _IO_lock_t *_lock ;
   __off64_t _offset ;
   void *__pad1 ;
   void *__pad2 ;
   void *__pad3 ;
   void *__pad4 ;
   size_t __pad5 ;
   int _mode ;
   char _unused2[(15UL * sizeof(int ) - 4UL * sizeof(void *)) - sizeof(size_t )] ;
};
#line 49 "/usr/include/stdint.h"
typedef unsigned short uint16_t;
#line 51 "/usr/include/stdint.h"
typedef unsigned int uint32_t;
#line 133 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.h"
struct hashed_strarray {
   int highest_index ;
   uint32_t *bin_offsets ;
   uint16_t *index_to_bin ;
   char **bin_strings ;
   int *bin_len ;
   int num_bins ;
};
#line 146 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.h"
typedef uint16_t str16_t;
#line 41 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.h"
struct xc_major_info {
   int flags ;
   int minors ;
};
#line 51 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.h"
struct xc_type2_info {
   int flags ;
   int val ;
};
#line 79 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.h"
struct xc_die {
   int idcode ;
   int num_rows ;
   char const   *left_wiring ;
   char const   *right_wiring ;
   char const   *major_str ;
   int num_majors ;
   struct xc_major_info majors[400] ;
   int num_type2 ;
   struct xc_type2_info type2[2000] ;
   int mcb_ypos ;
   int num_mui ;
   int mui_pos[32] ;
   int sel_logicin[16] ;
};
#line 100
enum xc6_pkg {
    TQG144 = 0,
    FTG256 = 1,
    CSG324 = 2,
    FGG484 = 3
} ;
#line 103 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.h"
struct xc6_pkg_info {
   enum xc6_pkg pkg ;
   int num_gclk_pins ;
   char const   *gclk_pin[32] ;
   int gclk_type2_o[32] ;
};
#line 235 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.h"
struct xc6_routing_bitpos {
   int from ;
   int to ;
   int bidir ;
   int minor ;
   int two_bits_o ;
   int two_bits_val ;
   int one_bit_o ;
};
#line 21 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
struct fpga_tile;
#line 21
struct fpga_net;
#line 21 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
struct fpga_model {
   int rc ;
   struct xc_die  const  *die ;
   struct xc6_pkg_info  const  *pkg ;
   int x_width ;
   int y_height ;
   int center_x ;
   int center_y ;
   int left_gclk_sep_x ;
   int right_gclk_sep_x ;
   int x_major[512] ;
   struct xc6_routing_bitpos *sw_bitpos ;
   int num_bitpos ;
   struct fpga_tile *tiles ;
   struct hashed_strarray str ;
   int nets_array_size ;
   int highest_used_net ;
   struct fpga_net *nets ;
   char const   **tmp_str ;
};
#line 57
enum fpga_tile_type {
    NA = 0,
    ROUTING = 1,
    ROUTING_BRK = 2,
    ROUTING_VIA = 3,
    HCLK_ROUTING_XM = 4,
    HCLK_ROUTING_XL = 5,
    HCLK_LOGIC_XM = 6,
    HCLK_LOGIC_XL = 7,
    LOGIC_XM = 8,
    LOGIC_XL = 9,
    REGH_ROUTING_XM = 10,
    REGH_ROUTING_XL = 11,
    REGH_LOGIC_XM = 12,
    REGH_LOGIC_XL = 13,
    BRAM_ROUTING = 14,
    BRAM_ROUTING_BRK = 15,
    BRAM = 16,
    BRAM_ROUTING_TERM_T = 17,
    BRAM_ROUTING_TERM_B = 18,
    BRAM_ROUTING_VIA_TERM_T = 19,
    BRAM_ROUTING_VIA_TERM_B = 20,
    BRAM_TERM_LT = 21,
    BRAM_TERM_RT = 22,
    BRAM_TERM_LB = 23,
    BRAM_TERM_RB = 24,
    HCLK_BRAM_ROUTING = 25,
    HCLK_BRAM_ROUTING_VIA = 26,
    HCLK_BRAM = 27,
    REGH_BRAM_ROUTING = 28,
    REGH_BRAM_ROUTING_VIA = 29,
    REGH_BRAM_L = 30,
    REGH_BRAM_R = 31,
    MACC = 32,
    HCLK_MACC_ROUTING = 33,
    HCLK_MACC_ROUTING_VIA = 34,
    HCLK_MACC = 35,
    REGH_MACC_ROUTING = 36,
    REGH_MACC_ROUTING_VIA = 37,
    REGH_MACC_L = 38,
    PLL_T = 39,
    DCM_T = 40,
    PLL_B = 41,
    DCM_B = 42,
    REG_T = 43,
    REG_TERM_T = 44,
    REG_TERM_B = 45,
    REG_B = 46,
    REGV_TERM_T = 47,
    REGV_TERM_B = 48,
    HCLK_REGV = 49,
    REGV = 50,
    REGV_BRK = 51,
    REGV_T = 52,
    REGV_B = 53,
    REGV_MIDBUF_T = 54,
    REGV_HCLKBUF_T = 55,
    REGV_HCLKBUF_B = 56,
    REGV_MIDBUF_B = 57,
    REGC_ROUTING = 58,
    REGC_LOGIC = 59,
    REGC_CMT = 60,
    CENTER = 61,
    IO_T = 62,
    IO_B = 63,
    IO_TERM_T = 64,
    IO_TERM_B = 65,
    IO_ROUTING = 66,
    IO_LOGIC_TERM_T = 67,
    IO_LOGIC_TERM_B = 68,
    IO_OUTER_T = 69,
    IO_INNER_T = 70,
    IO_OUTER_B = 71,
    IO_INNER_B = 72,
    IO_BUFPLL_TERM_T = 73,
    IO_LOGIC_REG_TERM_T = 74,
    IO_BUFPLL_TERM_B = 75,
    IO_LOGIC_REG_TERM_B = 76,
    LOGIC_ROUTING_TERM_B = 77,
    LOGIC_NOIO_TERM_B = 78,
    MACC_ROUTING_TERM_T = 79,
    MACC_ROUTING_TERM_B = 80,
    MACC_VIA_TERM_T = 81,
    MACC_TERM_TL = 82,
    MACC_TERM_TR = 83,
    MACC_TERM_BL = 84,
    MACC_TERM_BR = 85,
    ROUTING_VIA_REGC = 86,
    ROUTING_VIA_IO = 87,
    ROUTING_VIA_IO_DCM = 88,
    ROUTING_VIA_CARRY = 89,
    CORNER_TERM_L = 90,
    CORNER_TERM_R = 91,
    IO_TERM_L_UPPER_TOP = 92,
    IO_TERM_L_UPPER_BOT = 93,
    IO_TERM_L_LOWER_TOP = 94,
    IO_TERM_L_LOWER_BOT = 95,
    IO_TERM_R_UPPER_TOP = 96,
    IO_TERM_R_UPPER_BOT = 97,
    IO_TERM_R_LOWER_TOP = 98,
    IO_TERM_R_LOWER_BOT = 99,
    IO_TERM_L = 100,
    IO_TERM_R = 101,
    HCLK_TERM_L = 102,
    HCLK_TERM_R = 103,
    REGH_IO_TERM_L = 104,
    REGH_IO_TERM_R = 105,
    REG_L = 106,
    REG_R = 107,
    IO_PCI_L = 108,
    IO_PCI_R = 109,
    IO_RDY_L = 110,
    IO_RDY_R = 111,
    IO_L = 112,
    IO_R = 113,
    IO_PCI_CONN_L = 114,
    IO_PCI_CONN_R = 115,
    CORNER_TERM_T = 116,
    CORNER_TERM_B = 117,
    ROUTING_IO_L = 118,
    HCLK_ROUTING_IO_L = 119,
    HCLK_ROUTING_IO_R = 120,
    REGH_ROUTING_IO_L = 121,
    REGH_ROUTING_IO_R = 122,
    ROUTING_IO_L_BRK = 123,
    ROUTING_GCLK = 124,
    REGH_IO_L = 125,
    REGH_IO_R = 126,
    REGH_MCB = 127,
    HCLK_MCB = 128,
    ROUTING_IO_VIA_L = 129,
    ROUTING_IO_VIA_R = 130,
    ROUTING_IO_PCI_CE_L = 131,
    ROUTING_IO_PCI_CE_R = 132,
    CORNER_TL = 133,
    CORNER_BL = 134,
    CORNER_TR_UPPER = 135,
    CORNER_TR_LOWER = 136,
    CORNER_BR_UPPER = 137,
    CORNER_BR_LOWER = 138,
    HCLK_IO_TOP_UP_L = 139,
    HCLK_IO_TOP_UP_R = 140,
    HCLK_IO_TOP_SPLIT_L = 141,
    HCLK_IO_TOP_SPLIT_R = 142,
    HCLK_IO_TOP_DN_L = 143,
    HCLK_IO_TOP_DN_R = 144,
    HCLK_IO_BOT_UP_L = 145,
    HCLK_IO_BOT_UP_R = 146,
    HCLK_IO_BOT_SPLIT_L = 147,
    HCLK_IO_BOT_SPLIT_R = 148,
    HCLK_IO_BOT_DN_L = 149,
    HCLK_IO_BOT_DN_R = 150
} ;
#line 319
enum fpgadev_type {
    DEV_NONE = 0,
    DEV_LOGIC = 1,
    DEV_TIEOFF = 2,
    DEV_MACC = 3,
    DEV_IOB = 4,
    DEV_ILOGIC = 5,
    DEV_OLOGIC = 6,
    DEV_IODELAY = 7,
    DEV_BRAM16 = 8,
    DEV_BRAM8 = 9,
    DEV_BUFH = 10,
    DEV_BUFIO = 11,
    DEV_BUFIO_FB = 12,
    DEV_BUFPLL = 13,
    DEV_BUFPLL_MCB = 14,
    DEV_BUFGMUX = 15,
    DEV_BSCAN = 16,
    DEV_DCM = 17,
    DEV_PLL = 18,
    DEV_ICAP = 19,
    DEV_POST_CRC_INTERNAL = 20,
    DEV_STARTUP = 21,
    DEV_SLAVE_SPI = 22,
    DEV_SUSPEND_SYNC = 23,
    DEV_OCT_CALIBRATE = 24,
    DEV_SPI_ACCESS = 25,
    DEV_DNA = 26,
    DEV_PMV = 27,
    DEV_PCILOGIC_SE = 28,
    DEV_MCB = 29
} ;
#line 430 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
struct fpgadev_logic_a2d {
   int out_used ;
   char *lut6 ;
   char *lut5 ;
   int ff_mux ;
   int ff_srinit ;
   int ff5_srinit ;
   int out_mux ;
   int ff ;
   int cy0 ;
};
#line 443 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
struct fpgadev_logic {
   struct fpgadev_logic_a2d a2d[4] ;
   int clk_inv ;
   int sync_attr ;
   int ce_used ;
   int sr_used ;
   int we_mux ;
   int cout_used ;
   int precyinit ;
};
#line 460 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
typedef char IOSTANDARD[32];
#line 491 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
struct fpgadev_iob {
   IOSTANDARD istandard ;
   IOSTANDARD ostandard ;
   int bypass_mux ;
   int I_mux ;
   int drive_strength ;
   int slew ;
   int O_used ;
   int suspend ;
   int in_term ;
   int out_term ;
};
#line 513 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
struct fpgadev_bufgmux {
   int clk ;
   int disable_attr ;
   int s_inv ;
};
#line 527 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
struct fpgadev_bufio {
   int divide ;
   int divide_bypass ;
   int i_inv ;
};
#line 540 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
struct fpgadev_bscan {
   int jtag_chain ;
   int jtag_test ;
};
#line 677 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
typedef int pinw_idx_t;
#line 683 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
union __anonunion_u_55 {
   struct fpgadev_logic logic ;
   struct fpgadev_iob iob ;
   struct fpgadev_bufgmux bufgmux ;
   struct fpgadev_bufio bufio ;
   struct fpgadev_bscan bscan ;
};
#line 683 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
struct fpga_device {
   enum fpgadev_type type ;
   int subtype ;
   int instantiated ;
   int num_pinw_total ;
   int num_pinw_in ;
   str16_t *pinw ;
   int pinw_req_total ;
   int pinw_req_in ;
   pinw_idx_t *pinw_req_for_cfg ;
   union __anonunion_u_55 u ;
};
#line 733 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
struct fpga_tile {
   enum fpga_tile_type type ;
   int flags ;
   int num_devs ;
   struct fpga_device *devs ;
   int num_conn_point_names ;
   uint16_t *conn_point_names ;
   int num_conn_point_dests ;
   uint16_t *conn_point_dests ;
   int num_switches ;
   uint32_t *switches ;
};
#line 347 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
typedef int dev_idx_t;
#line 348 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
typedef int dev_type_idx_t;
#line 8 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.h"
typedef int net_idx_t;
#line 133 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.h"
typedef int swidx_t;
#line 141 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.h"
struct sw_set {
   swidx_t sw[128] ;
   int len ;
};
#line 209 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.h"
struct sw_chain {
   struct fpga_model *model ;
   int y ;
   int x ;
   int from_to ;
   int max_depth ;
   net_idx_t exclusive_net ;
   swidx_t *block_list ;
   int block_list_len ;
   struct sw_set set ;
   int first_round ;
   swidx_t *internal_block_list ;
};
#line 255 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.h"
struct sw_conns {
   struct sw_chain chain ;
   int connpt_dest_start ;
   int num_dests ;
   int dest_i ;
   int dest_y ;
   int dest_x ;
   str16_t dest_str_i ;
};
#line 291 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.h"
struct switch_to_yx {
   int yx_req ;
   int flags ;
   struct fpga_model *model ;
   int y ;
   int x ;
   str16_t start_switch ;
   int from_to ;
   net_idx_t exclusive_net ;
   struct sw_set set ;
   int dest_y ;
   int dest_x ;
   str16_t dest_connpt ;
};
#line 313 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.h"
struct switch_to_yx_l2 {
   struct switch_to_yx l1 ;
   struct sw_set l2_set ;
   int l2_y ;
   int l2_x ;
};
#line 333 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.h"
struct switch_to_rel {
   struct fpga_model *model ;
   int start_y ;
   int start_x ;
   str16_t start_switch ;
   int from_to ;
   int flags ;
   int rel_y ;
   int rel_x ;
   str16_t target_connpt ;
   struct sw_set set ;
   int dest_y ;
   int dest_x ;
   str16_t dest_connpt ;
};
#line 371 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.h"
struct net_el {
   uint16_t y ;
   uint16_t x ;
   uint16_t idx ;
   uint16_t dev_idx ;
};
#line 382 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.h"
struct fpga_net {
   int len ;
   struct net_el el[128] ;
};
#line 17 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
struct iob_site {
   int xy ;
   char const   *name[4] ;
};
#line 40 "/usr/lib/gcc/x86_64-linux-gnu/4.8/include/stdarg.h"
typedef __builtin_va_list __gnuc_va_list;
#line 98 "/usr/lib/gcc/x86_64-linux-gnu/4.8/include/stdarg.h"
typedef __gnuc_va_list va_list;
#line 172 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef long __ssize_t;
#line 102 "/usr/include/stdio.h"
typedef __ssize_t ssize_t;
#line 48 "/usr/include/stdint.h"
typedef unsigned char uint8_t;
#line 55 "/usr/include/stdint.h"
typedef unsigned long uint64_t;
#line 56 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.h"
struct _cfg_atom {
   int must_0[33] ;
   int must_1[33] ;
   char const   *str ;
   int flag ;
};
#line 56 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.h"
typedef struct _cfg_atom cfg_atom_t;
#line 220 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
struct _minterm_entry {
   char a[6] ;
   int merged ;
};
#line 220 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
typedef struct _minterm_entry minterm_entry;
#line 214 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.h"
enum major_type {
    MAJ_ZERO = 0,
    MAJ_LEFT = 1,
    MAJ_RIGHT = 2,
    MAJ_CENTER = 3,
    MAJ_LOGIC_XM = 4,
    MAJ_LOGIC_XL = 5,
    MAJ_BRAM = 6,
    MAJ_MACC = 7
} ;
#line 969 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
enum extra_wires {
    NO_WIRE = 0,
    UNDEF = 100,
    FAN_B = 101,
    GFAN0 = 102,
    GFAN1 = 103,
    CLK0 = 104,
    CLK1 = 105,
    SR0 = 106,
    SR1 = 107,
    LOGICIN20 = 108,
    LOGICIN21 = 109,
    LOGICIN44 = 110,
    LOGICIN52 = 111,
    LOGICIN_N21 = 112,
    LOGICIN_N28 = 113,
    LOGICIN_N52 = 114,
    LOGICIN_N60 = 115,
    LOGICIN_S20 = 116,
    LOGICIN_S36 = 117,
    LOGICIN_S44 = 118,
    LOGICIN_S62 = 119,
    IOCE = 120,
    IOCLK = 121,
    PLLCE = 122,
    PLLCLK = 123,
    CKPIN = 124,
    CLK_FEEDBACK = 125,
    CLK_INDIRECT = 126,
    CFB0 = 127,
    CFB1 = 128,
    CFB2 = 129,
    CFB3 = 130,
    CFB4 = 131,
    CFB5 = 132,
    CFB6 = 133,
    CFB7 = 134,
    CFB8 = 135,
    CFB9 = 136,
    CFB10 = 137,
    CFB11 = 138,
    CFB12 = 139,
    CFB13 = 140,
    CFB14 = 141,
    CFB15 = 142,
    DFB0 = 143,
    DFB1 = 144,
    DFB2 = 145,
    DFB3 = 146,
    DFB4 = 147,
    DFB5 = 148,
    DFB6 = 149,
    DFB7 = 150,
    CLKPIN0 = 151,
    CLKPIN1 = 152,
    CLKPIN2 = 153,
    CLKPIN3 = 154,
    CLKPIN4 = 155,
    CLKPIN5 = 156,
    CLKPIN6 = 157,
    CLKPIN7 = 158,
    DQSN0 = 159,
    DQSN1 = 160,
    DQSN2 = 161,
    DQSN3 = 162,
    DQSP0 = 163,
    DQSP1 = 164,
    DQSP2 = 165,
    DQSP3 = 166,
    VCC_WIRE = 167,
    GND_WIRE = 168,
    GCLK0 = 169,
    GCLK1 = 170,
    GCLK2 = 171,
    GCLK3 = 172,
    GCLK4 = 173,
    GCLK5 = 174,
    GCLK6 = 175,
    GCLK7 = 176,
    GCLK8 = 177,
    GCLK9 = 178,
    GCLK10 = 179,
    GCLK11 = 180,
    GCLK12 = 181,
    GCLK13 = 182,
    GCLK14 = 183,
    GCLK15 = 184,
    LOGICOUT_B0 = 185,
    LOGICOUT_B1 = 186,
    LOGICOUT_B2 = 187,
    LOGICOUT_B3 = 188,
    LOGICOUT_B4 = 189,
    LOGICOUT_B5 = 190,
    LOGICOUT_B6 = 191,
    LOGICOUT_B7 = 192,
    LOGICOUT_B8 = 193,
    LOGICOUT_B9 = 194,
    LOGICOUT_B10 = 195,
    LOGICOUT_B11 = 196,
    LOGICOUT_B12 = 197,
    LOGICOUT_B13 = 198,
    LOGICOUT_B14 = 199,
    LOGICOUT_B15 = 200,
    LOGICOUT_B16 = 201,
    LOGICOUT_B17 = 202,
    LOGICOUT_B18 = 203,
    LOGICOUT_B19 = 204,
    LOGICOUT_B20 = 205,
    LOGICOUT_B21 = 206,
    LOGICOUT_B22 = 207,
    LOGICOUT_B23 = 208,
    LOGICIN_B0 = 209,
    LOGICIN_B1 = 210,
    LOGICIN_B2 = 211,
    LOGICIN_B3 = 212,
    LOGICIN_B4 = 213,
    LOGICIN_B5 = 214,
    LOGICIN_B6 = 215,
    LOGICIN_B7 = 216,
    LOGICIN_B8 = 217,
    LOGICIN_B9 = 218,
    LOGICIN_B10 = 219,
    LOGICIN_B11 = 220,
    LOGICIN_B12 = 221,
    LOGICIN_B13 = 222,
    LOGICIN_B14 = 223,
    LOGICIN_B15 = 224,
    LOGICIN_B16 = 225,
    LOGICIN_B17 = 226,
    LOGICIN_B18 = 227,
    LOGICIN_B19 = 228,
    LOGICIN_B20 = 229,
    LOGICIN_B21 = 230,
    LOGICIN_B22 = 231,
    LOGICIN_B23 = 232,
    LOGICIN_B24 = 233,
    LOGICIN_B25 = 234,
    LOGICIN_B26 = 235,
    LOGICIN_B27 = 236,
    LOGICIN_B28 = 237,
    LOGICIN_B29 = 238,
    LOGICIN_B30 = 239,
    LOGICIN_B31 = 240,
    LOGICIN_B32 = 241,
    LOGICIN_B33 = 242,
    LOGICIN_B34 = 243,
    LOGICIN_B35 = 244,
    LOGICIN_B36 = 245,
    LOGICIN_B37 = 246,
    LOGICIN_B38 = 247,
    LOGICIN_B39 = 248,
    LOGICIN_B40 = 249,
    LOGICIN_B41 = 250,
    LOGICIN_B42 = 251,
    LOGICIN_B43 = 252,
    LOGICIN_B44 = 253,
    LOGICIN_B45 = 254,
    LOGICIN_B46 = 255,
    LOGICIN_B47 = 256,
    LOGICIN_B48 = 257,
    LOGICIN_B49 = 258,
    LOGICIN_B50 = 259,
    LOGICIN_B51 = 260,
    LOGICIN_B52 = 261,
    LOGICIN_B53 = 262,
    LOGICIN_B54 = 263,
    LOGICIN_B55 = 264,
    LOGICIN_B56 = 265,
    LOGICIN_B57 = 266,
    LOGICIN_B58 = 267,
    LOGICIN_B59 = 268,
    LOGICIN_B60 = 269,
    LOGICIN_B61 = 270,
    LOGICIN_B62 = 271,
    DW = 500,
    DW_LAST = 1499,
    LW = 1500,
    LW_LAST = 1999,
    BW = 2000,
    BW_LAST = 2999,
    MW = 3000,
    MW_LAST = 3499
} ;
#line 511 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
struct sw_mip_src {
   int minor ;
   int m0_sw_to ;
   int m0_two_bits_o ;
   int m0_two_bits_val ;
   int m0_one_bit_start ;
   int m1_sw_to ;
   int m1_two_bits_o ;
   int m1_two_bits_val ;
   int m1_one_bit_start ;
   int from_w[6] ;
};
#line 859 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
enum logicin_wire {
    X_A1 = 0,
    X_A2 = 1,
    X_A3 = 2,
    X_A4 = 3,
    X_A5 = 4,
    X_A6 = 5,
    X_AX = 6,
    X_B1 = 7,
    X_B2 = 8,
    X_B3 = 9,
    X_B4 = 10,
    X_B5 = 11,
    X_B6 = 12,
    X_BX = 13,
    X_C1 = 14,
    X_C2 = 15,
    X_C3 = 16,
    X_C4 = 17,
    X_C5 = 18,
    X_C6 = 19,
    X_CE = 20,
    X_CX = 21,
    X_D1 = 22,
    X_D2 = 23,
    X_D3 = 24,
    X_D4 = 25,
    X_D5 = 26,
    X_D6 = 27,
    X_DX = 28,
    M_A1 = 29,
    M_A2 = 30,
    M_A3 = 31,
    M_A4 = 32,
    M_A5 = 33,
    M_A6 = 34,
    M_AX = 35,
    M_AI = 36,
    M_B1 = 37,
    M_B2 = 38,
    M_B3 = 39,
    M_B4 = 40,
    M_B5 = 41,
    M_B6 = 42,
    M_BX = 43,
    M_BI = 44,
    M_C1 = 45,
    M_C2 = 46,
    M_C3 = 47,
    M_C4 = 48,
    M_C5 = 49,
    M_C6 = 50,
    M_CE = 51,
    M_CX = 52,
    M_CI = 53,
    M_D1 = 54,
    M_D2 = 55,
    M_D3 = 56,
    M_D4 = 57,
    M_D5 = 58,
    M_D6 = 59,
    M_DX = 60,
    M_DI = 61,
    M_WE = 62
} ;
#line 873
enum logicout_wire {
    X_A = 0,
    X_AMUX = 1,
    X_AQ = 2,
    X_B = 3,
    X_BMUX = 4,
    X_BQ = 5,
    X_C = 6,
    X_CMUX = 7,
    X_CQ = 8,
    X_D = 9,
    X_DMUX = 10,
    X_DQ = 11,
    M_A = 12,
    M_AMUX = 13,
    M_AQ = 14,
    M_B = 15,
    M_BMUX = 16,
    M_BQ = 17,
    M_C = 18,
    M_CMUX = 19,
    M_CQ = 20,
    M_D = 21,
    M_DMUX = 22,
    M_DQ = 23
} ;
#line 886
enum wire_type {
    FIRST_LEN1 = 1,
    W_NL1 = 1,
    W_NR1 = 2,
    W_EL1 = 3,
    W_ER1 = 4,
    W_SL1 = 5,
    W_SR1 = 6,
    W_WL1 = 7,
    W_WR1 = 8,
    LAST_LEN1 = 8,
    FIRST_LEN2 = 9,
    W_NN2 = 9,
    W_NE2 = 10,
    W_EE2 = 11,
    W_SE2 = 12,
    W_SS2 = 13,
    W_SW2 = 14,
    W_WW2 = 15,
    W_NW2 = 16,
    LAST_LEN2 = 16,
    FIRST_LEN4 = 17,
    W_NN4 = 17,
    W_NE4 = 18,
    W_EE4 = 19,
    W_SE4 = 20,
    W_SS4 = 21,
    W_SW4 = 22,
    W_WW4 = 23,
    W_NW4 = 24,
    LAST_LEN4 = 24
} ;
#line 837 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
struct seed_data {
   int flags ;
   char const   *str ;
};
#line 1079 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
struct w_yx {
   int y ;
   int x ;
};
#line 1082 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
struct w_net_i {
   enum extra_wires wire ;
   int wire_inc ;
   int num_yx ;
   struct w_yx yx[128] ;
};
#line 1101 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
struct w_point {
   char const   *name ;
   int start_count ;
   int y ;
   int x ;
};
#line 1111 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
struct w_net {
   int last_inc ;
   int num_pts ;
   struct w_point pt[128] ;
};
#line 11 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_ports.c"
enum which_side {
    TOP_S = 0,
    BOTTOM_S = 1,
    RIGHT_S = 2,
    LEFT_S = 3
} ;
#line 66 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit.h"
struct fpga_bits {
   uint8_t *d ;
   int len ;
};
#line 44 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
struct bit_pos {
   int row ;
   int major ;
   int minor ;
   int bit_i ;
};
#line 74 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
struct sw_yxpos {
   int y ;
   int x ;
   swidx_t idx ;
};
#line 83 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
struct extract_state {
   struct fpga_model *model ;
   struct fpga_bits *bits ;
   int num_yx_pos ;
   struct sw_yxpos yx_pos[1024] ;
};
#line 1661 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
struct iologic_sw_pos {
   char const   *to[4] ;
   char const   *from[4] ;
   int minor[4] ;
   int b64[4] ;
};
#line 2337 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
struct str_sw {
   char const   *from_str ;
   char const   *to_str ;
};
#line 9 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit.h"
enum fpga_config_reg {
    CRC = 0,
    FAR_MAJ = 1,
    FAR_MIN = 2,
    FDRI = 3,
    FDRO = 4,
    CMD = 5,
    CTL = 6,
    MASK = 7,
    STAT = 8,
    LOUT = 9,
    COR1 = 10,
    COR2 = 11,
    PWRDN_REG = 12,
    FLR = 13,
    IDCODE = 14,
    CWDT = 15,
    HC_OPT_REG = 16,
    CSBO = 18,
    GENERAL1 = 19,
    GENERAL2 = 20,
    GENERAL3 = 21,
    GENERAL4 = 22,
    GENERAL5 = 23,
    MODE_REG = 24,
    PU_GWE = 25,
    PU_GTS = 26,
    MFWR = 27,
    CCLK_FREQ = 28,
    SEU_OPT = 29,
    EXP_SIGN = 30,
    RDBK_SIGN = 31,
    BOOTSTS = 32,
    EYE_MASK = 33,
    CBC_REG = 34
} ;
#line 46 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit.h"
union __anonunion_u_57 {
   int int_v ;
   int far[2] ;
};
#line 46 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit.h"
struct fpga_config_reg_rw {
   enum fpga_config_reg reg ;
   union __anonunion_u_57 u ;
};
#line 75 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit.h"
struct fpga_config {
   char header_str[4][128] ;
   int num_regs ;
   struct fpga_config_reg_rw reg[256] ;
   int num_regs_before_bits ;
   int idcode_reg ;
   int FLR_reg ;
   struct fpga_bits bits ;
   uint32_t auto_crc ;
};
#line 545 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
struct ramb16_cfg {
   uint8_t byte[64] ;
} __attribute__((__packed__)) ;
#line 545 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
typedef struct ramb16_cfg ramb16_cfg_t;
#line 169 "/usr/include/stdio.h"
extern struct _IO_FILE *stdout ;
#line 144 "/usr/include/string.h"
extern  __attribute__((__nothrow__)) int ( __attribute__((__nonnull__(1,2), __leaf__)) strcmp)(char const   *__s1 ,
                                                                                               char const   *__s2 )  __attribute__((__pure__)) ;
#line 767 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
int fpga_build_model(struct fpga_model *model , int idcode , enum xc6_pkg pkg ) ;
#line 32 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.h"
void printf_version(FILE *f ) ;
#line 33
int printf_tiles(FILE *f , struct fpga_model *model ) ;
#line 34
int printf_devices(FILE *f , struct fpga_model *model , int config_only ) ;
#line 35
int printf_ports(FILE *f , struct fpga_model *model ) ;
#line 36
int printf_conns(FILE *f , struct fpga_model *model ) ;
#line 37
int printf_switches(FILE *f , struct fpga_model *model ) ;
#line 11 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/new_fp.c"
int main(int argc , char **argv ) 
{ 
  struct fpga_model model ;
  int no_conns ;
  int rc ;
  int tmp ;

  {
  {
#line 16
  rc = fpga_build_model(& model, 67113107, (enum xc6_pkg )0);
  }
#line 16
  if (rc) {
#line 17
    goto fail;
  }
#line 19
  no_conns = 0;
#line 20
  if (argc > 1) {
    {
#line 20
    tmp = strcmp((char const   *)*(argv + 1), "--no-conns");
    }
#line 20
    if (! tmp) {
#line 21
      no_conns = 1;
    }
  }
  {
#line 23
  printf_version(stdout);
#line 25
  rc = printf_tiles(stdout, & model);
  }
#line 26
  if (rc) {
#line 26
    goto fail;
  }
  {
#line 28
  rc = printf_devices(stdout, & model, 0);
  }
#line 29
  if (rc) {
#line 29
    goto fail;
  }
  {
#line 31
  rc = printf_ports(stdout, & model);
  }
#line 32
  if (rc) {
#line 32
    goto fail;
  }
#line 34
  if (! no_conns) {
    {
#line 35
    rc = printf_conns(stdout, & model);
    }
#line 36
    if (rc) {
#line 36
      goto fail;
    }
  }
  {
#line 39
  rc = printf_switches(stdout, & model);
  }
#line 40
  if (rc) {
#line 40
    goto fail;
  }
#line 42
  return (0);
  fail: 
#line 44
  return (rc);
}
}
#line 170 "/usr/include/stdio.h"
extern struct _IO_FILE *stderr ;
#line 356
extern int fprintf(FILE * __restrict  __stream , char const   * __restrict  __format 
                   , ...) ;
#line 362
extern int printf(char const   * __restrict  __format  , ...) ;
#line 386
extern  __attribute__((__nothrow__)) int ( /* format attribute */  snprintf)(char * __restrict  __s ,
                                                                             size_t __maxlen ,
                                                                             char const   * __restrict  __format 
                                                                             , ...) ;
#line 46 "/usr/include/string.h"
extern  __attribute__((__nothrow__)) void *( __attribute__((__nonnull__(1,2), __leaf__)) memcpy)(void * __restrict  __dest ,
                                                                                                 void const   * __restrict  __src ,
                                                                                                 size_t __n ) ;
#line 50
extern  __attribute__((__nothrow__)) void *( __attribute__((__nonnull__(1,2), __leaf__)) memmove)(void *__dest ,
                                                                                                  void const   *__src ,
                                                                                                  size_t __n ) ;
#line 66
extern  __attribute__((__nothrow__)) void *( __attribute__((__nonnull__(1), __leaf__)) memset)(void *__s ,
                                                                                               int __c ,
                                                                                               size_t __n ) ;
#line 129
extern  __attribute__((__nothrow__)) char *( __attribute__((__nonnull__(1,2), __leaf__)) strcpy)(char * __restrict  __dest ,
                                                                                                 char const   * __restrict  __src ) ;
#line 399
extern  __attribute__((__nothrow__)) size_t ( __attribute__((__nonnull__(1), __leaf__)) strlen)(char const   *__s )  __attribute__((__pure__)) ;
#line 466 "/usr/include/stdlib.h"
extern  __attribute__((__nothrow__)) void *( __attribute__((__leaf__)) malloc)(size_t __size )  __attribute__((__malloc__)) ;
#line 480
extern  __attribute__((__nothrow__)) void *( __attribute__((__warn_unused_result__,
__leaf__)) realloc)(void *__ptr , size_t __size ) ;
#line 483
extern  __attribute__((__nothrow__)) void ( __attribute__((__leaf__)) free)(void *__ptr ) ;
#line 775
extern  __attribute__((__nothrow__)) int ( __attribute__((__leaf__)) abs)(int __x )  __attribute__((__const__)) ;
#line 117 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.h"
int str_cmp(char const   *a , int a_len , char const   *b , int b_len ) ;
#line 151
char const   *strarray_lookup(struct hashed_strarray *array , int idx ) ;
#line 155
int strarray_find(struct hashed_strarray *array , char const   *str___1 ) ;
#line 299 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
int is_atyx(int check , struct fpga_model *model , int y , int x ) ;
#line 313
int y_to_hclk(int y , struct fpga_model *model ) ;
#line 315
int regular_row_up(int y , struct fpga_model *model ) ;
#line 800
int has_device_type(struct fpga_model *model , int y , int x , int dev , int subtype ) ;
#line 11 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.h"
char const   *fpga_enum_iob(struct fpga_model *model , int enum_idx , int *y , int *x ,
                            dev_type_idx_t *type_idx ) ;
#line 13
int fpga_find_iob(struct fpga_model *model , char const   *sitename , int *y , int *x ,
                  dev_type_idx_t *idx ) ;
#line 15
char const   *fpga_iob_sitename(struct fpga_model *model , int y , int x , dev_type_idx_t idx ) ;
#line 26
int fdev_enum(struct fpga_model *model , enum fpgadev_type type , int enum_i , int *y ,
              int *x , int *type_idx ) ;
#line 29
char const   *fdev_type2str(enum fpgadev_type type ) ;
#line 30
enum fpgadev_type fdev_str2type(char const   *str___1 , int len ) ;
#line 33
struct fpga_device *fdev_p(struct fpga_model *model , int y , int x , enum fpgadev_type type ,
                           dev_type_idx_t type_idx ) ;
#line 37
dev_idx_t fpga_dev_idx(struct fpga_model *model , int y , int x , enum fpgadev_type type ,
                       dev_type_idx_t type_idx ) ;
#line 42
dev_type_idx_t fdev_typeidx(struct fpga_model *model , int y , int x , dev_idx_t dev_idx ) ;
#line 46
pinw_idx_t fdev_pinw_str2idx(int devtype , char const   *str___1 , int len ) ;
#line 48
char const   *fdev_pinw_idx2str(int devtype , pinw_idx_t idx ) ;
#line 53
char const   *fdev_logic_pinstr(pinw_idx_t idx , int ld1_type ) ;
#line 54
str16_t fdev_logic_pinstr_i(struct fpga_model *model , pinw_idx_t idx , int ld1_type ) ;
#line 56
int fdev_logic_setconf(struct fpga_model *model , int y , int x , int type_idx , struct fpgadev_logic  const  *logic_cfg ) ;
#line 60
int fdev_logic_a2d_out_used(struct fpga_model *model , int y , int x , int type_idx ,
                            int lut_a2d , int used ) ;
#line 63
int fdev_logic_a2d_lut(struct fpga_model *model , int y , int x , int type_idx , int lut_a2d ,
                       int lut_5or6 , char const   *lut_str , int lut_len ) ;
#line 66
int fdev_logic_a2d_ff(struct fpga_model *model , int y , int x , int type_idx , int lut_a2d ,
                      int ff_mux , int srinit ) ;
#line 68
int fdev_logic_a2d_ff5_srinit(struct fpga_model *model , int y , int x , int type_idx ,
                              int lut_a2d , int srinit ) ;
#line 70
int fdev_logic_a2d_out_mux(struct fpga_model *model , int y , int x , int type_idx ,
                           int lut_a2d , int out_mux ) ;
#line 73
int fdev_logic_a2d_cy0(struct fpga_model *model , int y , int x , int type_idx , int lut_a2d ,
                       int cy0 ) ;
#line 77
int fdev_logic_clk(struct fpga_model *model , int y , int x , int type_idx , int clk ) ;
#line 80
int fdev_logic_sync(struct fpga_model *model , int y , int x , int type_idx , int sync_attr ) ;
#line 82
int fdev_logic_ce_used(struct fpga_model *model , int y , int x , int type_idx ) ;
#line 83
int fdev_logic_sr_used(struct fpga_model *model , int y , int x , int type_idx ) ;
#line 85
int fdev_logic_we_mux(struct fpga_model *model , int y , int x , int type_idx , int we_mux ) ;
#line 87
int fdev_logic_cout_used(struct fpga_model *model , int y , int x , int type_idx ,
                         int used ) ;
#line 90
int fdev_logic_precyinit(struct fpga_model *model , int y , int x , int type_idx ,
                         int precyinit ) ;
#line 93
int fdev_iob_input(struct fpga_model *model , int y , int x , int type_idx , char const   *io_std ) ;
#line 95
int fdev_iob_output(struct fpga_model *model , int y , int x , int type_idx , char const   *io_std ) ;
#line 97
int fdev_iob_IMUX(struct fpga_model *model , int y , int x , int type_idx , int mux ) ;
#line 99
int fdev_iob_slew(struct fpga_model *model , int y , int x , int type_idx , int slew ) ;
#line 101
int fdev_iob_drive(struct fpga_model *model , int y , int x , int type_idx , int drive_strength ) ;
#line 104
int fdev_bufgmux(struct fpga_model *model , int y , int x , int type_idx , int clk ,
                 int disable_attr , int s_inv ) ;
#line 107
int fdev_set_required_pins(struct fpga_model *model , int y , int x , int type , int type_idx ) ;
#line 109
void fdev_print_required_pins(struct fpga_model *model , int y , int x , int type ,
                              int type_idx ) ;
#line 111
void fdev_delete(struct fpga_model *model , int y , int x , int type , int type_idx ) ;
#line 118
int fpga_connpt_find(struct fpga_model *model , int y , int x , str16_t name_i , int *connpt_dests_o ,
                     int *num_dests ) ;
#line 121
void fpga_conn_dest(struct fpga_model *model , int y , int x , int connpt_dest_idx ,
                    int *dest_y , int *dest_x , str16_t *str_i ) ;
#line 126
int fpga_find_conn(struct fpga_model *model , int search_y , int search_x , str16_t *pt ,
                   int target_y , int target_x , str16_t target_pt ) ;
#line 148
swidx_t fpga_switch_first(struct fpga_model *model , int y , int x , str16_t name_i ,
                          int from_to ) ;
#line 150
swidx_t fpga_switch_next(struct fpga_model *model , int y , int x , swidx_t last ,
                         int from_to ) ;
#line 152
swidx_t fpga_switch_backtofirst(struct fpga_model *model , int y , int x , swidx_t last ,
                                int from_to ) ;
#line 155
int fpga_swset_fromto(struct fpga_model *model , int y , int x , str16_t start_switch ,
                      int from_to , struct sw_set *set ) ;
#line 158
int fpga_swset_contains(struct fpga_model *model , int y , int x , struct sw_set  const  *set ,
                        int from_to , str16_t connpt ) ;
#line 160
void fpga_swset_remove_connpt(struct fpga_model *model , int y , int x , struct sw_set *set ,
                              int from_to , str16_t connpt ) ;
#line 164
void fpga_swset_remove_loop(struct fpga_model *model , int y , int x , struct sw_set *set ,
                            struct sw_set  const  *parents , int from_to ) ;
#line 166
void fpga_swset_remove_sw(struct fpga_model *model , int y , int x , struct sw_set *set ,
                          swidx_t sw ) ;
#line 168
int fpga_swset_level_down(struct fpga_model *model , int y , int x , struct sw_set *set ,
                          int from_to ) ;
#line 170
void fpga_swset_print(struct fpga_model *model , int y , int x , struct sw_set *set ,
                      int from_to ) ;
#line 172
int fpga_swset_is_used(struct fpga_model *model , int y , int x , swidx_t *sw , int len ) ;
#line 178
int fpga_switch_same_fromto(struct fpga_model *model , int y , int x , swidx_t sw ,
                            int from_to , swidx_t *same_sw , int *same_len ) ;
#line 181
swidx_t fpga_switch_lookup(struct fpga_model *model , int y , int x , str16_t from_str_i ,
                           str16_t to_str_i ) ;
#line 184
char const   *fpga_switch_str(struct fpga_model *model , int y , int x , swidx_t swidx ,
                              int from_to ) ;
#line 186
str16_t fpga_switch_str_i(struct fpga_model *model , int y , int x , swidx_t swidx ,
                          int from_to ) ;
#line 188
char const   *fpga_switch_print(struct fpga_model *model , int y , int x , swidx_t swidx ) ;
#line 190
int fpga_switch_is_bidir(struct fpga_model *model , int y , int x , swidx_t swidx ) ;
#line 192
int fpga_switch_is_used(struct fpga_model *model , int y , int x , swidx_t swidx ) ;
#line 194
void fpga_switch_enable(struct fpga_model *model , int y , int x , swidx_t swidx ) ;
#line 196
int fpga_switch_set_enable(struct fpga_model *model , int y , int x , struct sw_set *set ) ;
#line 198
void fpga_switch_disable(struct fpga_model *model , int y , int x , swidx_t swidx ) ;
#line 201
char const   *fmt_swset(struct fpga_model *model , int y , int x , struct sw_set *set ,
                        int from_to ) ;
#line 241
int construct_sw_chain(struct sw_chain *chain , struct fpga_model *model , int y ,
                       int x , str16_t start_switch , int from_to , int max_depth ,
                       net_idx_t exclusive_net , swidx_t *block_list , int block_list_len ) ;
#line 244
void destruct_sw_chain(struct sw_chain *chain ) ;
#line 249
int fpga_switch_chain(struct sw_chain *ch ) ;
#line 251
int fpga_multi_switch_lookup(struct fpga_model *model , int y , int x , str16_t from_sw ,
                             str16_t to_sw , int max_depth , net_idx_t exclusive_net ,
                             struct sw_set *sw_set ) ;
#line 266
int construct_sw_conns(struct sw_conns *conns , struct fpga_model *model , int y ,
                       int x , str16_t start_switch , int from_to , int max_depth ,
                       net_idx_t exclusive_net ) ;
#line 269
void destruct_sw_conns(struct sw_conns *conns ) ;
#line 273
int fpga_switch_conns(struct sw_conns *conns ) ;
#line 275
int fpga_first_conn(struct fpga_model *model , int sw_y , int sw_x , str16_t sw_str ,
                    int from_to , int max_depth , net_idx_t exclusive_net , struct sw_set *sw_set ,
                    int *dest_y , int *dest_x , str16_t *dest_connpt ) ;
#line 280
void printf_swchain(struct fpga_model *model , int y , int x , str16_t sw , int from_to ,
                    int max_depth , swidx_t *block_list , int *block_list_len ) ;
#line 283
void printf_swconns(struct fpga_model *model , int y , int x , str16_t sw , int from_to ,
                    int max_depth ) ;
#line 310
int fpga_switch_to_yx(struct switch_to_yx *p ) ;
#line 311
void printf_switch_to_yx_result(struct switch_to_yx *p ) ;
#line 325
int fpga_switch_to_yx_l2(struct switch_to_yx_l2 *p ) ;
#line 354
int fpga_switch_to_rel(struct switch_to_rel *p ) ;
#line 355
void printf_switch_to_rel_result(struct switch_to_rel *p ) ;
#line 388
int fnet_new(struct fpga_model *model , net_idx_t *new_idx ) ;
#line 389
void fnet_delete(struct fpga_model *model , net_idx_t net_idx ) ;
#line 391
int fnet_enum(struct fpga_model *model , net_idx_t last , net_idx_t *next ) ;
#line 392
struct fpga_net *fnet_get(struct fpga_model *model , net_idx_t net_i ) ;
#line 393
void fnet_free_all(struct fpga_model *model ) ;
#line 395
int fpga_swset_in_other_net(struct fpga_model *model , int y , int x , swidx_t const   *sw ,
                            int len , net_idx_t our_net ) ;
#line 398
int fnet_add_port(struct fpga_model *model , net_idx_t net_i , int y , int x , enum fpgadev_type type ,
                  dev_type_idx_t type_idx , pinw_idx_t pinw_idx ) ;
#line 401
int fnet_add_sw(struct fpga_model *model , net_idx_t net_i , int y , int x , swidx_t const   *switches ,
                int num_sw ) ;
#line 403
int fnet_remove_sw(struct fpga_model *model , net_idx_t net_i , int y , int x , swidx_t const   *switches ,
                   int num_sw ) ;
#line 405
int fnet_remove_all_sw(struct fpga_model *model , net_idx_t net_i ) ;
#line 406
void fnet_printf(FILE *f , struct fpga_model *model , net_idx_t net_i ) ;
#line 408
int fnet_route(struct fpga_model *model , net_idx_t net_i ) ;
#line 410
int fnet_vcc_gnd(struct fpga_model *model , net_idx_t net_i , int is_vcc ) ;
#line 23 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static struct iob_site  const  xc6slx9_iob_top[11]  = 
#line 23 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
  {      {5, {"P144", "P143", "P142", "P141"}}, 
        {7, {"P140", "P139", "P138", "P137"}}, 
        {12, {"UNB9", "UNB10", "UNB11", "UNB12"}}, 
        {14, {"UNB13", "UNB14", "UNB15", "UNB16"}}, 
        {19, {"UNB17", "UNB18", "UNB19", "UNB20"}}, 
        {21, {"P134", "P133", "P132", "P131"}}, 
        {25, {"P127", "P126", "P124", "P123"}}, 
        {29, {"UNB29", "UNB30", "UNB31", "UNB32"}}, 
        {31, {"UNB33", "UNB34", "P121", "P120"}}, 
        {36, {"P119", "P118", "P117", "P116"}}, 
        {38, {"P115", "P114", "P112", "P111"}}};
#line 38 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static struct iob_site  const  xc6slx9_iob_bottom[11]  = 
#line 38
  {      {5, {"P39", "P38", "P40", "P41"}}, 
        {7, {"UNB139", "UNB140", "P43", "P44"}}, 
        {12, {"P46", "P45", "P47", "P48"}}, 
        {14, {"UNB131", "UNB132", "UNB130", "UNB129"}}, 
        {19, {"UNB127", "UNB128", "UNB126", "UNB125"}}, 
        {21, {"UNB123", "UNB124", "P50", "P51"}}, 
        {25, {"P56", "P55", "UNB118", "UNB117"}}, 
        {29, {"UNB115", "UNB116", "UNB114", "UNB113"}}, 
        {31, {"P58", "P57", "P59", "P60"}}, 
        {36, {"P62", "P61", "P64", "P65"}}, 
        {38, {"P67", "P66", "P69", "P70"}}};
#line 53 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static struct iob_site  const  xc6slx9_iob_left[28]  = 
#line 53
  {      {3, {"P1", "P2"}}, 
        {5, {"UNB198", "UNB197"}}, 
        {7, {"UNB196", "UNB195"}}, 
        {9, {"UNB194", "UNB193"}}, 
        {11, {"P5", "P6"}}, 
        {12, {"P7", "P8"}}, 
        {13, {"P9", "P10"}}, 
        {14, {"P11", "P12"}}, 
        {28, {"UNB184", "UNB183"}}, 
        {29, {"UNB182", "UNB181"}}, 
        {30, {"UNB180", "UNB179"}}, 
        {31, {"UNB178", "UNB177"}}, 
        {32, {"P14", "P15"}}, 
        {33, {"P16", "P17"}}, 
        {37, {"P21", "P22"}}, 
        {38, {"P23", "P24"}}, 
        {39, {"UNB168", "UNB167"}}, 
        {42, {"UNB166", "UNB165"}}, 
        {46, {"UNB164", "UNB163"}}, 
        {49, {"P26", "P27"}}, 
        {52, {"P29", "P30"}}, 
        {55, {"UNB158", "UNB157"}}, 
        {58, {"UNB156", "UNB155"}}, 
        {61, {"UNB154", "UNB153"}}, 
        {65, {"UNB152", "UNB151"}}, 
        {66, {"UNB150", "UNB149"}}, 
        {67, {"P32", "P33"}}, 
        {68, {"P34", "P35"}}};
#line 85 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static struct iob_site  const  xc6slx9_iob_right[28]  = 
#line 85
  {      {4, {"P105", "P104"}}, 
        {5, {"UNB47", "UNB48"}}, 
        {7, {"UNB49", "UNB50"}}, 
        {9, {"UNB51", "UNB52"}}, 
        {11, {"P102", "P101"}}, 
        {12, {"P100", "P99"}}, 
        {13, {"P98", "P97"}}, 
        {14, {"UNB59", "UNB60"}}, 
        {28, {"UNB61", "UNB62"}}, 
        {29, {"UNB63", "UNB64"}}, 
        {30, {"UNB65", "UNB66"}}, 
        {31, {"UNB67", "UNB68"}}, 
        {32, {"P95", "P94"}}, 
        {33, {"P93", "P92"}}, 
        {37, {"P88", "P87"}}, 
        {38, {"P85", "P84"}}, 
        {39, {"UNB77", "UNB78"}}, 
        {42, {"P83", "P82"}}, 
        {46, {"P81", "P80"}}, 
        {49, {"P79", "P78"}}, 
        {52, {"UNB85", "UNB86"}}, 
        {55, {"UNB87", "UNB88"}}, 
        {58, {"UNB89", "UNB90"}}, 
        {61, {"UNB91", "UNB92"}}, 
        {65, {"UNB93", "UNB94"}}, 
        {66, {"UNB95", "UNB96"}}, 
        {67, {"UNB97", "UNB98"}}, 
        {68, {"P75", "P74"}}};
#line 117 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
char const   *fpga_enum_iob(struct fpga_model *model , int enum_idx , int *y , int *x ,
                            dev_type_idx_t *type_idx ) 
{ 


  {
#line 120
  if (enum_idx < 0) {
    {
#line 120
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            120);
    }
#line 120
    return ((char const   *)0);
  }
#line 122
  if ((unsigned long )enum_idx < (sizeof(xc6slx9_iob_top) / sizeof(xc6slx9_iob_top[0])) * 4UL) {
#line 123
    *y = 0;
#line 124
    *x = (int )xc6slx9_iob_top[enum_idx / 4].xy;
#line 125
    *type_idx = enum_idx % 4;
#line 126
    return (xc6slx9_iob_top[enum_idx / 4].name[enum_idx % 4]);
  }
#line 128
  enum_idx = (int )((unsigned long )enum_idx - (sizeof(xc6slx9_iob_top) / sizeof(xc6slx9_iob_top[0])) * 4UL);
#line 129
  if ((unsigned long )enum_idx < (sizeof(xc6slx9_iob_bottom) / sizeof(xc6slx9_iob_bottom[0])) * 4UL) {
#line 130
    *y = model->y_height - 1;
#line 131
    *x = (int )xc6slx9_iob_bottom[enum_idx / 4].xy;
#line 132
    *type_idx = enum_idx % 4;
#line 133
    return (xc6slx9_iob_bottom[enum_idx / 4].name[enum_idx % 4]);
  }
#line 135
  enum_idx = (int )((unsigned long )enum_idx - (sizeof(xc6slx9_iob_bottom) / sizeof(xc6slx9_iob_bottom[0])) * 4UL);
#line 136
  if ((unsigned long )enum_idx < (sizeof(xc6slx9_iob_left) / sizeof(xc6slx9_iob_left[0])) * 2UL) {
#line 137
    *y = (int )xc6slx9_iob_left[enum_idx / 2].xy;
#line 138
    *x = 0;
#line 139
    *type_idx = enum_idx % 2;
#line 140
    return (xc6slx9_iob_left[enum_idx / 2].name[enum_idx % 2]);
  }
#line 142
  enum_idx = (int )((unsigned long )enum_idx - (sizeof(xc6slx9_iob_left) / sizeof(xc6slx9_iob_left[0])) * 2UL);
#line 143
  if ((unsigned long )enum_idx < (sizeof(xc6slx9_iob_right) / sizeof(xc6slx9_iob_right[0])) * 2UL) {
#line 144
    *y = (int )xc6slx9_iob_right[enum_idx / 2].xy;
#line 145
    *x = model->x_width - 1;
#line 146
    *type_idx = enum_idx % 2;
#line 147
    return (xc6slx9_iob_right[enum_idx / 2].name[enum_idx % 2]);
  }
#line 149
  return ((char const   *)0);
}
}
#line 152 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_find_iob(struct fpga_model *model , char const   *sitename , int *y , int *x ,
                  dev_type_idx_t *idx ) 
{ 
  char const   *name ;
  int i ;
  int tmp ;

  {
  {
#line 158
  while (1) {
    while_continue: /* CIL Label */ ;
#line 158
    if (model->rc) {
#line 158
      return (model->rc);
    }
#line 158
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 159
  i = 0;
  {
#line 159
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 159
    name = fpga_enum_iob(model, i, y, x, idx);
    }
#line 159
    if (! name) {
#line 159
      goto while_break___0;
    }
    {
#line 160
    tmp = strcmp(name, sitename);
    }
#line 160
    if (! tmp) {
#line 161
      return (0);
    }
#line 159
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 163
  return (-1);
}
}
#line 166 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
char const   *fpga_iob_sitename(struct fpga_model *model , int y , int x , dev_type_idx_t idx ) 
{ 
  int i ;

  {
#line 171
  if (y == 0) {
#line 172
    i = 0;
    {
#line 172
    while (1) {
      while_continue: /* CIL Label */ ;
#line 172
      if (! ((unsigned long )i < sizeof(xc6slx9_iob_top) / sizeof(xc6slx9_iob_top[0]))) {
#line 172
        goto while_break;
      }
#line 173
      if (xc6slx9_iob_top[i].xy == (int const   )x) {
#line 174
        if (idx < 0) {
#line 174
          return ((char const   *)0);
        } else
#line 174
        if (idx > 3) {
#line 174
          return ((char const   *)0);
        }
#line 175
        return (xc6slx9_iob_top[i].name[idx]);
      }
#line 172
      i ++;
    }
    while_break: /* CIL Label */ ;
    }
#line 178
    return ((char const   *)0);
  }
#line 180
  if (y == model->y_height - 1) {
#line 181
    i = 0;
    {
#line 181
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 181
      if (! ((unsigned long )i < sizeof(xc6slx9_iob_bottom) / sizeof(xc6slx9_iob_bottom[0]))) {
#line 181
        goto while_break___0;
      }
#line 182
      if (xc6slx9_iob_bottom[i].xy == (int const   )x) {
#line 183
        if (idx < 0) {
#line 183
          return ((char const   *)0);
        } else
#line 183
        if (idx > 3) {
#line 183
          return ((char const   *)0);
        }
#line 184
        return (xc6slx9_iob_bottom[i].name[idx]);
      }
#line 181
      i ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 187
    return ((char const   *)0);
  }
#line 189
  if (x == 0) {
#line 190
    i = 0;
    {
#line 190
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 190
      if (! ((unsigned long )i < sizeof(xc6slx9_iob_left) / sizeof(xc6slx9_iob_left[0]))) {
#line 190
        goto while_break___1;
      }
#line 191
      if (xc6slx9_iob_left[i].xy == (int const   )y) {
#line 192
        if (idx < 0) {
#line 192
          return ((char const   *)0);
        } else
#line 192
        if (idx > 1) {
#line 192
          return ((char const   *)0);
        }
#line 193
        return (xc6slx9_iob_left[i].name[idx]);
      }
#line 190
      i ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 196
    return ((char const   *)0);
  }
#line 198
  if (x == model->x_width - 1) {
#line 199
    i = 0;
    {
#line 199
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 199
      if (! ((unsigned long )i < sizeof(xc6slx9_iob_right) / sizeof(xc6slx9_iob_right[0]))) {
#line 199
        goto while_break___2;
      }
#line 200
      if (xc6slx9_iob_right[i].xy == (int const   )y) {
#line 201
        if (idx < 0) {
#line 201
          return ((char const   *)0);
        } else
#line 201
        if (idx > 1) {
#line 201
          return ((char const   *)0);
        }
#line 202
        return (xc6slx9_iob_right[i].name[idx]);
      }
#line 199
      i ++;
    }
    while_break___2: /* CIL Label */ ;
    }
#line 205
    return ((char const   *)0);
  }
#line 207
  return ((char const   *)0);
}
}
#line 210 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static void enum_x(struct fpga_model *model , enum fpgadev_type type , int enum_i ,
                   int *y , int x , int *type_idx ) 
{ 
  int type_count ;
  int i ;
  int _y ;
  struct fpga_tile *tile ;

  {
#line 216
  type_count = 0;
#line 217
  _y = 0;
  {
#line 217
  while (1) {
    while_continue: /* CIL Label */ ;
#line 217
    if (! (_y < model->y_height)) {
#line 217
      goto while_break;
    }
#line 218
    tile = model->tiles + (_y * model->x_width + x);
#line 219
    i = 0;
    {
#line 219
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 219
      if (! (i < tile->num_devs)) {
#line 219
        goto while_break___0;
      }
#line 220
      if ((unsigned int )(tile->devs + i)->type != (unsigned int )type) {
#line 221
        goto __Cont;
      }
#line 222
      if (type_count == enum_i) {
#line 223
        *y = _y;
#line 224
        *type_idx = type_count;
#line 225
        return;
      }
#line 227
      type_count ++;
      __Cont: /* CIL Label */ 
#line 219
      i ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 217
    _y ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 230
  *y = -1;
#line 231
  return;
}
}
#line 233 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_enum(struct fpga_model *model , enum fpgadev_type type , int enum_i , int *y ,
              int *x , int *type_idx ) 
{ 
  struct fpga_tile *tile ;
  int i ;
  int j ;
  int type_count ;
  int yx_pairs[8] ;

  {
  {
#line 239
  while (1) {
    while_continue: /* CIL Label */ ;
#line 239
    if (model->rc) {
#line 239
      return (model->rc);
    }
#line 239
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 241
  if ((unsigned int )type == 15U) {
#line 241
    goto case_15;
  }
#line 258
  if ((unsigned int )type == 11U) {
#line 258
    goto case_11;
  }
#line 284
  if ((unsigned int )type == 17U) {
#line 284
    goto case_17;
  }
#line 284
  if ((unsigned int )type == 18U) {
#line 284
    goto case_17;
  }
#line 288
  if ((unsigned int )type == 16U) {
#line 288
    goto case_16;
  }
#line 292
  goto switch_default;
  case_15: /* CIL Label */ 
#line 242
  tile = model->tiles + (model->center_y * model->x_width + model->center_x);
#line 243
  if (! tile) {
    {
#line 243
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 243
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              243);
      }
#line 243
      if (! model->rc) {
#line 243
        model->rc = 22;
      }
#line 243
      return (model->rc);
#line 243
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 244
  type_count = 0;
#line 245
  i = 0;
  {
#line 245
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 245
    if (! (i < tile->num_devs)) {
#line 245
      goto while_break___1;
    }
#line 246
    if ((unsigned int )(tile->devs + i)->type != 15U) {
#line 247
      goto __Cont;
    }
#line 248
    if (type_count == enum_i) {
#line 249
      *y = model->center_y;
#line 250
      *x = model->center_x;
#line 251
      *type_idx = type_count;
#line 252
      return (model->rc);
    }
#line 254
    type_count ++;
    __Cont: /* CIL Label */ 
#line 245
    i ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 256
  *y = -1;
#line 257
  return (model->rc);
  case_11: /* CIL Label */ 
#line 259
  yx_pairs[0] = 0;
#line 259
  yx_pairs[1] = model->center_x - 1;
#line 259
  yx_pairs[2] = model->center_y;
#line 259
  yx_pairs[3] = 0;
#line 259
  yx_pairs[4] = model->center_y;
#line 259
  yx_pairs[5] = model->x_width - 1;
#line 259
  yx_pairs[6] = model->y_height - 1;
#line 259
  yx_pairs[7] = model->center_x - 1;
#line 265
  type_count = 0;
#line 266
  i = 0;
  {
#line 266
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 266
    if (! ((unsigned long )i < (sizeof(yx_pairs) / sizeof(yx_pairs[0])) / 2UL)) {
#line 266
      goto while_break___2;
    }
#line 267
    tile = model->tiles + (yx_pairs[i * 2] * model->x_width + yx_pairs[i * 2 + 1]);
#line 268
    j = 0;
    {
#line 268
    while (1) {
      while_continue___3: /* CIL Label */ ;
#line 268
      if (! (j < tile->num_devs)) {
#line 268
        goto while_break___3;
      }
#line 269
      if ((unsigned int )(tile->devs + j)->type != 11U) {
#line 270
        goto __Cont___0;
      }
#line 271
      if (type_count == enum_i) {
#line 272
        *y = yx_pairs[i * 2];
#line 273
        *x = yx_pairs[i * 2 + 1];
#line 274
        *type_idx = type_count;
#line 275
        return (model->rc);
      }
#line 277
      type_count ++;
      __Cont___0: /* CIL Label */ 
#line 268
      j ++;
    }
    while_break___3: /* CIL Label */ ;
    }
#line 266
    i ++;
  }
  while_break___2: /* CIL Label */ ;
  }
#line 280
  *y = -1;
#line 281
  return (model->rc);
  case_17: /* CIL Label */ 
  case_18: /* CIL Label */ 
  {
#line 285
  enum_x(model, type, enum_i, y, model->center_x - 1, type_idx);
  }
#line 287
  return (model->rc);
  case_16: /* CIL Label */ 
  {
#line 289
  enum_x(model, type, enum_i, y, model->x_width - 4, type_idx);
  }
#line 291
  return (model->rc);
  switch_default: /* CIL Label */ 
#line 292
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
  {
#line 294
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
          294);
#line 295
  *y = -1;
  }
#line 296
  return (model->rc);
}
}
#line 299 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static char const   *dev_str[30]  = 
#line 299
  {      (char const   *)0,      "LOGIC",      "TIEOFF",      "MACC", 
        "IOB",      "ILOGIC",      "OLOGIC",      "IODELAY", 
        "BRAM16",      "BRAM8",      "BUFH",      "BUFIO", 
        "BUFIO_FB",      "BUFPLL",      "BUFPLL_MCB",      "BUFGMUX", 
        "BSCAN",      "DCM",      "PLL",      "ICAP", 
        "POST_CRC_INTERNAL",      "STARTUP",      "SLAVE_SPI",      "SUSPEND_SYNC", 
        "OCT_CALIBRATE",      "SPI_ACCESS",      "DNA",      "PMV", 
        "PCILOGIC_SE",      "MCB"};
#line 301 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
char const   *fdev_type2str(enum fpgadev_type type ) 
{ 


  {
#line 303
  if ((unsigned int )type < 0U) {
    {
#line 304
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            304);
    }
#line 304
    return ((char const   *)0);
  } else
#line 303
  if ((unsigned long )type >= sizeof(dev_str) / sizeof(dev_str[0])) {
    {
#line 304
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            304);
    }
#line 304
    return ((char const   *)0);
  }
#line 305
  return (dev_str[type]);
}
}
#line 308 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
enum fpgadev_type fdev_str2type(char const   *str___1 , int len ) 
{ 
  int i ;
  size_t tmp ;
  int tmp___0 ;

  {
#line 311
  i = 0;
  {
#line 311
  while (1) {
    while_continue: /* CIL Label */ ;
#line 311
    if (! ((unsigned long )i < sizeof(dev_str) / sizeof(dev_str[0]))) {
#line 311
      goto while_break;
    }
#line 312
    if (dev_str[i]) {
      {
#line 312
      tmp = strlen(dev_str[i]);
      }
#line 312
      if (tmp == (size_t )len) {
        {
#line 312
        tmp___0 = str_cmp(dev_str[i], len, str___1, len);
        }
#line 312
        if (! tmp___0) {
#line 315
          return ((enum fpgadev_type )i);
        }
      }
    }
#line 311
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 317
  return ((enum fpgadev_type )0);
}
}
#line 320 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
struct fpga_device *fdev_p(struct fpga_model *model , int y , int x , enum fpgadev_type type ,
                           dev_type_idx_t type_idx ) 
{ 
  dev_idx_t dev_idx ;
  dev_idx_t tmp ;
  struct fpga_device *tmp___0 ;

  {
  {
#line 323
  tmp = fpga_dev_idx(model, y, x, type, type_idx);
#line 323
  dev_idx = tmp;
  }
#line 324
  if (dev_idx == -1) {
    {
#line 325
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E %s:%i fdev_p() y%i x%i type %i/%i not found\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            326, y, x, (unsigned int )type, type_idx);
    }
#line 327
    return ((struct fpga_device *)0);
  }
#line 329
  if (dev_idx == -1) {
#line 329
    tmp___0 = (struct fpga_device *)0;
  } else {
#line 329
    tmp___0 = (model->tiles + (y * model->x_width + x))->devs + dev_idx;
  }
#line 329
  return (tmp___0);
}
}
#line 332 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
dev_idx_t fpga_dev_idx(struct fpga_model *model , int y , int x , enum fpgadev_type type ,
                       dev_type_idx_t type_idx ) 
{ 
  struct fpga_tile *tile ;
  dev_type_idx_t type_count ;
  dev_idx_t i ;

  {
#line 340
  tile = model->tiles + (y * model->x_width + x);
#line 341
  type_count = 0;
#line 342
  i = 0;
  {
#line 342
  while (1) {
    while_continue: /* CIL Label */ ;
#line 342
    if (! (i < tile->num_devs)) {
#line 342
      goto while_break;
    }
#line 343
    if ((unsigned int )(tile->devs + i)->type == (unsigned int )type) {
#line 344
      if (type_count == type_idx) {
#line 345
        return (i);
      }
#line 346
      type_count ++;
    }
#line 342
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 349
  return (-1);
}
}
#line 352 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
dev_type_idx_t fdev_typeidx(struct fpga_model *model , int y , int x , dev_idx_t dev_idx ) 
{ 
  struct fpga_tile *tile ;
  dev_type_idx_t type_count ;
  dev_type_idx_t i ;

  {
#line 359
  tile = model->tiles + (y * model->x_width + x);
#line 360
  type_count = 0;
#line 361
  i = 0;
  {
#line 361
  while (1) {
    while_continue: /* CIL Label */ ;
#line 361
    if (! (i < dev_idx)) {
#line 361
      goto while_break;
    }
#line 362
    if ((unsigned int )(tile->devs + i)->type == (unsigned int )(tile->devs + dev_idx)->type) {
#line 363
      type_count ++;
    }
#line 361
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 365
  return (type_count);
}
}
#line 368 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static char const   *iob_pinw_str[8]  = 
#line 368
  {      "O",      "T",      "DIFFI_IN",      "DIFFO_IN", 
        "I",      "PADOUT",      "PCI_RDY",      "DIFFO_OUT"};
#line 369 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static char const   *logic_pinw_str[50]  = 
#line 369
  {      "A1",      "A2",      "A3",      "A4", 
        "A5",      "A6",      "B1",      "B2", 
        "B3",      "B4",      "B5",      "B6", 
        "C1",      "C2",      "C3",      "C4", 
        "C5",      "C6",      "D1",      "D2", 
        "D3",      "D4",      "D5",      "D6", 
        "AX",      "BX",      "CX",      "DX", 
        "CLK",      "CE",      "SR",      "CIN", 
        "WE",      "AI",      "BI",      "CI", 
        "DI",      "A",      "B",      "C", 
        "D",      "AMUX",      "BMUX",      "CMUX", 
        "DMUX",      "AQ",      "BQ",      "CQ", 
        "DQ",      "COUT"};
#line 371 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
pinw_idx_t fdev_pinw_str2idx(int devtype , char const   *str___1 , int len ) 
{ 
  int i ;
  size_t tmp ;
  int tmp___0 ;
  size_t tmp___1 ;
  int tmp___2 ;

  {
#line 375
  if (devtype == 4) {
#line 376
    i = 0;
    {
#line 376
    while (1) {
      while_continue: /* CIL Label */ ;
#line 376
      if (! ((unsigned long )i < sizeof(iob_pinw_str) / sizeof(iob_pinw_str[0]))) {
#line 376
        goto while_break;
      }
      {
#line 377
      tmp = strlen(iob_pinw_str[i]);
      }
#line 377
      if (tmp == (size_t )len) {
        {
#line 377
        tmp___0 = str_cmp(iob_pinw_str[i], len, str___1, len);
        }
#line 377
        if (! tmp___0) {
#line 379
          return (i);
        }
      }
#line 376
      i ++;
    }
    while_break: /* CIL Label */ ;
    }
    {
#line 381
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            381);
    }
#line 382
    return (-1);
  }
#line 384
  if (devtype == 1) {
#line 385
    i = 0;
    {
#line 385
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 385
      if (! ((unsigned long )i < sizeof(logic_pinw_str) / sizeof(logic_pinw_str[0]))) {
#line 385
        goto while_break___0;
      }
      {
#line 386
      tmp___1 = strlen(logic_pinw_str[i]);
      }
#line 386
      if (tmp___1 == (size_t )len) {
        {
#line 386
        tmp___2 = str_cmp(logic_pinw_str[i], len, str___1, len);
        }
#line 386
        if (! tmp___2) {
#line 388
          return (i);
        }
      }
#line 385
      i ++;
    }
    while_break___0: /* CIL Label */ ;
    }
    {
#line 390
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            390);
    }
#line 391
    return (-1);
  }
  {
#line 393
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
          393);
  }
#line 394
  return (-1);
}
}
#line 397 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
char const   *fdev_pinw_idx2str(int devtype , pinw_idx_t idx ) 
{ 


  {
#line 399
  if (devtype == 4) {
#line 400
    if (idx < 0) {
      {
#line 401
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              401);
      }
#line 402
      return ((char const   *)0);
    } else
#line 400
    if ((unsigned long )idx >= sizeof(iob_pinw_str) / sizeof(iob_pinw_str[0])) {
      {
#line 401
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              401);
      }
#line 402
      return ((char const   *)0);
    }
#line 404
    return (iob_pinw_str[idx]);
  }
#line 406
  if (devtype == 1) {
#line 407
    if (idx < 0) {
      {
#line 408
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              408);
      }
#line 409
      return ((char const   *)0);
    } else
#line 407
    if ((unsigned long )idx >= sizeof(logic_pinw_str) / sizeof(logic_pinw_str[0])) {
      {
#line 408
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              408);
      }
#line 409
      return ((char const   *)0);
    }
#line 411
    return (logic_pinw_str[idx]);
  }
  {
#line 413
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
          413);
  }
#line 414
  return ((char const   *)0);
}
}
#line 420 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static char buf[16][16]  ;
#line 421 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int last_buf  =    0;
#line 417 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
char const   *fdev_logic_pinstr(pinw_idx_t idx , int ld1_type ) 
{ 
  char const   *tmp ;
  char const   *tmp___0 ;

  {
#line 423
  last_buf = (last_buf + 1) % 16;
#line 424
  if (ld1_type == 1) {
#line 425
    if (idx & 256) {
#line 425
      tmp = "M_";
    } else {
#line 425
      tmp = "X_";
    }
    {
#line 425
    snprintf((char */* __restrict  */)(buf[last_buf]), sizeof(buf[0]), (char const   */* __restrict  */)"%s%s",
             tmp, logic_pinw_str[idx & -257]);
    }
  } else
#line 428
  if (ld1_type == 2) {
#line 429
    if (idx & 256) {
#line 429
      tmp___0 = "L_";
    } else {
#line 429
      tmp___0 = "XX_";
    }
    {
#line 429
    snprintf((char */* __restrict  */)(buf[last_buf]), sizeof(buf[0]), (char const   */* __restrict  */)"%s%s",
             tmp___0, logic_pinw_str[idx & -257]);
    }
  } else {
    {
#line 433
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            433);
#line 434
    buf[last_buf][0] = (char)0;
    }
  }
#line 436
  return ((char const   *)(buf[last_buf]));
}
}
#line 439 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
str16_t fdev_logic_pinstr_i(struct fpga_model *model , pinw_idx_t idx , int ld1_type ) 
{ 
  int str_i ;
  char const   *tmp ;

  {
  {
#line 443
  while (1) {
    while_continue: /* CIL Label */ ;
#line 443
    if (model->rc) {
#line 443
      return ((str16_t )model->rc);
    }
#line 443
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 444
  tmp = fdev_logic_pinstr(idx, ld1_type);
#line 444
  str_i = strarray_find(& model->str, tmp);
  }
#line 445
  if (str_i < 0) {
    {
#line 446
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            446);
    }
#line 446
    return ((str16_t )0);
  } else
#line 445
  if (str_i > 65535) {
    {
#line 446
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            446);
    }
#line 446
    return ((str16_t )0);
  }
#line 447
  return ((str16_t )str_i);
}
}
#line 450 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int reset_required_pins(struct fpga_device *dev ) 
{ 
  int rc ;
  void *tmp ;

  {
#line 454
  if (! dev->pinw_req_for_cfg) {
    {
#line 455
    tmp = malloc((unsigned long )dev->num_pinw_total * sizeof(*(dev->pinw_req_for_cfg)));
#line 455
    dev->pinw_req_for_cfg = (pinw_idx_t *)tmp;
    }
#line 457
    if (! dev->pinw_req_for_cfg) {
      {
#line 457
      while (1) {
        while_continue: /* CIL Label */ ;
        {
#line 457
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                457);
#line 457
        rc = 12;
        }
#line 457
        goto fail;
#line 457
        goto while_break;
      }
      while_break: /* CIL Label */ ;
      }
    }
  }
#line 459
  dev->pinw_req_total = 0;
#line 460
  dev->pinw_req_in = 0;
#line 461
  return (0);
  fail: 
#line 463
  return (rc);
}
}
#line 466 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void fdev_print_required_pins(struct fpga_model *model , int y , int x , int type ,
                              int type_idx ) 
{ 
  struct fpga_device *dev ;
  int i ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;

  {
  {
#line 472
  dev = fdev_p(model, y, x, (enum fpgadev_type )type, type_idx);
  }
#line 473
  if (! dev) {
    {
#line 473
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            473);
    }
#line 473
    return;
  }
  {
#line 480
  tmp = fdev_type2str((enum fpgadev_type )type);
#line 480
  printf((char const   */* __restrict  */)"y%i x%i %s %i inpin", y, x, tmp, type_idx);
  }
#line 481
  if (! dev->pinw_req_in) {
    {
#line 482
    printf((char const   */* __restrict  */)" -\n");
    }
  } else {
#line 484
    i = 0;
    {
#line 484
    while (1) {
      while_continue: /* CIL Label */ ;
#line 484
      if (! (i < dev->pinw_req_in)) {
#line 484
        goto while_break;
      }
      {
#line 485
      tmp___0 = fdev_pinw_idx2str(type, *(dev->pinw_req_for_cfg + i));
#line 485
      printf((char const   */* __restrict  */)" %s", tmp___0);
#line 484
      i ++;
      }
    }
    while_break: /* CIL Label */ ;
    }
    {
#line 486
    printf((char const   */* __restrict  */)"\n");
    }
  }
  {
#line 489
  tmp___1 = fdev_type2str((enum fpgadev_type )type);
#line 489
  printf((char const   */* __restrict  */)"y%i x%i %s %i outpin", y, x, tmp___1, type_idx);
  }
#line 490
  if (dev->pinw_req_total <= dev->pinw_req_in) {
    {
#line 491
    printf((char const   */* __restrict  */)" -\n");
    }
  } else {
#line 493
    i = dev->pinw_req_in;
    {
#line 493
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 493
      if (! (i < dev->pinw_req_total)) {
#line 493
        goto while_break___0;
      }
      {
#line 494
      tmp___2 = fdev_pinw_idx2str(type, *(dev->pinw_req_for_cfg + i));
#line 494
      printf((char const   */* __restrict  */)" %s", tmp___2);
#line 493
      i ++;
      }
    }
    while_break___0: /* CIL Label */ ;
    }
    {
#line 495
    printf((char const   */* __restrict  */)"\n");
    }
  }
#line 497
  return;
}
}
#line 499 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static void add_req_inpin(struct fpga_device *dev , pinw_idx_t pinw_i ) 
{ 
  int i ;

  {
#line 504
  i = 0;
  {
#line 504
  while (1) {
    while_continue: /* CIL Label */ ;
#line 504
    if (! (i < dev->pinw_req_in)) {
#line 504
      goto while_break;
    }
#line 505
    if (*(dev->pinw_req_for_cfg + i) == pinw_i) {
#line 506
      return;
    }
#line 504
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 508
  if (dev->pinw_req_total > dev->pinw_req_in) {
    {
#line 509
    memmove((void *)(dev->pinw_req_for_cfg + (dev->pinw_req_in + 1)), (void const   *)(dev->pinw_req_for_cfg + dev->pinw_req_in),
            (unsigned long )(dev->pinw_req_total - dev->pinw_req_in) * sizeof(*(dev->pinw_req_for_cfg)));
    }
  }
#line 514
  *(dev->pinw_req_for_cfg + dev->pinw_req_in) = pinw_i;
#line 515
  (dev->pinw_req_in) ++;
#line 516
  (dev->pinw_req_total) ++;
#line 517
  return;
}
}
#line 519 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static void add_req_outpin(struct fpga_device *dev , pinw_idx_t pinw_i ) 
{ 
  int i ;

  {
#line 524
  i = dev->pinw_req_in;
  {
#line 524
  while (1) {
    while_continue: /* CIL Label */ ;
#line 524
    if (! (i < dev->pinw_req_total)) {
#line 524
      goto while_break;
    }
#line 525
    if (*(dev->pinw_req_for_cfg + i) == pinw_i) {
#line 526
      return;
    }
#line 524
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 528
  *(dev->pinw_req_for_cfg + dev->pinw_req_total) = pinw_i;
#line 529
  (dev->pinw_req_total) ++;
#line 530
  return;
}
}
#line 536 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_logic_setconf(struct fpga_model *model , int y , int x , int type_idx , struct fpgadev_logic  const  *logic_cfg ) 
{ 
  struct fpga_device *dev ;
  int lut ;
  int rc ;

  {
  {
#line 542
  while (1) {
    while_continue: /* CIL Label */ ;
#line 542
    if (model->rc) {
#line 542
      return (model->rc);
    }
#line 542
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 543
  dev = fdev_p(model, y, x, (enum fpgadev_type )1, type_idx);
  }
#line 544
  if (! dev) {
    {
#line 544
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 544
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              544);
#line 544
      rc = 22;
      }
#line 544
      goto fail;
#line 544
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 545
  rc = reset_required_pins(dev);
  }
#line 546
  if (rc) {
    {
#line 546
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 546
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              546);
#line 546
      rc = rc;
      }
#line 546
      goto fail;
#line 546
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 548
  lut = 0;
  {
#line 548
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 548
    if (! (lut <= 3)) {
#line 548
      goto while_break___2;
    }
#line 549
    if (logic_cfg->a2d[lut].out_used) {
#line 550
      dev->u.logic.a2d[lut].out_used = 1;
    }
#line 551
    if (logic_cfg->a2d[lut].lut6) {
      {
#line 552
      rc = fdev_logic_a2d_lut(model, y, x, type_idx, lut, 6, (char const   *)logic_cfg->a2d[lut].lut6,
                              -1);
      }
#line 554
      if (rc) {
        {
#line 554
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 554
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                  554);
#line 554
          rc = rc;
          }
#line 554
          goto fail;
#line 554
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
    }
#line 556
    if (logic_cfg->a2d[lut].lut5) {
      {
#line 557
      rc = fdev_logic_a2d_lut(model, y, x, type_idx, lut, 5, (char const   *)logic_cfg->a2d[lut].lut5,
                              -1);
      }
#line 559
      if (rc) {
        {
#line 559
        while (1) {
          while_continue___4: /* CIL Label */ ;
          {
#line 559
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                  559);
#line 559
          rc = rc;
          }
#line 559
          goto fail;
#line 559
          goto while_break___4;
        }
        while_break___4: /* CIL Label */ ;
        }
      }
    }
#line 561
    if (logic_cfg->a2d[lut].ff) {
#line 562
      if (! logic_cfg->a2d[lut].ff_mux) {
#line 562
        goto _L;
      } else
#line 562
      if (! logic_cfg->a2d[lut].ff_srinit) {
        _L: /* CIL Label */ 
        {
#line 564
        while (1) {
          while_continue___5: /* CIL Label */ ;
          {
#line 564
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                  564);
#line 564
          rc = 22;
          }
#line 564
          goto fail;
#line 564
          goto while_break___5;
        }
        while_break___5: /* CIL Label */ ;
        }
      }
#line 565
      dev->u.logic.a2d[lut].ff = (int )logic_cfg->a2d[lut].ff;
#line 566
      dev->u.logic.a2d[lut].ff_mux = (int )logic_cfg->a2d[lut].ff_mux;
#line 567
      dev->u.logic.a2d[lut].ff_srinit = (int )logic_cfg->a2d[lut].ff_srinit;
    }
#line 569
    if (logic_cfg->a2d[lut].out_mux) {
#line 570
      dev->u.logic.a2d[lut].out_mux = (int )logic_cfg->a2d[lut].out_mux;
    }
#line 571
    if (logic_cfg->a2d[lut].ff5_srinit) {
#line 572
      dev->u.logic.a2d[lut].ff5_srinit = (int )logic_cfg->a2d[lut].ff5_srinit;
    }
#line 573
    if (logic_cfg->a2d[lut].cy0) {
#line 574
      dev->u.logic.a2d[lut].cy0 = (int )logic_cfg->a2d[lut].cy0;
    }
#line 548
    lut ++;
  }
  while_break___2: /* CIL Label */ ;
  }
#line 576
  if (logic_cfg->clk_inv) {
#line 577
    dev->u.logic.clk_inv = (int )logic_cfg->clk_inv;
  }
#line 578
  if (logic_cfg->sync_attr) {
#line 579
    dev->u.logic.sync_attr = (int )logic_cfg->sync_attr;
  }
#line 580
  if (logic_cfg->ce_used) {
#line 581
    dev->u.logic.ce_used = (int )logic_cfg->ce_used;
  }
#line 582
  if (logic_cfg->sr_used) {
#line 583
    dev->u.logic.sr_used = (int )logic_cfg->sr_used;
  }
#line 584
  if (logic_cfg->we_mux) {
#line 585
    dev->u.logic.we_mux = (int )logic_cfg->we_mux;
  }
#line 586
  if (logic_cfg->cout_used) {
#line 587
    dev->u.logic.cout_used = (int )logic_cfg->cout_used;
  }
#line 588
  if (logic_cfg->precyinit) {
#line 589
    dev->u.logic.precyinit = (int )logic_cfg->precyinit;
  }
  {
#line 591
  dev->instantiated = 1;
#line 592
  rc = fdev_set_required_pins(model, y, x, 1, type_idx);
  }
#line 593
  if (rc) {
    {
#line 593
    while (1) {
      while_continue___6: /* CIL Label */ ;
      {
#line 593
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              593);
#line 593
      rc = rc;
      }
#line 593
      goto fail;
#line 593
      goto while_break___6;
    }
    while_break___6: /* CIL Label */ ;
    }
  }
#line 594
  return (0);
  fail: 
#line 596
  return (rc);
}
}
#line 599 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_logic_a2d_out_used(struct fpga_model *model , int y , int x , int type_idx ,
                            int lut_a2d , int used ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 605
  while (1) {
    while_continue: /* CIL Label */ ;
#line 605
    if (model->rc) {
#line 605
      return (model->rc);
    }
#line 605
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 606
  dev = fdev_p(model, y, x, (enum fpgadev_type )1, type_idx);
  }
#line 607
  if (! dev) {
    {
#line 607
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 607
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              607);
#line 607
      rc = 22;
      }
#line 607
      goto fail;
#line 607
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 608
  rc = reset_required_pins(dev);
  }
#line 609
  if (rc) {
    {
#line 609
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 609
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              609);
#line 609
      rc = rc;
      }
#line 609
      goto fail;
#line 609
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 611
  dev->u.logic.a2d[lut_a2d].out_used = used != 0;
#line 612
  dev->instantiated = 1;
#line 613
  return (0);
  fail: 
#line 615
  return (rc);
}
}
#line 618 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_logic_a2d_lut(struct fpga_model *model , int y , int x , int type_idx , int lut_a2d ,
                       int lut_5or6 , char const   *lut_str , int lut_len ) 
{ 
  struct fpga_device *dev ;
  char **lut_ptr ;
  int rc ;
  void *tmp ;
  size_t tmp___0 ;

  {
  {
#line 625
  while (1) {
    while_continue: /* CIL Label */ ;
#line 625
    if (model->rc) {
#line 625
      return (model->rc);
    }
#line 625
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 626
  dev = fdev_p(model, y, x, (enum fpgadev_type )1, type_idx);
  }
#line 627
  if (! dev) {
    {
#line 627
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 627
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              627);
#line 627
      rc = 22;
      }
#line 627
      goto fail;
#line 627
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 628
  rc = reset_required_pins(dev);
  }
#line 629
  if (rc) {
    {
#line 629
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 629
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              629);
#line 629
      rc = rc;
      }
#line 629
      goto fail;
#line 629
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 631
  if (lut_5or6 == 5) {
#line 631
    lut_ptr = & dev->u.logic.a2d[lut_a2d].lut5;
  } else {
#line 631
    lut_ptr = & dev->u.logic.a2d[lut_a2d].lut6;
  }
#line 634
  if ((unsigned long )*lut_ptr == (unsigned long )((char *)0)) {
    {
#line 635
    tmp = malloc((size_t )2048);
#line 635
    *lut_ptr = (char *)tmp;
    }
#line 636
    if (! *lut_ptr) {
      {
#line 636
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 636
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                636);
#line 636
        rc = 12;
        }
#line 636
        goto fail;
#line 636
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
  }
#line 638
  if (lut_len == -1) {
    {
#line 638
    tmp___0 = strlen(lut_str);
#line 638
    lut_len = (int )tmp___0;
    }
  }
  {
#line 639
  memcpy((void */* __restrict  */)*lut_ptr, (void const   */* __restrict  */)lut_str,
         (size_t )lut_len);
#line 640
  *(*lut_ptr + lut_len) = (char)0;
#line 642
  dev->instantiated = 1;
  }
#line 643
  return (0);
  fail: 
#line 645
  return (rc);
}
}
#line 648 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_logic_a2d_ff(struct fpga_model *model , int y , int x , int type_idx , int lut_a2d ,
                      int ff_mux , int srinit ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 654
  while (1) {
    while_continue: /* CIL Label */ ;
#line 654
    if (model->rc) {
#line 654
      return (model->rc);
    }
#line 654
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 655
  dev = fdev_p(model, y, x, (enum fpgadev_type )1, type_idx);
  }
#line 656
  if (! dev) {
    {
#line 656
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 656
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              656);
#line 656
      rc = 22;
      }
#line 656
      goto fail;
#line 656
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 657
  rc = reset_required_pins(dev);
  }
#line 658
  if (rc) {
    {
#line 658
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 658
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              658);
#line 658
      rc = rc;
      }
#line 658
      goto fail;
#line 658
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 660
  dev->u.logic.a2d[lut_a2d].ff = 4;
#line 661
  dev->u.logic.a2d[lut_a2d].ff_mux = ff_mux;
#line 662
  dev->u.logic.a2d[lut_a2d].ff_srinit = srinit;
#line 664
  dev->instantiated = 1;
#line 665
  return (0);
  fail: 
#line 667
  return (rc);
}
}
#line 670 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_logic_a2d_ff5_srinit(struct fpga_model *model , int y , int x , int type_idx ,
                              int lut_a2d , int srinit ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 676
  while (1) {
    while_continue: /* CIL Label */ ;
#line 676
    if (model->rc) {
#line 676
      return (model->rc);
    }
#line 676
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 677
  dev = fdev_p(model, y, x, (enum fpgadev_type )1, type_idx);
  }
#line 678
  if (! dev) {
    {
#line 678
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 678
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              678);
#line 678
      rc = 22;
      }
#line 678
      goto fail;
#line 678
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 679
  rc = reset_required_pins(dev);
  }
#line 680
  if (rc) {
    {
#line 680
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 680
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              680);
#line 680
      rc = rc;
      }
#line 680
      goto fail;
#line 680
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 682
  dev->u.logic.a2d[lut_a2d].ff5_srinit = srinit;
#line 683
  dev->instantiated = 1;
#line 684
  return (0);
  fail: 
#line 686
  return (rc);
}
}
#line 689 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_logic_a2d_out_mux(struct fpga_model *model , int y , int x , int type_idx ,
                           int lut_a2d , int out_mux ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 695
  while (1) {
    while_continue: /* CIL Label */ ;
#line 695
    if (model->rc) {
#line 695
      return (model->rc);
    }
#line 695
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 696
  dev = fdev_p(model, y, x, (enum fpgadev_type )1, type_idx);
  }
#line 697
  if (! dev) {
    {
#line 697
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 697
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              697);
#line 697
      rc = 22;
      }
#line 697
      goto fail;
#line 697
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 698
  rc = reset_required_pins(dev);
  }
#line 699
  if (rc) {
    {
#line 699
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 699
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              699);
#line 699
      rc = rc;
      }
#line 699
      goto fail;
#line 699
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 701
  dev->u.logic.a2d[lut_a2d].out_mux = out_mux;
#line 702
  dev->instantiated = 1;
#line 703
  return (0);
  fail: 
#line 705
  return (rc);
}
}
#line 708 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_logic_a2d_cy0(struct fpga_model *model , int y , int x , int type_idx , int lut_a2d ,
                       int cy0 ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 714
  while (1) {
    while_continue: /* CIL Label */ ;
#line 714
    if (model->rc) {
#line 714
      return (model->rc);
    }
#line 714
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 715
  dev = fdev_p(model, y, x, (enum fpgadev_type )1, type_idx);
  }
#line 716
  if (! dev) {
    {
#line 716
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 716
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              716);
#line 716
      rc = 22;
      }
#line 716
      goto fail;
#line 716
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 717
  rc = reset_required_pins(dev);
  }
#line 718
  if (rc) {
    {
#line 718
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 718
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              718);
#line 718
      rc = rc;
      }
#line 718
      goto fail;
#line 718
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 720
  dev->u.logic.a2d[lut_a2d].cy0 = cy0;
#line 721
  dev->instantiated = 1;
#line 722
  return (0);
  fail: 
#line 724
  return (rc);
}
}
#line 727 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_logic_clk(struct fpga_model *model , int y , int x , int type_idx , int clk ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 733
  while (1) {
    while_continue: /* CIL Label */ ;
#line 733
    if (model->rc) {
#line 733
      return (model->rc);
    }
#line 733
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 734
  dev = fdev_p(model, y, x, (enum fpgadev_type )1, type_idx);
  }
#line 735
  if (! dev) {
    {
#line 735
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 735
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              735);
#line 735
      rc = 22;
      }
#line 735
      goto fail;
#line 735
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 736
  rc = reset_required_pins(dev);
  }
#line 737
  if (rc) {
    {
#line 737
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 737
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              737);
#line 737
      rc = rc;
      }
#line 737
      goto fail;
#line 737
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 739
  dev->u.logic.clk_inv = clk;
#line 740
  dev->instantiated = 1;
#line 741
  return (0);
  fail: 
#line 743
  return (rc);
}
}
#line 746 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_logic_sync(struct fpga_model *model , int y , int x , int type_idx , int sync_attr ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 752
  while (1) {
    while_continue: /* CIL Label */ ;
#line 752
    if (model->rc) {
#line 752
      return (model->rc);
    }
#line 752
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 753
  dev = fdev_p(model, y, x, (enum fpgadev_type )1, type_idx);
  }
#line 754
  if (! dev) {
    {
#line 754
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 754
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              754);
#line 754
      rc = 22;
      }
#line 754
      goto fail;
#line 754
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 755
  rc = reset_required_pins(dev);
  }
#line 756
  if (rc) {
    {
#line 756
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 756
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              756);
#line 756
      rc = rc;
      }
#line 756
      goto fail;
#line 756
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 758
  dev->u.logic.sync_attr = sync_attr;
#line 759
  dev->instantiated = 1;
#line 760
  return (0);
  fail: 
#line 762
  return (rc);
}
}
#line 765 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_logic_ce_used(struct fpga_model *model , int y , int x , int type_idx ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 770
  while (1) {
    while_continue: /* CIL Label */ ;
#line 770
    if (model->rc) {
#line 770
      return (model->rc);
    }
#line 770
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 771
  dev = fdev_p(model, y, x, (enum fpgadev_type )1, type_idx);
  }
#line 772
  if (! dev) {
    {
#line 772
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 772
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              772);
#line 772
      rc = 22;
      }
#line 772
      goto fail;
#line 772
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 773
  rc = reset_required_pins(dev);
  }
#line 774
  if (rc) {
    {
#line 774
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 774
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              774);
#line 774
      rc = rc;
      }
#line 774
      goto fail;
#line 774
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 776
  dev->u.logic.ce_used = 1;
#line 777
  dev->instantiated = 1;
#line 778
  return (0);
  fail: 
#line 780
  return (rc);
}
}
#line 783 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_logic_sr_used(struct fpga_model *model , int y , int x , int type_idx ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 788
  while (1) {
    while_continue: /* CIL Label */ ;
#line 788
    if (model->rc) {
#line 788
      return (model->rc);
    }
#line 788
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 789
  dev = fdev_p(model, y, x, (enum fpgadev_type )1, type_idx);
  }
#line 790
  if (! dev) {
    {
#line 790
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 790
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              790);
#line 790
      rc = 22;
      }
#line 790
      goto fail;
#line 790
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 791
  rc = reset_required_pins(dev);
  }
#line 792
  if (rc) {
    {
#line 792
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 792
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              792);
#line 792
      rc = rc;
      }
#line 792
      goto fail;
#line 792
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 794
  dev->u.logic.sr_used = 1;
#line 795
  dev->instantiated = 1;
#line 796
  return (0);
  fail: 
#line 798
  return (rc);
}
}
#line 801 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_logic_we_mux(struct fpga_model *model , int y , int x , int type_idx , int we_mux ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 807
  while (1) {
    while_continue: /* CIL Label */ ;
#line 807
    if (model->rc) {
#line 807
      return (model->rc);
    }
#line 807
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 808
  dev = fdev_p(model, y, x, (enum fpgadev_type )1, type_idx);
  }
#line 809
  if (! dev) {
    {
#line 809
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 809
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              809);
#line 809
      rc = 22;
      }
#line 809
      goto fail;
#line 809
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 810
  rc = reset_required_pins(dev);
  }
#line 811
  if (rc) {
    {
#line 811
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 811
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              811);
#line 811
      rc = rc;
      }
#line 811
      goto fail;
#line 811
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 813
  dev->u.logic.we_mux = we_mux;
#line 814
  dev->instantiated = 1;
#line 815
  return (0);
  fail: 
#line 817
  return (rc);
}
}
#line 820 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_logic_cout_used(struct fpga_model *model , int y , int x , int type_idx ,
                         int used ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 826
  while (1) {
    while_continue: /* CIL Label */ ;
#line 826
    if (model->rc) {
#line 826
      return (model->rc);
    }
#line 826
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 827
  dev = fdev_p(model, y, x, (enum fpgadev_type )1, type_idx);
  }
#line 828
  if (! dev) {
    {
#line 828
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 828
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              828);
#line 828
      rc = 22;
      }
#line 828
      goto fail;
#line 828
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 829
  rc = reset_required_pins(dev);
  }
#line 830
  if (rc) {
    {
#line 830
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 830
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              830);
#line 830
      rc = rc;
      }
#line 830
      goto fail;
#line 830
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 832
  dev->u.logic.cout_used = used != 0;
#line 833
  dev->instantiated = 1;
#line 834
  return (0);
  fail: 
#line 836
  return (rc);
}
}
#line 839 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_logic_precyinit(struct fpga_model *model , int y , int x , int type_idx ,
                         int precyinit ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 845
  while (1) {
    while_continue: /* CIL Label */ ;
#line 845
    if (model->rc) {
#line 845
      return (model->rc);
    }
#line 845
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 846
  dev = fdev_p(model, y, x, (enum fpgadev_type )1, type_idx);
  }
#line 847
  if (! dev) {
    {
#line 847
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 847
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              847);
#line 847
      rc = 22;
      }
#line 847
      goto fail;
#line 847
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 848
  rc = reset_required_pins(dev);
  }
#line 849
  if (rc) {
    {
#line 849
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 849
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              849);
#line 849
      rc = rc;
      }
#line 849
      goto fail;
#line 849
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 851
  dev->u.logic.precyinit = precyinit;
#line 852
  dev->instantiated = 1;
#line 853
  return (0);
  fail: 
#line 855
  return (rc);
}
}
#line 862 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_iob_input(struct fpga_model *model , int y , int x , int type_idx , char const   *io_std ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 868
  while (1) {
    while_continue: /* CIL Label */ ;
#line 868
    if (model->rc) {
#line 868
      return (model->rc);
    }
#line 868
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 869
  dev = fdev_p(model, y, x, (enum fpgadev_type )4, type_idx);
  }
#line 870
  if (! dev) {
    {
#line 870
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 870
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              870);
#line 870
      rc = 22;
      }
#line 870
      goto fail;
#line 870
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 871
  rc = reset_required_pins(dev);
  }
#line 872
  if (rc) {
    {
#line 872
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 872
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              872);
#line 872
      rc = rc;
      }
#line 872
      goto fail;
#line 872
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
  {
#line 874
  strcpy((char */* __restrict  */)(dev->u.iob.istandard), (char const   */* __restrict  */)io_std);
#line 875
  dev->u.iob.bypass_mux = 1;
#line 876
  dev->u.iob.I_mux = 2;
#line 877
  dev->instantiated = 1;
  }
#line 878
  return (0);
  fail: 
#line 880
  return (rc);
}
}
#line 883 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_iob_output(struct fpga_model *model , int y , int x , int type_idx , char const   *io_std ) 
{ 
  struct fpga_device *dev ;
  int rc ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;

  {
  {
#line 889
  while (1) {
    while_continue: /* CIL Label */ ;
#line 889
    if (model->rc) {
#line 889
      return (model->rc);
    }
#line 889
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 890
  dev = fdev_p(model, y, x, (enum fpgadev_type )4, type_idx);
  }
#line 891
  if (! dev) {
    {
#line 891
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 891
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              891);
#line 891
      rc = 22;
      }
#line 891
      goto fail;
#line 891
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 892
  rc = reset_required_pins(dev);
  }
#line 893
  if (rc) {
    {
#line 893
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 893
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              893);
#line 893
      rc = rc;
      }
#line 893
      goto fail;
#line 893
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
  {
#line 895
  strcpy((char */* __restrict  */)(dev->u.iob.ostandard), (char const   */* __restrict  */)io_std);
#line 896
  dev->u.iob.O_used = 1;
#line 897
  dev->u.iob.suspend = 2;
#line 898
  tmp___3 = strcmp(io_std, "SSTL2_I");
  }
#line 898
  if (tmp___3) {
    {
#line 900
    tmp___1 = strcmp(io_std, "LVCMOS33");
    }
#line 900
    if (tmp___1) {
      {
#line 900
      tmp___2 = strcmp(io_std, "LVCMOS25");
      }
#line 900
      if (tmp___2) {
        {
#line 903
        tmp = strcmp(io_std, "LVCMOS12");
        }
#line 903
        if (tmp) {
          {
#line 903
          tmp___0 = strcmp(io_std, "LVCMOS12_JEDEC");
          }
#line 903
          if (tmp___0) {
#line 907
            dev->u.iob.drive_strength = 8;
          } else {
#line 905
            dev->u.iob.drive_strength = 6;
          }
        } else {
#line 905
          dev->u.iob.drive_strength = 6;
        }
      } else {
#line 902
        dev->u.iob.drive_strength = 12;
      }
    } else {
#line 902
      dev->u.iob.drive_strength = 12;
    }
#line 908
    dev->u.iob.slew = 1;
  }
#line 910
  dev->instantiated = 1;
#line 911
  return (0);
  fail: 
#line 913
  return (rc);
}
}
#line 916 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_iob_IMUX(struct fpga_model *model , int y , int x , int type_idx , int mux ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 922
  while (1) {
    while_continue: /* CIL Label */ ;
#line 922
    if (model->rc) {
#line 922
      return (model->rc);
    }
#line 922
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 923
  dev = fdev_p(model, y, x, (enum fpgadev_type )4, type_idx);
  }
#line 924
  if (! dev) {
    {
#line 924
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 924
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              924);
#line 924
      rc = 22;
      }
#line 924
      goto fail;
#line 924
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 925
  rc = reset_required_pins(dev);
  }
#line 926
  if (rc) {
    {
#line 926
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 926
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              926);
#line 926
      rc = rc;
      }
#line 926
      goto fail;
#line 926
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 928
  dev->u.iob.I_mux = mux;
#line 929
  dev->instantiated = 1;
#line 930
  return (0);
  fail: 
#line 932
  return (rc);
}
}
#line 935 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_iob_slew(struct fpga_model *model , int y , int x , int type_idx , int slew ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 941
  while (1) {
    while_continue: /* CIL Label */ ;
#line 941
    if (model->rc) {
#line 941
      return (model->rc);
    }
#line 941
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 942
  dev = fdev_p(model, y, x, (enum fpgadev_type )4, type_idx);
  }
#line 943
  if (! dev) {
    {
#line 943
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 943
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              943);
#line 943
      rc = 22;
      }
#line 943
      goto fail;
#line 943
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 944
  rc = reset_required_pins(dev);
  }
#line 945
  if (rc) {
    {
#line 945
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 945
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              945);
#line 945
      rc = rc;
      }
#line 945
      goto fail;
#line 945
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 947
  dev->u.iob.slew = slew;
#line 948
  dev->instantiated = 1;
#line 949
  return (0);
  fail: 
#line 951
  return (rc);
}
}
#line 954 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_iob_drive(struct fpga_model *model , int y , int x , int type_idx , int drive_strength ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 960
  while (1) {
    while_continue: /* CIL Label */ ;
#line 960
    if (model->rc) {
#line 960
      return (model->rc);
    }
#line 960
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 961
  dev = fdev_p(model, y, x, (enum fpgadev_type )4, type_idx);
  }
#line 962
  if (! dev) {
    {
#line 962
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 962
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              962);
#line 962
      rc = 22;
      }
#line 962
      goto fail;
#line 962
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 963
  rc = reset_required_pins(dev);
  }
#line 964
  if (rc) {
    {
#line 964
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 964
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              964);
#line 964
      rc = rc;
      }
#line 964
      goto fail;
#line 964
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 966
  dev->u.iob.drive_strength = drive_strength;
#line 967
  dev->instantiated = 1;
#line 968
  return (0);
  fail: 
#line 970
  return (rc);
}
}
#line 973 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_bufgmux(struct fpga_model *model , int y , int x , int type_idx , int clk ,
                 int disable_attr , int s_inv ) 
{ 
  struct fpga_device *dev ;
  int rc ;

  {
  {
#line 979
  while (1) {
    while_continue: /* CIL Label */ ;
#line 979
    if (model->rc) {
#line 979
      return (model->rc);
    }
#line 979
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 980
  dev = fdev_p(model, y, x, (enum fpgadev_type )15, type_idx);
  }
#line 981
  if (! dev) {
    {
#line 981
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 981
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              981);
#line 981
      rc = 22;
      }
#line 981
      goto fail;
#line 981
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 982
  rc = reset_required_pins(dev);
  }
#line 983
  if (rc) {
    {
#line 983
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 983
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              983);
#line 983
      rc = rc;
      }
#line 983
      goto fail;
#line 983
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 985
  dev->u.bufgmux.clk = clk;
#line 986
  dev->u.bufgmux.disable_attr = disable_attr;
#line 987
  dev->u.bufgmux.s_inv = s_inv;
#line 988
  dev->instantiated = 1;
#line 989
  return (0);
  fail: 
#line 991
  return (rc);
}
}
#line 994 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static void scan_lut_digits(char const   *s___8 , int *digits ) 
{ 
  int i ;

  {
#line 998
  i = 0;
  {
#line 998
  while (1) {
    while_continue: /* CIL Label */ ;
#line 998
    if (! (i < 6)) {
#line 998
      goto while_break;
    }
#line 999
    *(digits + i) = 0;
#line 998
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1000
  if (! s___8) {
#line 1000
    return;
  }
#line 1003
  i = 0;
  {
#line 1003
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1003
    if (! *(s___8 + i)) {
#line 1003
      goto while_break___0;
    }
#line 1004
    if ((int const   )*(s___8 + i) != 65) {
#line 1004
      if ((int const   )*(s___8 + i) != 97) {
#line 1005
        goto __Cont;
      }
    }
#line 1006
    if ((int const   )*(s___8 + (i + 1)) >= 49) {
#line 1006
      if ((int const   )*(s___8 + (i + 1)) <= 54) {
#line 1007
        i ++;
#line 1007
        (*(digits + ((int const   )*(s___8 + i) - 49))) ++;
      }
    }
    __Cont: /* CIL Label */ 
#line 1003
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1009
  return;
}
}
#line 1011 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fdev_set_required_pins(struct fpga_model *model , int y , int x , int type , int type_idx ) 
{ 
  struct fpga_device *dev ;
  int digits[6] ;
  int i ;
  int j ;
  int rc ;

  {
  {
#line 1018
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1018
    if (model->rc) {
#line 1018
      return (model->rc);
    }
#line 1018
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1019
  dev = fdev_p(model, y, x, (enum fpgadev_type )type, type_idx);
  }
#line 1020
  if (! dev) {
    {
#line 1020
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1020
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              1020);
#line 1020
      rc = 22;
      }
#line 1020
      goto fail;
#line 1020
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 1021
  rc = reset_required_pins(dev);
  }
#line 1022
  if (rc) {
    {
#line 1022
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 1022
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              1022);
#line 1022
      rc = rc;
      }
#line 1022
      goto fail;
#line 1022
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 1023
  if (type == 1) {
#line 1024
    if (dev->u.logic.clk_inv) {
      {
#line 1025
      add_req_inpin(dev, 28);
      }
    }
#line 1026
    if (dev->u.logic.ce_used) {
      {
#line 1027
      add_req_inpin(dev, 29);
      }
    }
#line 1028
    if (dev->u.logic.sr_used) {
      {
#line 1029
      add_req_inpin(dev, 30);
      }
    }
#line 1030
    if (dev->u.logic.cout_used) {
      {
#line 1031
      add_req_outpin(dev, 49);
      }
    }
#line 1032
    if (dev->u.logic.precyinit == 3) {
      {
#line 1033
      add_req_inpin(dev, 24);
      }
    }
#line 1034
    if (dev->u.logic.a2d[0].out_mux == 7) {
      {
#line 1036
      add_req_inpin(dev, 24);
      }
    } else
#line 1034
    if (dev->u.logic.a2d[0].ff_mux == 7) {
      {
#line 1036
      add_req_inpin(dev, 24);
      }
    }
#line 1037
    if (dev->u.logic.a2d[2].out_mux == 7) {
      {
#line 1039
      add_req_inpin(dev, 26);
      }
    } else
#line 1037
    if (dev->u.logic.a2d[2].ff_mux == 7) {
      {
#line 1039
      add_req_inpin(dev, 26);
      }
    }
#line 1040
    if (dev->u.logic.a2d[1].out_mux == 8) {
      {
#line 1042
      add_req_inpin(dev, 24);
#line 1043
      add_req_inpin(dev, 25);
#line 1044
      add_req_inpin(dev, 26);
      }
    } else
#line 1040
    if (dev->u.logic.a2d[1].ff_mux == 8) {
      {
#line 1042
      add_req_inpin(dev, 24);
#line 1043
      add_req_inpin(dev, 25);
#line 1044
      add_req_inpin(dev, 26);
      }
    }
#line 1046
    i = 0;
    {
#line 1046
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 1046
      if (! (i <= 3)) {
#line 1046
        goto while_break___2;
      }
#line 1047
      if (dev->u.logic.a2d[i].out_used) {
        {
#line 1049
        add_req_outpin(dev, 37 + i);
        }
      }
#line 1051
      if (dev->u.logic.a2d[i].out_mux) {
        {
#line 1053
        add_req_outpin(dev, 41 + i);
        }
      }
#line 1055
      if (dev->u.logic.a2d[i].ff) {
        {
#line 1057
        add_req_outpin(dev, 45 + i);
        }
      }
#line 1059
      if (dev->u.logic.a2d[i].ff_mux == 4) {
        {
#line 1062
        add_req_inpin(dev, 24 + i);
        }
      } else
#line 1059
      if (dev->u.logic.a2d[i].cy0 == 1) {
        {
#line 1062
        add_req_inpin(dev, 24 + i);
        }
      }
#line 1064
      if (dev->u.logic.a2d[i].lut6) {
        {
#line 1065
        scan_lut_digits((char const   *)dev->u.logic.a2d[i].lut6, digits);
#line 1066
        j = 0;
        }
        {
#line 1066
        while (1) {
          while_continue___3: /* CIL Label */ ;
#line 1066
          if (! (j < 6)) {
#line 1066
            goto while_break___3;
          }
#line 1067
          if (! digits[j]) {
#line 1067
            goto __Cont;
          }
          {
#line 1068
          add_req_inpin(dev, i * 6 + j);
          }
          __Cont: /* CIL Label */ 
#line 1066
          j ++;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
#line 1071
      if (dev->u.logic.a2d[i].lut5) {
        {
#line 1073
        add_req_inpin(dev, 5 + i * 6);
#line 1074
        scan_lut_digits((char const   *)dev->u.logic.a2d[i].lut5, digits);
#line 1075
        j = 0;
        }
        {
#line 1075
        while (1) {
          while_continue___4: /* CIL Label */ ;
#line 1075
          if (! (j < 6)) {
#line 1075
            goto while_break___4;
          }
#line 1076
          if (! digits[j]) {
#line 1076
            goto __Cont___0;
          }
          {
#line 1077
          add_req_inpin(dev, i * 6 + j);
          }
          __Cont___0: /* CIL Label */ 
#line 1075
          j ++;
        }
        while_break___4: /* CIL Label */ ;
        }
      }
#line 1080
      if (dev->u.logic.a2d[i].ff_mux == 6) {
#line 1080
        goto _L;
      } else
#line 1080
      if (dev->u.logic.a2d[i].out_mux == 6) {
        _L: /* CIL Label */ 
#line 1080
        if (! dev->u.logic.precyinit) {
          {
#line 1083
          add_req_inpin(dev, 31);
          }
        }
      }
#line 1046
      i ++;
    }
    while_break___2: /* CIL Label */ ;
    }
#line 1085
    return (0);
  }
#line 1087
  if (type == 4) {
#line 1088
    if (dev->u.iob.I_mux) {
      {
#line 1089
      add_req_outpin(dev, 4);
      }
    }
#line 1090
    if (dev->u.iob.O_used) {
      {
#line 1091
      add_req_inpin(dev, 0);
      }
    }
  }
#line 1093
  return (0);
  fail: 
#line 1095
  return (rc);
}
}
#line 1098 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void fdev_delete(struct fpga_model *model , int y , int x , int type , int type_idx ) 
{ 
  struct fpga_device *dev ;
  int i ;

  {
  {
#line 1103
  dev = fdev_p(model, y, x, (enum fpgadev_type )type, type_idx);
  }
#line 1104
  if (! dev) {
    {
#line 1104
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            1104);
    }
#line 1104
    return;
  }
#line 1105
  if (! dev->instantiated) {
#line 1105
    return;
  }
  {
#line 1106
  free((void *)dev->pinw_req_for_cfg);
#line 1107
  dev->pinw_req_for_cfg = (pinw_idx_t *)0;
#line 1108
  dev->pinw_req_total = 0;
#line 1109
  dev->pinw_req_in = 0;
  }
#line 1110
  if ((unsigned int )dev->type == 1U) {
#line 1111
    i = 0;
    {
#line 1111
    while (1) {
      while_continue: /* CIL Label */ ;
#line 1111
      if (! (i <= 3)) {
#line 1111
        goto while_break;
      }
      {
#line 1112
      free((void *)dev->u.logic.a2d[i].lut6);
#line 1113
      dev->u.logic.a2d[i].lut6 = (char *)0;
#line 1114
      free((void *)dev->u.logic.a2d[i].lut5);
#line 1115
      dev->u.logic.a2d[i].lut5 = (char *)0;
#line 1111
      i ++;
      }
    }
    while_break: /* CIL Label */ ;
    }
  }
  {
#line 1118
  dev->instantiated = 0;
#line 1119
  memset((void *)(& dev->u), 0, sizeof(dev->u));
  }
#line 1120
  return;
}
}
#line 1122 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_connpt_find(struct fpga_model *model , int y , int x , str16_t name_i , int *connpt_dests_o ,
                     int *num_dests ) 
{ 
  struct fpga_tile *tile ;
  int i ;

  {
  {
#line 1128
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1128
    if (model->rc) {
#line 1128
      return (model->rc);
    }
#line 1128
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1129
  tile = model->tiles + (y * model->x_width + x);
#line 1130
  i = 0;
  {
#line 1130
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1130
    if (! (i < tile->num_conn_point_names)) {
#line 1130
      goto while_break___0;
    }
#line 1131
    if ((int )*(tile->conn_point_names + (i * 2 + 1)) == (int )name_i) {
#line 1132
      goto while_break___0;
    }
#line 1130
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1134
  if (i >= tile->num_conn_point_names) {
    {
#line 1135
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            1135);
    }
#line 1135
    goto fail;
  }
#line 1136
  if (num_dests) {
#line 1137
    if (i < tile->num_conn_point_names - 1) {
#line 1137
      *num_dests = (int )*(tile->conn_point_names + (i + 1) * 2) - (int )*(tile->conn_point_names + i * 2);
    } else {
#line 1137
      *num_dests = tile->num_conn_point_dests - (int )*(tile->conn_point_names + i * 2);
    }
  }
#line 1143
  if (connpt_dests_o) {
#line 1144
    *connpt_dests_o = (int )*(tile->conn_point_names + i * 2);
  }
#line 1145
  return (i);
  fail: 
#line 1147
  return (-1);
}
}
#line 1150 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void fpga_conn_dest(struct fpga_model *model , int y , int x , int connpt_dest_idx ,
                    int *dest_y , int *dest_x , str16_t *str_i ) 
{ 
  struct fpga_tile *tile ;

  {
#line 1155
  tile = model->tiles + (y * model->x_width + x);
#line 1156
  if (connpt_dest_idx < 0) {
    {
#line 1158
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            1158);
    }
#line 1159
    return;
  } else
#line 1156
  if (connpt_dest_idx >= tile->num_conn_point_dests) {
    {
#line 1158
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            1158);
    }
#line 1159
    return;
  }
#line 1161
  *dest_x = (int )*(tile->conn_point_dests + connpt_dest_idx * 3);
#line 1162
  *dest_y = (int )*(tile->conn_point_dests + (connpt_dest_idx * 3 + 1));
#line 1163
  *str_i = *(tile->conn_point_dests + (connpt_dest_idx * 3 + 2));
#line 1164
  return;
}
}
#line 1166 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_find_conn(struct fpga_model *model , int search_y , int search_x , str16_t *pt ,
                   int target_y , int target_x , str16_t target_pt ) 
{ 
  struct fpga_tile *tile ;
  int i ;
  int j ;
  int dests_end ;

  {
  {
#line 1172
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1172
    if (model->rc) {
#line 1172
      return (model->rc);
    }
#line 1172
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1173
  tile = model->tiles + (search_y * model->x_width + search_x);
#line 1174
  i = 0;
  {
#line 1174
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1174
    if (! (i < tile->num_conn_point_names)) {
#line 1174
      goto while_break___0;
    }
#line 1175
    if (i < tile->num_conn_point_names - 1) {
#line 1175
      dests_end = (int )*(tile->conn_point_names + (i + 1) * 2);
    } else {
#line 1175
      dests_end = tile->num_conn_point_dests;
    }
#line 1178
    j = (int )*(tile->conn_point_names + i * 2);
    {
#line 1178
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 1178
      if (! (j < dests_end)) {
#line 1178
        goto while_break___1;
      }
#line 1179
      if ((int )*(tile->conn_point_dests + j * 3) == target_x) {
#line 1179
        if ((int )*(tile->conn_point_dests + (j * 3 + 1)) == target_y) {
#line 1179
          if ((int )*(tile->conn_point_dests + (j * 3 + 2)) == (int )target_pt) {
#line 1182
            *pt = *(tile->conn_point_names + (i * 2 + 1));
#line 1183
            return (0);
          }
        }
      }
#line 1178
      j ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 1174
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1187
  *pt = (str16_t )0;
#line 1188
  return (0);
}
}
#line 1192 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
swidx_t fpga_switch_first(struct fpga_model *model , int y , int x , str16_t name_i ,
                          int from_to ) 
{ 
  struct fpga_tile *tile ;
  int i ;
  int connpt_o ;
  int tmp ;

  {
  {
#line 1198
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1198
    if (model->rc) {
#line 1198
      return (model->rc);
    }
#line 1198
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1200
  if ((int )name_i == 0) {
    {
#line 1200
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            1200);
    }
#line 1200
    return (-1);
  }
#line 1201
  tile = model->tiles + (y * model->x_width + x);
#line 1202
  i = 0;
  {
#line 1202
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1202
    if (! (i < tile->num_switches)) {
#line 1202
      goto while_break___0;
    }
#line 1203
    if (from_to) {
#line 1203
      connpt_o = (int )((*(tile->switches + i) >> 15) & 32767U);
    } else {
#line 1203
      connpt_o = (int )(*(tile->switches + i) & 32767U);
    }
#line 1204
    if ((int )*(tile->conn_point_names + (connpt_o * 2 + 1)) == (int )name_i) {
#line 1205
      goto while_break___0;
    }
#line 1202
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1207
  if (i >= tile->num_switches) {
#line 1207
    tmp = -1;
  } else {
#line 1207
    tmp = i;
  }
#line 1207
  return (tmp);
}
}
#line 1210 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static swidx_t fpga_switch_search(struct fpga_model *model , int y , int x , swidx_t last ,
                                  swidx_t search_beg , int from_to ) 
{ 
  struct fpga_tile *tile ;
  int connpt_o ;
  int name_i ;
  int i ;
  int tmp ;

  {
  {
#line 1216
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1216
    if (model->rc) {
#line 1216
      return (model->rc);
    }
#line 1216
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1217
  tile = model->tiles + (y * model->x_width + x);
#line 1218
  if (last & 524288) {
    {
#line 1219
    connpt_o = fpga_connpt_find(model, y, x, (str16_t )(last & -524289), (int *)0,
                                (int *)0);
    }
#line 1221
    if (connpt_o == -1) {
      {
#line 1221
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              1221);
      }
#line 1221
      return (-1);
    }
  } else
#line 1223
  if (from_to) {
#line 1223
    connpt_o = (int )((*(tile->switches + last) >> 15) & 32767U);
  } else {
#line 1223
    connpt_o = (int )(*(tile->switches + last) & 32767U);
  }
#line 1224
  name_i = (int )*(tile->conn_point_names + (connpt_o * 2 + 1));
#line 1226
  i = search_beg;
  {
#line 1226
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1226
    if (! (i < tile->num_switches)) {
#line 1226
      goto while_break___0;
    }
#line 1227
    if (from_to) {
#line 1227
      connpt_o = (int )((*(tile->switches + i) >> 15) & 32767U);
    } else {
#line 1227
      connpt_o = (int )(*(tile->switches + i) & 32767U);
    }
#line 1228
    if ((int )*(tile->conn_point_names + (connpt_o * 2 + 1)) == name_i) {
#line 1229
      goto while_break___0;
    }
#line 1226
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1231
  if (i >= tile->num_switches) {
#line 1231
    tmp = -1;
  } else {
#line 1231
    tmp = i;
  }
#line 1231
  return (tmp);
}
}
#line 1234 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
swidx_t fpga_switch_next(struct fpga_model *model , int y , int x , swidx_t last ,
                         int from_to ) 
{ 
  int tmp ;
  swidx_t tmp___0 ;

  {
#line 1237
  if (last & 524288) {
#line 1237
    tmp = 0;
  } else {
#line 1237
    tmp = last + 1;
  }
  {
#line 1237
  tmp___0 = fpga_switch_search(model, y, x, last, tmp, from_to);
  }
#line 1237
  return (tmp___0);
}
}
#line 1241 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
swidx_t fpga_switch_backtofirst(struct fpga_model *model , int y , int x , swidx_t last ,
                                int from_to ) 
{ 
  swidx_t tmp ;

  {
  {
#line 1244
  tmp = fpga_switch_search(model, y, x, last, 0, from_to);
  }
#line 1244
  return (tmp);
}
}
#line 1247 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_swset_fromto(struct fpga_model *model , int y , int x , str16_t start_switch ,
                      int from_to , struct sw_set *set ) 
{ 
  swidx_t idx ;
  int tmp ;

  {
  {
#line 1252
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1252
    if (model->rc) {
#line 1252
      return (model->rc);
    }
#line 1252
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1253
  set->len = 0;
#line 1254
  idx = fpga_switch_first(model, y, x, start_switch, from_to);
  }
  {
#line 1255
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1255
    if (! (idx != -1)) {
#line 1255
      goto while_break___0;
    }
#line 1256
    if (set->len >= 128) {
      {
#line 1257
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              1257);
      }
#line 1257
      return (0);
    }
    {
#line 1258
    tmp = set->len;
#line 1258
    (set->len) ++;
#line 1258
    set->sw[tmp] = idx;
#line 1259
    idx = fpga_switch_next(model, y, x, idx, from_to);
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1261
  return (0);
}
}
#line 1264 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_swset_contains(struct fpga_model *model , int y , int x , struct sw_set  const  *set ,
                        int from_to , str16_t connpt ) 
{ 
  struct fpga_tile *tile ;
  int i ;
  int tmp ;

  {
  {
#line 1270
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1270
    if (model->rc) {
#line 1270
      return (model->rc);
    }
#line 1270
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1271
  tile = model->tiles + (y * model->x_width + x);
#line 1272
  i = 0;
  {
#line 1272
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1272
    if (! (i < (int )set->len)) {
#line 1272
      goto while_break___0;
    }
#line 1273
    if (from_to) {
#line 1273
      tmp = (set->sw[i] >> 15) & 32767;
    } else {
#line 1273
      tmp = set->sw[i] & 32767;
    }
#line 1273
    if ((int )*(tile->conn_point_names + (tmp * 2 + 1)) == (int )connpt) {
#line 1274
      return (i);
    }
#line 1272
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1276
  return (-1);
}
}
#line 1279 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void fpga_swset_remove_connpt(struct fpga_model *model , int y , int x , struct sw_set *set ,
                              int from_to , str16_t connpt ) 
{ 
  int i ;

  {
  {
#line 1283
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 1283
    i = fpga_swset_contains(model, y, x, (struct sw_set  const  *)set, from_to, connpt);
    }
#line 1283
    if (! (i != -1)) {
#line 1283
      goto while_break;
    }
#line 1285
    if (set->len > i + 1) {
      {
#line 1286
      memmove((void *)(& set->sw[i]), (void const   *)(& set->sw[i + 1]), (unsigned long )((set->len - i) - 1) * sizeof(set->sw[0]));
      }
    }
#line 1288
    (set->len) --;
  }
  while_break: /* CIL Label */ ;
  }
#line 1290
  return;
}
}
#line 1292 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void fpga_swset_remove_loop(struct fpga_model *model , int y , int x , struct sw_set *set ,
                            struct sw_set  const  *parents , int from_to ) 
{ 
  int i ;
  struct fpga_tile *tile ;
  int tmp ;

  {
#line 1298
  tile = model->tiles + (y * model->x_width + x);
#line 1299
  i = 0;
  {
#line 1299
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1299
    if (! (i < (int )parents->len)) {
#line 1299
      goto while_break;
    }
#line 1300
    if (from_to) {
#line 1300
      tmp = (parents->sw[i] >> 15) & 32767;
    } else {
#line 1300
      tmp = parents->sw[i] & 32767;
    }
    {
#line 1300
    fpga_swset_remove_connpt(model, y, x, set, ! from_to, *(tile->conn_point_names + (tmp * 2 + 1)));
#line 1299
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 1303
  return;
}
}
#line 1305 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void fpga_swset_remove_sw(struct fpga_model *model , int y , int x , struct sw_set *set ,
                          swidx_t sw ) 
{ 
  int sw_from_connpt ;
  int sw_to_connpt ;
  int cur_from_connpt ;
  int cur_to_connpt ;
  int i ;

  {
#line 1310
  sw_from_connpt = (sw >> 15) & 32767;
#line 1311
  sw_to_connpt = sw & 32767;
#line 1313
  i = 0;
  {
#line 1313
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1313
    if (! (i < set->len)) {
#line 1313
      goto while_break;
    }
#line 1314
    cur_from_connpt = (set->sw[i] >> 15) & 32767;
#line 1315
    cur_to_connpt = set->sw[i] & 32767;
#line 1316
    if (cur_from_connpt == sw_from_connpt) {
#line 1316
      if (cur_to_connpt == sw_to_connpt) {
#line 1318
        if ((sw & 1073741824) != (set->sw[i] & 1073741824)) {
          {
#line 1320
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                  1320);
          }
        }
#line 1321
        if (set->len > i + 1) {
          {
#line 1322
          memmove((void *)(& set->sw[i]), (void const   *)(& set->sw[i + 1]), (unsigned long )((set->len - i) - 1) * sizeof(set->sw[0]));
          }
        }
#line 1324
        (set->len) --;
#line 1325
        return;
      }
    }
#line 1327
    if (cur_from_connpt == sw_to_connpt) {
#line 1327
      if (cur_to_connpt == sw_from_connpt) {
        {
#line 1329
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                1329);
        }
      }
    }
#line 1313
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1331
  return;
}
}
#line 1333 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_swset_level_down(struct fpga_model *model , int y , int x , struct sw_set *set ,
                          int from_to ) 
{ 
  int i ;
  str16_t tmp ;

  {
  {
#line 1338
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1338
    if (model->rc) {
#line 1338
      return (model->rc);
    }
#line 1338
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1339
  i = 0;
  {
#line 1340
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1340
    if (! (i < set->len)) {
#line 1340
      goto while_break___0;
    }
    {
#line 1341
    tmp = fpga_switch_str_i(model, y, x, set->sw[i], ! from_to);
#line 1341
    set->sw[i] = fpga_switch_first(model, y, x, tmp, from_to);
    }
#line 1343
    if (set->sw[i] == -1) {
#line 1344
      if (set->len > i + 1) {
        {
#line 1345
        memmove((void *)(& set->sw[i]), (void const   *)(& set->sw[i + 1]), (unsigned long )((set->len - i) - 1) * sizeof(set->sw[0]));
        }
      }
#line 1347
      (set->len) --;
    } else {
#line 1349
      i ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1351
  return (0);
}
}
#line 1354 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void fpga_swset_print(struct fpga_model *model , int y , int x , struct sw_set *set ,
                      int from_to ) 
{ 
  int i ;
  char const   *tmp ;

  {
#line 1358
  i = 0;
  {
#line 1358
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1358
    if (! (i < set->len)) {
#line 1358
      goto while_break;
    }
    {
#line 1359
    tmp = fpga_switch_print(model, y, x, set->sw[i]);
#line 1359
    printf((char const   */* __restrict  */)"swset %i %s\n", i, tmp);
#line 1358
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 1362
  return;
}
}
#line 1364 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_swset_is_used(struct fpga_model *model , int y , int x , swidx_t *sw , int len ) 
{ 
  int i ;
  int tmp ;

  {
#line 1368
  i = 0;
  {
#line 1368
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1368
    if (! (i < len)) {
#line 1368
      goto while_break;
    }
    {
#line 1369
    tmp = fpga_switch_is_used(model, y, x, *(sw + i));
    }
#line 1369
    if (tmp) {
#line 1370
      return (1);
    }
#line 1368
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1372
  return (0);
}
}
#line 1375 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_switch_same_fromto(struct fpga_model *model , int y , int x , swidx_t sw ,
                            int from_to , swidx_t *same_sw , int *same_len ) 
{ 
  swidx_t cur_sw ;
  int max_len ;
  int rc ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 1381
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1381
    if (model->rc) {
#line 1381
      return (model->rc);
    }
#line 1381
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1382
  max_len = *same_len;
#line 1383
  *same_len = 0;
#line 1384
  if (max_len < 1) {
    {
#line 1384
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1384
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              1384);
#line 1384
      rc = 22;
      }
#line 1384
      goto fail;
#line 1384
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 1385
  cur_sw = fpga_switch_search(model, y, x, sw, 0, from_to);
  }
#line 1387
  if (cur_sw == -1) {
    {
#line 1387
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 1387
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              1387);
#line 1387
      rc = 22;
      }
#line 1387
      goto fail;
#line 1387
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 1389
  tmp = *same_len;
#line 1389
  (*same_len) ++;
#line 1389
  *(same_sw + tmp) = cur_sw;
  {
#line 1390
  while (1) {
    while_continue___2: /* CIL Label */ ;
    {
#line 1390
    cur_sw = fpga_switch_search(model, y, x, sw, cur_sw + 1, from_to);
    }
#line 1390
    if (! (cur_sw != -1)) {
#line 1390
      goto while_break___2;
    }
#line 1391
    tmp___0 = *same_len;
#line 1391
    (*same_len) ++;
#line 1391
    *(same_sw + tmp___0) = cur_sw;
#line 1392
    if (*same_len >= max_len) {
      {
#line 1392
      while (1) {
        while_continue___3: /* CIL Label */ ;
        {
#line 1392
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                1392);
#line 1392
        rc = 22;
        }
#line 1392
        goto fail;
#line 1392
        goto while_break___3;
      }
      while_break___3: /* CIL Label */ ;
      }
    }
  }
  while_break___2: /* CIL Label */ ;
  }
#line 1394
  return (0);
  fail: 
#line 1396
  return (rc);
}
}
#line 1399 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
swidx_t fpga_switch_lookup(struct fpga_model *model , int y , int x , str16_t from_str_i ,
                           str16_t to_str_i ) 
{ 
  int from_connpt_o ;
  int to_connpt_o ;
  int i ;
  struct fpga_tile *tile ;

  {
  {
#line 1405
  from_connpt_o = fpga_connpt_find(model, y, x, from_str_i, (int *)0, (int *)0);
#line 1407
  to_connpt_o = fpga_connpt_find(model, y, x, to_str_i, (int *)0, (int *)0);
  }
#line 1409
  if (from_connpt_o == -1) {
#line 1410
    return (-1);
  } else
#line 1409
  if (to_connpt_o == -1) {
#line 1410
    return (-1);
  }
#line 1412
  tile = model->tiles + (y * model->x_width + x);
#line 1413
  i = 0;
  {
#line 1413
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1413
    if (! (i < tile->num_switches)) {
#line 1413
      goto while_break;
    }
#line 1414
    if (((*(tile->switches + i) >> 15) & 32767U) == (unsigned int )from_connpt_o) {
#line 1414
      if ((*(tile->switches + i) & 32767U) == (unsigned int )to_connpt_o) {
#line 1416
        return (i);
      }
    }
#line 1413
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1418
  return (-1);
}
}
#line 1429 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static char switch_get_buf[64][128]  ;
#line 1430
static char const   *connpt_str(struct fpga_model *model , int y , int x , int connpt_o ) ;
#line 1430 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int last_buf___0  =    0;
#line 1424 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static char const   *connpt_str(struct fpga_model *model , int y , int x , int connpt_o ) 
{ 
  char const   *hash_str ;
  int str_i ;
  size_t tmp ;
  char *tmp___0 ;

  {
  {
#line 1435
  str_i = (int )*((model->tiles + (y * model->x_width + x))->conn_point_names + (connpt_o * 2 + 1));
#line 1436
  hash_str = strarray_lookup(& model->str, str_i);
  }
#line 1437
  if (! hash_str) {
    {
#line 1438
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            1438);
    }
#line 1439
    return ((char const   *)0);
  } else {
    {
#line 1437
    tmp = strlen(hash_str);
    }
#line 1437
    if (tmp >= 128UL) {
      {
#line 1438
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              1438);
      }
#line 1439
      return ((char const   *)0);
    }
  }
  {
#line 1441
  last_buf___0 = (last_buf___0 + 1) % 64;
#line 1442
  tmp___0 = strcpy((char */* __restrict  */)(switch_get_buf[last_buf___0]), (char const   */* __restrict  */)hash_str);
  }
#line 1442
  return ((char const   *)tmp___0);
}
}
#line 1445 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
char const   *fpga_switch_str(struct fpga_model *model , int y , int x , swidx_t swidx ,
                              int from_to ) 
{ 
  uint32_t sw ;
  unsigned int tmp ;
  char const   *tmp___0 ;

  {
#line 1448
  sw = *((model->tiles + (y * model->x_width + x))->switches + swidx);
#line 1449
  if (from_to) {
#line 1449
    tmp = (sw >> 15) & 32767U;
  } else {
#line 1449
    tmp = sw & 32767U;
  }
  {
#line 1449
  tmp___0 = connpt_str(model, y, x, (int )tmp);
  }
#line 1449
  return (tmp___0);
}
}
#line 1452 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
str16_t fpga_switch_str_i(struct fpga_model *model , int y , int x , swidx_t swidx ,
                          int from_to ) 
{ 
  struct fpga_tile *tile ;
  uint32_t sw ;
  int connpt_o ;

  {
#line 1459
  tile = model->tiles + (y * model->x_width + x);
#line 1460
  sw = *(tile->switches + swidx);
#line 1461
  if (from_to) {
#line 1461
    connpt_o = (int )((sw >> 15) & 32767U);
  } else {
#line 1461
    connpt_o = (int )(sw & 32767U);
  }
#line 1462
  return (*(tile->conn_point_names + (connpt_o * 2 + 1)));
}
}
#line 1469 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static char buf___0[16][128]  ;
#line 1470 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int last_buf___1  =    0;
#line 1465 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
char const   *fpga_switch_print(struct fpga_model *model , int y , int x , swidx_t swidx ) 
{ 
  uint32_t sw ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;

  {
  {
#line 1473
  sw = *((model->tiles + (y * model->x_width + x))->switches + swidx);
#line 1474
  last_buf___1 = (last_buf___1 + 1) % 16;
#line 1476
  tmp = connpt_str(model, y, x, (int )(sw & 32767U));
  }
#line 1476
  if (sw & 1073741824U) {
#line 1476
    tmp___0 = "<->";
  } else {
#line 1476
    tmp___0 = "->";
  }
  {
#line 1476
  tmp___1 = connpt_str(model, y, x, (int )((sw >> 15) & 32767U));
#line 1476
  snprintf((char */* __restrict  */)(buf___0[last_buf___1]), sizeof(buf___0[0]), (char const   */* __restrict  */)"%s %s %s",
           tmp___1, tmp___0, tmp);
  }
#line 1480
  return ((char const   *)(buf___0[last_buf___1]));
}
}
#line 1483 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_switch_is_bidir(struct fpga_model *model , int y , int x , swidx_t swidx ) 
{ 


  {
#line 1486
  return ((*((model->tiles + (y * model->x_width + x))->switches + swidx) & 1073741824U) != 0U);
}
}
#line 1489 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_switch_is_used(struct fpga_model *model , int y , int x , swidx_t swidx ) 
{ 


  {
#line 1492
  return ((*((model->tiles + (y * model->x_width + x))->switches + swidx) & 2147483648U) != 0U);
}
}
#line 1495 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void fpga_switch_enable(struct fpga_model *model , int y , int x , swidx_t swidx ) 
{ 


  {
#line 1498
  *((model->tiles + (y * model->x_width + x))->switches + swidx) |= 2147483648U;
#line 1499
  return;
}
}
#line 1501 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_switch_set_enable(struct fpga_model *model , int y , int x , struct sw_set *set ) 
{ 
  int i ;

  {
#line 1505
  i = 0;
  {
#line 1505
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1505
    if (! (i < set->len)) {
#line 1505
      goto while_break;
    }
    {
#line 1506
    fpga_switch_enable(model, y, x, set->sw[i]);
#line 1505
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 1507
  return (0);
}
}
#line 1510 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void fpga_switch_disable(struct fpga_model *model , int y , int x , swidx_t swidx ) 
{ 


  {
#line 1513
  *((model->tiles + (y * model->x_width + x))->switches + swidx) &= 2147483647U;
#line 1514
  return;
}
}
#line 1522 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static char sw_buf[64][256]  ;
#line 1523
static char const   *fmt_swset_el(struct fpga_model *model , int y , int x , swidx_t sw ,
                                  int from_to ) ;
#line 1523 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int last_buf___2  =    0;
#line 1519 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static char const   *fmt_swset_el(struct fpga_model *model , int y , int x , swidx_t sw ,
                                  int from_to ) 
{ 
  char midstr[64] ;
  int tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;

  {
  {
#line 1526
  last_buf___2 = (last_buf___2 + 1) % 64;
#line 1527
  tmp = fpga_switch_is_bidir(model, y, x, sw);
  }
#line 1527
  if (tmp) {
    {
#line 1528
    strcpy((char */* __restrict  */)(midstr), (char const   */* __restrict  */)"<->");
    }
  } else {
    {
#line 1530
    strcpy((char */* __restrict  */)(midstr), (char const   */* __restrict  */)"->");
    }
  }
#line 1535
  if (from_to == 0) {
#line 1535
    tmp___1 = "";
  } else {
    {
#line 1535
    tmp___0 = fpga_switch_str(model, y, x, sw, 0);
#line 1535
    tmp___1 = tmp___0;
    }
  }
#line 1535
  if (from_to == 1) {
#line 1535
    tmp___3 = "";
  } else {
    {
#line 1535
    tmp___2 = fpga_switch_str(model, y, x, sw, 1);
#line 1535
    tmp___3 = tmp___2;
    }
  }
  {
#line 1535
  snprintf((char */* __restrict  */)(sw_buf[last_buf___2]), sizeof(sw_buf[0]), (char const   */* __restrict  */)"%s%s%s",
           tmp___3, midstr, tmp___1);
  }
#line 1542
  return ((char const   *)(sw_buf[last_buf___2]));
}
}
#line 1551 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static char buf___1[8][2048]  ;
#line 1552 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int last_buf___3  =    0;
#line 1548 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
char const   *fmt_swset(struct fpga_model *model , int y , int x , struct sw_set *set ,
                        int from_to ) 
{ 
  int i ;
  int o ;
  char const   *tmp ;
  size_t tmp___0 ;
  int tmp___1 ;
  char const   *tmp___2 ;
  size_t tmp___3 ;
  int tmp___4 ;
  char const   *tmp___5 ;
  size_t tmp___6 ;
  int tmp___7 ;
  char const   *tmp___8 ;
  size_t tmp___9 ;

  {
#line 1555
  last_buf___3 = (last_buf___3 + 1) % 8;
#line 1556
  o = 0;
#line 1557
  if (set->len) {
#line 1558
    if (from_to == 1) {
      {
#line 1559
      tmp = fpga_switch_str(model, y, x, set->sw[0], 1);
#line 1559
      strcpy((char */* __restrict  */)(& buf___1[last_buf___3][o]), (char const   */* __restrict  */)tmp);
#line 1560
      tmp___0 = strlen((char const   *)(& buf___1[last_buf___3][o]));
#line 1560
      o = (int )((size_t )o + tmp___0);
#line 1561
      i = 0;
      }
      {
#line 1561
      while (1) {
        while_continue: /* CIL Label */ ;
#line 1561
        if (! (i < set->len)) {
#line 1561
          goto while_break;
        }
        {
#line 1562
        tmp___1 = o;
#line 1562
        o ++;
#line 1562
        buf___1[last_buf___3][tmp___1] = (char )' ';
#line 1563
        tmp___2 = fmt_swset_el(model, y, x, set->sw[i], 1);
#line 1563
        strcpy((char */* __restrict  */)(& buf___1[last_buf___3][o]), (char const   */* __restrict  */)tmp___2);
#line 1565
        tmp___3 = strlen((char const   *)(& buf___1[last_buf___3][o]));
#line 1565
        o = (int )((size_t )o + tmp___3);
#line 1561
        i ++;
        }
      }
      while_break: /* CIL Label */ ;
      }
    } else {
#line 1568
      i = set->len - 1;
      {
#line 1568
      while (1) {
        while_continue___0: /* CIL Label */ ;
#line 1568
        if (! (i >= 0)) {
#line 1568
          goto while_break___0;
        }
#line 1569
        if (i < set->len - 1) {
#line 1569
          tmp___4 = o;
#line 1569
          o ++;
#line 1569
          buf___1[last_buf___3][tmp___4] = (char )' ';
        }
        {
#line 1570
        tmp___5 = fmt_swset_el(model, y, x, set->sw[i], 0);
#line 1570
        strcpy((char */* __restrict  */)(& buf___1[last_buf___3][o]), (char const   */* __restrict  */)tmp___5);
#line 1572
        tmp___6 = strlen((char const   *)(& buf___1[last_buf___3][o]));
#line 1572
        o = (int )((size_t )o + tmp___6);
#line 1568
        i --;
        }
      }
      while_break___0: /* CIL Label */ ;
      }
      {
#line 1574
      tmp___7 = o;
#line 1574
      o ++;
#line 1574
      buf___1[last_buf___3][tmp___7] = (char )' ';
#line 1575
      tmp___8 = fpga_switch_str(model, y, x, set->sw[0], 0);
#line 1575
      strcpy((char */* __restrict  */)(& buf___1[last_buf___3][o]), (char const   */* __restrict  */)tmp___8);
#line 1576
      tmp___9 = strlen((char const   *)(& buf___1[last_buf___3][o]));
#line 1576
      o = (int )((size_t )o + tmp___9);
      }
    }
  }
#line 1579
  buf___1[last_buf___3][o] = (char)0;
#line 1580
  return ((char const   *)(buf___1[last_buf___3]));
}
}
#line 1583 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int construct_sw_chain(struct sw_chain *chain , struct fpga_model *model , int y ,
                       int x , str16_t start_switch , int from_to , int max_depth ,
                       net_idx_t exclusive_net , swidx_t *block_list , int block_list_len ) 
{ 
  void *tmp ;

  {
  {
#line 1587
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1587
    if (model->rc) {
#line 1587
      return (model->rc);
    }
#line 1587
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1593
  memset((void *)chain, 0, sizeof(*chain));
#line 1594
  chain->model = model;
#line 1595
  chain->y = y;
#line 1596
  chain->x = x;
#line 1597
  chain->from_to = from_to;
  }
#line 1598
  if (max_depth < 0) {
#line 1598
    chain->max_depth = 128;
  } else {
#line 1598
    chain->max_depth = max_depth;
  }
#line 1599
  chain->exclusive_net = exclusive_net;
#line 1600
  if (block_list) {
#line 1601
    chain->block_list = block_list;
#line 1602
    chain->block_list_len = block_list_len;
  } else {
    {
#line 1605
    tmp = malloc(4000UL * sizeof(*(chain->block_list)));
#line 1605
    chain->internal_block_list = (swidx_t *)tmp;
    }
#line 1607
    if (! chain->internal_block_list) {
      {
#line 1608
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 1608
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                1608);
        }
#line 1608
        if (! model->rc) {
#line 1608
          model->rc = 12;
        }
#line 1608
        return (model->rc);
#line 1608
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
#line 1609
    chain->block_list = chain->internal_block_list;
#line 1610
    chain->block_list_len = 0;
  }
#line 1616
  chain->first_round = 1;
#line 1617
  chain->set.len = 1;
#line 1618
  chain->set.sw[0] = 524288 | (int )start_switch;
#line 1619
  return (model->rc);
}
}
#line 1622 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void destruct_sw_chain(struct sw_chain *chain ) 
{ 


  {
  {
#line 1624
  free((void *)chain->internal_block_list);
#line 1625
  memset((void *)chain, 0, sizeof(*chain));
  }
#line 1626
  return;
}
}
#line 1630 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int switch_list_contains(struct fpga_model *model , int y , int x , swidx_t *list ,
                                int list_len , swidx_t sw ) 
{ 
  int sw_from_connpt ;
  int sw_to_connpt ;
  int cur_from_connpt ;
  int cur_to_connpt ;
  int i ;

  {
#line 1635
  sw_from_connpt = (sw >> 15) & 32767;
#line 1636
  sw_to_connpt = sw & 32767;
#line 1638
  i = 0;
  {
#line 1638
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1638
    if (! (i < list_len)) {
#line 1638
      goto while_break;
    }
#line 1639
    cur_from_connpt = (*(list + i) >> 15) & 32767;
#line 1640
    cur_to_connpt = *(list + i) & 32767;
#line 1641
    if (cur_from_connpt == sw_from_connpt) {
#line 1641
      if (cur_to_connpt == sw_to_connpt) {
#line 1643
        if ((sw & 1073741824) != (*(list + i) & 1073741824)) {
          {
#line 1645
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                  1645);
          }
        }
#line 1646
        return (i);
      }
    }
#line 1648
    if (cur_from_connpt == sw_to_connpt) {
#line 1648
      if (cur_to_connpt == sw_from_connpt) {
        {
#line 1650
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                1650);
        }
      }
    }
#line 1638
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1652
  return (-1);
}
}
#line 1655 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_switch_chain(struct sw_chain *ch ) 
{ 
  swidx_t idx ;
  struct fpga_tile *tile ;
  int child_from_to ;
  int level_down ;
  int i ;
  int tmp ;
  int tmp___0 ;
  str16_t tmp___1 ;
  int tmp___2 ;
  int parent_connpt ;
  unsigned int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;

  {
#line 1661
  if (! ch->set.len) {
    {
#line 1662
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            1662);
    }
#line 1662
    goto internal_error;
  }
#line 1663
  if (ch->first_round) {
    {
#line 1665
    while (1) {
      while_continue: /* CIL Label */ ;
      {
#line 1666
      idx = fpga_switch_next(ch->model, ch->y, ch->x, ch->set.sw[ch->set.len - 1],
                             ch->from_to);
      }
#line 1668
      if (idx == -1) {
#line 1669
        goto while_break;
      }
#line 1670
      ch->set.sw[ch->set.len - 1] = idx;
#line 1671
      if (ch->exclusive_net == 0) {
#line 1671
        goto _L;
      } else {
        {
#line 1671
        tmp = fpga_swset_in_other_net(ch->model, ch->y, ch->x, (swidx_t const   *)(& idx),
                                      1, ch->exclusive_net);
        }
#line 1671
        if (! tmp) {
          _L: /* CIL Label */ 
          {
#line 1671
          tmp___0 = switch_list_contains(ch->model, ch->y, ch->x, ch->block_list,
                                         ch->block_list_len, idx);
          }
#line 1671
          if (tmp___0 == -1) {
#line 1678
            return (0);
          }
        }
      }
    }
    while_break: /* CIL Label */ ;
    }
    {
#line 1681
    ch->first_round = 0;
#line 1682
    idx = fpga_switch_backtofirst(ch->model, ch->y, ch->x, ch->set.sw[ch->set.len - 1],
                                  ch->from_to);
    }
#line 1684
    if (idx == -1) {
#line 1685
      ch->set.len = 0;
#line 1686
      return (-1);
    }
#line 1695
    ch->set.sw[ch->set.len - 1] = idx;
  }
#line 1698
  tile = (ch->model)->tiles + (ch->y * (ch->model)->x_width + ch->x);
  {
#line 1699
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 1700
    tmp___1 = fpga_switch_str_i(ch->model, ch->y, ch->x, ch->set.sw[ch->set.len - 1],
                                ! ch->from_to);
#line 1700
    idx = fpga_switch_first(ch->model, ch->y, ch->x, tmp___1, ch->from_to);
    }
#line 1711
    if (idx != -1) {
#line 1718
      level_down = 1;
#line 1720
      if (! ch->from_to) {
#line 1720
        child_from_to = (int )((*(tile->switches + ch->set.sw[ch->set.len - 1]) >> 15) & 32767U);
      } else {
#line 1720
        child_from_to = (int )(*(tile->switches + ch->set.sw[ch->set.len - 1]) & 32767U);
      }
#line 1727
      if (ch->exclusive_net != 0) {
        {
#line 1727
        tmp___2 = fpga_swset_in_other_net(ch->model, ch->y, ch->x, (swidx_t const   *)(& idx),
                                          1, ch->exclusive_net);
        }
#line 1727
        if (tmp___2) {
#line 1730
          level_down = 0;
        }
      }
#line 1732
      if (level_down) {
#line 1735
        i = 0;
        {
#line 1735
        while (1) {
          while_continue___1: /* CIL Label */ ;
#line 1735
          if (! (i < ch->set.len)) {
#line 1735
            goto while_break___1;
          }
#line 1736
          if (ch->from_to) {
#line 1736
            tmp___3 = (*(tile->switches + ch->set.sw[i]) >> 15) & 32767U;
          } else {
#line 1736
            tmp___3 = *(tile->switches + ch->set.sw[i]) & 32767U;
          }
#line 1736
          parent_connpt = (int )tmp___3;
#line 1744
          if (parent_connpt == child_from_to) {
#line 1745
            level_down = 0;
#line 1746
            goto while_break___1;
          }
#line 1735
          i ++;
        }
        while_break___1: /* CIL Label */ ;
        }
      }
#line 1750
      if (level_down) {
        {
#line 1752
        tmp___4 = switch_list_contains(ch->model, ch->y, ch->x, ch->block_list, ch->block_list_len,
                                       idx);
#line 1752
        level_down = tmp___4 == -1;
        }
      }
#line 1756
      if (level_down) {
#line 1757
        if (ch->set.len >= 128) {
          {
#line 1758
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                  1758);
          }
#line 1758
          goto internal_error;
        }
#line 1759
        if (ch->max_depth < 1) {
#line 1767
          ch->first_round = 1;
#line 1768
          ch->set.sw[ch->set.len] = idx;
#line 1769
          (ch->set.len) ++;
#line 1770
          return (0);
        } else
#line 1759
        if (ch->set.len < ch->max_depth) {
#line 1767
          ch->first_round = 1;
#line 1768
          ch->set.sw[ch->set.len] = idx;
#line 1769
          (ch->set.len) ++;
#line 1770
          return (0);
        }
      }
    }
    {
#line 1774
    while (1) {
      while_continue___2: /* CIL Label */ ;
      {
#line 1777
      tmp___6 = switch_list_contains(ch->model, ch->y, ch->x, ch->block_list, ch->block_list_len,
                                     ch->set.sw[ch->set.len - 1]);
      }
#line 1777
      if (tmp___6 == -1) {
#line 1785
        if (ch->block_list_len >= 4000) {
          {
#line 1786
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                  1786);
          }
#line 1786
          goto internal_error;
        }
#line 1787
        tmp___5 = ch->block_list_len;
#line 1787
        (ch->block_list_len) ++;
#line 1787
        *(ch->block_list + tmp___5) = ch->set.sw[ch->set.len - 1];
      }
      {
#line 1791
      ch->set.sw[ch->set.len - 1] = fpga_switch_next(ch->model, ch->y, ch->x, ch->set.sw[ch->set.len - 1],
                                                     ch->from_to);
      }
#line 1794
      if (ch->set.sw[ch->set.len - 1] != -1) {
#line 1795
        if (ch->exclusive_net != 0) {
          {
#line 1795
          tmp___7 = fpga_swset_in_other_net(ch->model, ch->y, ch->x, (swidx_t const   *)(& ch->set.sw[ch->set.len - 1]),
                                            1, ch->exclusive_net);
          }
#line 1795
          if (tmp___7) {
#line 1804
            goto while_continue___2;
          }
        }
#line 1811
        goto while_break___2;
      }
#line 1814
      if (ch->set.len <= 1) {
#line 1815
        ch->set.len = 0;
#line 1816
        return (-1);
      }
#line 1821
      (ch->set.len) --;
    }
    while_break___2: /* CIL Label */ ;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
  internal_error: 
#line 1825
  ch->set.len = 0;
#line 1826
  return (-1);
}
}
#line 1829 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int construct_sw_conns(struct sw_conns *conns , struct fpga_model *model , int y ,
                       int x , str16_t start_switch , int from_to , int max_depth ,
                       net_idx_t exclusive_net ) 
{ 


  {
  {
#line 1833
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1833
    if (model->rc) {
#line 1833
      return (model->rc);
    }
#line 1833
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1834
  memset((void *)conns, 0, sizeof(*conns));
#line 1835
  construct_sw_chain(& conns->chain, model, y, x, start_switch, from_to, max_depth,
                     exclusive_net, (swidx_t *)0, 0);
  }
#line 1838
  return (model->rc);
}
}
#line 1841 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void destruct_sw_conns(struct sw_conns *conns ) 
{ 


  {
  {
#line 1843
  destruct_sw_chain(& conns->chain);
#line 1844
  memset((void *)conns, 0, sizeof(*conns));
  }
#line 1845
  return;
}
}
#line 1847 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_multi_switch_lookup(struct fpga_model *model , int y , int x , str16_t from_sw ,
                             str16_t to_sw , int max_depth , net_idx_t exclusive_net ,
                             struct sw_set *sw_set ) 
{ 
  struct sw_chain sw_chain ;
  str16_t tmp ;
  int tmp___0 ;

  {
  {
#line 1853
  sw_set->len = 0;
#line 1854
  construct_sw_chain(& sw_chain, model, y, x, from_sw, 1, max_depth, exclusive_net,
                     (swidx_t *)0, 0);
  }
  {
#line 1856
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1856
    if (model->rc) {
#line 1856
      return (model->rc);
    }
#line 1856
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1858
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 1858
    tmp___0 = fpga_switch_chain(& sw_chain);
    }
#line 1858
    if (! (tmp___0 != -1)) {
#line 1858
      goto while_break___0;
    }
    {
#line 1859
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 1859
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 1859
        if (model->rc) {
#line 1859
          return (model->rc);
        }
#line 1859
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
#line 1859
      if (! sw_chain.set.len) {
        {
#line 1859
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 1859
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                  1859);
          }
#line 1859
          if (! model->rc) {
#line 1859
            model->rc = 22;
          }
#line 1859
          return (model->rc);
#line 1859
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
#line 1859
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
    {
#line 1860
    tmp = fpga_switch_str_i(model, y, x, sw_chain.set.sw[sw_chain.set.len - 1], 0);
    }
#line 1860
    if ((int )tmp == (int )to_sw) {
#line 1862
      *sw_set = sw_chain.set;
#line 1863
      goto while_break___0;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 1866
  destruct_sw_chain(& sw_chain);
  }
#line 1867
  return (model->rc);
}
}
#line 1870 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_switch_conns(struct sw_conns *conns ) 
{ 
  str16_t end_of_chain_str ;

  {
#line 1874
  if ((conns->chain.model)->rc) {
    {
#line 1876
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            1876);
    }
#line 1876
    goto internal_error;
  } else
#line 1874
  if (! conns->chain.set.len) {
    {
#line 1876
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            1876);
    }
#line 1876
    goto internal_error;
  }
  {
#line 1882
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1882
    if (! (conns->dest_i >= conns->num_dests)) {
#line 1882
      goto while_break;
    }
    {
#line 1883
    fpga_switch_chain(& conns->chain);
    }
#line 1884
    if (conns->chain.set.len == 0) {
#line 1888
      return (-1);
    }
    {
#line 1890
    end_of_chain_str = fpga_switch_str_i(conns->chain.model, conns->chain.y, conns->chain.x,
                                         conns->chain.set.sw[conns->chain.set.len - 1],
                                         ! conns->chain.from_to);
    }
#line 1894
    if ((int )end_of_chain_str == 0) {
      {
#line 1895
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              1895);
      }
#line 1895
      goto internal_error;
    }
    {
#line 1896
    conns->dest_i = 0;
#line 1897
    fpga_connpt_find(conns->chain.model, conns->chain.y, conns->chain.x, end_of_chain_str,
                     & conns->connpt_dest_start, & conns->num_dests);
    }
#line 1900
    if (conns->num_dests) {
#line 1905
      goto while_break;
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1912
  fpga_conn_dest(conns->chain.model, conns->chain.y, conns->chain.x, conns->connpt_dest_start + conns->dest_i,
                 & conns->dest_y, & conns->dest_x, & conns->dest_str_i);
  }
#line 1915
  if ((int )conns->dest_str_i == 0) {
    {
#line 1916
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            1916);
    }
#line 1916
    goto internal_error;
  }
#line 1917
  (conns->dest_i) ++;
#line 1918
  return (0);
  internal_error: 
#line 1921
  conns->chain.set.len = 0;
#line 1922
  return (-1);
}
}
#line 1925 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_first_conn(struct fpga_model *model , int sw_y , int sw_x , str16_t sw_str ,
                    int from_to , int max_depth , net_idx_t exclusive_net , struct sw_set *sw_set ,
                    int *dest_y , int *dest_x , str16_t *dest_connpt ) 
{ 
  struct sw_conns sw_conns ;
  int tmp ;

  {
  {
#line 1931
  construct_sw_conns(& sw_conns, model, sw_y, sw_x, sw_str, from_to, max_depth, exclusive_net);
  }
  {
#line 1933
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1933
    if (model->rc) {
#line 1933
      return (model->rc);
    }
#line 1933
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1934
  tmp = fpga_switch_conns(& sw_conns);
  }
#line 1934
  if (tmp == -1) {
    {
#line 1935
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1935
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              1935);
      }
#line 1935
      if (! model->rc) {
#line 1935
        model->rc = 22;
      }
#line 1935
      return (model->rc);
#line 1935
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 1937
  *sw_set = sw_conns.chain.set;
#line 1938
  *dest_y = sw_conns.dest_y;
#line 1939
  *dest_x = sw_conns.dest_x;
#line 1940
  *dest_connpt = sw_conns.dest_str_i;
#line 1941
  destruct_sw_conns(& sw_conns);
  }
#line 1942
  return (model->rc);
}
}
#line 1945 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void printf_swchain(struct fpga_model *model , int y , int x , str16_t sw , int from_to ,
                    int max_depth , swidx_t *block_list , int *block_list_len ) 
{ 
  struct sw_chain chain ;
  int count ;
  int tmp ;
  char const   *tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  char const   *tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;

  {
#line 1950
  count = 0;
#line 1952
  if (block_list_len) {
#line 1952
    tmp = *block_list_len;
  } else {
#line 1952
    tmp = 0;
  }
  {
#line 1952
  tmp___0 = strarray_lookup(& model->str, (int )sw);
#line 1952
  printf((char const   */* __restrict  */)"printf_swchain() y%i x%i %s blist_len %i\n",
         y, x, tmp___0, tmp);
  }
#line 1955
  if (block_list_len) {
#line 1955
    tmp___1 = *block_list_len;
  } else {
#line 1955
    tmp___1 = 0;
  }
  {
#line 1955
  tmp___2 = construct_sw_chain(& chain, model, y, x, sw, from_to, max_depth, 0, block_list,
                               tmp___1);
  }
#line 1955
  if (tmp___2) {
    {
#line 1957
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            1957);
    }
#line 1957
    return;
  }
  {
#line 1958
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 1958
    tmp___5 = fpga_switch_chain(& chain);
    }
#line 1958
    if (! (tmp___5 != -1)) {
#line 1958
      goto while_break;
    }
    {
#line 1959
    tmp___3 = fmt_swset(model, y, x, & chain.set, from_to);
#line 1959
    tmp___4 = count;
#line 1959
    count ++;
#line 1959
    printf((char const   */* __restrict  */)"sw %i %s\n", tmp___4, tmp___3);
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1962
  printf((char const   */* __restrict  */)"sw - block_list_len %i\n", chain.block_list_len);
  }
#line 1963
  if (block_list_len) {
#line 1964
    *block_list_len = chain.block_list_len;
  }
  {
#line 1965
  destruct_sw_chain(& chain);
  }
#line 1966
  return;
}
}
#line 1968 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void printf_swconns(struct fpga_model *model , int y , int x , str16_t sw , int from_to ,
                    int max_depth ) 
{ 
  struct sw_conns conns ;
  int tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  int tmp___2 ;

  {
  {
#line 1973
  tmp = construct_sw_conns(& conns, model, y, x, sw, from_to, max_depth, 0);
  }
#line 1973
  if (tmp) {
    {
#line 1975
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            1975);
    }
#line 1975
    return;
  }
  {
#line 1976
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 1976
    tmp___2 = fpga_switch_conns(& conns);
    }
#line 1976
    if (! (tmp___2 != -1)) {
#line 1976
      goto while_break;
    }
    {
#line 1977
    tmp___0 = strarray_lookup(& model->str, (int )conns.dest_str_i);
#line 1977
    tmp___1 = fmt_swset(model, y, x, & conns.chain.set, from_to);
#line 1977
    printf((char const   */* __restrict  */)"sw %s conn y%i x%i %s\n", tmp___1, conns.dest_y,
           conns.dest_x, tmp___0);
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1982
  printf((char const   */* __restrict  */)"sw -\n");
#line 1983
  destruct_sw_conns(& conns);
  }
#line 1984
  return;
}
}
#line 1986 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_switch_to_yx(struct switch_to_yx *p ) 
{ 
  struct sw_conns conns ;
  struct sw_set best_set ;
  int best_y ;
  int best_x ;
  int best_distance ;
  int distance ;
  int best_num_dests ;
  str16_t best_connpt ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;

  {
  {
#line 1994
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1994
    if ((p->model)->rc) {
#line 1994
      return ((p->model)->rc);
    }
#line 1994
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2001
  construct_sw_conns(& conns, p->model, p->y, p->x, p->start_switch, p->from_to, 128,
                     p->exclusive_net);
  }
  {
#line 2003
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2003
    if ((p->model)->rc) {
#line 2003
      return ((p->model)->rc);
    }
#line 2003
    goto while_break___0;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2005
  best_y = -1;
  {
#line 2006
  while (1) {
    while_continue___1: /* CIL Label */ ;
    {
#line 2006
    tmp___4 = fpga_switch_conns(& conns);
    }
#line 2006
    if (! (tmp___4 != -1)) {
#line 2006
      goto while_break___1;
    }
    {
#line 2007
    tmp = is_atyx(p->yx_req, p->model, conns.dest_y, conns.dest_x);
    }
#line 2007
    if (! tmp) {
#line 2008
      goto while_continue___1;
    }
#line 2016
    if (best_y != -1) {
      {
#line 2017
      tmp___0 = abs(conns.dest_y - p->y);
#line 2017
      tmp___1 = abs(conns.dest_x - p->x);
#line 2017
      distance = tmp___0 + tmp___1;
      }
#line 2019
      if (distance > best_distance) {
#line 2020
        goto while_continue___1;
      } else
#line 2021
      if (conns.num_dests > best_num_dests) {
#line 2022
        goto while_continue___1;
      } else
#line 2023
      if (conns.chain.set.len > best_set.len) {
#line 2024
        goto while_continue___1;
      }
    }
    {
#line 2026
    best_set = conns.chain.set;
#line 2027
    best_y = conns.dest_y;
#line 2028
    best_x = conns.dest_x;
#line 2029
    best_num_dests = conns.num_dests;
#line 2030
    best_connpt = conns.dest_str_i;
#line 2031
    tmp___2 = abs(conns.dest_y - p->y);
#line 2031
    tmp___3 = abs(conns.dest_x - p->x);
#line 2031
    best_distance = tmp___2 + tmp___3;
    }
#line 2033
    if (! p->flags & 1) {
#line 2034
      goto while_break___1;
    }
  }
  while_break___1: /* CIL Label */ ;
  }
#line 2036
  if (best_y == -1) {
#line 2037
    p->set.len = 0;
  } else {
#line 2039
    p->set = best_set;
#line 2040
    p->dest_y = best_y;
#line 2041
    p->dest_x = best_x;
#line 2042
    p->dest_connpt = best_connpt;
  }
  {
#line 2044
  destruct_sw_conns(& conns);
  }
#line 2045
  return ((p->model)->rc);
}
}
#line 2048 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void printf_switch_to_yx_result(struct switch_to_yx *p ) 
{ 
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;

  {
#line 2050
  if (p->from_to == 1) {
#line 2050
    tmp = "SW_FROM";
  } else {
#line 2050
    tmp = "SW_TO";
  }
  {
#line 2050
  tmp___0 = strarray_lookup(& (p->model)->str, (int )p->start_switch);
#line 2050
  printf((char const   */* __restrict  */)"switch_to_yx() from y%i x%i connpt %s (%s)\n",
         p->y, p->x, tmp___0, tmp);
#line 2053
  tmp___1 = fmt_swset(p->model, p->y, p->x, & p->set, p->from_to);
#line 2053
  tmp___2 = strarray_lookup(& (p->model)->str, (int )p->dest_connpt);
  }
#line 2053
  if (p->from_to == 1) {
#line 2053
    tmp___3 = "to";
  } else {
#line 2053
    tmp___3 = "from";
  }
  {
#line 2053
  printf((char const   */* __restrict  */)" %s y%i x%i %s via %s\n", tmp___3, p->dest_y,
         p->dest_x, tmp___2, tmp___1);
  }
#line 2058
  return;
}
}
#line 2060 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_switch_to_yx_l2(struct switch_to_yx_l2 *p ) 
{ 
  struct sw_conns conns ;
  struct switch_to_yx l2 ;
  int tmp ;

  {
  {
#line 2062
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2062
    if ((p->l1.model)->rc) {
#line 2062
      return ((p->l1.model)->rc);
    }
#line 2062
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2063
  fpga_switch_to_yx(& p->l1);
  }
  {
#line 2064
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2064
    if ((p->l1.model)->rc) {
#line 2064
      return ((p->l1.model)->rc);
    }
#line 2064
    goto while_break___0;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2065
  p->l2_set.len = 0;
#line 2066
  if (! p->l1.set.len) {
    {
#line 2068
    l2 = p->l1;
#line 2070
    construct_sw_conns(& conns, p->l1.model, p->l1.y, p->l1.x, p->l1.start_switch,
                       p->l1.from_to, 128, p->l1.exclusive_net);
    }
    {
#line 2072
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2072
      if ((p->l1.model)->rc) {
#line 2072
        return ((p->l1.model)->rc);
      }
#line 2072
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
    {
#line 2073
    while (1) {
      while_continue___2: /* CIL Label */ ;
      {
#line 2073
      tmp = fpga_switch_conns(& conns);
      }
#line 2073
      if (! (tmp != -1)) {
#line 2073
        goto while_break___2;
      }
      {
#line 2074
      l2.y = conns.dest_y;
#line 2075
      l2.x = conns.dest_x;
#line 2076
      l2.start_switch = conns.dest_str_i;
#line 2077
      fpga_switch_to_yx(& l2);
      }
      {
#line 2078
      while (1) {
        while_continue___3: /* CIL Label */ ;
#line 2078
        if ((l2.model)->rc) {
#line 2078
          return ((l2.model)->rc);
        }
#line 2078
        goto while_break___3;
      }
      while_break___3: /* CIL Label */ ;
      }
#line 2079
      if (l2.set.len) {
#line 2080
        p->l1.set = conns.chain.set;
#line 2081
        p->l1.dest_y = l2.dest_y;
#line 2082
        p->l1.dest_x = l2.dest_x;
#line 2083
        p->l1.dest_connpt = l2.dest_connpt;
#line 2084
        p->l2_set = l2.set;
#line 2085
        p->l2_y = l2.y;
#line 2086
        p->l2_x = l2.x;
#line 2087
        goto while_break___2;
      }
    }
    while_break___2: /* CIL Label */ ;
    }
    {
#line 2090
    destruct_sw_conns(& conns);
    }
  }
#line 2092
  return ((p->l1.model)->rc);
}
}
#line 2095 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_switch_to_rel(struct switch_to_rel *p ) 
{ 
  struct sw_conns conns ;
  struct sw_set best_set ;
  int best_y ;
  int best_x ;
  int best_distance ;
  str16_t best_connpt ;
  swidx_t tmp ;
  int distance ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;

  {
  {
#line 2102
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2102
    if ((p->model)->rc) {
#line 2102
      return ((p->model)->rc);
    }
#line 2102
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2111
  construct_sw_conns(& conns, p->model, p->start_y, p->start_x, p->start_switch, p->from_to,
                     128, 0);
  }
  {
#line 2113
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2113
    if ((p->model)->rc) {
#line 2113
      return ((p->model)->rc);
    }
#line 2113
    goto while_break___0;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2115
  best_y = -1;
  {
#line 2116
  while (1) {
    while_continue___1: /* CIL Label */ ;
    {
#line 2116
    tmp___4 = fpga_switch_conns(& conns);
    }
#line 2116
    if (! (tmp___4 != -1)) {
#line 2116
      goto while_break___1;
    }
    {
#line 2126
    tmp = fpga_switch_first(p->model, conns.dest_y, conns.dest_x, conns.dest_str_i,
                            p->from_to);
    }
#line 2126
    if (tmp == -1) {
#line 2131
      goto while_continue___1;
    }
#line 2133
    if (conns.dest_y != p->start_y + p->rel_y) {
#line 2133
      goto _L;
    } else
#line 2133
    if (conns.dest_x != p->start_x + p->rel_x) {
      _L: /* CIL Label */ 
#line 2135
      if (! (p->flags & 1)) {
#line 2136
        goto while_continue___1;
      }
#line 2137
      if (best_y != -1) {
        {
#line 2138
        tmp___0 = abs(conns.dest_y - (p->start_y + p->rel_y));
#line 2138
        tmp___1 = abs(conns.dest_x - (p->start_x + p->rel_x));
#line 2138
        distance = tmp___0 + tmp___1;
        }
#line 2140
        if (distance > best_distance) {
#line 2141
          goto while_continue___1;
        }
      }
      {
#line 2143
      best_set = conns.chain.set;
#line 2144
      best_y = conns.dest_y;
#line 2145
      best_x = conns.dest_x;
#line 2146
      best_connpt = conns.dest_str_i;
#line 2147
      tmp___2 = abs(conns.dest_y - (p->start_y + p->rel_y));
#line 2147
      tmp___3 = abs(conns.dest_x - (p->start_x + p->rel_x));
#line 2147
      best_distance = tmp___2 + tmp___3;
      }
#line 2149
      goto while_continue___1;
    }
#line 2151
    if ((int )p->target_connpt != 0) {
#line 2151
      if ((int )conns.dest_str_i != (int )p->target_connpt) {
#line 2153
        goto while_continue___1;
      }
    }
#line 2154
    best_set = conns.chain.set;
#line 2155
    best_y = conns.dest_y;
#line 2156
    best_x = conns.dest_x;
#line 2157
    best_connpt = conns.dest_str_i;
#line 2158
    goto while_break___1;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 2160
  if (best_y == -1) {
#line 2161
    p->set.len = 0;
  } else {
#line 2169
    p->set = best_set;
#line 2170
    p->dest_y = best_y;
#line 2171
    p->dest_x = best_x;
#line 2172
    p->dest_connpt = best_connpt;
  }
  {
#line 2174
  destruct_sw_conns(& conns);
  }
#line 2175
  return ((p->model)->rc);
}
}
#line 2178 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void printf_switch_to_rel_result(struct switch_to_rel *p ) 
{ 
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;

  {
#line 2180
  if (p->from_to == 1) {
#line 2180
    tmp = "SW_FROM";
  } else {
#line 2180
    tmp = "SW_TO";
  }
  {
#line 2180
  tmp___0 = strarray_lookup(& (p->model)->str, (int )p->start_switch);
#line 2180
  printf((char const   */* __restrict  */)"switch_to_rel() from y%i x%i connpt %s (%s)\n",
         p->start_y, p->start_x, tmp___0, tmp);
#line 2183
  tmp___1 = fmt_swset(p->model, p->start_y, p->start_x, & p->set, p->from_to);
#line 2183
  tmp___2 = strarray_lookup(& (p->model)->str, (int )p->dest_connpt);
  }
#line 2183
  if (p->from_to == 1) {
#line 2183
    tmp___3 = "to";
  } else {
#line 2183
    tmp___3 = "from";
  }
  {
#line 2183
  printf((char const   */* __restrict  */)" %s y%i x%i %s via %s\n", tmp___3, p->dest_y,
         p->dest_x, tmp___2, tmp___1);
  }
#line 2188
  return;
}
}
#line 2192 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int fnet_useidx(struct fpga_model *model , net_idx_t new_idx ) 
{ 
  void *new_ptr ;
  int new_array_size ;

  {
  {
#line 2197
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2197
    if (model->rc) {
#line 2197
      return (model->rc);
    }
#line 2197
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2198
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 2198
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2198
      if (model->rc) {
#line 2198
        return (model->rc);
      }
#line 2198
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 2198
    if (! (new_idx > 0)) {
      {
#line 2198
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 2198
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2198);
        }
#line 2198
        if (! model->rc) {
#line 2198
          model->rc = 22;
        }
#line 2198
        return (model->rc);
#line 2198
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 2198
    goto while_break___0;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2199
  if (new_idx > model->highest_used_net) {
#line 2200
    model->highest_used_net = new_idx;
  }
#line 2202
  if (new_idx - 1 < model->nets_array_size) {
#line 2203
    return (0);
  }
  {
#line 2205
  new_array_size = ((new_idx - 1) / 64 + 1) * 64;
#line 2206
  new_ptr = realloc((void *)model->nets, (unsigned long )new_array_size * sizeof(*(model->nets)));
  }
#line 2207
  if (! new_ptr) {
    {
#line 2207
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 2207
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              2207);
      }
#line 2207
      if (! model->rc) {
#line 2207
        model->rc = 12;
      }
#line 2207
      return (model->rc);
#line 2207
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
  }
  {
#line 2209
  memset(new_ptr + (unsigned long )model->nets_array_size * sizeof(*(model->nets)),
         0, (unsigned long )(new_array_size - model->nets_array_size) * sizeof(*(model->nets)));
#line 2212
  model->nets = (struct fpga_net *)new_ptr;
#line 2213
  model->nets_array_size = new_array_size;
  }
#line 2214
  return (model->rc);
}
}
#line 2217 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fnet_new(struct fpga_model *model , net_idx_t *new_idx ) 
{ 
  int rc ;

  {
  {
#line 2221
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2221
    if (model->rc) {
#line 2221
      return (model->rc);
    }
#line 2221
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2223
  rc = fnet_useidx(model, model->highest_used_net + 1);
  }
#line 2224
  if (rc) {
#line 2224
    return (rc);
  }
#line 2225
  *new_idx = model->highest_used_net;
#line 2226
  return (0);
}
}
#line 2229 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void fnet_delete(struct fpga_model *model , net_idx_t net_idx ) 
{ 
  struct fpga_net *net ;
  int i ;
  int tmp ;

  {
#line 2234
  net = model->nets + (net_idx - 1);
#line 2235
  i = 0;
  {
#line 2235
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2235
    if (! (i < net->len)) {
#line 2235
      goto while_break;
    }
#line 2236
    if ((int )net->el[i].idx & 32768) {
#line 2237
      goto __Cont;
    }
    {
#line 2238
    tmp = fpga_switch_is_used(model, (int )net->el[i].y, (int )net->el[i].x, (swidx_t )net->el[i].idx);
    }
#line 2238
    if (! tmp) {
      {
#line 2240
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              2240);
      }
    }
    {
#line 2241
    fpga_switch_disable(model, (int )net->el[i].y, (int )net->el[i].x, (swidx_t )net->el[i].idx);
    }
    __Cont: /* CIL Label */ 
#line 2235
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 2244
  (model->nets + (net_idx - 1))->len = 0;
#line 2245
  if (model->highest_used_net == net_idx) {
#line 2246
    (model->highest_used_net) --;
  }
#line 2247
  return;
}
}
#line 2249 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fnet_enum(struct fpga_model *model , net_idx_t last , net_idx_t *next ) 
{ 
  int i ;

  {
  {
#line 2253
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2253
    if (model->rc) {
#line 2253
      return (model->rc);
    }
#line 2253
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2255
  i = last + 1;
  {
#line 2255
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2255
    if (! (i <= model->highest_used_net)) {
#line 2255
      goto while_break___0;
    }
#line 2256
    if ((model->nets + (i - 1))->len) {
#line 2257
      *next = i;
#line 2258
      return (0);
    }
#line 2255
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2261
  *next = 0;
#line 2262
  return (0);
}
}
#line 2265 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
struct fpga_net *fnet_get(struct fpga_model *model , net_idx_t net_i ) 
{ 


  {
#line 2268
  if (net_i <= 0) {
    {
#line 2270
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s:%i net_i %i highest_used %i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            2271, net_i, model->highest_used_net);
    }
#line 2272
    return ((struct fpga_net *)0);
  } else
#line 2268
  if (net_i > model->highest_used_net) {
    {
#line 2270
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s:%i net_i %i highest_used %i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            2271, net_i, model->highest_used_net);
    }
#line 2272
    return ((struct fpga_net *)0);
  }
#line 2274
  return (model->nets + (net_i - 1));
}
}
#line 2277 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void fnet_free_all(struct fpga_model *model ) 
{ 


  {
  {
#line 2279
  free((void *)model->nets);
#line 2280
  model->nets = (struct fpga_net *)0;
#line 2281
  model->nets_array_size = 0;
#line 2282
  model->highest_used_net = 0;
  }
#line 2283
  return;
}
}
#line 2285 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fpga_swset_in_other_net(struct fpga_model *model , int y , int x , swidx_t const   *sw ,
                            int len , net_idx_t our_net ) 
{ 
  struct fpga_net *net_p ;
  int i ;
  int j ;
  int tmp ;

  {
  {
#line 2291
  net_p = fnet_get(model, our_net);
  }
#line 2292
  if (! net_p) {
    {
#line 2292
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            2292);
    }
#line 2292
    return (0);
  }
#line 2293
  i = 0;
  {
#line 2293
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2293
    if (! (i < len)) {
#line 2293
      goto while_break;
    }
    {
#line 2294
    tmp = fpga_switch_is_used(model, y, x, (swidx_t )*(sw + i));
    }
#line 2294
    if (! tmp) {
#line 2295
      goto __Cont;
    }
#line 2296
    j = 0;
    {
#line 2296
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 2296
      if (! (j < net_p->len)) {
#line 2296
        goto while_break___0;
      }
#line 2297
      if ((int )net_p->el[j].idx & 32768) {
#line 2298
        goto __Cont___0;
      }
#line 2299
      if ((int )net_p->el[j].y == y) {
#line 2299
        if ((int )net_p->el[j].x == x) {
#line 2299
          if ((int )net_p->el[j].idx == (int )*(sw + i)) {
#line 2302
            goto while_break___0;
          }
        }
      }
      __Cont___0: /* CIL Label */ 
#line 2296
      j ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 2304
    if (j >= net_p->len) {
#line 2306
      return (1);
    }
    __Cont: /* CIL Label */ 
#line 2293
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 2309
  return (0);
}
}
#line 2312 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fnet_add_port(struct fpga_model *model , net_idx_t net_i , int y , int x , enum fpgadev_type type ,
                  dev_type_idx_t type_idx , pinw_idx_t pinw_idx ) 
{ 
  struct fpga_net *net ;
  dev_idx_t tmp ;

  {
  {
#line 2318
  fnet_useidx(model, net_i);
  }
  {
#line 2319
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2319
    if (model->rc) {
#line 2319
      return (model->rc);
    }
#line 2319
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2321
  net = model->nets + (net_i - 1);
  {
#line 2322
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 2322
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2322
      if (model->rc) {
#line 2322
        return (model->rc);
      }
#line 2322
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 2322
    if (! (net->len < 128)) {
      {
#line 2322
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 2322
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2322);
        }
#line 2322
        if (! model->rc) {
#line 2322
          model->rc = 22;
        }
#line 2322
        return (model->rc);
#line 2322
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 2322
    goto while_break___0;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 2324
  net->el[net->len].y = (uint16_t )y;
#line 2325
  net->el[net->len].x = (uint16_t )x;
#line 2326
  net->el[net->len].idx = (uint16_t )(pinw_idx | 32768);
#line 2327
  tmp = fpga_dev_idx(model, y, x, type, type_idx);
#line 2327
  net->el[net->len].dev_idx = (uint16_t )tmp;
  }
  {
#line 2328
  while (1) {
    while_continue___3: /* CIL Label */ ;
    {
#line 2328
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 2328
      if (model->rc) {
#line 2328
        return (model->rc);
      }
#line 2328
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
#line 2328
    if (! ((int )net->el[net->len].dev_idx != -1)) {
      {
#line 2328
      while (1) {
        while_continue___5: /* CIL Label */ ;
        {
#line 2328
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2328);
        }
#line 2328
        if (! model->rc) {
#line 2328
          model->rc = 22;
        }
#line 2328
        return (model->rc);
#line 2328
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
    }
#line 2328
    goto while_break___3;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 2330
  (net->len) ++;
#line 2331
  return (model->rc);
}
}
#line 2334 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fnet_add_sw(struct fpga_model *model , net_idx_t net_i , int y , int x , swidx_t const   *switches ,
                int num_sw ) 
{ 
  struct fpga_net *net ;
  int i ;
  int j ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 2340
  fnet_useidx(model, net_i);
  }
  {
#line 2341
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2341
    if (model->rc) {
#line 2341
      return (model->rc);
    }
#line 2341
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2345
  tmp = fpga_swset_in_other_net(model, y, x, switches, num_sw, net_i);
  }
#line 2345
  if (tmp) {
    {
#line 2346
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 2346
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              2346);
      }
#line 2346
      if (! model->rc) {
#line 2346
        model->rc = 22;
      }
#line 2346
      return (model->rc);
#line 2346
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 2348
  net = model->nets + (net_i - 1);
#line 2349
  i = 0;
  {
#line 2349
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 2349
    if (! (i < num_sw)) {
#line 2349
      goto while_break___1;
    }
#line 2350
    if (*(switches + i) == -1) {
      {
#line 2351
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              2351);
      }
#line 2351
      goto __Cont;
    }
#line 2354
    j = 0;
    {
#line 2354
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 2354
      if (! (j < net->len)) {
#line 2354
        goto while_break___2;
      }
#line 2355
      if ((int )net->el[j].y == y) {
#line 2355
        if ((int )net->el[j].x == x) {
#line 2355
          if ((int )net->el[j].idx == (int )*(switches + i)) {
#line 2358
            goto while_break___2;
          }
        }
      }
#line 2354
      j ++;
    }
    while_break___2: /* CIL Label */ ;
    }
#line 2360
    if (j < net->len) {
#line 2360
      goto __Cont;
    }
    {
#line 2363
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 2363
      while (1) {
        while_continue___4: /* CIL Label */ ;
#line 2363
        if (model->rc) {
#line 2363
          return (model->rc);
        }
#line 2363
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
#line 2363
      if (! (net->len < 128)) {
        {
#line 2363
        while (1) {
          while_continue___5: /* CIL Label */ ;
          {
#line 2363
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                  2363);
          }
#line 2363
          if (! model->rc) {
#line 2363
            model->rc = 22;
          }
#line 2363
          return (model->rc);
#line 2363
          goto while_break___5;
        }
        while_break___5: /* CIL Label */ ;
        }
      }
#line 2363
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
#line 2364
    net->el[net->len].y = (uint16_t )y;
#line 2365
    net->el[net->len].x = (uint16_t )x;
    {
#line 2366
    while (1) {
      while_continue___6: /* CIL Label */ ;
      {
#line 2366
      while (1) {
        while_continue___7: /* CIL Label */ ;
#line 2366
        if (model->rc) {
#line 2366
          return (model->rc);
        }
#line 2366
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
#line 2366
      if (*(switches + i) < 0) {
#line 2366
        goto _L;
      } else
#line 2366
      if (*(switches + i) > 65535) {
        _L: /* CIL Label */ 
        {
#line 2366
        while (1) {
          while_continue___8: /* CIL Label */ ;
          {
#line 2366
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                  2366);
          }
#line 2366
          if (! model->rc) {
#line 2366
            model->rc = 22;
          }
#line 2366
          return (model->rc);
#line 2366
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
      }
#line 2366
      goto while_break___6;
    }
    while_break___6: /* CIL Label */ ;
    }
    {
#line 2367
    tmp___0 = fpga_switch_is_used(model, y, x, (swidx_t )*(switches + i));
    }
#line 2367
    if (tmp___0) {
      {
#line 2368
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              2368);
      }
    }
    {
#line 2369
    fpga_switch_enable(model, y, x, (swidx_t )*(switches + i));
#line 2370
    net->el[net->len].idx = (uint16_t )*(switches + i);
#line 2371
    (net->len) ++;
    }
    __Cont: /* CIL Label */ 
#line 2349
    i ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 2373
  return (model->rc);
}
}
#line 2376 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static void _fnet_remove_sw(struct fpga_model *model , struct fpga_net *net_p , int i ) 
{ 
  int tmp ;

  {
  {
#line 2378
  tmp = fpga_switch_is_used(model, (int )net_p->el[i].y, (int )net_p->el[i].x, (swidx_t )net_p->el[i].idx);
  }
#line 2378
  if (! tmp) {
    {
#line 2379
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            2379);
    }
  }
  {
#line 2380
  fpga_switch_disable(model, (int )net_p->el[i].y, (int )net_p->el[i].x, (swidx_t )net_p->el[i].idx);
  }
#line 2381
  if (net_p->len > i + 1) {
    {
#line 2382
    memmove((void *)(& net_p->el[i]), (void const   *)(& net_p->el[i + 1]), (unsigned long )((net_p->len - i) - 1) * sizeof(net_p->el[0]));
    }
  }
#line 2384
  (net_p->len) --;
#line 2385
  return;
}
}
#line 2387 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fnet_remove_sw(struct fpga_model *model , net_idx_t net_i , int y , int x , swidx_t const   *switches ,
                   int num_sw ) 
{ 
  struct fpga_net *net ;
  int i ;
  int j ;

  {
  {
#line 2393
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2393
    if (model->rc) {
#line 2393
      return (model->rc);
    }
#line 2393
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2394
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 2394
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2394
      if (model->rc) {
#line 2394
        return (model->rc);
      }
#line 2394
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 2394
    if (! (net_i <= model->highest_used_net)) {
      {
#line 2394
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 2394
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2394);
        }
#line 2394
        if (! model->rc) {
#line 2394
          model->rc = 22;
        }
#line 2394
        return (model->rc);
#line 2394
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 2394
    goto while_break___0;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2395
  net = model->nets + (net_i - 1);
#line 2396
  if (! net->len) {
    {
#line 2397
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            2397);
    }
#line 2398
    return (0);
  }
#line 2400
  i = 0;
  {
#line 2400
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 2400
    if (! (i < num_sw)) {
#line 2400
      goto while_break___3;
    }
#line 2401
    j = 0;
    {
#line 2401
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 2401
      if (! (j < net->len)) {
#line 2401
        goto while_break___4;
      }
#line 2402
      if ((int )net->el[j].y == y) {
#line 2402
        if ((int )net->el[j].x == x) {
#line 2402
          if ((int )net->el[j].idx == (int )*(switches + i)) {
#line 2405
            goto while_break___4;
          }
        }
      }
#line 2401
      j ++;
    }
    while_break___4: /* CIL Label */ ;
    }
#line 2407
    if (j >= net->len) {
      {
#line 2410
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              2410);
      }
#line 2411
      goto __Cont;
    }
    {
#line 2413
    _fnet_remove_sw(model, net, j);
    }
    __Cont: /* CIL Label */ 
#line 2400
    i ++;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 2415
  return (model->rc);
}
}
#line 2418 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fnet_remove_all_sw(struct fpga_model *model , net_idx_t net_i ) 
{ 
  struct fpga_net *net_p ;
  int i ;

  {
  {
#line 2423
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2423
    if (model->rc) {
#line 2423
      return (model->rc);
    }
#line 2423
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2424
  net_p = fnet_get(model, net_i);
  }
  {
#line 2425
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 2425
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2425
      if (model->rc) {
#line 2425
        return (model->rc);
      }
#line 2425
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 2425
    if (! net_p) {
      {
#line 2425
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 2425
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2425);
        }
#line 2425
        if (! model->rc) {
#line 2425
          model->rc = 22;
        }
#line 2425
        return (model->rc);
#line 2425
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 2425
    goto while_break___0;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2426
  i = 0;
  {
#line 2426
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 2426
    if (! (i < net_p->len)) {
#line 2426
      goto while_break___3;
    }
#line 2427
    if ((int )net_p->el[i].idx & 32768) {
#line 2428
      goto __Cont;
    }
    {
#line 2429
    _fnet_remove_sw(model, net_p, i);
    }
    __Cont: /* CIL Label */ 
#line 2426
    i ++;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 2431
  return (model->rc);
}
}
#line 2434 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static void fprintf_inout_pin(FILE *f , struct fpga_model *model , net_idx_t net_i ,
                              struct net_el *el ) 
{ 
  struct fpga_tile *tile ;
  pinw_idx_t pinw_i ;
  dev_idx_t dev_idx ;
  int in_pin ;
  char const   *pin_str ;
  char buf___6[1024] ;
  dev_type_idx_t tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;

  {
#line 2444
  if (! ((int )el->idx & 32768)) {
    {
#line 2445
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            2445);
    }
#line 2445
    return;
  }
#line 2447
  tile = model->tiles + ((int )el->y * model->x_width + (int )el->x);
#line 2448
  dev_idx = (dev_idx_t )el->dev_idx;
#line 2449
  if (dev_idx < 0) {
    {
#line 2450
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            2450);
    }
#line 2450
    return;
  } else
#line 2449
  if (dev_idx >= tile->num_devs) {
    {
#line 2450
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            2450);
    }
#line 2450
    return;
  }
#line 2451
  pinw_i = (int )el->idx & 32767;
#line 2452
  if (pinw_i < 0) {
    {
#line 2453
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            2453);
    }
#line 2453
    return;
  } else
#line 2452
  if (pinw_i >= (tile->devs + dev_idx)->num_pinw_total) {
    {
#line 2453
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            2453);
    }
#line 2453
    return;
  }
  {
#line 2454
  in_pin = pinw_i < (tile->devs + dev_idx)->num_pinw_in;
#line 2456
  pin_str = fdev_pinw_idx2str((int )(tile->devs + dev_idx)->type, pinw_i);
  }
#line 2457
  if (! pin_str) {
    {
#line 2457
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            2457);
    }
#line 2457
    return;
  }
  {
#line 2459
  tmp = fdev_typeidx(model, (int )el->y, (int )el->x, dev_idx);
#line 2459
  tmp___0 = fdev_type2str((tile->devs + dev_idx)->type);
  }
#line 2459
  if (in_pin) {
#line 2459
    tmp___1 = "in";
  } else {
#line 2459
    tmp___1 = "out";
  }
  {
#line 2459
  snprintf((char */* __restrict  */)(buf___6), sizeof(buf___6), (char const   */* __restrict  */)"net %i %s y%i x%i %s %i pin %s\n",
           net_i, tmp___1, (int )el->y, (int )el->x, tmp___0, tmp, pin_str);
#line 2464
  fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s", buf___6);
  }
#line 2465
  return;
}
}
#line 2467 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
void fnet_printf(FILE *f , struct fpga_model *model , net_idx_t net_i ) 
{ 
  struct fpga_net *net ;
  int i ;
  char const   *tmp ;

  {
  {
#line 2472
  net = fnet_get(model, net_i);
  }
#line 2473
  if (! net) {
    {
#line 2473
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            2473);
    }
#line 2473
    return;
  }
#line 2474
  i = 0;
  {
#line 2474
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2474
    if (! (i < net->len)) {
#line 2474
      goto while_break;
    }
#line 2475
    if ((int )net->el[i].idx & 32768) {
      {
#line 2476
      fprintf_inout_pin(f, model, net_i, & net->el[i]);
      }
#line 2477
      goto __Cont;
    }
    {
#line 2480
    tmp = fpga_switch_print(model, (int )net->el[i].y, (int )net->el[i].x, (swidx_t )net->el[i].idx);
#line 2480
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"net %i sw y%i x%i %s\n",
            net_i, (int )net->el[i].y, (int )net->el[i].x, tmp);
    }
    __Cont: /* CIL Label */ 
#line 2474
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 2485
  return;
}
}
#line 2492 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int fnet_pinw(struct fpga_model *model , net_idx_t net_i , int is_out , int idx ) 
{ 
  struct fpga_net *net_p ;
  struct fpga_device *dev_p ;
  int i ;
  int next_idx ;

  {
#line 2499
  if (model->rc) {
    {
#line 2499
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            2499);
    }
#line 2499
    return (-1);
  }
  {
#line 2500
  net_p = fnet_get(model, net_i);
  }
#line 2501
  if (! net_p) {
    {
#line 2501
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            2501);
    }
#line 2501
    return (-1);
  }
#line 2503
  next_idx = 0;
#line 2504
  i = 0;
  {
#line 2504
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2504
    if (! (i < net_p->len)) {
#line 2504
      goto while_break;
    }
#line 2505
    if (! ((int )net_p->el[i].idx & 32768)) {
#line 2506
      goto __Cont;
    }
#line 2507
    if ((int )net_p->el[i].dev_idx == -1) {
#line 2507
      dev_p = (struct fpga_device *)0;
    } else {
#line 2507
      dev_p = (model->tiles + ((int )net_p->el[i].y * model->x_width + (int )net_p->el[i].x))->devs + net_p->el[i].dev_idx;
    }
#line 2509
    if (is_out) {
#line 2509
      if (((int )net_p->el[i].idx & 32767) < dev_p->num_pinw_in) {
#line 2511
        goto __Cont;
      } else {
#line 2509
        goto _L;
      }
    } else
    _L: /* CIL Label */ 
#line 2509
    if (! is_out) {
#line 2509
      if (((int )net_p->el[i].idx & 32767) >= dev_p->num_pinw_in) {
#line 2511
        goto __Cont;
      }
    }
#line 2512
    if (next_idx == idx) {
#line 2513
      return (i);
    }
#line 2514
    next_idx ++;
    __Cont: /* CIL Label */ 
#line 2504
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 2516
  return (-1);
}
}
#line 2519 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int fpga_switch_2sets(struct fpga_model *model , int from_y , int from_x ,
                             str16_t from_pt , int to_y , int to_x , str16_t to_pt ,
                             struct sw_set *from_set , struct sw_set *to_set ) 
{ 
  struct sw_conns conns ;
  struct sw_set to_switches ;
  int i ;
  str16_t tmp ;
  int tmp___0 ;

  {
  {
#line 2533
  fpga_swset_fromto(model, to_y, to_x, to_pt, 0, & to_switches);
  }
  {
#line 2534
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 2534
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 2534
      if (model->rc) {
#line 2534
        return (model->rc);
      }
#line 2534
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 2534
    if (! to_switches.len) {
      {
#line 2534
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 2534
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2534);
        }
#line 2534
        if (! model->rc) {
#line 2534
          model->rc = 22;
        }
#line 2534
        return (model->rc);
#line 2534
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 2534
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2536
  construct_sw_conns(& conns, model, from_y, from_x, from_pt, 1, 2, 0);
  }
  {
#line 2538
  while (1) {
    while_continue___2: /* CIL Label */ ;
    {
#line 2538
    tmp___0 = fpga_switch_conns(& conns);
    }
#line 2538
    if (! (tmp___0 != -1)) {
#line 2538
      goto while_break___2;
    }
#line 2545
    if (conns.dest_y != to_y) {
#line 2546
      goto while_continue___2;
    } else
#line 2545
    if (conns.dest_x != to_x) {
#line 2546
      goto while_continue___2;
    }
#line 2547
    i = 0;
    {
#line 2547
    while (1) {
      while_continue___3: /* CIL Label */ ;
#line 2547
      if (! (i < to_switches.len)) {
#line 2547
        goto while_break___3;
      }
      {
#line 2548
      tmp = fpga_switch_str_i(model, to_y, to_x, to_switches.sw[i], 1);
      }
#line 2548
      if ((int )conns.dest_str_i != (int )tmp) {
#line 2550
        goto __Cont;
      }
#line 2551
      *from_set = conns.chain.set;
#line 2552
      to_set->len = 1;
#line 2553
      to_set->sw[0] = to_switches.sw[i];
#line 2554
      return (model->rc);
      __Cont: /* CIL Label */ 
#line 2547
      i ++;
    }
    while_break___3: /* CIL Label */ ;
    }
  }
  while_break___2: /* CIL Label */ ;
  }
  {
#line 2557
  destruct_sw_conns(& conns);
#line 2558
  from_set->len = 0;
#line 2559
  to_set->len = 0;
  }
#line 2560
  return (model->rc);
}
}
#line 2563 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int fnet_dir_route(struct fpga_model *model , int from_y , int from_x , str16_t from_pt ,
                          int to_y , int to_x , str16_t to_pt , net_idx_t net_i ) 
{ 
  struct sw_set from_set ;
  struct sw_set to_set ;
  struct switch_to_rel switch_to_rel ;
  int dist ;
  int tmp ;
  int tmp___0 ;
  struct sw_conns sw_conns ;
  swidx_t tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;

  {
  {
#line 2570
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2570
    if (model->rc) {
#line 2570
      return (model->rc);
    }
#line 2570
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2571
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 2572
    fpga_switch_2sets(model, from_y, from_x, from_pt, to_y, to_x, to_pt, & from_set,
                      & to_set);
    }
    {
#line 2574
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2574
      if (model->rc) {
#line 2574
        return (model->rc);
      }
#line 2574
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 2575
    if (from_set.len) {
#line 2575
      if (to_set.len) {
        {
#line 2576
        fnet_add_sw(model, net_i, from_y, from_x, (swidx_t const   *)(from_set.sw),
                    from_set.len);
#line 2577
        fnet_add_sw(model, net_i, to_y, to_x, (swidx_t const   *)(to_set.sw), to_set.len);
        }
#line 2578
        return (model->rc);
      }
    }
    {
#line 2580
    tmp = abs(to_y - from_y);
#line 2580
    tmp___0 = abs(to_x - from_x);
#line 2580
    dist = tmp + tmp___0;
    }
#line 2584
    if (dist <= 4) {
      {
#line 2587
      construct_sw_conns(& sw_conns, model, from_y, from_x, from_pt, 1, 1, net_i);
      }
      {
#line 2589
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 2589
        if (model->rc) {
#line 2589
          return (model->rc);
        }
#line 2589
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
      {
#line 2590
      while (1) {
        while_continue___3: /* CIL Label */ ;
        {
#line 2590
        tmp___4 = fpga_switch_conns(& sw_conns);
        }
#line 2590
        if (! (tmp___4 != -1)) {
#line 2590
          goto while_break___3;
        }
        {
#line 2591
        tmp___1 = fpga_switch_first(model, sw_conns.dest_y, sw_conns.dest_x, sw_conns.dest_str_i,
                                    1);
        }
#line 2591
        if (tmp___1 == -1) {
#line 2594
          goto while_continue___3;
        } else {
          {
#line 2591
          tmp___2 = abs(sw_conns.dest_y - from_y);
#line 2591
          tmp___3 = abs(sw_conns.dest_x - from_x);
          }
#line 2591
          if (tmp___2 + tmp___3 >= dist) {
#line 2594
            goto while_continue___3;
          }
        }
        {
#line 2595
        fpga_switch_2sets(model, sw_conns.dest_y, sw_conns.dest_x, sw_conns.dest_str_i,
                          to_y, to_x, to_pt, & from_set, & to_set);
        }
        {
#line 2598
        while (1) {
          while_continue___4: /* CIL Label */ ;
#line 2598
          if (model->rc) {
#line 2598
            return (model->rc);
          }
#line 2598
          goto while_break___4;
        }
        while_break___4: /* CIL Label */ ;
        }
#line 2599
        if (from_set.len) {
#line 2599
          if (to_set.len) {
            {
#line 2600
            fnet_add_sw(model, net_i, from_y, from_x, (swidx_t const   *)(sw_conns.chain.set.sw),
                        sw_conns.chain.set.len);
#line 2601
            fnet_add_sw(model, net_i, sw_conns.dest_y, sw_conns.dest_x, (swidx_t const   *)(from_set.sw),
                        from_set.len);
#line 2602
            fnet_add_sw(model, net_i, to_y, to_x, (swidx_t const   *)(to_set.sw),
                        to_set.len);
#line 2603
            destruct_sw_conns(& sw_conns);
            }
#line 2604
            return (model->rc);
          }
        }
      }
      while_break___3: /* CIL Label */ ;
      }
      {
#line 2607
      destruct_sw_conns(& sw_conns);
      }
    }
    {
#line 2609
    switch_to_rel.model = model;
#line 2610
    switch_to_rel.start_y = from_y;
#line 2611
    switch_to_rel.start_x = from_x;
#line 2612
    switch_to_rel.start_switch = from_pt;
#line 2613
    switch_to_rel.from_to = 1;
#line 2614
    switch_to_rel.flags = 1;
#line 2615
    switch_to_rel.rel_y = to_y - from_y;
#line 2616
    switch_to_rel.rel_x = to_x - from_x;
#line 2617
    switch_to_rel.target_connpt = (str16_t )0;
#line 2618
    fpga_switch_to_rel(& switch_to_rel);
    }
    {
#line 2619
    while (1) {
      while_continue___5: /* CIL Label */ ;
      {
#line 2619
      while (1) {
        while_continue___6: /* CIL Label */ ;
#line 2619
        if (model->rc) {
#line 2619
          return (model->rc);
        }
#line 2619
        goto while_break___6;
      }
      while_break___6: /* CIL Label */ ;
      }
#line 2619
      if (! switch_to_rel.set.len) {
        {
#line 2619
        while (1) {
          while_continue___7: /* CIL Label */ ;
          {
#line 2619
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                  2619);
          }
#line 2619
          if (! model->rc) {
#line 2619
            model->rc = 22;
          }
#line 2619
          return (model->rc);
#line 2619
          goto while_break___7;
        }
        while_break___7: /* CIL Label */ ;
        }
      }
#line 2619
      goto while_break___5;
    }
    while_break___5: /* CIL Label */ ;
    }
    {
#line 2620
    fnet_add_sw(model, net_i, switch_to_rel.start_y, switch_to_rel.start_x, (swidx_t const   *)(switch_to_rel.set.sw),
                switch_to_rel.set.len);
#line 2622
    from_y = switch_to_rel.dest_y;
#line 2623
    from_x = switch_to_rel.dest_x;
#line 2624
    from_pt = switch_to_rel.dest_connpt;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2626
  return (model->rc);
}
}
#line 2629 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int fpga_switch_2sets_add(struct fpga_model *model , int from_y , int from_x ,
                                 str16_t from_pt , int to_y , int to_x , str16_t to_pt ,
                                 net_idx_t net_i ) 
{ 
  struct sw_set from_set ;
  struct sw_set to_set ;

  {
  {
#line 2634
  fpga_switch_2sets(model, from_y, from_x, from_pt, to_y, to_x, to_pt, & from_set,
                    & to_set);
  }
  {
#line 2636
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 2636
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 2636
      if (model->rc) {
#line 2636
        return (model->rc);
      }
#line 2636
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 2636
    if (from_set.len) {
#line 2636
      if (! to_set.len) {
#line 2636
        goto _L;
      }
    } else {
      _L: /* CIL Label */ 
      {
#line 2636
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 2636
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2636);
        }
#line 2636
        if (! model->rc) {
#line 2636
          model->rc = 22;
        }
#line 2636
        return (model->rc);
#line 2636
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 2636
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2637
  fnet_add_sw(model, net_i, from_y, from_x, (swidx_t const   *)(from_set.sw), from_set.len);
#line 2638
  fnet_add_sw(model, net_i, to_y, to_x, (swidx_t const   *)(to_set.sw), to_set.len);
  }
#line 2639
  return (model->rc);
}
}
#line 2642 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int fnet_route_iob_to_clock(struct fpga_model *model , net_idx_t net_i , int out_i ,
                                   int in_i ) 
{ 
  struct fpga_net *net_p ;
  struct fpga_device *out_dev ;
  struct fpga_device *in_dev ;
  struct switch_to_yx_l2 switch_to_yx_l2 ;
  struct switch_to_rel switch_to_rel ;
  int hclk_y ;

  {
  {
#line 2650
  net_p = fnet_get(model, net_i);
  }
  {
#line 2651
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 2651
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 2651
      if (model->rc) {
#line 2651
        return (model->rc);
      }
#line 2651
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 2651
    if (! net_p) {
      {
#line 2651
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 2651
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2651);
        }
#line 2651
        if (! model->rc) {
#line 2651
          model->rc = 22;
        }
#line 2651
        return (model->rc);
#line 2651
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 2651
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2652
  if ((int )net_p->el[out_i].dev_idx == -1) {
#line 2652
    out_dev = (struct fpga_device *)0;
  } else {
#line 2652
    out_dev = (model->tiles + ((int )net_p->el[out_i].y * model->x_width + (int )net_p->el[out_i].x))->devs + net_p->el[out_i].dev_idx;
  }
#line 2653
  if ((int )net_p->el[in_i].dev_idx == -1) {
#line 2653
    in_dev = (struct fpga_device *)0;
  } else {
#line 2653
    in_dev = (model->tiles + ((int )net_p->el[in_i].y * model->x_width + (int )net_p->el[in_i].x))->devs + net_p->el[in_i].dev_idx;
  }
  {
#line 2654
  while (1) {
    while_continue___2: /* CIL Label */ ;
    {
#line 2654
    while (1) {
      while_continue___3: /* CIL Label */ ;
#line 2654
      if (model->rc) {
#line 2654
        return (model->rc);
      }
#line 2654
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
#line 2654
    if (out_dev) {
#line 2654
      if (! in_dev) {
#line 2654
        goto _L;
      }
    } else {
      _L: /* CIL Label */ 
      {
#line 2654
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 2654
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2654);
        }
#line 2654
        if (! model->rc) {
#line 2654
          model->rc = 22;
        }
#line 2654
        return (model->rc);
#line 2654
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
    }
#line 2654
    goto while_break___2;
  }
  while_break___2: /* CIL Label */ ;
  }
  {
#line 2657
  switch_to_yx_l2.l1.yx_req = 6144;
#line 2658
  switch_to_yx_l2.l1.flags = 1;
#line 2659
  switch_to_yx_l2.l1.model = model;
#line 2660
  switch_to_yx_l2.l1.y = (int )net_p->el[out_i].y;
#line 2661
  switch_to_yx_l2.l1.x = (int )net_p->el[out_i].x;
#line 2662
  switch_to_yx_l2.l1.start_switch = *(out_dev->pinw + ((int )net_p->el[out_i].idx & 32767));
#line 2664
  switch_to_yx_l2.l1.from_to = 1;
#line 2665
  switch_to_yx_l2.l1.exclusive_net = 0;
#line 2666
  fpga_switch_to_yx_l2(& switch_to_yx_l2);
  }
  {
#line 2667
  while (1) {
    while_continue___5: /* CIL Label */ ;
    {
#line 2667
    while (1) {
      while_continue___6: /* CIL Label */ ;
#line 2667
      if (model->rc) {
#line 2667
        return (model->rc);
      }
#line 2667
      goto while_break___6;
    }
    while_break___6: /* CIL Label */ ;
    }
#line 2667
    if (! switch_to_yx_l2.l1.set.len) {
      {
#line 2667
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 2667
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2667);
        }
#line 2667
        if (! model->rc) {
#line 2667
          model->rc = 22;
        }
#line 2667
        return (model->rc);
#line 2667
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
    }
#line 2667
    goto while_break___5;
  }
  while_break___5: /* CIL Label */ ;
  }
  {
#line 2668
  fnet_add_sw(model, net_i, switch_to_yx_l2.l1.y, switch_to_yx_l2.l1.x, (swidx_t const   *)(switch_to_yx_l2.l1.set.sw),
              switch_to_yx_l2.l1.set.len);
  }
#line 2670
  if (switch_to_yx_l2.l2_set.len) {
    {
#line 2671
    fnet_add_sw(model, net_i, switch_to_yx_l2.l2_y, switch_to_yx_l2.l2_x, (swidx_t const   *)(switch_to_yx_l2.l2_set.sw),
                switch_to_yx_l2.l2_set.len);
    }
  }
#line 2675
  switch_to_rel.dest_y = switch_to_yx_l2.l1.dest_y;
#line 2676
  switch_to_rel.dest_x = switch_to_yx_l2.l1.dest_x;
#line 2677
  switch_to_rel.dest_connpt = switch_to_yx_l2.l1.dest_connpt;
  {
#line 2678
  while (1) {
    while_continue___8: /* CIL Label */ ;
    {
#line 2679
    switch_to_rel.model = model;
#line 2680
    switch_to_rel.start_y = switch_to_rel.dest_y;
#line 2681
    switch_to_rel.start_x = switch_to_rel.dest_x;
#line 2682
    switch_to_rel.start_switch = switch_to_rel.dest_connpt;
#line 2683
    switch_to_rel.from_to = 1;
#line 2684
    switch_to_rel.flags = 1;
#line 2685
    switch_to_rel.rel_y = model->center_y - switch_to_rel.start_y;
#line 2686
    switch_to_rel.rel_x = model->center_x - switch_to_rel.start_x;
#line 2687
    switch_to_rel.target_connpt = (str16_t )0;
#line 2688
    fpga_switch_to_rel(& switch_to_rel);
    }
    {
#line 2689
    while (1) {
      while_continue___9: /* CIL Label */ ;
      {
#line 2689
      while (1) {
        while_continue___10: /* CIL Label */ ;
#line 2689
        if (model->rc) {
#line 2689
          return (model->rc);
        }
#line 2689
        goto while_break___10;
      }
      while_break___10: /* CIL Label */ ;
      }
#line 2689
      if (! switch_to_rel.set.len) {
        {
#line 2689
        while (1) {
          while_continue___11: /* CIL Label */ ;
          {
#line 2689
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                  2689);
          }
#line 2689
          if (! model->rc) {
#line 2689
            model->rc = 22;
          }
#line 2689
          return (model->rc);
#line 2689
          goto while_break___11;
        }
        while_break___11: /* CIL Label */ ;
        }
      }
#line 2689
      goto while_break___9;
    }
    while_break___9: /* CIL Label */ ;
    }
    {
#line 2690
    fnet_add_sw(model, net_i, switch_to_rel.start_y, switch_to_rel.start_x, (swidx_t const   *)(switch_to_rel.set.sw),
                switch_to_rel.set.len);
    }
#line 2678
    if (! (switch_to_rel.dest_y != model->center_y)) {
#line 2678
      if (! (switch_to_rel.dest_x != model->center_x)) {
#line 2678
        goto while_break___8;
      }
    }
  }
  while_break___8: /* CIL Label */ ;
  }
  {
#line 2696
  while (1) {
    while_continue___12: /* CIL Label */ ;
    {
#line 2696
    while (1) {
      while_continue___13: /* CIL Label */ ;
#line 2696
      if (model->rc) {
#line 2696
        return (model->rc);
      }
#line 2696
      goto while_break___13;
    }
    while_break___13: /* CIL Label */ ;
    }
#line 2696
    if (switch_to_rel.dest_y == model->center_y) {
#line 2696
      if (! (switch_to_rel.dest_x == model->center_x)) {
#line 2696
        goto _L___0;
      }
    } else {
      _L___0: /* CIL Label */ 
      {
#line 2696
      while (1) {
        while_continue___14: /* CIL Label */ ;
        {
#line 2696
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2697);
        }
#line 2696
        if (! model->rc) {
#line 2696
          model->rc = 22;
        }
#line 2696
        return (model->rc);
#line 2696
        goto while_break___14;
      }
      while_break___14: /* CIL Label */ ;
      }
    }
#line 2696
    goto while_break___12;
  }
  while_break___12: /* CIL Label */ ;
  }
  {
#line 2698
  hclk_y = y_to_hclk((int )net_p->el[in_i].y, model);
  }
  {
#line 2699
  while (1) {
    while_continue___15: /* CIL Label */ ;
    {
#line 2699
    while (1) {
      while_continue___16: /* CIL Label */ ;
#line 2699
      if (model->rc) {
#line 2699
        return (model->rc);
      }
#line 2699
      goto while_break___16;
    }
    while_break___16: /* CIL Label */ ;
    }
#line 2699
    if (! (hclk_y != -1)) {
      {
#line 2699
      while (1) {
        while_continue___17: /* CIL Label */ ;
        {
#line 2699
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2699);
        }
#line 2699
        if (! model->rc) {
#line 2699
          model->rc = 22;
        }
#line 2699
        return (model->rc);
#line 2699
        goto while_break___17;
      }
      while_break___17: /* CIL Label */ ;
      }
    }
#line 2699
    goto while_break___15;
  }
  while_break___15: /* CIL Label */ ;
  }
  {
#line 2700
  while (1) {
    while_continue___18: /* CIL Label */ ;
    {
#line 2701
    switch_to_rel.model = model;
#line 2702
    switch_to_rel.start_y = switch_to_rel.dest_y;
#line 2703
    switch_to_rel.start_x = switch_to_rel.dest_x;
#line 2704
    switch_to_rel.start_switch = switch_to_rel.dest_connpt;
#line 2705
    switch_to_rel.from_to = 1;
#line 2706
    switch_to_rel.flags = 1;
#line 2707
    switch_to_rel.rel_y = hclk_y - switch_to_rel.start_y;
#line 2708
    switch_to_rel.rel_x = 0;
#line 2709
    switch_to_rel.target_connpt = (str16_t )0;
#line 2710
    fpga_switch_to_rel(& switch_to_rel);
    }
    {
#line 2711
    while (1) {
      while_continue___19: /* CIL Label */ ;
      {
#line 2711
      while (1) {
        while_continue___20: /* CIL Label */ ;
#line 2711
        if (model->rc) {
#line 2711
          return (model->rc);
        }
#line 2711
        goto while_break___20;
      }
      while_break___20: /* CIL Label */ ;
      }
#line 2711
      if (! switch_to_rel.set.len) {
        {
#line 2711
        while (1) {
          while_continue___21: /* CIL Label */ ;
          {
#line 2711
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                  2711);
          }
#line 2711
          if (! model->rc) {
#line 2711
            model->rc = 22;
          }
#line 2711
          return (model->rc);
#line 2711
          goto while_break___21;
        }
        while_break___21: /* CIL Label */ ;
        }
      }
#line 2711
      goto while_break___19;
    }
    while_break___19: /* CIL Label */ ;
    }
    {
#line 2712
    fnet_add_sw(model, net_i, switch_to_rel.start_y, switch_to_rel.start_x, (swidx_t const   *)(switch_to_rel.set.sw),
                switch_to_rel.set.len);
    }
#line 2700
    if (! (switch_to_rel.dest_y != hclk_y)) {
#line 2700
      goto while_break___18;
    }
  }
  while_break___18: /* CIL Label */ ;
  }
  {
#line 2717
  while (1) {
    while_continue___22: /* CIL Label */ ;
    {
#line 2718
    switch_to_rel.model = model;
#line 2719
    switch_to_rel.start_y = switch_to_rel.dest_y;
#line 2720
    switch_to_rel.start_x = switch_to_rel.dest_x;
#line 2721
    switch_to_rel.start_switch = switch_to_rel.dest_connpt;
#line 2722
    switch_to_rel.from_to = 1;
#line 2723
    switch_to_rel.flags = 1;
#line 2724
    switch_to_rel.rel_y = 0;
#line 2725
    switch_to_rel.rel_x = ((int )net_p->el[in_i].x - 1) - switch_to_rel.start_x;
#line 2726
    switch_to_rel.target_connpt = (str16_t )0;
#line 2727
    fpga_switch_to_rel(& switch_to_rel);
    }
    {
#line 2728
    while (1) {
      while_continue___23: /* CIL Label */ ;
      {
#line 2728
      while (1) {
        while_continue___24: /* CIL Label */ ;
#line 2728
        if (model->rc) {
#line 2728
          return (model->rc);
        }
#line 2728
        goto while_break___24;
      }
      while_break___24: /* CIL Label */ ;
      }
#line 2728
      if (! switch_to_rel.set.len) {
        {
#line 2728
        while (1) {
          while_continue___25: /* CIL Label */ ;
          {
#line 2728
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                  2728);
          }
#line 2728
          if (! model->rc) {
#line 2728
            model->rc = 22;
          }
#line 2728
          return (model->rc);
#line 2728
          goto while_break___25;
        }
        while_break___25: /* CIL Label */ ;
        }
      }
#line 2728
      goto while_break___23;
    }
    while_break___23: /* CIL Label */ ;
    }
    {
#line 2729
    fnet_add_sw(model, net_i, switch_to_rel.start_y, switch_to_rel.start_x, (swidx_t const   *)(switch_to_rel.set.sw),
                switch_to_rel.set.len);
    }
#line 2717
    if (! (switch_to_rel.dest_x != (int )net_p->el[in_i].x - 1)) {
#line 2717
      goto while_break___22;
    }
  }
  while_break___22: /* CIL Label */ ;
  }
  {
#line 2734
  switch_to_rel.model = model;
#line 2735
  switch_to_rel.start_y = switch_to_rel.dest_y;
#line 2736
  switch_to_rel.start_x = switch_to_rel.dest_x;
#line 2737
  switch_to_rel.start_switch = switch_to_rel.dest_connpt;
#line 2738
  switch_to_rel.from_to = 1;
#line 2739
  switch_to_rel.flags = 0;
#line 2740
  switch_to_rel.rel_y = (int )net_p->el[in_i].y - switch_to_rel.start_y;
#line 2741
  switch_to_rel.rel_x = ((int )net_p->el[in_i].x - 1) - switch_to_rel.start_x;
#line 2742
  switch_to_rel.target_connpt = (str16_t )0;
#line 2743
  fpga_switch_to_rel(& switch_to_rel);
  }
  {
#line 2744
  while (1) {
    while_continue___26: /* CIL Label */ ;
    {
#line 2744
    while (1) {
      while_continue___27: /* CIL Label */ ;
#line 2744
      if (model->rc) {
#line 2744
        return (model->rc);
      }
#line 2744
      goto while_break___27;
    }
    while_break___27: /* CIL Label */ ;
    }
#line 2744
    if (! switch_to_rel.set.len) {
      {
#line 2744
      while (1) {
        while_continue___28: /* CIL Label */ ;
        {
#line 2744
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2744);
        }
#line 2744
        if (! model->rc) {
#line 2744
          model->rc = 22;
        }
#line 2744
        return (model->rc);
#line 2744
        goto while_break___28;
      }
      while_break___28: /* CIL Label */ ;
      }
    }
#line 2744
    goto while_break___26;
  }
  while_break___26: /* CIL Label */ ;
  }
  {
#line 2745
  fnet_add_sw(model, net_i, switch_to_rel.start_y, switch_to_rel.start_x, (swidx_t const   *)(switch_to_rel.set.sw),
              switch_to_rel.set.len);
#line 2749
  fpga_switch_2sets_add(model, (int )net_p->el[in_i].y, (int )net_p->el[in_i].x - 1,
                        switch_to_rel.dest_connpt, (int )net_p->el[in_i].y, (int )net_p->el[in_i].x,
                        *(in_dev->pinw + ((int )net_p->el[in_i].idx & 32767)), net_i);
  }
#line 2753
  return (model->rc);
}
}
#line 2756 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int fnet_route_iob_to_logic(struct fpga_model *model , net_idx_t net_i , int out_i ,
                                   int in_i ) 
{ 
  struct fpga_net *net_p ;
  struct fpga_device *out_dev ;
  struct fpga_device *in_dev ;
  struct switch_to_yx switch_to ;
  struct switch_to_rel switch_to_rel ;

  {
  {
#line 2763
  net_p = fnet_get(model, net_i);
  }
  {
#line 2764
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 2764
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 2764
      if (model->rc) {
#line 2764
        return (model->rc);
      }
#line 2764
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 2764
    if (! net_p) {
      {
#line 2764
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 2764
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2764);
        }
#line 2764
        if (! model->rc) {
#line 2764
          model->rc = 22;
        }
#line 2764
        return (model->rc);
#line 2764
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 2764
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2765
  if ((int )net_p->el[out_i].dev_idx == -1) {
#line 2765
    out_dev = (struct fpga_device *)0;
  } else {
#line 2765
    out_dev = (model->tiles + ((int )net_p->el[out_i].y * model->x_width + (int )net_p->el[out_i].x))->devs + net_p->el[out_i].dev_idx;
  }
#line 2766
  if ((int )net_p->el[in_i].dev_idx == -1) {
#line 2766
    in_dev = (struct fpga_device *)0;
  } else {
#line 2766
    in_dev = (model->tiles + ((int )net_p->el[in_i].y * model->x_width + (int )net_p->el[in_i].x))->devs + net_p->el[in_i].dev_idx;
  }
  {
#line 2767
  while (1) {
    while_continue___2: /* CIL Label */ ;
    {
#line 2767
    while (1) {
      while_continue___3: /* CIL Label */ ;
#line 2767
      if (model->rc) {
#line 2767
        return (model->rc);
      }
#line 2767
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
#line 2767
    if (out_dev) {
#line 2767
      if (! in_dev) {
#line 2767
        goto _L;
      }
    } else {
      _L: /* CIL Label */ 
      {
#line 2767
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 2767
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2767);
        }
#line 2767
        if (! model->rc) {
#line 2767
          model->rc = 22;
        }
#line 2767
        return (model->rc);
#line 2767
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
    }
#line 2767
    goto while_break___2;
  }
  while_break___2: /* CIL Label */ ;
  }
  {
#line 2770
  switch_to.yx_req = 8;
#line 2771
  switch_to.flags = 0;
#line 2772
  switch_to.model = model;
#line 2773
  switch_to.y = (int )net_p->el[out_i].y;
#line 2774
  switch_to.x = (int )net_p->el[out_i].x;
#line 2775
  switch_to.start_switch = *(out_dev->pinw + ((int )net_p->el[out_i].idx & 32767));
#line 2777
  switch_to.from_to = 1;
#line 2778
  switch_to.exclusive_net = 0;
#line 2779
  fpga_switch_to_yx(& switch_to);
#line 2780
  fnet_add_sw(model, net_i, switch_to.y, switch_to.x, (swidx_t const   *)(switch_to.set.sw),
              switch_to.set.len);
#line 2784
  switch_to.yx_req = 1;
#line 2785
  switch_to.flags = 0;
#line 2786
  switch_to.model = model;
#line 2787
  switch_to.y = switch_to.dest_y;
#line 2788
  switch_to.x = switch_to.dest_x;
#line 2789
  switch_to.start_switch = switch_to.dest_connpt;
#line 2790
  switch_to.from_to = 1;
#line 2791
  switch_to.exclusive_net = net_i;
#line 2792
  fpga_switch_to_yx(& switch_to);
#line 2793
  fnet_add_sw(model, net_i, switch_to.y, switch_to.x, (swidx_t const   *)(switch_to.set.sw),
              switch_to.set.len);
#line 2797
  switch_to_rel.model = model;
#line 2798
  switch_to_rel.start_y = (int )net_p->el[in_i].y;
#line 2799
  switch_to_rel.start_x = (int )net_p->el[in_i].x;
#line 2800
  switch_to_rel.start_switch = *(in_dev->pinw + ((int )net_p->el[in_i].idx & 32767));
#line 2802
  switch_to_rel.from_to = 0;
#line 2803
  switch_to_rel.flags = 0;
#line 2804
  switch_to_rel.rel_y = 0;
#line 2805
  switch_to_rel.rel_x = -1;
#line 2806
  switch_to_rel.target_connpt = (str16_t )0;
#line 2807
  fpga_switch_to_rel(& switch_to_rel);
  }
  {
#line 2808
  while (1) {
    while_continue___5: /* CIL Label */ ;
    {
#line 2808
    while (1) {
      while_continue___6: /* CIL Label */ ;
#line 2808
      if (model->rc) {
#line 2808
        return (model->rc);
      }
#line 2808
      goto while_break___6;
    }
    while_break___6: /* CIL Label */ ;
    }
#line 2808
    if (! switch_to_rel.set.len) {
      {
#line 2808
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 2808
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2808);
        }
#line 2808
        if (! model->rc) {
#line 2808
          model->rc = 22;
        }
#line 2808
        return (model->rc);
#line 2808
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
    }
#line 2808
    goto while_break___5;
  }
  while_break___5: /* CIL Label */ ;
  }
  {
#line 2809
  fnet_add_sw(model, net_i, switch_to_rel.start_y, switch_to_rel.start_x, (swidx_t const   *)(switch_to_rel.set.sw),
              switch_to_rel.set.len);
#line 2814
  fpga_switch_2sets_add(model, switch_to.dest_y, switch_to.dest_x, switch_to.dest_connpt,
                        switch_to_rel.dest_y, switch_to_rel.dest_x, switch_to_rel.dest_connpt,
                        net_i);
  }
#line 2819
  return (model->rc);
}
}
#line 2822 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int fnet_route_logic_to_iob(struct fpga_model *model , net_idx_t net_i , int out_i ,
                                   int in_i ) 
{ 
  struct fpga_net *net_p ;
  struct fpga_device *out_dev ;
  struct fpga_device *in_dev ;
  struct switch_to_yx switch_to_yx ;
  struct switch_to_rel switch_to_rel ;

  {
  {
#line 2829
  net_p = fnet_get(model, net_i);
  }
  {
#line 2830
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 2830
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 2830
      if (model->rc) {
#line 2830
        return (model->rc);
      }
#line 2830
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 2830
    if (! net_p) {
      {
#line 2830
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 2830
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2830);
        }
#line 2830
        if (! model->rc) {
#line 2830
          model->rc = 22;
        }
#line 2830
        return (model->rc);
#line 2830
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 2830
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2831
  if ((int )net_p->el[out_i].dev_idx == -1) {
#line 2831
    out_dev = (struct fpga_device *)0;
  } else {
#line 2831
    out_dev = (model->tiles + ((int )net_p->el[out_i].y * model->x_width + (int )net_p->el[out_i].x))->devs + net_p->el[out_i].dev_idx;
  }
#line 2832
  if ((int )net_p->el[in_i].dev_idx == -1) {
#line 2832
    in_dev = (struct fpga_device *)0;
  } else {
#line 2832
    in_dev = (model->tiles + ((int )net_p->el[in_i].y * model->x_width + (int )net_p->el[in_i].x))->devs + net_p->el[in_i].dev_idx;
  }
  {
#line 2833
  while (1) {
    while_continue___2: /* CIL Label */ ;
    {
#line 2833
    while (1) {
      while_continue___3: /* CIL Label */ ;
#line 2833
      if (model->rc) {
#line 2833
        return (model->rc);
      }
#line 2833
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
#line 2833
    if (out_dev) {
#line 2833
      if (! in_dev) {
#line 2833
        goto _L;
      }
    } else {
      _L: /* CIL Label */ 
      {
#line 2833
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 2833
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2833);
        }
#line 2833
        if (! model->rc) {
#line 2833
          model->rc = 22;
        }
#line 2833
        return (model->rc);
#line 2833
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
    }
#line 2833
    goto while_break___2;
  }
  while_break___2: /* CIL Label */ ;
  }
  {
#line 2836
  switch_to_yx.yx_req = 16;
#line 2837
  switch_to_yx.flags = 0;
#line 2838
  switch_to_yx.model = model;
#line 2839
  switch_to_yx.y = (int )net_p->el[in_i].y;
#line 2840
  switch_to_yx.x = (int )net_p->el[in_i].x;
#line 2841
  switch_to_yx.start_switch = *(in_dev->pinw + ((int )net_p->el[in_i].idx & 32767));
#line 2843
  switch_to_yx.from_to = 0;
#line 2844
  switch_to_yx.exclusive_net = net_i;
#line 2845
  fpga_switch_to_yx(& switch_to_yx);
#line 2846
  fnet_add_sw(model, net_i, switch_to_yx.y, switch_to_yx.x, (swidx_t const   *)(switch_to_yx.set.sw),
              switch_to_yx.set.len);
#line 2850
  switch_to_yx.yx_req = 1;
#line 2851
  switch_to_yx.flags = 0;
#line 2852
  switch_to_yx.model = model;
#line 2853
  switch_to_yx.y = switch_to_yx.dest_y;
#line 2854
  switch_to_yx.x = switch_to_yx.dest_x;
#line 2855
  switch_to_yx.start_switch = switch_to_yx.dest_connpt;
#line 2856
  switch_to_yx.from_to = 0;
#line 2857
  switch_to_yx.exclusive_net = net_i;
#line 2858
  fpga_switch_to_yx(& switch_to_yx);
#line 2859
  fnet_add_sw(model, net_i, switch_to_yx.y, switch_to_yx.x, (swidx_t const   *)(switch_to_yx.set.sw),
              switch_to_yx.set.len);
#line 2863
  switch_to_rel.model = model;
#line 2864
  switch_to_rel.start_y = (int )net_p->el[out_i].y;
#line 2865
  switch_to_rel.start_x = (int )net_p->el[out_i].x;
#line 2866
  switch_to_rel.start_switch = *(out_dev->pinw + ((int )net_p->el[out_i].idx & 32767));
#line 2868
  switch_to_rel.from_to = 1;
#line 2869
  switch_to_rel.flags = 0;
#line 2870
  switch_to_rel.rel_y = 0;
#line 2871
  switch_to_rel.rel_x = -1;
#line 2872
  switch_to_rel.target_connpt = (str16_t )0;
#line 2873
  fpga_switch_to_rel(& switch_to_rel);
#line 2874
  fnet_add_sw(model, net_i, switch_to_rel.start_y, switch_to_rel.start_x, (swidx_t const   *)(switch_to_rel.set.sw),
              switch_to_rel.set.len);
#line 2879
  fnet_dir_route(model, switch_to_rel.dest_y, switch_to_rel.dest_x, switch_to_rel.dest_connpt,
                 switch_to_yx.dest_y, switch_to_yx.dest_x, switch_to_yx.dest_connpt,
                 net_i);
  }
#line 2883
  return (model->rc);
}
}
#line 2886 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int fnet_route_logic_carry(struct fpga_model *model , net_idx_t net_i , int out_i ,
                                  int in_i ) 
{ 
  struct fpga_net *net_p ;
  struct fpga_device *out_dev ;
  struct fpga_device *in_dev ;
  int xm_col ;
  int from_str_i ;
  int to_str_i ;
  swidx_t sw ;
  int tmp ;

  {
  {
#line 2893
  net_p = fnet_get(model, net_i);
  }
  {
#line 2894
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 2894
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 2894
      if (model->rc) {
#line 2894
        return (model->rc);
      }
#line 2894
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 2894
    if (! net_p) {
      {
#line 2894
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 2894
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2894);
        }
#line 2894
        if (! model->rc) {
#line 2894
          model->rc = 22;
        }
#line 2894
        return (model->rc);
#line 2894
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 2894
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2895
  if ((int )net_p->el[out_i].dev_idx == -1) {
#line 2895
    out_dev = (struct fpga_device *)0;
  } else {
#line 2895
    out_dev = (model->tiles + ((int )net_p->el[out_i].y * model->x_width + (int )net_p->el[out_i].x))->devs + net_p->el[out_i].dev_idx;
  }
#line 2896
  if ((int )net_p->el[in_i].dev_idx == -1) {
#line 2896
    in_dev = (struct fpga_device *)0;
  } else {
#line 2896
    in_dev = (model->tiles + ((int )net_p->el[in_i].y * model->x_width + (int )net_p->el[in_i].x))->devs + net_p->el[in_i].dev_idx;
  }
  {
#line 2897
  while (1) {
    while_continue___2: /* CIL Label */ ;
    {
#line 2897
    while (1) {
      while_continue___3: /* CIL Label */ ;
#line 2897
      if (model->rc) {
#line 2897
        return (model->rc);
      }
#line 2897
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
#line 2897
    if (out_dev) {
#line 2897
      if (! in_dev) {
#line 2897
        goto _L;
      }
    } else {
      _L: /* CIL Label */ 
      {
#line 2897
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 2897
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2897);
        }
#line 2897
        if (! model->rc) {
#line 2897
          model->rc = 22;
        }
#line 2897
        return (model->rc);
#line 2897
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
    }
#line 2897
    goto while_break___2;
  }
  while_break___2: /* CIL Label */ ;
  }
  {
#line 2899
  while (1) {
    while_continue___5: /* CIL Label */ ;
    {
#line 2899
    while (1) {
      while_continue___6: /* CIL Label */ ;
#line 2899
      if (model->rc) {
#line 2899
        return (model->rc);
      }
#line 2899
      goto while_break___6;
    }
    while_break___6: /* CIL Label */ ;
    }
#line 2899
    if ((int )net_p->el[in_i].x == (int )net_p->el[out_i].x) {
      {
#line 2899
      tmp = regular_row_up((int )net_p->el[out_i].y, model);
      }
#line 2899
      if (! ((int )net_p->el[in_i].y == tmp)) {
#line 2899
        goto _L___0;
      }
    } else {
      _L___0: /* CIL Label */ 
      {
#line 2899
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 2899
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2900);
        }
#line 2899
        if (! model->rc) {
#line 2899
          model->rc = 22;
        }
#line 2899
        return (model->rc);
#line 2899
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
    }
#line 2899
    goto while_break___5;
  }
  while_break___5: /* CIL Label */ ;
  }
  {
#line 2902
  xm_col = has_device_type(model, (int )net_p->el[out_i].y, (int )net_p->el[out_i].x,
                           1, 1);
  }
#line 2903
  if (xm_col) {
    {
#line 2904
    from_str_i = strarray_find(& model->str, "M_COUT");
#line 2905
    to_str_i = strarray_find(& model->str, "M_COUT_N");
    }
  } else {
    {
#line 2907
    from_str_i = strarray_find(& model->str, "XL_COUT");
#line 2908
    to_str_i = strarray_find(& model->str, "XL_COUT_N");
    }
  }
  {
#line 2910
  while (1) {
    while_continue___8: /* CIL Label */ ;
    {
#line 2910
    while (1) {
      while_continue___9: /* CIL Label */ ;
#line 2910
      if (model->rc) {
#line 2910
        return (model->rc);
      }
#line 2910
      goto while_break___9;
    }
    while_break___9: /* CIL Label */ ;
    }
#line 2910
    if (from_str_i != 0) {
#line 2910
      if (from_str_i < 0) {
#line 2910
        goto _L___1;
      } else
#line 2910
      if (from_str_i > 65535) {
#line 2910
        goto _L___1;
      }
    } else {
      _L___1: /* CIL Label */ 
      {
#line 2910
      while (1) {
        while_continue___10: /* CIL Label */ ;
        {
#line 2910
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2910);
        }
#line 2910
        if (! model->rc) {
#line 2910
          model->rc = 22;
        }
#line 2910
        return (model->rc);
#line 2910
        goto while_break___10;
      }
      while_break___10: /* CIL Label */ ;
      }
    }
#line 2910
    goto while_break___8;
  }
  while_break___8: /* CIL Label */ ;
  }
  {
#line 2911
  while (1) {
    while_continue___11: /* CIL Label */ ;
    {
#line 2911
    while (1) {
      while_continue___12: /* CIL Label */ ;
#line 2911
      if (model->rc) {
#line 2911
        return (model->rc);
      }
#line 2911
      goto while_break___12;
    }
    while_break___12: /* CIL Label */ ;
    }
#line 2911
    if (to_str_i != 0) {
#line 2911
      if (to_str_i < 0) {
#line 2911
        goto _L___2;
      } else
#line 2911
      if (to_str_i > 65535) {
#line 2911
        goto _L___2;
      }
    } else {
      _L___2: /* CIL Label */ 
      {
#line 2911
      while (1) {
        while_continue___13: /* CIL Label */ ;
        {
#line 2911
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2911);
        }
#line 2911
        if (! model->rc) {
#line 2911
          model->rc = 22;
        }
#line 2911
        return (model->rc);
#line 2911
        goto while_break___13;
      }
      while_break___13: /* CIL Label */ ;
      }
    }
#line 2911
    goto while_break___11;
  }
  while_break___11: /* CIL Label */ ;
  }
  {
#line 2913
  sw = fpga_switch_lookup(model, (int )net_p->el[out_i].y, (int )net_p->el[out_i].x,
                          (str16_t )from_str_i, (str16_t )to_str_i);
#line 2915
  fnet_add_sw(model, net_i, (int )net_p->el[out_i].y, (int )net_p->el[out_i].x, (swidx_t const   *)(& sw),
              1);
  }
#line 2917
  return (model->rc);
}
}
#line 2920 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int fnet_route_logic_to_self(struct fpga_model *model , net_idx_t net_i , int out_i ,
                                    int in_i ) 
{ 
  struct fpga_net *net_p ;
  int logic_y ;
  int logic_x ;
  int logic_dev_idx ;
  struct fpga_device *logic_dev ;
  struct sw_set sw_set ;
  int out_dest_y ;
  int out_dest_x ;
  int in_dest_y ;
  int in_dest_x ;
  str16_t out_dest_connpt ;
  str16_t in_dest_connpt ;

  {
  {
#line 2930
  net_p = fnet_get(model, net_i);
  }
  {
#line 2931
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 2931
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 2931
      if (model->rc) {
#line 2931
        return (model->rc);
      }
#line 2931
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 2931
    if (! net_p) {
      {
#line 2931
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 2931
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2931);
        }
#line 2931
        if (! model->rc) {
#line 2931
          model->rc = 22;
        }
#line 2931
        return (model->rc);
#line 2931
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 2931
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2933
  logic_y = (int )net_p->el[out_i].y;
#line 2934
  logic_x = (int )net_p->el[out_i].x;
#line 2935
  logic_dev_idx = (int )net_p->el[out_i].dev_idx;
  {
#line 2936
  while (1) {
    while_continue___2: /* CIL Label */ ;
    {
#line 2936
    while (1) {
      while_continue___3: /* CIL Label */ ;
#line 2936
      if (model->rc) {
#line 2936
        return (model->rc);
      }
#line 2936
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
#line 2936
    if ((int )net_p->el[in_i].y == logic_y) {
#line 2936
      if ((int )net_p->el[in_i].x == logic_x) {
#line 2936
        if (! ((int )net_p->el[in_i].dev_idx == logic_dev_idx)) {
#line 2936
          goto _L___0;
        }
      } else {
#line 2936
        goto _L___0;
      }
    } else {
      _L___0: /* CIL Label */ 
      {
#line 2936
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 2936
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2938);
        }
#line 2936
        if (! model->rc) {
#line 2936
          model->rc = 22;
        }
#line 2936
        return (model->rc);
#line 2936
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
    }
#line 2936
    goto while_break___2;
  }
  while_break___2: /* CIL Label */ ;
  }
#line 2939
  if (logic_dev_idx == -1) {
#line 2939
    logic_dev = (struct fpga_device *)0;
  } else {
#line 2939
    logic_dev = (model->tiles + (logic_y * model->x_width + logic_x))->devs + logic_dev_idx;
  }
  {
#line 2940
  while (1) {
    while_continue___5: /* CIL Label */ ;
    {
#line 2940
    while (1) {
      while_continue___6: /* CIL Label */ ;
#line 2940
      if (model->rc) {
#line 2940
        return (model->rc);
      }
#line 2940
      goto while_break___6;
    }
    while_break___6: /* CIL Label */ ;
    }
#line 2940
    if (! logic_dev) {
      {
#line 2940
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 2940
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2940);
        }
#line 2940
        if (! model->rc) {
#line 2940
          model->rc = 22;
        }
#line 2940
        return (model->rc);
#line 2940
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
    }
#line 2940
    goto while_break___5;
  }
  while_break___5: /* CIL Label */ ;
  }
  {
#line 2942
  fpga_first_conn(model, logic_y, logic_x, *(logic_dev->pinw + ((int )net_p->el[out_i].idx & 32767)),
                  1, 2, net_i, & sw_set, & out_dest_y, & out_dest_x, & out_dest_connpt);
  }
  {
#line 2946
  while (1) {
    while_continue___8: /* CIL Label */ ;
#line 2946
    if (model->rc) {
#line 2946
      return (model->rc);
    }
#line 2946
    goto while_break___8;
  }
  while_break___8: /* CIL Label */ ;
  }
  {
#line 2947
  fnet_add_sw(model, net_i, logic_y, logic_x, (swidx_t const   *)(sw_set.sw), sw_set.len);
#line 2949
  fpga_first_conn(model, logic_y, logic_x, *(logic_dev->pinw + ((int )net_p->el[in_i].idx & 32767)),
                  0, 2, net_i, & sw_set, & in_dest_y, & in_dest_x, & in_dest_connpt);
  }
  {
#line 2953
  while (1) {
    while_continue___9: /* CIL Label */ ;
    {
#line 2953
    while (1) {
      while_continue___10: /* CIL Label */ ;
#line 2953
      if (model->rc) {
#line 2953
        return (model->rc);
      }
#line 2953
      goto while_break___10;
    }
    while_break___10: /* CIL Label */ ;
    }
#line 2953
    if (out_dest_y == in_dest_y) {
#line 2953
      if (! (out_dest_x == in_dest_x)) {
#line 2953
        goto _L___1;
      }
    } else {
      _L___1: /* CIL Label */ 
      {
#line 2953
      while (1) {
        while_continue___11: /* CIL Label */ ;
        {
#line 2953
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2954);
        }
#line 2953
        if (! model->rc) {
#line 2953
          model->rc = 22;
        }
#line 2953
        return (model->rc);
#line 2953
        goto while_break___11;
      }
      while_break___11: /* CIL Label */ ;
      }
    }
#line 2953
    goto while_break___9;
  }
  while_break___9: /* CIL Label */ ;
  }
  {
#line 2955
  fnet_add_sw(model, net_i, logic_y, logic_x, (swidx_t const   *)(sw_set.sw), sw_set.len);
#line 2957
  fpga_multi_switch_lookup(model, out_dest_y, out_dest_x, out_dest_connpt, in_dest_connpt,
                           2, net_i, & sw_set);
  }
  {
#line 2960
  while (1) {
    while_continue___12: /* CIL Label */ ;
    {
#line 2960
    while (1) {
      while_continue___13: /* CIL Label */ ;
#line 2960
      if (model->rc) {
#line 2960
        return (model->rc);
      }
#line 2960
      goto while_break___13;
    }
    while_break___13: /* CIL Label */ ;
    }
#line 2960
    if (! sw_set.len) {
      {
#line 2960
      while (1) {
        while_continue___14: /* CIL Label */ ;
        {
#line 2960
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2960);
        }
#line 2960
        if (! model->rc) {
#line 2960
          model->rc = 22;
        }
#line 2960
        return (model->rc);
#line 2960
        goto while_break___14;
      }
      while_break___14: /* CIL Label */ ;
      }
    }
#line 2960
    goto while_break___12;
  }
  while_break___12: /* CIL Label */ ;
  }
  {
#line 2961
  fnet_add_sw(model, net_i, out_dest_y, out_dest_x, (swidx_t const   *)(sw_set.sw),
              sw_set.len);
  }
#line 2963
  return (model->rc);
}
}
#line 2966 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
static int fnet_route_to_inpin(struct fpga_model *model , net_idx_t net_i , int out_i ,
                               int in_i ) 
{ 
  struct fpga_net *net_p ;
  struct fpga_device *out_dev ;
  struct fpga_device *in_dev ;

  {
  {
#line 2971
  net_p = fnet_get(model, net_i);
  }
  {
#line 2972
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 2972
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 2972
      if (model->rc) {
#line 2972
        return (model->rc);
      }
#line 2972
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 2972
    if (! net_p) {
      {
#line 2972
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 2972
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2972);
        }
#line 2972
        if (! model->rc) {
#line 2972
          model->rc = 22;
        }
#line 2972
        return (model->rc);
#line 2972
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 2972
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2974
  if ((int )net_p->el[out_i].dev_idx == -1) {
#line 2974
    out_dev = (struct fpga_device *)0;
  } else {
#line 2974
    out_dev = (model->tiles + ((int )net_p->el[out_i].y * model->x_width + (int )net_p->el[out_i].x))->devs + net_p->el[out_i].dev_idx;
  }
#line 2975
  if ((int )net_p->el[in_i].dev_idx == -1) {
#line 2975
    in_dev = (struct fpga_device *)0;
  } else {
#line 2975
    in_dev = (model->tiles + ((int )net_p->el[in_i].y * model->x_width + (int )net_p->el[in_i].x))->devs + net_p->el[in_i].dev_idx;
  }
  {
#line 2976
  while (1) {
    while_continue___2: /* CIL Label */ ;
    {
#line 2976
    while (1) {
      while_continue___3: /* CIL Label */ ;
#line 2976
      if (model->rc) {
#line 2976
        return (model->rc);
      }
#line 2976
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
#line 2976
    if (out_dev) {
#line 2976
      if (! in_dev) {
#line 2976
        goto _L;
      }
    } else {
      _L: /* CIL Label */ 
      {
#line 2976
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 2976
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2976);
        }
#line 2976
        if (! model->rc) {
#line 2976
          model->rc = 22;
        }
#line 2976
        return (model->rc);
#line 2976
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
    }
#line 2976
    goto while_break___2;
  }
  while_break___2: /* CIL Label */ ;
  }
#line 2978
  if ((unsigned int )out_dev->type == 4U) {
#line 2979
    if ((unsigned int )in_dev->type != 1U) {
      {
#line 2980
      while (1) {
        while_continue___5: /* CIL Label */ ;
        {
#line 2980
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2980);
        }
#line 2980
        if (! model->rc) {
#line 2980
          model->rc = 95;
        }
#line 2980
        return (model->rc);
#line 2980
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
    }
#line 2981
    if (((int )net_p->el[in_i].idx & 32767) == 28) {
      {
#line 2982
      fnet_route_iob_to_clock(model, net_i, out_i, in_i);
      }
    } else {
      {
#line 2984
      fnet_route_iob_to_logic(model, net_i, out_i, in_i);
      }
    }
  } else
#line 2985
  if ((unsigned int )out_dev->type == 1U) {
#line 2986
    if ((unsigned int )in_dev->type == 4U) {
      {
#line 2987
      fnet_route_logic_to_iob(model, net_i, out_i, in_i);
      }
    } else
#line 2988
    if ((unsigned int )in_dev->type == 1U) {
#line 2989
      if ((int )net_p->el[in_i].y == (int )net_p->el[out_i].y) {
#line 2989
        if ((int )net_p->el[in_i].x == (int )net_p->el[out_i].x) {
          {
#line 2991
          fnet_route_logic_to_self(model, net_i, out_i, in_i);
          }
        } else {
#line 2989
          goto _L___1;
        }
      } else {
        _L___1: /* CIL Label */ 
        {
#line 2993
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 2993
          while (1) {
            while_continue___7: /* CIL Label */ ;
#line 2993
            if (model->rc) {
#line 2993
              return (model->rc);
            }
#line 2993
            goto while_break___7;
          }
          while_break___7: /* CIL Label */ ;
          }
#line 2993
          if (((int )net_p->el[out_i].idx & 32767) == 49) {
#line 2993
            if (! (((int )net_p->el[in_i].idx & 32767) == 31)) {
#line 2993
              goto _L___0;
            }
          } else {
            _L___0: /* CIL Label */ 
            {
#line 2993
            while (1) {
              while_continue___8: /* CIL Label */ ;
              {
#line 2993
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                      2994);
              }
#line 2993
              if (! model->rc) {
#line 2993
                model->rc = 22;
              }
#line 2993
              return (model->rc);
#line 2993
              goto while_break___8;
            }
            while_break___8: /* CIL Label */ ;
            }
          }
#line 2993
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
        {
#line 2995
        fnet_route_logic_carry(model, net_i, out_i, in_i);
        }
      }
    } else {
      {
#line 2997
      while (1) {
        while_continue___9: /* CIL Label */ ;
        {
#line 2997
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                2997);
        }
#line 2997
        if (! model->rc) {
#line 2997
          model->rc = 95;
        }
#line 2997
        return (model->rc);
#line 2997
        goto while_break___9;
      }
      while_break___9: /* CIL Label */ ;
      }
    }
  } else {
    {
#line 2999
    while (1) {
      while_continue___10: /* CIL Label */ ;
      {
#line 2999
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              2999);
      }
#line 2999
      if (! model->rc) {
#line 2999
        model->rc = 95;
      }
#line 2999
      return (model->rc);
#line 2999
      goto while_break___10;
    }
    while_break___10: /* CIL Label */ ;
    }
  }
#line 3000
  return (model->rc);
}
}
#line 3003 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fnet_route(struct fpga_model *model , net_idx_t net_i ) 
{ 
  int out_i ;
  int in_i ;
  int in_enum ;
  int tmp ;

  {
  {
#line 3007
  while (1) {
    while_continue: /* CIL Label */ ;
#line 3007
    if (model->rc) {
#line 3007
      return (model->rc);
    }
#line 3007
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 3008
  out_i = fnet_pinw(model, net_i, 1, 0);
  }
#line 3009
  if (out_i == -1) {
    {
#line 3009
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            3009);
    }
#line 3009
    return (0);
  }
  {
#line 3010
  in_i = fnet_pinw(model, net_i, 0, 0);
  }
#line 3011
  if (in_i == -1) {
    {
#line 3011
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            3011);
    }
#line 3011
    return (0);
  }
  {
#line 3012
  tmp = fnet_pinw(model, net_i, 1, 1);
  }
#line 3012
  if (tmp != -1) {
    {
#line 3013
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 3013
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              3013);
      }
#line 3013
      if (! model->rc) {
#line 3013
        model->rc = 22;
      }
#line 3013
      return (model->rc);
#line 3013
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 3015
  in_enum = 0;
  {
#line 3016
  while (1) {
    while_continue___1: /* CIL Label */ ;
    {
#line 3017
    fnet_route_to_inpin(model, net_i, out_i, in_i);
    }
    {
#line 3018
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 3018
      if (model->rc) {
#line 3018
        return (model->rc);
      }
#line 3018
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
    {
#line 3019
    in_enum ++;
#line 3019
    in_i = fnet_pinw(model, net_i, 0, in_enum);
    }
#line 3016
    if (! (in_i != -1)) {
#line 3016
      goto while_break___1;
    }
  }
  while_break___1: /* CIL Label */ ;
  }
#line 3021
  return (model->rc);
}
}
#line 3024 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c"
int fnet_vcc_gnd(struct fpga_model *model , net_idx_t net_i , int is_vcc ) 
{ 
  struct fpga_net *net_p ;
  int out_i ;
  int in_i ;
  int in_enum ;
  struct fpga_device *in_dev ;
  str16_t from_i ;
  char const   *tmp ;
  int tmp___0 ;

  {
  {
#line 3031
  while (1) {
    while_continue: /* CIL Label */ ;
#line 3031
    if (model->rc) {
#line 3031
      return (model->rc);
    }
#line 3031
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 3032
  out_i = fnet_pinw(model, net_i, 1, 0);
  }
#line 3033
  if (out_i != -1) {
    {
#line 3033
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            3033);
    }
#line 3033
    return (0);
  }
  {
#line 3034
  in_i = fnet_pinw(model, net_i, 0, 0);
  }
#line 3035
  if (in_i == -1) {
    {
#line 3035
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
            3035);
    }
#line 3035
    return (0);
  }
  {
#line 3036
  net_p = fnet_get(model, net_i);
  }
  {
#line 3037
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 3037
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 3037
      if (model->rc) {
#line 3037
        return (model->rc);
      }
#line 3037
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 3037
    if (! net_p) {
      {
#line 3037
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 3037
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                3037);
        }
#line 3037
        if (! model->rc) {
#line 3037
          model->rc = 22;
        }
#line 3037
        return (model->rc);
#line 3037
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 3037
    goto while_break___0;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 3039
  if (is_vcc) {
#line 3039
    tmp = "VCC_WIRE";
  } else {
#line 3039
    tmp = "GND_WIRE";
  }
  {
#line 3039
  tmp___0 = strarray_find(& model->str, tmp);
#line 3039
  from_i = (str16_t )tmp___0;
  }
  {
#line 3040
  while (1) {
    while_continue___3: /* CIL Label */ ;
    {
#line 3040
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 3040
      if (model->rc) {
#line 3040
        return (model->rc);
      }
#line 3040
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
#line 3040
    if ((int )from_i < 0) {
#line 3040
      goto _L;
    } else
#line 3040
    if ((int )from_i > 65535) {
      _L: /* CIL Label */ 
      {
#line 3040
      while (1) {
        while_continue___5: /* CIL Label */ ;
        {
#line 3040
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                3040);
        }
#line 3040
        if (! model->rc) {
#line 3040
          model->rc = 22;
        }
#line 3040
        return (model->rc);
#line 3040
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
    }
#line 3040
    goto while_break___3;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 3041
  in_enum = 0;
  {
#line 3042
  while (1) {
    while_continue___6: /* CIL Label */ ;
#line 3043
    if (((int )net_p->el[in_i].dev_idx & 32767) == -1) {
#line 3043
      in_dev = (struct fpga_device *)0;
    } else {
#line 3043
      in_dev = (model->tiles + ((int )net_p->el[in_i].y * model->x_width + (int )net_p->el[in_i].x))->devs + ((int )net_p->el[in_i].dev_idx & 32767);
    }
    {
#line 3045
    while (1) {
      while_continue___7: /* CIL Label */ ;
      {
#line 3045
      while (1) {
        while_continue___8: /* CIL Label */ ;
#line 3045
        if (model->rc) {
#line 3045
          return (model->rc);
        }
#line 3045
        goto while_break___8;
      }
      while_break___8: /* CIL Label */ ;
      }
#line 3045
      if (! in_dev) {
        {
#line 3045
        while (1) {
          while_continue___9: /* CIL Label */ ;
          {
#line 3045
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
                  3045);
          }
#line 3045
          if (! model->rc) {
#line 3045
            model->rc = 22;
          }
#line 3045
          return (model->rc);
#line 3045
          goto while_break___9;
        }
        while_break___9: /* CIL Label */ ;
        }
      }
#line 3045
      goto while_break___7;
    }
    while_break___7: /* CIL Label */ ;
    }
#line 3046
    if ((unsigned int )in_dev->type == 1U) {
      {
#line 3047
      fpga_switch_2sets_add(model, (int )net_p->el[in_i].y, (int )net_p->el[in_i].x - 1,
                            from_i, (int )net_p->el[in_i].y, (int )net_p->el[in_i].x,
                            *(in_dev->pinw + ((int )net_p->el[in_i].idx & 32767)),
                            net_i);
      }
      {
#line 3052
      while (1) {
        while_continue___10: /* CIL Label */ ;
#line 3052
        if (model->rc) {
#line 3052
          return (model->rc);
        }
#line 3052
        goto while_break___10;
      }
      while_break___10: /* CIL Label */ ;
      }
    } else {
      {
#line 3053
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/control.c",
              3053);
      }
    }
    {
#line 3054
    in_enum ++;
#line 3054
    in_i = fnet_pinw(model, net_i, 0, in_enum);
    }
#line 3042
    if (! (in_i != -1)) {
#line 3042
      goto while_break___6;
    }
  }
  while_break___6: /* CIL Label */ ;
  }
#line 3056
  return (model->rc);
}
}
#line 364 "/usr/include/stdio.h"
extern  __attribute__((__nothrow__)) int sprintf(char * __restrict  __s , char const   * __restrict  __format 
                                                 , ...) ;
#line 622
extern char *fgets(char * __restrict  __s , int __n , FILE * __restrict  __stream ) ;
#line 543 "/usr/include/stdlib.h"
extern  __attribute__((__nothrow__, __noreturn__)) void ( __attribute__((__leaf__)) exit)(int __status ) ;
#line 114 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.h"
void next_word(char const   *s___8 , int start , int *beg , int *end ) ;
#line 119
int all_digits(char const   *a , int len ) ;
#line 120
int to_i(char const   *s___8 , int len ) ;
#line 771 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
char const   *fpga_tiletype_str(enum fpga_tile_type type ) ;
#line 27 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.h"
int read_floorplan(struct fpga_model *model , FILE *f ) ;
#line 30
int write_floorplan(FILE *f , struct fpga_model *model , int flags ) ;
#line 38
int printf_nets(FILE *f , struct fpga_model *model ) ;
#line 14 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
void printf_version(FILE *f ) 
{ 


  {
  {
#line 16
  fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"fpga_floorplan_format 1\n");
  }
#line 17
  return;
}
}
#line 22 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
int printf_tiles(FILE *f , struct fpga_model *model ) 
{ 
  struct fpga_tile *tile ;
  int x ;
  int y ;
  char const   *tmp ;
  int tf ;

  {
  {
#line 27
  while (1) {
    while_continue: /* CIL Label */ ;
#line 27
    if (model->rc) {
#line 27
      return (model->rc);
    }
#line 27
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 28
  x = 0;
  {
#line 28
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 28
    if (! (x < model->x_width)) {
#line 28
      goto while_break___0;
    }
    {
#line 29
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"\n");
#line 30
    y = 0;
    }
    {
#line 30
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 30
      if (! (y < model->y_height)) {
#line 30
        goto while_break___1;
      }
#line 31
      tile = model->tiles + (y * model->x_width + x);
#line 33
      if ((unsigned int )tile->type != 0U) {
        {
#line 34
        tmp = fpga_tiletype_str(tile->type);
#line 34
        fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"tile y%i x%i name %s\n",
                y, x, tmp);
        }
      }
#line 36
      if (tile->flags) {
        {
#line 37
        tf = tile->flags;
#line 38
        fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"tile y%i x%i flags",
                y, x);
        }
#line 40
        if (tf & 1) {
          {
#line 40
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" %s",
                  "TF_FABRIC_ROUTING_COL");
#line 40
          tf &= -2;
          }
        }
#line 41
        if (tf & 2) {
          {
#line 41
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" %s",
                  "TF_FABRIC_LOGIC_XM_COL");
#line 41
          tf &= -3;
          }
        }
#line 42
        if (tf & 4) {
          {
#line 42
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" %s",
                  "TF_FABRIC_LOGIC_XL_COL");
#line 42
          tf &= -5;
          }
        }
#line 43
        if (tf & 8) {
          {
#line 43
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" %s",
                  "TF_FABRIC_BRAM_VIA_COL");
#line 43
          tf &= -9;
          }
        }
#line 44
        if (tf & 16) {
          {
#line 44
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" %s",
                  "TF_FABRIC_MACC_VIA_COL");
#line 44
          tf &= -17;
          }
        }
#line 45
        if (tf & 32) {
          {
#line 45
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" %s",
                  "TF_FABRIC_BRAM_COL");
#line 45
          tf &= -33;
          }
        }
#line 46
        if (tf & 64) {
          {
#line 46
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" %s",
                  "TF_FABRIC_MACC_COL");
#line 46
          tf &= -65;
          }
        }
#line 47
        if (tf & 128) {
          {
#line 47
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" %s",
                  "TF_ROUTING_NO_IO");
#line 47
          tf &= -129;
          }
        }
#line 48
        if (tf & 256) {
          {
#line 48
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" %s",
                  "TF_BRAM_DEV");
#line 48
          tf &= -257;
          }
        }
#line 49
        if (tf & 512) {
          {
#line 49
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" %s",
                  "TF_MACC_DEV");
#line 49
          tf &= -513;
          }
        }
#line 50
        if (tf & 1024) {
          {
#line 50
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" %s",
                  "TF_LOGIC_XL_DEV");
#line 50
          tf &= -1025;
          }
        }
#line 51
        if (tf & 2048) {
          {
#line 51
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" %s",
                  "TF_LOGIC_XM_DEV");
#line 51
          tf &= -2049;
          }
        }
#line 52
        if (tf & 4096) {
          {
#line 52
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" %s",
                  "TF_IOLOGIC_DELAY_DEV");
#line 52
          tf &= -4097;
          }
        }
#line 53
        if (tf & 8192) {
          {
#line 53
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" %s",
                  "TF_DCM_DEV");
#line 53
          tf &= -8193;
          }
        }
#line 54
        if (tf & 16384) {
          {
#line 54
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" %s",
                  "TF_PLL_DEV");
#line 54
          tf &= -16385;
          }
        }
#line 55
        if (tf & 32768) {
          {
#line 55
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" %s",
                  "TF_WIRED");
#line 55
          tf &= -32769;
          }
        }
#line 57
        if (tf) {
          {
#line 57
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)" 0x%x",
                  tf);
          }
        }
        {
#line 58
        fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"\n");
        }
      }
#line 30
      y ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 28
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 62
  return (0);
}
}
#line 65 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
static int printf_IOB(FILE *f , struct fpga_model *model , int y , int x , int config_only ) 
{ 
  struct fpga_tile *tile ;
  char pref___0[256] ;
  int type_count ;
  int i ;
  char const   *tmp ;

  {
  {
#line 72
  while (1) {
    while_continue: /* CIL Label */ ;
#line 72
    if (model->rc) {
#line 72
      return (model->rc);
    }
#line 72
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 73
  tile = model->tiles + (y * model->x_width + x);
#line 74
  type_count = 0;
#line 75
  i = 0;
  {
#line 75
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 75
    if (! (i < tile->num_devs)) {
#line 75
      goto while_break___0;
    }
#line 76
    if ((unsigned int )(tile->devs + i)->type != 4U) {
#line 77
      goto __Cont;
    }
#line 78
    if (config_only) {
#line 78
      if (! (tile->devs + i)->instantiated) {
#line 79
        type_count ++;
#line 80
        goto __Cont;
      }
    }
    {
#line 82
    snprintf((char */* __restrict  */)(pref___0), sizeof(pref___0), (char const   */* __restrict  */)"dev y%i x%i IOB %i",
             y, x, type_count);
#line 84
    type_count ++;
    }
#line 86
    if (! config_only) {
#line 87
      if ((tile->devs + i)->subtype == 1) {
#line 87
        tmp = "M";
      } else {
#line 87
        tmp = "S";
      }
      {
#line 87
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s type %s\n",
              pref___0, tmp);
      }
    }
#line 90
    if ((tile->devs + i)->u.iob.istandard[0]) {
      {
#line 91
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s istd %s\n",
              pref___0, (tile->devs + i)->u.iob.istandard);
      }
    }
#line 93
    if ((tile->devs + i)->u.iob.ostandard[0]) {
      {
#line 94
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s ostd %s\n",
              pref___0, (tile->devs + i)->u.iob.ostandard);
      }
    }
    {
#line 97
    if ((tile->devs + i)->u.iob.bypass_mux == 1) {
#line 97
      goto case_1;
    }
#line 100
    if ((tile->devs + i)->u.iob.bypass_mux == 2) {
#line 100
      goto case_2;
    }
#line 103
    if ((tile->devs + i)->u.iob.bypass_mux == 3) {
#line 103
      goto case_3;
    }
#line 106
    if ((tile->devs + i)->u.iob.bypass_mux == 0) {
#line 106
      goto case_0;
    }
#line 106
    goto switch_default;
    case_1: /* CIL Label */ 
    {
#line 98
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s bypass_mux I\n",
            pref___0);
    }
#line 99
    goto switch_break;
    case_2: /* CIL Label */ 
    {
#line 101
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s bypass_mux O\n",
            pref___0);
    }
#line 102
    goto switch_break;
    case_3: /* CIL Label */ 
    {
#line 104
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s bypass_mux T\n",
            pref___0);
    }
#line 105
    goto switch_break;
    case_0: /* CIL Label */ 
#line 106
    goto switch_break;
    switch_default: /* CIL Label */ 
    {
#line 106
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            106);
#line 106
    exit(1);
    }
    switch_break: /* CIL Label */ ;
    }
    {
#line 109
    if ((tile->devs + i)->u.iob.I_mux == 1) {
#line 109
      goto case_1___0;
    }
#line 112
    if ((tile->devs + i)->u.iob.I_mux == 2) {
#line 112
      goto case_2___0;
    }
#line 115
    if ((tile->devs + i)->u.iob.I_mux == 0) {
#line 115
      goto case_0___0;
    }
#line 115
    goto switch_default___0;
    case_1___0: /* CIL Label */ 
    {
#line 110
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s imux I_B\n",
            pref___0);
    }
#line 111
    goto switch_break___0;
    case_2___0: /* CIL Label */ 
    {
#line 113
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s imux I\n",
            pref___0);
    }
#line 114
    goto switch_break___0;
    case_0___0: /* CIL Label */ 
#line 115
    goto switch_break___0;
    switch_default___0: /* CIL Label */ 
    {
#line 115
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            115);
#line 115
    exit(1);
    }
    switch_break___0: /* CIL Label */ ;
    }
#line 117
    if ((tile->devs + i)->u.iob.drive_strength) {
      {
#line 118
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s strength %i\n",
              pref___0, (tile->devs + i)->u.iob.drive_strength);
      }
    }
    {
#line 121
    if ((tile->devs + i)->u.iob.slew == 1) {
#line 121
      goto case_1___1;
    }
#line 124
    if ((tile->devs + i)->u.iob.slew == 2) {
#line 124
      goto case_2___1;
    }
#line 127
    if ((tile->devs + i)->u.iob.slew == 3) {
#line 127
      goto case_3___0;
    }
#line 130
    if ((tile->devs + i)->u.iob.slew == 0) {
#line 130
      goto case_0___1;
    }
#line 130
    goto switch_default___1;
    case_1___1: /* CIL Label */ 
    {
#line 122
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s slew SLOW\n",
            pref___0);
    }
#line 123
    goto switch_break___1;
    case_2___1: /* CIL Label */ 
    {
#line 125
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s slew FAST\n",
            pref___0);
    }
#line 126
    goto switch_break___1;
    case_3___0: /* CIL Label */ 
    {
#line 128
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s slew QUIETIO\n",
            pref___0);
    }
#line 129
    goto switch_break___1;
    case_0___1: /* CIL Label */ 
#line 130
    goto switch_break___1;
    switch_default___1: /* CIL Label */ 
    {
#line 130
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            130);
#line 130
    exit(1);
    }
    switch_break___1: /* CIL Label */ ;
    }
#line 132
    if ((tile->devs + i)->u.iob.O_used) {
      {
#line 133
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s O_used\n",
              pref___0);
      }
    }
    {
#line 135
    if ((tile->devs + i)->u.iob.suspend == 1) {
#line 135
      goto case_1___2;
    }
#line 138
    if ((tile->devs + i)->u.iob.suspend == 2) {
#line 138
      goto case_2___2;
    }
#line 141
    if ((tile->devs + i)->u.iob.suspend == 3) {
#line 141
      goto case_3___1;
    }
#line 144
    if ((tile->devs + i)->u.iob.suspend == 4) {
#line 144
      goto case_4;
    }
#line 147
    if ((tile->devs + i)->u.iob.suspend == 5) {
#line 147
      goto case_5;
    }
#line 150
    if ((tile->devs + i)->u.iob.suspend == 6) {
#line 150
      goto case_6;
    }
#line 153
    if ((tile->devs + i)->u.iob.suspend == 0) {
#line 153
      goto case_0___2;
    }
#line 153
    goto switch_default___2;
    case_1___2: /* CIL Label */ 
    {
#line 136
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s suspend DRIVE_LAST_VALUE\n",
            pref___0);
    }
#line 137
    goto switch_break___2;
    case_2___2: /* CIL Label */ 
    {
#line 139
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s suspend 3STATE\n",
            pref___0);
    }
#line 140
    goto switch_break___2;
    case_3___1: /* CIL Label */ 
    {
#line 142
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s suspend 3STATE_PULLUP\n",
            pref___0);
    }
#line 143
    goto switch_break___2;
    case_4: /* CIL Label */ 
    {
#line 145
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s suspend 3STATE_PULLDOWN\n",
            pref___0);
    }
#line 146
    goto switch_break___2;
    case_5: /* CIL Label */ 
    {
#line 148
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s suspend 3STATE_KEEPER\n",
            pref___0);
    }
#line 149
    goto switch_break___2;
    case_6: /* CIL Label */ 
    {
#line 151
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s suspend 3STATE_OCT_ON\n",
            pref___0);
    }
#line 152
    goto switch_break___2;
    case_0___2: /* CIL Label */ 
#line 153
    goto switch_break___2;
    switch_default___2: /* CIL Label */ 
    {
#line 153
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            153);
#line 153
    exit(1);
    }
    switch_break___2: /* CIL Label */ ;
    }
    {
#line 156
    if ((tile->devs + i)->u.iob.in_term == 1) {
#line 156
      goto case_1___3;
    }
#line 159
    if ((tile->devs + i)->u.iob.in_term == 2) {
#line 159
      goto case_2___3;
    }
#line 162
    if ((tile->devs + i)->u.iob.in_term == 3) {
#line 162
      goto case_3___2;
    }
#line 165
    if ((tile->devs + i)->u.iob.in_term == 4) {
#line 165
      goto case_4___0;
    }
#line 168
    if ((tile->devs + i)->u.iob.in_term == 0) {
#line 168
      goto case_0___3;
    }
#line 168
    goto switch_default___3;
    case_1___3: /* CIL Label */ 
    {
#line 157
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s in_term NONE\n",
            pref___0);
    }
#line 158
    goto switch_break___3;
    case_2___3: /* CIL Label */ 
    {
#line 160
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s in_term UNTUNED_SPLIT_25\n",
            pref___0);
    }
#line 161
    goto switch_break___3;
    case_3___2: /* CIL Label */ 
    {
#line 163
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s in_term UNTUNED_SPLIT_50\n",
            pref___0);
    }
#line 164
    goto switch_break___3;
    case_4___0: /* CIL Label */ 
    {
#line 166
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s in_term UNTUNED_SPLIT_75\n",
            pref___0);
    }
#line 167
    goto switch_break___3;
    case_0___3: /* CIL Label */ 
#line 168
    goto switch_break___3;
    switch_default___3: /* CIL Label */ 
    {
#line 168
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            168);
#line 168
    exit(1);
    }
    switch_break___3: /* CIL Label */ ;
    }
    {
#line 171
    if ((tile->devs + i)->u.iob.out_term == 1) {
#line 171
      goto case_1___4;
    }
#line 174
    if ((tile->devs + i)->u.iob.out_term == 2) {
#line 174
      goto case_2___4;
    }
#line 177
    if ((tile->devs + i)->u.iob.out_term == 3) {
#line 177
      goto case_3___3;
    }
#line 180
    if ((tile->devs + i)->u.iob.out_term == 4) {
#line 180
      goto case_4___1;
    }
#line 183
    if ((tile->devs + i)->u.iob.out_term == 0) {
#line 183
      goto case_0___4;
    }
#line 183
    goto switch_default___4;
    case_1___4: /* CIL Label */ 
    {
#line 172
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s out_term NONE\n",
            pref___0);
    }
#line 173
    goto switch_break___4;
    case_2___4: /* CIL Label */ 
    {
#line 175
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s out_term UNTUNED_25\n",
            pref___0);
    }
#line 176
    goto switch_break___4;
    case_3___3: /* CIL Label */ 
    {
#line 178
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s out_term UNTUNED_50\n",
            pref___0);
    }
#line 179
    goto switch_break___4;
    case_4___1: /* CIL Label */ 
    {
#line 181
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s out_term UNTUNED_75\n",
            pref___0);
    }
#line 182
    goto switch_break___4;
    case_0___4: /* CIL Label */ 
#line 183
    goto switch_break___4;
    switch_default___4: /* CIL Label */ 
    {
#line 183
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            183);
#line 183
    exit(1);
    }
    switch_break___4: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 75
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 186
  return (0);
}
}
#line 189 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
static int read_IOB_attr(struct fpga_model *model , struct fpga_device *dev , char const   *w1 ,
                         int w1_len , char const   *w2 , int w2_len ) 
{ 
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;
  int tmp___17 ;
  int tmp___18 ;
  int tmp___19 ;
  int tmp___20 ;
  int tmp___21 ;
  int tmp___22 ;
  int tmp___23 ;
  int tmp___24 ;
  int tmp___25 ;
  int tmp___26 ;
  int tmp___27 ;
  int tmp___28 ;
  int tmp___29 ;
  int tmp___30 ;
  int tmp___31 ;

  {
  {
#line 193
  tmp = str_cmp(w1, w1_len, "O_used", -1);
  }
#line 193
  if (! tmp) {
#line 194
    dev->u.iob.O_used = 1;
#line 195
    goto inst_1;
  }
#line 198
  if (w2_len < 1) {
#line 198
    return (0);
  }
  {
#line 199
  tmp___0 = str_cmp(w1, w1_len, "type", -1);
  }
#line 199
  if (! tmp___0) {
#line 200
    return (2);
  }
  {
#line 201
  tmp___1 = str_cmp(w1, w1_len, "istd", -1);
  }
#line 201
  if (! tmp___1) {
    {
#line 202
    memcpy((void */* __restrict  */)(dev->u.iob.istandard), (void const   */* __restrict  */)w2,
           (size_t )w2_len);
#line 203
    dev->u.iob.istandard[w2_len] = (char)0;
    }
#line 204
    goto inst_2;
  }
  {
#line 206
  tmp___2 = str_cmp(w1, w1_len, "ostd", -1);
  }
#line 206
  if (! tmp___2) {
    {
#line 207
    memcpy((void */* __restrict  */)(dev->u.iob.ostandard), (void const   */* __restrict  */)w2,
           (size_t )w2_len);
#line 208
    dev->u.iob.ostandard[w2_len] = (char)0;
    }
#line 209
    goto inst_2;
  }
  {
#line 211
  tmp___6 = str_cmp(w1, w1_len, "bypass_mux", -1);
  }
#line 211
  if (! tmp___6) {
    {
#line 212
    tmp___5 = str_cmp(w2, w2_len, "I", -1);
    }
#line 212
    if (tmp___5) {
      {
#line 214
      tmp___4 = str_cmp(w2, w2_len, "O", -1);
      }
#line 214
      if (tmp___4) {
        {
#line 216
        tmp___3 = str_cmp(w2, w2_len, "T", -1);
        }
#line 216
        if (tmp___3) {
#line 218
          return (0);
        } else {
#line 217
          dev->u.iob.bypass_mux = 3;
        }
      } else {
#line 215
        dev->u.iob.bypass_mux = 2;
      }
    } else {
#line 213
      dev->u.iob.bypass_mux = 1;
    }
#line 219
    goto inst_2;
  }
  {
#line 221
  tmp___9 = str_cmp(w1, w1_len, "imux", -1);
  }
#line 221
  if (! tmp___9) {
    {
#line 222
    tmp___8 = str_cmp(w2, w2_len, "I_B", -1);
    }
#line 222
    if (tmp___8) {
      {
#line 224
      tmp___7 = str_cmp(w2, w2_len, "I", -1);
      }
#line 224
      if (tmp___7) {
#line 226
        return (0);
      } else {
#line 225
        dev->u.iob.I_mux = 2;
      }
    } else {
#line 223
      dev->u.iob.I_mux = 1;
    }
#line 227
    goto inst_2;
  }
  {
#line 229
  tmp___10 = str_cmp(w1, w1_len, "strength", -1);
  }
#line 229
  if (! tmp___10) {
    {
#line 230
    dev->u.iob.drive_strength = to_i(w2, w2_len);
    }
#line 231
    goto inst_2;
  }
  {
#line 233
  tmp___14 = str_cmp(w1, w1_len, "slew", -1);
  }
#line 233
  if (! tmp___14) {
    {
#line 234
    tmp___13 = str_cmp(w2, w2_len, "SLOW", -1);
    }
#line 234
    if (tmp___13) {
      {
#line 236
      tmp___12 = str_cmp(w2, w2_len, "FAST", -1);
      }
#line 236
      if (tmp___12) {
        {
#line 238
        tmp___11 = str_cmp(w2, w2_len, "QUIETIO", -1);
        }
#line 238
        if (tmp___11) {
#line 240
          return (0);
        } else {
#line 239
          dev->u.iob.slew = 3;
        }
      } else {
#line 237
        dev->u.iob.slew = 2;
      }
    } else {
#line 235
      dev->u.iob.slew = 1;
    }
#line 241
    goto inst_2;
  }
  {
#line 243
  tmp___21 = str_cmp(w1, w1_len, "suspend", 7);
  }
#line 243
  if (! tmp___21) {
    {
#line 244
    tmp___20 = str_cmp(w2, w2_len, "DRIVE_LAST_VALUE", -1);
    }
#line 244
    if (tmp___20) {
      {
#line 246
      tmp___19 = str_cmp(w2, w2_len, "3STATE", -1);
      }
#line 246
      if (tmp___19) {
        {
#line 248
        tmp___18 = str_cmp(w2, w2_len, "3STATE_PULLUP", -1);
        }
#line 248
        if (tmp___18) {
          {
#line 250
          tmp___17 = str_cmp(w2, w2_len, "3STATE_PULLDOWN", -1);
          }
#line 250
          if (tmp___17) {
            {
#line 252
            tmp___16 = str_cmp(w2, w2_len, "3STATE_KEEPER", -1);
            }
#line 252
            if (tmp___16) {
              {
#line 254
              tmp___15 = str_cmp(w2, w2_len, "3STATE_OCT_ON", -1);
              }
#line 254
              if (tmp___15) {
#line 256
                return (0);
              } else {
#line 255
                dev->u.iob.suspend = 6;
              }
            } else {
#line 253
              dev->u.iob.suspend = 5;
            }
          } else {
#line 251
            dev->u.iob.suspend = 4;
          }
        } else {
#line 249
          dev->u.iob.suspend = 3;
        }
      } else {
#line 247
        dev->u.iob.suspend = 2;
      }
    } else {
#line 245
      dev->u.iob.suspend = 1;
    }
#line 257
    goto inst_2;
  }
  {
#line 259
  tmp___26 = str_cmp(w1, w1_len, "in_term", -1);
  }
#line 259
  if (! tmp___26) {
    {
#line 260
    tmp___25 = str_cmp(w2, w2_len, "NONE", -1);
    }
#line 260
    if (tmp___25) {
      {
#line 262
      tmp___24 = str_cmp(w2, w2_len, "UNTUNED_SPLIT_25", -1);
      }
#line 262
      if (tmp___24) {
        {
#line 264
        tmp___23 = str_cmp(w2, w2_len, "UNTUNED_SPLIT_50", -1);
        }
#line 264
        if (tmp___23) {
          {
#line 266
          tmp___22 = str_cmp(w2, w2_len, "UNTUNED_SPLIT_75", -1);
          }
#line 266
          if (tmp___22) {
#line 268
            return (0);
          } else {
#line 267
            dev->u.iob.in_term = 4;
          }
        } else {
#line 265
          dev->u.iob.in_term = 3;
        }
      } else {
#line 263
        dev->u.iob.in_term = 2;
      }
    } else {
#line 261
      dev->u.iob.in_term = 1;
    }
#line 269
    goto inst_2;
  }
  {
#line 271
  tmp___31 = str_cmp(w1, w1_len, "out_term", -1);
  }
#line 271
  if (! tmp___31) {
    {
#line 272
    tmp___30 = str_cmp(w2, w2_len, "NONE", -1);
    }
#line 272
    if (tmp___30) {
      {
#line 274
      tmp___29 = str_cmp(w2, w2_len, "UNTUNED_25", -1);
      }
#line 274
      if (tmp___29) {
        {
#line 276
        tmp___28 = str_cmp(w2, w2_len, "UNTUNED_50", -1);
        }
#line 276
        if (tmp___28) {
          {
#line 278
          tmp___27 = str_cmp(w2, w2_len, "UNTUNED_75", -1);
          }
#line 278
          if (tmp___27) {
#line 280
            return (0);
          } else {
#line 279
            dev->u.iob.out_term = 4;
          }
        } else {
#line 277
          dev->u.iob.out_term = 3;
        }
      } else {
#line 275
        dev->u.iob.out_term = 2;
      }
    } else {
#line 273
      dev->u.iob.out_term = 1;
    }
#line 281
    goto inst_2;
  }
#line 283
  return (0);
  inst_1: 
#line 285
  dev->instantiated = 1;
#line 286
  return (1);
  inst_2: 
#line 288
  dev->instantiated = 1;
#line 289
  return (2);
}
}
#line 292 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
static int printf_LOGIC(FILE *f , struct fpga_model *model , int y , int x , int config_only ) 
{ 
  struct fpga_tile *tile ;
  struct fpgadev_logic *cfg ;
  char pref___0[256] ;
  int type_count ;
  int i ;
  int j ;
  int rc ;

  {
  {
#line 300
  while (1) {
    while_continue: /* CIL Label */ ;
#line 300
    if (model->rc) {
#line 300
      return (model->rc);
    }
#line 300
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 301
  tile = model->tiles + (y * model->x_width + x);
#line 302
  type_count = 0;
#line 303
  i = 0;
  {
#line 303
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 303
    if (! (i < tile->num_devs)) {
#line 303
      goto while_break___0;
    }
#line 304
    if ((unsigned int )(tile->devs + i)->type != 1U) {
#line 305
      goto __Cont;
    }
#line 306
    if (config_only) {
#line 306
      if (! (tile->devs + i)->instantiated) {
#line 307
        type_count ++;
#line 308
        goto __Cont;
      }
    }
    {
#line 310
    snprintf((char */* __restrict  */)(pref___0), sizeof(pref___0), (char const   */* __restrict  */)"dev y%i x%i LOGIC %i",
             y, x, type_count);
#line 312
    type_count ++;
    }
#line 314
    if (! config_only) {
      {
#line 316
      if ((tile->devs + i)->subtype == 3) {
#line 316
        goto case_3;
      }
#line 319
      if ((tile->devs + i)->subtype == 2) {
#line 319
        goto case_2;
      }
#line 322
      if ((tile->devs + i)->subtype == 1) {
#line 322
        goto case_1;
      }
#line 325
      goto switch_default;
      case_3: /* CIL Label */ 
      {
#line 317
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s type X\n",
              pref___0);
      }
#line 318
      goto switch_break;
      case_2: /* CIL Label */ 
      {
#line 320
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s type L\n",
              pref___0);
      }
#line 321
      goto switch_break;
      case_1: /* CIL Label */ 
      {
#line 323
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s type M\n",
              pref___0);
      }
#line 324
      goto switch_break;
      switch_default: /* CIL Label */ 
      {
#line 325
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              325);
#line 325
      exit(1);
      }
      switch_break: /* CIL Label */ ;
      }
    }
#line 328
    cfg = & (tile->devs + i)->u.logic;
#line 329
    j = 3;
    {
#line 329
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 329
      if (! (j >= 0)) {
#line 329
        goto while_break___1;
      }
#line 330
      if (cfg->a2d[j].lut6) {
#line 330
        if (*(cfg->a2d[j].lut6 + 0)) {
          {
#line 331
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c6_lut %s\n",
                  pref___0, 65 + j, cfg->a2d[j].lut6);
          }
        }
      }
#line 333
      if (cfg->a2d[j].lut5) {
#line 333
        if (*(cfg->a2d[j].lut5 + 0)) {
          {
#line 334
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c5_lut %s\n",
                  pref___0, 65 + j, cfg->a2d[j].lut5);
          }
        }
      }
#line 336
      if (cfg->a2d[j].out_used) {
        {
#line 337
        fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_used\n",
                pref___0, 65 + j);
        }
      }
      {
#line 339
      if (cfg->a2d[j].ff == 1) {
#line 339
        goto case_1___0;
      }
#line 342
      if (cfg->a2d[j].ff == 2) {
#line 342
        goto case_2___0;
      }
#line 345
      if (cfg->a2d[j].ff == 3) {
#line 345
        goto case_3___0;
      }
#line 348
      if (cfg->a2d[j].ff == 4) {
#line 348
        goto case_4;
      }
#line 351
      if (cfg->a2d[j].ff == 0) {
#line 351
        goto case_0;
      }
#line 351
      goto switch_default___0;
      case_1___0: /* CIL Label */ 
      {
#line 340
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_ff OR2L\n",
              pref___0, 65 + j);
      }
#line 341
      goto switch_break___0;
      case_2___0: /* CIL Label */ 
      {
#line 343
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_ff AND2L\n",
              pref___0, 65 + j);
      }
#line 344
      goto switch_break___0;
      case_3___0: /* CIL Label */ 
      {
#line 346
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_ff LATCH\n",
              pref___0, 65 + j);
      }
#line 347
      goto switch_break___0;
      case_4: /* CIL Label */ 
      {
#line 349
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_ff FF\n",
              pref___0, 65 + j);
      }
#line 350
      goto switch_break___0;
      case_0: /* CIL Label */ 
#line 351
      goto switch_break___0;
      switch_default___0: /* CIL Label */ 
      {
#line 351
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 351
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
                351);
#line 351
        rc = 22;
        }
#line 351
        goto fail;
#line 351
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
      switch_break___0: /* CIL Label */ ;
      }
      {
#line 354
      if (cfg->a2d[j].ff_mux == 1) {
#line 354
        goto case_1___1;
      }
#line 357
      if (cfg->a2d[j].ff_mux == 2) {
#line 357
        goto case_2___1;
      }
#line 360
      if (cfg->a2d[j].ff_mux == 4) {
#line 360
        goto case_4___0;
      }
#line 363
      if (cfg->a2d[j].ff_mux == 5) {
#line 363
        goto case_5;
      }
#line 366
      if (cfg->a2d[j].ff_mux == 6) {
#line 366
        goto case_6;
      }
#line 369
      if (cfg->a2d[j].ff_mux == 7) {
#line 369
        goto case_7;
      }
#line 372
      if (cfg->a2d[j].ff_mux == 8) {
#line 372
        goto case_8;
      }
#line 375
      if (cfg->a2d[j].ff_mux == 9) {
#line 375
        goto case_9;
      }
#line 378
      if (cfg->a2d[j].ff_mux == 0) {
#line 378
        goto case_0___0;
      }
#line 378
      goto switch_default___1;
      case_1___1: /* CIL Label */ 
      {
#line 355
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_ffmux O6\n",
              pref___0, 65 + j);
      }
#line 356
      goto switch_break___1;
      case_2___1: /* CIL Label */ 
      {
#line 358
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_ffmux O5\n",
              pref___0, 65 + j);
      }
#line 359
      goto switch_break___1;
      case_4___0: /* CIL Label */ 
      {
#line 361
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_ffmux X\n",
              pref___0, 65 + j);
      }
#line 362
      goto switch_break___1;
      case_5: /* CIL Label */ 
      {
#line 364
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_ffmux CY\n",
              pref___0, 65 + j);
      }
#line 365
      goto switch_break___1;
      case_6: /* CIL Label */ 
      {
#line 367
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_ffmux XOR\n",
              pref___0, 65 + j);
      }
#line 368
      goto switch_break___1;
      case_7: /* CIL Label */ 
      {
#line 370
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_ffmux F7\n",
              pref___0, 65 + j);
      }
#line 371
      goto switch_break___1;
      case_8: /* CIL Label */ 
      {
#line 373
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_ffmux F8\n",
              pref___0, 65 + j);
      }
#line 374
      goto switch_break___1;
      case_9: /* CIL Label */ 
      {
#line 376
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_ffmux MC31\n",
              pref___0, 65 + j);
      }
#line 377
      goto switch_break___1;
      case_0___0: /* CIL Label */ 
#line 378
      goto switch_break___1;
      switch_default___1: /* CIL Label */ 
      {
#line 378
      while (1) {
        while_continue___3: /* CIL Label */ ;
        {
#line 378
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
                378);
#line 378
        rc = 22;
        }
#line 378
        goto fail;
#line 378
        goto while_break___3;
      }
      while_break___3: /* CIL Label */ ;
      }
      switch_break___1: /* CIL Label */ ;
      }
      {
#line 381
      if (cfg->a2d[j].ff_srinit == 1) {
#line 381
        goto case_1___2;
      }
#line 384
      if (cfg->a2d[j].ff_srinit == 2) {
#line 384
        goto case_2___2;
      }
#line 387
      if (cfg->a2d[j].ff_srinit == 0) {
#line 387
        goto case_0___1;
      }
#line 387
      goto switch_default___2;
      case_1___2: /* CIL Label */ 
      {
#line 382
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_ffsrinit 0\n",
              pref___0, 65 + j);
      }
#line 383
      goto switch_break___2;
      case_2___2: /* CIL Label */ 
      {
#line 385
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_ffsrinit 1\n",
              pref___0, 65 + j);
      }
#line 386
      goto switch_break___2;
      case_0___1: /* CIL Label */ 
#line 387
      goto switch_break___2;
      switch_default___2: /* CIL Label */ 
      {
#line 387
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 387
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
                387);
#line 387
        rc = 22;
        }
#line 387
        goto fail;
#line 387
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
      switch_break___2: /* CIL Label */ ;
      }
      {
#line 390
      if (cfg->a2d[j].out_mux == 1) {
#line 390
        goto case_1___3;
      }
#line 393
      if (cfg->a2d[j].out_mux == 2) {
#line 393
        goto case_2___3;
      }
#line 396
      if (cfg->a2d[j].out_mux == 3) {
#line 396
        goto case_3___1;
      }
#line 399
      if (cfg->a2d[j].out_mux == 5) {
#line 399
        goto case_5___0;
      }
#line 402
      if (cfg->a2d[j].out_mux == 6) {
#line 402
        goto case_6___0;
      }
#line 405
      if (cfg->a2d[j].out_mux == 7) {
#line 405
        goto case_7___0;
      }
#line 408
      if (cfg->a2d[j].out_mux == 8) {
#line 408
        goto case_8___0;
      }
#line 411
      if (cfg->a2d[j].out_mux == 9) {
#line 411
        goto case_9___0;
      }
#line 414
      if (cfg->a2d[j].out_mux == 0) {
#line 414
        goto case_0___2;
      }
#line 414
      goto switch_default___3;
      case_1___3: /* CIL Label */ 
      {
#line 391
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_outmux O6\n",
              pref___0, 65 + j);
      }
#line 392
      goto switch_break___3;
      case_2___3: /* CIL Label */ 
      {
#line 394
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_outmux O5\n",
              pref___0, 65 + j);
      }
#line 395
      goto switch_break___3;
      case_3___1: /* CIL Label */ 
      {
#line 397
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_outmux 5Q\n",
              pref___0, 65 + j);
      }
#line 398
      goto switch_break___3;
      case_5___0: /* CIL Label */ 
      {
#line 400
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_outmux CY\n",
              pref___0, 65 + j);
      }
#line 401
      goto switch_break___3;
      case_6___0: /* CIL Label */ 
      {
#line 403
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_outmux XOR\n",
              pref___0, 65 + j);
      }
#line 404
      goto switch_break___3;
      case_7___0: /* CIL Label */ 
      {
#line 406
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_outmux F7\n",
              pref___0, 65 + j);
      }
#line 407
      goto switch_break___3;
      case_8___0: /* CIL Label */ 
      {
#line 409
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_outmux F8\n",
              pref___0, 65 + j);
      }
#line 410
      goto switch_break___3;
      case_9___0: /* CIL Label */ 
      {
#line 412
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_outmux MC31\n",
              pref___0, 65 + j);
      }
#line 413
      goto switch_break___3;
      case_0___2: /* CIL Label */ 
#line 414
      goto switch_break___3;
      switch_default___3: /* CIL Label */ 
      {
#line 414
      while (1) {
        while_continue___5: /* CIL Label */ ;
        {
#line 414
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
                414);
#line 414
        rc = 22;
        }
#line 414
        goto fail;
#line 414
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
      switch_break___3: /* CIL Label */ ;
      }
      {
#line 417
      if (cfg->a2d[j].ff5_srinit == 1) {
#line 417
        goto case_1___4;
      }
#line 420
      if (cfg->a2d[j].ff5_srinit == 2) {
#line 420
        goto case_2___4;
      }
#line 423
      if (cfg->a2d[j].ff5_srinit == 0) {
#line 423
        goto case_0___3;
      }
#line 423
      goto switch_default___4;
      case_1___4: /* CIL Label */ 
      {
#line 418
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c5_ffsrinit 0\n",
              pref___0, 65 + j);
      }
#line 419
      goto switch_break___4;
      case_2___4: /* CIL Label */ 
      {
#line 421
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c5_ffsrinit 1\n",
              pref___0, 65 + j);
      }
#line 422
      goto switch_break___4;
      case_0___3: /* CIL Label */ 
#line 423
      goto switch_break___4;
      switch_default___4: /* CIL Label */ 
      {
#line 423
      while (1) {
        while_continue___6: /* CIL Label */ ;
        {
#line 423
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
                423);
#line 423
        rc = 22;
        }
#line 423
        goto fail;
#line 423
        goto while_break___6;
      }
      while_break___6: /* CIL Label */ ;
      }
      switch_break___4: /* CIL Label */ ;
      }
      {
#line 426
      if (cfg->a2d[j].cy0 == 1) {
#line 426
        goto case_1___5;
      }
#line 429
      if (cfg->a2d[j].cy0 == 2) {
#line 429
        goto case_2___5;
      }
#line 432
      if (cfg->a2d[j].cy0 == 0) {
#line 432
        goto case_0___4;
      }
#line 432
      goto switch_default___5;
      case_1___5: /* CIL Label */ 
      {
#line 427
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_cy0 X\n",
              pref___0, 65 + j);
      }
#line 428
      goto switch_break___5;
      case_2___5: /* CIL Label */ 
      {
#line 430
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s %c_cy0 O5\n",
              pref___0, 65 + j);
      }
#line 431
      goto switch_break___5;
      case_0___4: /* CIL Label */ 
#line 432
      goto switch_break___5;
      switch_default___5: /* CIL Label */ 
      {
#line 432
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 432
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
                432);
#line 432
        rc = 22;
        }
#line 432
        goto fail;
#line 432
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
      switch_break___5: /* CIL Label */ ;
      }
#line 329
      j --;
    }
    while_break___1: /* CIL Label */ ;
    }
    {
#line 436
    if (cfg->clk_inv == 1) {
#line 436
      goto case_1___6;
    }
#line 439
    if (cfg->clk_inv == 2) {
#line 439
      goto case_2___6;
    }
#line 442
    if (cfg->clk_inv == 0) {
#line 442
      goto case_0___5;
    }
#line 442
    goto switch_default___6;
    case_1___6: /* CIL Label */ 
    {
#line 437
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s clk CLK_B\n",
            pref___0);
    }
#line 438
    goto switch_break___6;
    case_2___6: /* CIL Label */ 
    {
#line 440
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s clk CLK\n",
            pref___0);
    }
#line 441
    goto switch_break___6;
    case_0___5: /* CIL Label */ 
#line 442
    goto switch_break___6;
    switch_default___6: /* CIL Label */ 
    {
#line 442
    while (1) {
      while_continue___8: /* CIL Label */ ;
      {
#line 442
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              442);
#line 442
      rc = 22;
      }
#line 442
      goto fail;
#line 442
      goto while_break___8;
    }
    while_break___8: /* CIL Label */ ;
    }
    switch_break___6: /* CIL Label */ ;
    }
    {
#line 445
    if (cfg->sync_attr == 1) {
#line 445
      goto case_1___7;
    }
#line 448
    if (cfg->sync_attr == 2) {
#line 448
      goto case_2___7;
    }
#line 451
    if (cfg->sync_attr == 0) {
#line 451
      goto case_0___6;
    }
#line 451
    goto switch_default___7;
    case_1___7: /* CIL Label */ 
    {
#line 446
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s sync SYNC\n",
            pref___0);
    }
#line 447
    goto switch_break___7;
    case_2___7: /* CIL Label */ 
    {
#line 449
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s sync ASYNC\n",
            pref___0);
    }
#line 450
    goto switch_break___7;
    case_0___6: /* CIL Label */ 
#line 451
    goto switch_break___7;
    switch_default___7: /* CIL Label */ 
    {
#line 451
    while (1) {
      while_continue___9: /* CIL Label */ ;
      {
#line 451
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              451);
#line 451
      rc = 22;
      }
#line 451
      goto fail;
#line 451
      goto while_break___9;
    }
    while_break___9: /* CIL Label */ ;
    }
    switch_break___7: /* CIL Label */ ;
    }
#line 453
    if (cfg->ce_used) {
      {
#line 454
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s ce_used\n",
              pref___0);
      }
    }
#line 455
    if (cfg->sr_used) {
      {
#line 456
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s sr_used\n",
              pref___0);
      }
    }
    {
#line 458
    if (cfg->we_mux == 1) {
#line 458
      goto case_1___8;
    }
#line 461
    if (cfg->we_mux == 2) {
#line 461
      goto case_2___8;
    }
#line 464
    if (cfg->we_mux == 0) {
#line 464
      goto case_0___7;
    }
#line 464
    goto switch_default___8;
    case_1___8: /* CIL Label */ 
    {
#line 459
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s wemux WE\n",
            pref___0);
    }
#line 460
    goto switch_break___8;
    case_2___8: /* CIL Label */ 
    {
#line 462
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s wemux CE\n",
            pref___0);
    }
#line 463
    goto switch_break___8;
    case_0___7: /* CIL Label */ 
#line 464
    goto switch_break___8;
    switch_default___8: /* CIL Label */ 
    {
#line 464
    while (1) {
      while_continue___10: /* CIL Label */ ;
      {
#line 464
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              464);
#line 464
      rc = 22;
      }
#line 464
      goto fail;
#line 464
      goto while_break___10;
    }
    while_break___10: /* CIL Label */ ;
    }
    switch_break___8: /* CIL Label */ ;
    }
#line 466
    if (cfg->cout_used) {
      {
#line 467
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s cout_used\n",
              pref___0);
      }
    }
    {
#line 469
    if (cfg->precyinit == 1) {
#line 469
      goto case_1___9;
    }
#line 472
    if (cfg->precyinit == 2) {
#line 472
      goto case_2___9;
    }
#line 475
    if (cfg->precyinit == 3) {
#line 475
      goto case_3___2;
    }
#line 478
    if (cfg->precyinit == 0) {
#line 478
      goto case_0___8;
    }
#line 478
    goto switch_default___9;
    case_1___9: /* CIL Label */ 
    {
#line 470
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s precyinit 0\n",
            pref___0);
    }
#line 471
    goto switch_break___9;
    case_2___9: /* CIL Label */ 
    {
#line 473
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s precyinit 1\n",
            pref___0);
    }
#line 474
    goto switch_break___9;
    case_3___2: /* CIL Label */ 
    {
#line 476
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s precyinit AX\n",
            pref___0);
    }
#line 477
    goto switch_break___9;
    case_0___8: /* CIL Label */ 
#line 478
    goto switch_break___9;
    switch_default___9: /* CIL Label */ 
    {
#line 478
    while (1) {
      while_continue___11: /* CIL Label */ ;
      {
#line 478
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              478);
#line 478
      rc = 22;
      }
#line 478
      goto fail;
#line 478
      goto while_break___11;
    }
    while_break___11: /* CIL Label */ ;
    }
    switch_break___9: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 303
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 481
  return (0);
  fail: 
#line 483
  return (rc);
}
}
#line 486 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
static int read_LOGIC_attr(struct fpga_model *model , int y , int x , int type_idx ,
                           char const   *w1 , int w1_len , char const   *w2 , int w2_len ) 
{ 
  struct fpga_device *dev ;
  char cmp_str[128] ;
  int i ;
  int rc ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;
  int tmp___17 ;
  int tmp___18 ;
  int tmp___19 ;
  int tmp___20 ;
  int tmp___21 ;
  int tmp___22 ;
  int tmp___23 ;
  int tmp___24 ;
  int tmp___25 ;
  int tmp___26 ;
  int tmp___27 ;
  int tmp___28 ;
  int tmp___29 ;
  int tmp___30 ;
  int tmp___31 ;
  int tmp___32 ;
  int tmp___33 ;
  int tmp___34 ;
  int tmp___35 ;
  int tmp___36 ;
  int tmp___37 ;
  int tmp___38 ;
  int tmp___39 ;
  int tmp___40 ;
  int tmp___41 ;
  int tmp___42 ;
  int tmp___43 ;
  int tmp___44 ;
  int tmp___45 ;
  int tmp___46 ;
  int tmp___47 ;
  int tmp___48 ;
  int tmp___49 ;
  int tmp___50 ;

  {
  {
#line 493
  dev = fdev_p(model, y, x, (enum fpgadev_type )1, type_idx);
  }
#line 494
  if (! dev) {
    {
#line 494
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            494);
    }
#line 494
    return (0);
  }
#line 497
  i = 0;
  {
#line 497
  while (1) {
    while_continue: /* CIL Label */ ;
#line 497
    if (! (i <= 3)) {
#line 497
      goto while_break;
    }
    {
#line 498
    snprintf((char */* __restrict  */)(cmp_str), sizeof(cmp_str), (char const   */* __restrict  */)"%c_used",
             65 + i);
#line 499
    tmp = str_cmp(w1, w1_len, (char const   *)(cmp_str), -1);
    }
#line 499
    if (! tmp) {
#line 500
      dev->u.logic.a2d[i].out_used = 1;
#line 501
      goto inst_1;
    }
#line 497
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 504
  tmp___0 = str_cmp(w1, w1_len, "ce_used", -1);
  }
#line 504
  if (! tmp___0) {
#line 505
    dev->u.logic.ce_used = 1;
#line 506
    goto inst_1;
  }
  {
#line 508
  tmp___1 = str_cmp(w1, w1_len, "sr_used", -1);
  }
#line 508
  if (! tmp___1) {
#line 509
    dev->u.logic.sr_used = 1;
#line 510
    goto inst_1;
  }
  {
#line 512
  tmp___2 = str_cmp(w1, w1_len, "cout_used", -1);
  }
#line 512
  if (! tmp___2) {
#line 513
    dev->u.logic.cout_used = 1;
#line 514
    goto inst_1;
  }
#line 518
  if (w2_len < 1) {
#line 518
    return (0);
  }
  {
#line 519
  tmp___3 = str_cmp(w1, w1_len, "type", -1);
  }
#line 519
  if (! tmp___3) {
#line 520
    return (2);
  }
#line 522
  i = 0;
  {
#line 522
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 522
    if (! (i <= 3)) {
#line 522
      goto while_break___0;
    }
    {
#line 523
    snprintf((char */* __restrict  */)(cmp_str), sizeof(cmp_str), (char const   */* __restrict  */)"%c6_lut",
             65 + i);
#line 524
    tmp___4 = str_cmp(w1, w1_len, (char const   *)(cmp_str), -1);
    }
#line 524
    if (! tmp___4) {
      {
#line 525
      rc = fdev_logic_a2d_lut(model, y, x, type_idx, i, 6, w2, w2_len);
      }
#line 526
      if (rc) {
#line 526
        return (0);
      }
#line 527
      goto inst_2;
    }
    {
#line 529
    snprintf((char */* __restrict  */)(cmp_str), sizeof(cmp_str), (char const   */* __restrict  */)"%c5_lut",
             65 + i);
#line 530
    tmp___5 = str_cmp(w1, w1_len, (char const   *)(cmp_str), -1);
    }
#line 530
    if (! tmp___5) {
      {
#line 531
      rc = fdev_logic_a2d_lut(model, y, x, type_idx, i, 5, w2, w2_len);
      }
#line 532
      if (rc) {
#line 532
        return (0);
      }
#line 533
      goto inst_2;
    }
    {
#line 535
    snprintf((char */* __restrict  */)(cmp_str), sizeof(cmp_str), (char const   */* __restrict  */)"%c_ffmux",
             65 + i);
#line 536
    tmp___14 = str_cmp(w1, w1_len, (char const   *)(cmp_str), -1);
    }
#line 536
    if (! tmp___14) {
      {
#line 537
      tmp___13 = str_cmp(w2, w2_len, "O6", -1);
      }
#line 537
      if (tmp___13) {
        {
#line 539
        tmp___12 = str_cmp(w2, w2_len, "O5", -1);
        }
#line 539
        if (tmp___12) {
          {
#line 541
          tmp___11 = str_cmp(w2, w2_len, "X", -1);
          }
#line 541
          if (tmp___11) {
            {
#line 543
            tmp___10 = str_cmp(w2, w2_len, "CY", -1);
            }
#line 543
            if (tmp___10) {
              {
#line 545
              tmp___9 = str_cmp(w2, w2_len, "XOR", -1);
              }
#line 545
              if (tmp___9) {
                {
#line 547
                tmp___8 = str_cmp(w2, w2_len, "F7", -1);
                }
#line 547
                if (tmp___8) {
                  {
#line 549
                  tmp___7 = str_cmp(w2, w2_len, "F8", -1);
                  }
#line 549
                  if (tmp___7) {
                    {
#line 551
                    tmp___6 = str_cmp(w2, w2_len, "MC31", -1);
                    }
#line 551
                    if (tmp___6) {
#line 553
                      return (0);
                    } else {
#line 552
                      dev->u.logic.a2d[i].ff_mux = 9;
                    }
                  } else {
#line 550
                    dev->u.logic.a2d[i].ff_mux = 8;
                  }
                } else {
#line 548
                  dev->u.logic.a2d[i].ff_mux = 7;
                }
              } else {
#line 546
                dev->u.logic.a2d[i].ff_mux = 6;
              }
            } else {
#line 544
              dev->u.logic.a2d[i].ff_mux = 5;
            }
          } else {
#line 542
            dev->u.logic.a2d[i].ff_mux = 4;
          }
        } else {
#line 540
          dev->u.logic.a2d[i].ff_mux = 2;
        }
      } else {
#line 538
        dev->u.logic.a2d[i].ff_mux = 1;
      }
#line 554
      goto inst_2;
    }
    {
#line 556
    snprintf((char */* __restrict  */)(cmp_str), sizeof(cmp_str), (char const   */* __restrict  */)"%c_ffsrinit",
             65 + i);
#line 557
    tmp___17 = str_cmp(w1, w1_len, (char const   *)(cmp_str), -1);
    }
#line 557
    if (! tmp___17) {
      {
#line 558
      tmp___16 = str_cmp(w2, w2_len, "0", -1);
      }
#line 558
      if (tmp___16) {
        {
#line 560
        tmp___15 = str_cmp(w2, w2_len, "1", -1);
        }
#line 560
        if (tmp___15) {
#line 562
          return (0);
        } else {
#line 561
          dev->u.logic.a2d[i].ff_srinit = 2;
        }
      } else {
#line 559
        dev->u.logic.a2d[i].ff_srinit = 1;
      }
#line 563
      goto inst_2;
    }
    {
#line 565
    snprintf((char */* __restrict  */)(cmp_str), sizeof(cmp_str), (char const   */* __restrict  */)"%c5_ffsrinit",
             65 + i);
#line 566
    tmp___20 = str_cmp(w1, w1_len, (char const   *)(cmp_str), -1);
    }
#line 566
    if (! tmp___20) {
      {
#line 567
      tmp___19 = str_cmp(w2, w2_len, "0", -1);
      }
#line 567
      if (tmp___19) {
        {
#line 569
        tmp___18 = str_cmp(w2, w2_len, "1", -1);
        }
#line 569
        if (tmp___18) {
#line 571
          return (0);
        } else {
#line 570
          dev->u.logic.a2d[i].ff5_srinit = 2;
        }
      } else {
#line 568
        dev->u.logic.a2d[i].ff5_srinit = 1;
      }
#line 572
      goto inst_2;
    }
    {
#line 574
    snprintf((char */* __restrict  */)(cmp_str), sizeof(cmp_str), (char const   */* __restrict  */)"%c_outmux",
             65 + i);
#line 575
    tmp___29 = str_cmp(w1, w1_len, (char const   *)(cmp_str), -1);
    }
#line 575
    if (! tmp___29) {
      {
#line 576
      tmp___28 = str_cmp(w2, w2_len, "O6", -1);
      }
#line 576
      if (tmp___28) {
        {
#line 578
        tmp___27 = str_cmp(w2, w2_len, "O5", -1);
        }
#line 578
        if (tmp___27) {
          {
#line 580
          tmp___26 = str_cmp(w2, w2_len, "5Q", -1);
          }
#line 580
          if (tmp___26) {
            {
#line 582
            tmp___25 = str_cmp(w2, w2_len, "CY", -1);
            }
#line 582
            if (tmp___25) {
              {
#line 584
              tmp___24 = str_cmp(w2, w2_len, "XOR", -1);
              }
#line 584
              if (tmp___24) {
                {
#line 586
                tmp___23 = str_cmp(w2, w2_len, "F7", -1);
                }
#line 586
                if (tmp___23) {
                  {
#line 588
                  tmp___22 = str_cmp(w2, w2_len, "F8", -1);
                  }
#line 588
                  if (tmp___22) {
                    {
#line 590
                    tmp___21 = str_cmp(w2, w2_len, "MC31", -1);
                    }
#line 590
                    if (tmp___21) {
#line 592
                      return (0);
                    } else {
#line 591
                      dev->u.logic.a2d[i].out_mux = 9;
                    }
                  } else {
#line 589
                    dev->u.logic.a2d[i].out_mux = 8;
                  }
                } else {
#line 587
                  dev->u.logic.a2d[i].out_mux = 7;
                }
              } else {
#line 585
                dev->u.logic.a2d[i].out_mux = 6;
              }
            } else {
#line 583
              dev->u.logic.a2d[i].out_mux = 5;
            }
          } else {
#line 581
            dev->u.logic.a2d[i].out_mux = 3;
          }
        } else {
#line 579
          dev->u.logic.a2d[i].out_mux = 2;
        }
      } else {
#line 577
        dev->u.logic.a2d[i].out_mux = 1;
      }
#line 593
      goto inst_2;
    }
    {
#line 595
    snprintf((char */* __restrict  */)(cmp_str), sizeof(cmp_str), (char const   */* __restrict  */)"%c_ff",
             65 + i);
#line 596
    tmp___34 = str_cmp(w1, w1_len, (char const   *)(cmp_str), -1);
    }
#line 596
    if (! tmp___34) {
      {
#line 597
      tmp___33 = str_cmp(w2, w2_len, "OR2L", -1);
      }
#line 597
      if (tmp___33) {
        {
#line 599
        tmp___32 = str_cmp(w2, w2_len, "AND2L", -1);
        }
#line 599
        if (tmp___32) {
          {
#line 601
          tmp___31 = str_cmp(w2, w2_len, "LATCH", -1);
          }
#line 601
          if (tmp___31) {
            {
#line 603
            tmp___30 = str_cmp(w2, w2_len, "FF", -1);
            }
#line 603
            if (tmp___30) {
#line 605
              return (0);
            } else {
#line 604
              dev->u.logic.a2d[i].ff = 4;
            }
          } else {
#line 602
            dev->u.logic.a2d[i].ff = 3;
          }
        } else {
#line 600
          dev->u.logic.a2d[i].ff = 2;
        }
      } else {
#line 598
        dev->u.logic.a2d[i].ff = 1;
      }
#line 606
      goto inst_2;
    }
    {
#line 608
    snprintf((char */* __restrict  */)(cmp_str), sizeof(cmp_str), (char const   */* __restrict  */)"%c_cy0",
             65 + i);
#line 609
    tmp___37 = str_cmp(w1, w1_len, (char const   *)(cmp_str), -1);
    }
#line 609
    if (! tmp___37) {
      {
#line 610
      tmp___36 = str_cmp(w2, w2_len, "X", -1);
      }
#line 610
      if (tmp___36) {
        {
#line 612
        tmp___35 = str_cmp(w2, w2_len, "O5", -1);
        }
#line 612
        if (tmp___35) {
#line 614
          return (0);
        } else {
#line 613
          dev->u.logic.a2d[i].cy0 = 2;
        }
      } else {
#line 611
        dev->u.logic.a2d[i].cy0 = 1;
      }
#line 615
      goto inst_2;
    }
#line 522
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 618
  tmp___40 = str_cmp(w1, w1_len, "clk", -1);
  }
#line 618
  if (! tmp___40) {
    {
#line 619
    tmp___39 = str_cmp(w2, w2_len, "CLK_B", -1);
    }
#line 619
    if (tmp___39) {
      {
#line 621
      tmp___38 = str_cmp(w2, w2_len, "CLK", -1);
      }
#line 621
      if (tmp___38) {
#line 623
        return (0);
      } else {
#line 622
        dev->u.logic.clk_inv = 2;
      }
    } else {
#line 620
      dev->u.logic.clk_inv = 1;
    }
#line 624
    goto inst_2;
  }
  {
#line 626
  tmp___43 = str_cmp(w1, w1_len, "sync", -1);
  }
#line 626
  if (! tmp___43) {
    {
#line 627
    tmp___42 = str_cmp(w2, w2_len, "SYNC", -1);
    }
#line 627
    if (tmp___42) {
      {
#line 629
      tmp___41 = str_cmp(w2, w2_len, "ASYNC", -1);
      }
#line 629
      if (tmp___41) {
#line 631
        return (0);
      } else {
#line 630
        dev->u.logic.sync_attr = 2;
      }
    } else {
#line 628
      dev->u.logic.sync_attr = 1;
    }
#line 632
    goto inst_2;
  }
  {
#line 634
  tmp___46 = str_cmp(w1, w1_len, "wemux", -1);
  }
#line 634
  if (! tmp___46) {
    {
#line 635
    tmp___45 = str_cmp(w2, w2_len, "WE", -1);
    }
#line 635
    if (tmp___45) {
      {
#line 637
      tmp___44 = str_cmp(w2, w2_len, "CE", -1);
      }
#line 637
      if (tmp___44) {
#line 639
        return (0);
      } else {
#line 638
        dev->u.logic.we_mux = 2;
      }
    } else {
#line 636
      dev->u.logic.we_mux = 1;
    }
#line 640
    goto inst_2;
  }
  {
#line 642
  tmp___50 = str_cmp(w1, w1_len, "precyinit", -1);
  }
#line 642
  if (! tmp___50) {
    {
#line 643
    tmp___49 = str_cmp(w2, w2_len, "0", -1);
    }
#line 643
    if (tmp___49) {
      {
#line 645
      tmp___48 = str_cmp(w2, w2_len, "1", -1);
      }
#line 645
      if (tmp___48) {
        {
#line 647
        tmp___47 = str_cmp(w2, w2_len, "AX", -1);
        }
#line 647
        if (tmp___47) {
#line 649
          return (0);
        } else {
#line 648
          dev->u.logic.precyinit = 3;
        }
      } else {
#line 646
        dev->u.logic.precyinit = 2;
      }
    } else {
#line 644
      dev->u.logic.precyinit = 1;
    }
#line 650
    goto inst_2;
  }
#line 652
  return (0);
  inst_1: 
#line 654
  dev->instantiated = 1;
#line 655
  return (1);
  inst_2: 
#line 657
  dev->instantiated = 1;
#line 658
  return (2);
}
}
#line 661 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
static int printf_BUFGMUX(FILE *f , struct fpga_model *model , int y , int x , int config_only ) 
{ 
  struct fpga_tile *tile ;
  struct fpgadev_bufgmux *cfg ;
  char pref___0[256] ;
  int type_count ;
  int i ;
  int rc ;
  int tmp ;

  {
  {
#line 669
  while (1) {
    while_continue: /* CIL Label */ ;
#line 669
    if (model->rc) {
#line 669
      return (model->rc);
    }
#line 669
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 670
  tile = model->tiles + (y * model->x_width + x);
#line 671
  type_count = 0;
#line 672
  i = 0;
  {
#line 672
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 672
    if (! (i < tile->num_devs)) {
#line 672
      goto while_break___0;
    }
#line 673
    if ((unsigned int )(tile->devs + i)->type != 15U) {
#line 674
      goto __Cont;
    }
#line 675
    if (config_only) {
#line 675
      if (! (tile->devs + i)->instantiated) {
#line 676
        type_count ++;
#line 677
        goto __Cont;
      }
    }
    {
#line 679
    tmp = type_count;
#line 679
    type_count ++;
#line 679
    snprintf((char */* __restrict  */)(pref___0), sizeof(pref___0), (char const   */* __restrict  */)"dev y%i x%i BUFGMUX %i",
             y, x, tmp);
    }
#line 681
    if (! config_only) {
      {
#line 682
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s\n",
              pref___0);
      }
    }
#line 683
    cfg = & (tile->devs + i)->u.bufgmux;
    {
#line 685
    if (cfg->clk == 1) {
#line 685
      goto case_1;
    }
#line 688
    if (cfg->clk == 2) {
#line 688
      goto case_2;
    }
#line 691
    if (cfg->clk == 0) {
#line 691
      goto case_0;
    }
#line 691
    goto switch_default;
    case_1: /* CIL Label */ 
    {
#line 686
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s clk ASYNC\n",
            pref___0);
    }
#line 687
    goto switch_break;
    case_2: /* CIL Label */ 
    {
#line 689
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s clk SYNC\n",
            pref___0);
    }
#line 690
    goto switch_break;
    case_0: /* CIL Label */ 
#line 691
    goto switch_break;
    switch_default: /* CIL Label */ 
    {
#line 691
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 691
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              691);
#line 691
      rc = 22;
      }
#line 691
      goto fail;
#line 691
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
    switch_break: /* CIL Label */ ;
    }
    {
#line 694
    if (cfg->disable_attr == 1) {
#line 694
      goto case_1___0;
    }
#line 697
    if (cfg->disable_attr == 2) {
#line 697
      goto case_2___0;
    }
#line 700
    if (cfg->disable_attr == 0) {
#line 700
      goto case_0___0;
    }
#line 700
    goto switch_default___0;
    case_1___0: /* CIL Label */ 
    {
#line 695
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s disable_attr LOW\n",
            pref___0);
    }
#line 696
    goto switch_break___0;
    case_2___0: /* CIL Label */ 
    {
#line 698
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s disable_attr HIGH\n",
            pref___0);
    }
#line 699
    goto switch_break___0;
    case_0___0: /* CIL Label */ 
#line 700
    goto switch_break___0;
    switch_default___0: /* CIL Label */ 
    {
#line 700
    while (1) {
      while_continue___2: /* CIL Label */ ;
      {
#line 700
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              700);
#line 700
      rc = 22;
      }
#line 700
      goto fail;
#line 700
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
    switch_break___0: /* CIL Label */ ;
    }
    {
#line 703
    if (cfg->s_inv == 1) {
#line 703
      goto case_1___1;
    }
#line 706
    if (cfg->s_inv == 2) {
#line 706
      goto case_2___1;
    }
#line 709
    if (cfg->s_inv == 0) {
#line 709
      goto case_0___1;
    }
#line 709
    goto switch_default___1;
    case_1___1: /* CIL Label */ 
    {
#line 704
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s s_inv NO\n",
            pref___0);
    }
#line 705
    goto switch_break___1;
    case_2___1: /* CIL Label */ 
    {
#line 707
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s s_inv YES\n",
            pref___0);
    }
#line 708
    goto switch_break___1;
    case_0___1: /* CIL Label */ 
#line 709
    goto switch_break___1;
    switch_default___1: /* CIL Label */ 
    {
#line 709
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 709
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              709);
#line 709
      rc = 22;
      }
#line 709
      goto fail;
#line 709
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
    switch_break___1: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 672
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 712
  return (0);
  fail: 
#line 714
  return (rc);
}
}
#line 717 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
static int read_BUFGMUX_attr(struct fpga_model *model , struct fpga_device *dev ,
                             char const   *w1 , int w1_len , char const   *w2 , int w2_len ) 
{ 
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;

  {
#line 721
  if (w2_len < 1) {
#line 721
    return (0);
  }
  {
#line 722
  tmp___1 = str_cmp(w1, w1_len, "clk", -1);
  }
#line 722
  if (! tmp___1) {
    {
#line 723
    tmp___0 = str_cmp(w2, w2_len, "ASYNC", -1);
    }
#line 723
    if (tmp___0) {
      {
#line 725
      tmp = str_cmp(w2, w2_len, "SYNC", -1);
      }
#line 725
      if (tmp) {
#line 727
        return (0);
      } else {
#line 726
        dev->u.bufgmux.clk = 2;
      }
    } else {
#line 724
      dev->u.bufgmux.clk = 1;
    }
#line 728
    goto inst;
  }
  {
#line 730
  tmp___4 = str_cmp(w1, w1_len, "disable_attr", -1);
  }
#line 730
  if (! tmp___4) {
    {
#line 731
    tmp___3 = str_cmp(w2, w2_len, "LOW", -1);
    }
#line 731
    if (tmp___3) {
      {
#line 733
      tmp___2 = str_cmp(w2, w2_len, "HIGH", -1);
      }
#line 733
      if (tmp___2) {
#line 735
        return (0);
      } else {
#line 734
        dev->u.bufgmux.disable_attr = 2;
      }
    } else {
#line 732
      dev->u.bufgmux.disable_attr = 1;
    }
#line 736
    goto inst;
  }
  {
#line 738
  tmp___7 = str_cmp(w1, w1_len, "s_inv", -1);
  }
#line 738
  if (! tmp___7) {
    {
#line 739
    tmp___6 = str_cmp(w2, w2_len, "NO", -1);
    }
#line 739
    if (tmp___6) {
      {
#line 741
      tmp___5 = str_cmp(w2, w2_len, "YES", -1);
      }
#line 741
      if (tmp___5) {
#line 743
        return (0);
      } else {
#line 742
        dev->u.bufgmux.s_inv = 2;
      }
    } else {
#line 740
      dev->u.bufgmux.s_inv = 1;
    }
#line 744
    goto inst;
  }
#line 746
  return (0);
  inst: 
#line 748
  dev->instantiated = 1;
#line 749
  return (2);
}
}
#line 752 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
static int printf_BUFIO(FILE *f , struct fpga_model *model , int y , int x , int config_only ) 
{ 
  struct fpga_tile *tile ;
  struct fpgadev_bufio *cfg ;
  char pref___0[256] ;
  int type_count ;
  int i ;
  int rc ;
  int tmp ;

  {
  {
#line 760
  while (1) {
    while_continue: /* CIL Label */ ;
#line 760
    if (model->rc) {
#line 760
      return (model->rc);
    }
#line 760
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 761
  tile = model->tiles + (y * model->x_width + x);
#line 762
  type_count = 0;
#line 763
  i = 0;
  {
#line 763
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 763
    if (! (i < tile->num_devs)) {
#line 763
      goto while_break___0;
    }
#line 764
    if ((unsigned int )(tile->devs + i)->type != 11U) {
#line 765
      goto __Cont;
    }
#line 766
    if (config_only) {
#line 766
      if (! (tile->devs + i)->instantiated) {
#line 767
        type_count ++;
#line 768
        goto __Cont;
      }
    }
    {
#line 770
    tmp = type_count;
#line 770
    type_count ++;
#line 770
    snprintf((char */* __restrict  */)(pref___0), sizeof(pref___0), (char const   */* __restrict  */)"dev y%i x%i BUFIO %i",
             y, x, tmp);
    }
#line 772
    if (! config_only) {
      {
#line 773
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s\n",
              pref___0);
      }
    }
#line 774
    cfg = & (tile->devs + i)->u.bufio;
#line 775
    if (cfg->divide) {
      {
#line 776
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s divide %i\n",
              pref___0, cfg->divide);
      }
    }
    {
#line 778
    if (cfg->divide_bypass == 1) {
#line 778
      goto case_1;
    }
#line 781
    if (cfg->divide_bypass == 2) {
#line 781
      goto case_2;
    }
#line 784
    if (cfg->divide_bypass == 0) {
#line 784
      goto case_0;
    }
#line 784
    goto switch_default;
    case_1: /* CIL Label */ 
    {
#line 779
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s divide_bypass NO\n",
            pref___0);
    }
#line 780
    goto switch_break;
    case_2: /* CIL Label */ 
    {
#line 782
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s divide_bypass YES\n",
            pref___0);
    }
#line 783
    goto switch_break;
    case_0: /* CIL Label */ 
#line 784
    goto switch_break;
    switch_default: /* CIL Label */ 
    {
#line 784
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 784
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              784);
#line 784
      rc = 22;
      }
#line 784
      goto fail;
#line 784
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
    switch_break: /* CIL Label */ ;
    }
    {
#line 787
    if (cfg->i_inv == 1) {
#line 787
      goto case_1___0;
    }
#line 790
    if (cfg->i_inv == 2) {
#line 790
      goto case_2___0;
    }
#line 793
    if (cfg->i_inv == 0) {
#line 793
      goto case_0___0;
    }
#line 793
    goto switch_default___0;
    case_1___0: /* CIL Label */ 
    {
#line 788
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s i_inv NO\n",
            pref___0);
    }
#line 789
    goto switch_break___0;
    case_2___0: /* CIL Label */ 
    {
#line 791
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s i_inv YES\n",
            pref___0);
    }
#line 792
    goto switch_break___0;
    case_0___0: /* CIL Label */ 
#line 793
    goto switch_break___0;
    switch_default___0: /* CIL Label */ 
    {
#line 793
    while (1) {
      while_continue___2: /* CIL Label */ ;
      {
#line 793
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              793);
#line 793
      rc = 22;
      }
#line 793
      goto fail;
#line 793
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
    switch_break___0: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 763
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 796
  return (0);
  fail: 
#line 798
  return (rc);
}
}
#line 801 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
static int read_BUFIO_attr(struct fpga_model *model , struct fpga_device *dev , char const   *w1 ,
                           int w1_len , char const   *w2 , int w2_len ) 
{ 
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;

  {
#line 805
  if (w2_len < 1) {
#line 805
    return (0);
  }
  {
#line 806
  tmp = str_cmp(w1, w1_len, "divide", -1);
  }
#line 806
  if (! tmp) {
    {
#line 807
    dev->u.bufio.divide = to_i(w2, w2_len);
    }
#line 808
    goto inst;
  }
  {
#line 810
  tmp___2 = str_cmp(w1, w1_len, "divide_bypass", -1);
  }
#line 810
  if (! tmp___2) {
    {
#line 811
    tmp___1 = str_cmp(w2, w2_len, "NO", -1);
    }
#line 811
    if (tmp___1) {
      {
#line 813
      tmp___0 = str_cmp(w2, w2_len, "YES", -1);
      }
#line 813
      if (tmp___0) {
#line 815
        return (0);
      } else {
#line 814
        dev->u.bufio.divide_bypass = 2;
      }
    } else {
#line 812
      dev->u.bufio.divide_bypass = 1;
    }
#line 816
    goto inst;
  }
  {
#line 818
  tmp___5 = str_cmp(w1, w1_len, "i_inv", -1);
  }
#line 818
  if (! tmp___5) {
    {
#line 819
    tmp___4 = str_cmp(w2, w2_len, "NO", -1);
    }
#line 819
    if (tmp___4) {
      {
#line 821
      tmp___3 = str_cmp(w2, w2_len, "YES", -1);
      }
#line 821
      if (tmp___3) {
#line 823
        return (0);
      } else {
#line 822
        dev->u.bufio.i_inv = 2;
      }
    } else {
#line 820
      dev->u.bufio.i_inv = 1;
    }
#line 824
    goto inst;
  }
#line 826
  return (0);
  inst: 
#line 828
  dev->instantiated = 1;
#line 829
  return (2);
}
}
#line 832 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
static int printf_BSCAN(FILE *f , struct fpga_model *model , int y , int x , int config_only ) 
{ 
  struct fpga_tile *tile ;
  struct fpgadev_bscan *cfg ;
  char pref___0[256] ;
  int type_count ;
  int i ;
  int rc ;
  int tmp ;

  {
  {
#line 840
  while (1) {
    while_continue: /* CIL Label */ ;
#line 840
    if (model->rc) {
#line 840
      return (model->rc);
    }
#line 840
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 841
  tile = model->tiles + (y * model->x_width + x);
#line 842
  type_count = 0;
#line 843
  i = 0;
  {
#line 843
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 843
    if (! (i < tile->num_devs)) {
#line 843
      goto while_break___0;
    }
#line 844
    if ((unsigned int )(tile->devs + i)->type != 16U) {
#line 845
      goto __Cont;
    }
#line 846
    if (config_only) {
#line 846
      if (! (tile->devs + i)->instantiated) {
#line 847
        type_count ++;
#line 848
        goto __Cont;
      }
    }
    {
#line 850
    tmp = type_count;
#line 850
    type_count ++;
#line 850
    snprintf((char */* __restrict  */)(pref___0), sizeof(pref___0), (char const   */* __restrict  */)"dev y%i x%i BSCAN %i",
             y, x, tmp);
    }
#line 852
    if (! config_only) {
      {
#line 853
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s\n",
              pref___0);
      }
    }
#line 854
    cfg = & (tile->devs + i)->u.bscan;
#line 855
    if (cfg->jtag_chain) {
      {
#line 856
      fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s jtag_chain %i\n",
              pref___0, cfg->jtag_chain);
      }
    }
    {
#line 858
    if (cfg->jtag_test == 1) {
#line 858
      goto case_1;
    }
#line 861
    if (cfg->jtag_test == 2) {
#line 861
      goto case_2;
    }
#line 864
    if (cfg->jtag_test == 0) {
#line 864
      goto case_0;
    }
#line 864
    goto switch_default;
    case_1: /* CIL Label */ 
    {
#line 859
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s jtag_test NO\n",
            pref___0);
    }
#line 860
    goto switch_break;
    case_2: /* CIL Label */ 
    {
#line 862
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s jtag_test YES\n",
            pref___0);
    }
#line 863
    goto switch_break;
    case_0: /* CIL Label */ 
#line 864
    goto switch_break;
    switch_default: /* CIL Label */ 
    {
#line 864
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 864
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              864);
#line 864
      rc = 22;
      }
#line 864
      goto fail;
#line 864
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
    switch_break: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 843
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 867
  return (0);
  fail: 
#line 869
  return (rc);
}
}
#line 872 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
static int read_BSCAN_attr(struct fpga_model *model , struct fpga_device *dev , char const   *w1 ,
                           int w1_len , char const   *w2 , int w2_len ) 
{ 
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;

  {
#line 876
  if (w2_len < 1) {
#line 876
    return (0);
  }
  {
#line 877
  tmp = str_cmp(w1, w1_len, "jtag_chain", -1);
  }
#line 877
  if (! tmp) {
    {
#line 878
    dev->u.bscan.jtag_chain = to_i(w2, w2_len);
    }
#line 879
    goto inst;
  }
  {
#line 881
  tmp___2 = str_cmp(w1, w1_len, "jtag_test", -1);
  }
#line 881
  if (! tmp___2) {
    {
#line 882
    tmp___1 = str_cmp(w2, w2_len, "NO", -1);
    }
#line 882
    if (tmp___1) {
      {
#line 884
      tmp___0 = str_cmp(w2, w2_len, "YES", -1);
      }
#line 884
      if (tmp___0) {
#line 886
        return (0);
      } else {
#line 885
        dev->u.bscan.jtag_test = 2;
      }
    } else {
#line 883
      dev->u.bscan.jtag_test = 1;
    }
#line 887
    goto inst;
  }
#line 889
  return (0);
  inst: 
#line 891
  dev->instantiated = 1;
#line 892
  return (2);
}
}
#line 895 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
int printf_devices(FILE *f , struct fpga_model *model , int config_only ) 
{ 
  int x ;
  int y ;
  int i ;
  int rc ;
  struct fpga_tile *tile ;
  char const   *tmp ;

  {
  {
#line 900
  while (1) {
    while_continue: /* CIL Label */ ;
#line 900
    if (model->rc) {
#line 900
      return (model->rc);
    }
#line 900
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 901
  x = 0;
  {
#line 901
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 901
    if (! (x < model->x_width)) {
#line 901
      goto while_break___0;
    }
#line 902
    y = 0;
    {
#line 902
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 902
      if (! (y < model->y_height)) {
#line 902
        goto while_break___1;
      }
      {
#line 903
      rc = printf_IOB(f, model, y, x, config_only);
      }
#line 904
      if (rc) {
#line 904
        goto fail;
      }
#line 902
      y ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 901
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 907
  x = 0;
  {
#line 907
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 907
    if (! (x < model->x_width)) {
#line 907
      goto while_break___2;
    }
#line 908
    y = 0;
    {
#line 908
    while (1) {
      while_continue___3: /* CIL Label */ ;
#line 908
      if (! (y < model->y_height)) {
#line 908
        goto while_break___3;
      }
      {
#line 909
      rc = printf_LOGIC(f, model, y, x, config_only);
      }
#line 910
      if (rc) {
#line 910
        goto fail;
      }
#line 908
      y ++;
    }
    while_break___3: /* CIL Label */ ;
    }
#line 907
    x ++;
  }
  while_break___2: /* CIL Label */ ;
  }
#line 913
  x = 0;
  {
#line 913
  while (1) {
    while_continue___4: /* CIL Label */ ;
#line 913
    if (! (x < model->x_width)) {
#line 913
      goto while_break___4;
    }
#line 914
    y = 0;
    {
#line 914
    while (1) {
      while_continue___5: /* CIL Label */ ;
#line 914
      if (! (y < model->y_height)) {
#line 914
        goto while_break___5;
      }
      {
#line 915
      rc = printf_BUFGMUX(f, model, y, x, config_only);
      }
#line 916
      if (rc) {
#line 916
        goto fail;
      }
#line 914
      y ++;
    }
    while_break___5: /* CIL Label */ ;
    }
#line 913
    x ++;
  }
  while_break___4: /* CIL Label */ ;
  }
#line 919
  x = 0;
  {
#line 919
  while (1) {
    while_continue___6: /* CIL Label */ ;
#line 919
    if (! (x < model->x_width)) {
#line 919
      goto while_break___6;
    }
#line 920
    y = 0;
    {
#line 920
    while (1) {
      while_continue___7: /* CIL Label */ ;
#line 920
      if (! (y < model->y_height)) {
#line 920
        goto while_break___7;
      }
      {
#line 921
      rc = printf_BUFIO(f, model, y, x, config_only);
      }
#line 922
      if (rc) {
#line 922
        goto fail;
      }
#line 920
      y ++;
    }
    while_break___7: /* CIL Label */ ;
    }
#line 919
    x ++;
  }
  while_break___6: /* CIL Label */ ;
  }
#line 925
  x = 0;
  {
#line 925
  while (1) {
    while_continue___8: /* CIL Label */ ;
#line 925
    if (! (x < model->x_width)) {
#line 925
      goto while_break___8;
    }
#line 926
    y = 0;
    {
#line 926
    while (1) {
      while_continue___9: /* CIL Label */ ;
#line 926
      if (! (y < model->y_height)) {
#line 926
        goto while_break___9;
      }
      {
#line 927
      rc = printf_BSCAN(f, model, y, x, config_only);
      }
#line 928
      if (rc) {
#line 928
        goto fail;
      }
#line 926
      y ++;
    }
    while_break___9: /* CIL Label */ ;
    }
#line 925
    x ++;
  }
  while_break___8: /* CIL Label */ ;
  }
#line 931
  x = 0;
  {
#line 931
  while (1) {
    while_continue___10: /* CIL Label */ ;
#line 931
    if (! (x < model->x_width)) {
#line 931
      goto while_break___10;
    }
#line 932
    y = 0;
    {
#line 932
    while (1) {
      while_continue___11: /* CIL Label */ ;
#line 932
      if (! (y < model->y_height)) {
#line 932
        goto while_break___11;
      }
#line 933
      tile = model->tiles + (y * model->x_width + x);
#line 934
      i = 0;
      {
#line 934
      while (1) {
        while_continue___12: /* CIL Label */ ;
#line 934
        if (! (i < tile->num_devs)) {
#line 934
          goto while_break___12;
        }
#line 935
        if (config_only) {
#line 935
          if (! (tile->devs + i)->instantiated) {
#line 936
            goto __Cont;
          }
        }
#line 937
        if ((unsigned int )(tile->devs + i)->type == 1U) {
#line 942
          goto __Cont;
        } else
#line 937
        if ((unsigned int )(tile->devs + i)->type == 4U) {
#line 942
          goto __Cont;
        } else
#line 937
        if ((unsigned int )(tile->devs + i)->type == 15U) {
#line 942
          goto __Cont;
        } else
#line 937
        if ((unsigned int )(tile->devs + i)->type == 11U) {
#line 942
          goto __Cont;
        } else
#line 937
        if ((unsigned int )(tile->devs + i)->type == 16U) {
#line 942
          goto __Cont;
        }
        {
#line 943
        tmp = fdev_type2str((tile->devs + i)->type);
#line 943
        fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"dev y%i x%i %s\n",
                y, x, tmp);
        }
        __Cont: /* CIL Label */ 
#line 934
        i ++;
      }
      while_break___12: /* CIL Label */ ;
      }
#line 932
      y ++;
    }
    while_break___11: /* CIL Label */ ;
    }
#line 931
    x ++;
  }
  while_break___10: /* CIL Label */ ;
  }
#line 948
  return (0);
  fail: 
#line 950
  return (rc);
}
}
#line 953 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
int printf_ports(FILE *f , struct fpga_model *model ) 
{ 
  struct fpga_tile *tile ;
  char const   *conn_point_name_src ;
  int x ;
  int y ;
  int i ;
  int conn_point_dests_o ;
  int num_dests_for_this_conn_point ;
  int first_port_printed ;

  {
  {
#line 960
  while (1) {
    while_continue: /* CIL Label */ ;
#line 960
    if (model->rc) {
#line 960
      return (model->rc);
    }
#line 960
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 961
  x = 0;
  {
#line 961
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 961
    if (! (x < model->x_width)) {
#line 961
      goto while_break___0;
    }
#line 962
    y = 0;
    {
#line 962
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 962
      if (! (y < model->y_height)) {
#line 962
        goto while_break___1;
      }
#line 963
      tile = model->tiles + (y * model->x_width + x);
#line 965
      first_port_printed = 0;
#line 966
      i = 0;
      {
#line 966
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 966
        if (! (i < tile->num_conn_point_names)) {
#line 966
          goto while_break___2;
        }
#line 967
        conn_point_dests_o = (int )*(tile->conn_point_names + i * 2);
#line 968
        if (i < tile->num_conn_point_names - 1) {
#line 969
          num_dests_for_this_conn_point = (int )*(tile->conn_point_names + (i + 1) * 2) - conn_point_dests_o;
        } else {
#line 971
          num_dests_for_this_conn_point = tile->num_conn_point_dests - conn_point_dests_o;
        }
#line 972
        if (num_dests_for_this_conn_point) {
#line 974
          goto __Cont;
        }
        {
#line 975
        conn_point_name_src = strarray_lookup(& model->str, (int )*(tile->conn_point_names + (i * 2 + 1)));
        }
#line 976
        if (! conn_point_name_src) {
          {
#line 977
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Cannot lookup src conn point name index %i, x%i y%i i%i\n",
                  (int )*(tile->conn_point_names + (i * 2 + 1)), x, y, i);
          }
#line 979
          goto __Cont;
        }
#line 981
        if (! first_port_printed) {
          {
#line 982
          first_port_printed = 1;
#line 983
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"\n");
          }
        }
        {
#line 985
        fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"port y%i x%i %s\n",
                y, x, conn_point_name_src);
        }
        __Cont: /* CIL Label */ 
#line 966
        i ++;
      }
      while_break___2: /* CIL Label */ ;
      }
#line 962
      y ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 961
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 990
  return (0);
}
}
#line 993 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
int printf_conns(FILE *f , struct fpga_model *model ) 
{ 
  struct fpga_tile *tile ;
  char tmp_line[512] ;
  char const   *conn_point_name_src ;
  char const   *other_tile_connpt_str ;
  uint16_t other_tile_connpt_str_i ;
  int x ;
  int y ;
  int i ;
  int j ;
  int k ;
  int conn_point_dests_o ;
  int num_dests_for_this_conn_point ;
  int other_tile_x ;
  int other_tile_y ;
  int first_conn_printed ;
  size_t tmp ;
  int tmp___0 ;

  {
  {
#line 1002
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1002
    if (model->rc) {
#line 1002
      return (model->rc);
    }
#line 1002
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1003
  x = 0;
  {
#line 1003
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1003
    if (! (x < model->x_width)) {
#line 1003
      goto while_break___0;
    }
#line 1004
    y = 0;
    {
#line 1004
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 1004
      if (! (y < model->y_height)) {
#line 1004
        goto while_break___1;
      }
#line 1005
      tile = model->tiles + (y * model->x_width + x);
#line 1007
      first_conn_printed = 0;
#line 1008
      i = 0;
      {
#line 1008
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 1008
        if (! (i < tile->num_conn_point_names)) {
#line 1008
          goto while_break___2;
        }
#line 1009
        conn_point_dests_o = (int )*(tile->conn_point_names + i * 2);
#line 1010
        if (i < tile->num_conn_point_names - 1) {
#line 1011
          num_dests_for_this_conn_point = (int )*(tile->conn_point_names + (i + 1) * 2) - conn_point_dests_o;
        } else {
#line 1013
          num_dests_for_this_conn_point = tile->num_conn_point_dests - conn_point_dests_o;
        }
#line 1014
        if (! num_dests_for_this_conn_point) {
#line 1015
          goto __Cont;
        }
        {
#line 1016
        conn_point_name_src = strarray_lookup(& model->str, (int )*(tile->conn_point_names + (i * 2 + 1)));
        }
#line 1017
        if (! conn_point_name_src) {
          {
#line 1018
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Cannot lookup src conn point name index %i, x%i y%i i%i\n",
                  (int )*(tile->conn_point_names + (i * 2 + 1)), x, y, i);
          }
#line 1020
          goto __Cont;
        }
#line 1022
        j = 0;
        {
#line 1022
        while (1) {
          while_continue___3: /* CIL Label */ ;
#line 1022
          if (! (j < num_dests_for_this_conn_point)) {
#line 1022
            goto while_break___3;
          }
          {
#line 1023
          other_tile_x = (int )*(tile->conn_point_dests + (conn_point_dests_o + j) * 3);
#line 1024
          other_tile_y = (int )*(tile->conn_point_dests + ((conn_point_dests_o + j) * 3 + 1));
#line 1025
          other_tile_connpt_str_i = *(tile->conn_point_dests + ((conn_point_dests_o + j) * 3 + 2));
#line 1027
          other_tile_connpt_str = strarray_lookup(& model->str, (int )other_tile_connpt_str_i);
          }
#line 1028
          if (! other_tile_connpt_str) {
            {
#line 1029
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Lookup err line %i, dest pt %i, dest x%i y%i, from x%i y%i j%i num_dests %i src_pt %s\n",
                    1030, (int )other_tile_connpt_str_i, other_tile_x, other_tile_y,
                    x, y, j, num_dests_for_this_conn_point, conn_point_name_src);
            }
#line 1031
            goto __Cont___0;
          }
#line 1034
          if (! first_conn_printed) {
            {
#line 1035
            first_conn_printed = 1;
#line 1036
            fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"\n");
            }
          }
          {
#line 1038
          sprintf((char */* __restrict  */)(tmp_line), (char const   */* __restrict  */)"conn y%i x%i %s ",
                  y, x, conn_point_name_src);
#line 1040
          tmp = strlen((char const   *)(tmp_line));
#line 1040
          k = (int )tmp;
          }
          {
#line 1041
          while (1) {
            while_continue___4: /* CIL Label */ ;
#line 1041
            if (! (k < 45)) {
#line 1041
              goto while_break___4;
            }
#line 1042
            tmp___0 = k;
#line 1042
            k ++;
#line 1042
            tmp_line[tmp___0] = (char )' ';
          }
          while_break___4: /* CIL Label */ ;
          }
          {
#line 1043
          sprintf((char */* __restrict  */)(& tmp_line[k]), (char const   */* __restrict  */)"y%i x%i %s\n",
                  other_tile_y, other_tile_x, other_tile_connpt_str);
#line 1045
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s",
                  tmp_line);
          }
          __Cont___0: /* CIL Label */ 
#line 1022
          j ++;
        }
        while_break___3: /* CIL Label */ ;
        }
        __Cont: /* CIL Label */ 
#line 1008
        i ++;
      }
      while_break___2: /* CIL Label */ ;
      }
#line 1004
      y ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 1003
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1050
  return (0);
}
}
#line 1053 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
int printf_switches(FILE *f , struct fpga_model *model ) 
{ 
  struct fpga_tile *tile ;
  int x ;
  int y ;
  int i ;
  int first_switch_printed ;
  char const   *tmp ;

  {
  {
#line 1058
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1058
    if (model->rc) {
#line 1058
      return (model->rc);
    }
#line 1058
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1059
  x = 0;
  {
#line 1059
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1059
    if (! (x < model->x_width)) {
#line 1059
      goto while_break___0;
    }
#line 1060
    y = 0;
    {
#line 1060
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 1060
      if (! (y < model->y_height)) {
#line 1060
        goto while_break___1;
      }
#line 1061
      tile = model->tiles + (y * model->x_width + x);
#line 1062
      first_switch_printed = 0;
#line 1063
      i = 0;
      {
#line 1063
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 1063
        if (! (i < tile->num_switches)) {
#line 1063
          goto while_break___2;
        }
#line 1064
        if (! first_switch_printed) {
          {
#line 1065
          first_switch_printed = 1;
#line 1066
          fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"\n");
          }
        }
        {
#line 1068
        tmp = fpga_switch_print(model, y, x, i);
#line 1068
        fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"sw y%i x%i %s\n",
                y, x, tmp);
#line 1063
        i ++;
        }
      }
      while_break___2: /* CIL Label */ ;
      }
#line 1060
      y ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 1059
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1073
  return (0);
}
}
#line 1076 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
int printf_nets(FILE *f , struct fpga_model *model ) 
{ 
  net_idx_t net_i ;
  int rc ;

  {
  {
#line 1081
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1081
    if (model->rc) {
#line 1081
      return (model->rc);
    }
#line 1081
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1082
  net_i = 0;
  {
#line 1083
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 1083
    rc = fnet_enum(model, net_i, & net_i);
    }
#line 1083
    if (rc) {
#line 1083
      goto while_break___0;
    } else
#line 1083
    if (! (net_i != 0)) {
#line 1083
      goto while_break___0;
    }
    {
#line 1084
    fnet_printf(f, model, net_i);
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1085
  if (rc) {
    {
#line 1085
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 1085
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              1085);
#line 1085
      rc = rc;
      }
#line 1085
      goto fail;
#line 1085
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 1086
  return (0);
  fail: 
#line 1088
  return (rc);
}
}
#line 1091 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
static int coord(char const   *s___8 , int start , int *end , int *y , int *x ) 
{ 
  int y_beg ;
  int y_end ;
  int x_beg ;
  int x_end ;
  int rc ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 1095
  next_word(s___8, start, & y_beg, & y_end);
#line 1096
  next_word(s___8, y_end, & x_beg, & x_end);
  }
#line 1097
  if (y_end < y_beg + 2) {
#line 1097
    goto _L;
  } else
#line 1097
  if (x_end < x_beg + 2) {
#line 1097
    goto _L;
  } else
#line 1097
  if ((int const   )*(s___8 + y_beg) != 121) {
#line 1097
    goto _L;
  } else
#line 1097
  if ((int const   )*(s___8 + x_beg) != 120) {
#line 1097
    goto _L;
  } else {
    {
#line 1097
    tmp = all_digits(s___8 + (y_beg + 1), (y_end - y_beg) - 1);
    }
#line 1097
    if (tmp) {
      {
#line 1097
      tmp___0 = all_digits(s___8 + (x_beg + 1), (x_end - x_beg) - 1);
      }
#line 1097
      if (! tmp___0) {
        _L: /* CIL Label */ 
        {
#line 1101
        while (1) {
          while_continue: /* CIL Label */ ;
          {
#line 1101
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
                  1101);
#line 1101
          rc = 22;
          }
#line 1101
          goto fail;
#line 1101
          goto while_break;
        }
        while_break: /* CIL Label */ ;
        }
      }
    } else {
#line 1097
      goto _L;
    }
  }
  {
#line 1103
  *y = to_i(s___8 + (y_beg + 1), (y_end - y_beg) - 1);
#line 1104
  *x = to_i(s___8 + (x_beg + 1), (x_end - x_beg) - 1);
#line 1105
  *end = x_end;
  }
#line 1106
  return (0);
  fail: 
#line 1108
  return (rc);
}
}
#line 1111 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
static void read_net_line(struct fpga_model *model , char const   *line , int start ) 
{ 
  int coord_end ;
  int y_coord ;
  int x_coord ;
  int from_beg ;
  int from_end ;
  int from_str_i ;
  int direction_beg ;
  int direction_end ;
  int is_bidir ;
  int to_beg ;
  int to_end ;
  int to_str_i ;
  int net_idx_beg ;
  int net_idx_end ;
  int el_type_beg ;
  int el_type_end ;
  int dev_str_beg ;
  int dev_str_end ;
  int dev_type_idx_str_beg ;
  int dev_type_idx_str_end ;
  int pin_str_beg ;
  int pin_str_end ;
  int pin_name_beg ;
  int pin_name_end ;
  enum fpgadev_type dev_type ;
  char buf___6[1024] ;
  net_idx_t net_idx ;
  pinw_idx_t pinw_idx ;
  int sw_is_bidir ;
  int tmp ;
  struct sw_set sw ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  int tmp___12 ;

  {
  {
#line 1131
  next_word(line, start, & net_idx_beg, & net_idx_end);
  }
#line 1132
  if (net_idx_end == net_idx_beg) {
    {
#line 1134
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            1134);
    }
#line 1134
    return;
  } else {
    {
#line 1132
    tmp = all_digits(line + net_idx_beg, net_idx_end - net_idx_beg);
    }
#line 1132
    if (! tmp) {
      {
#line 1134
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              1134);
      }
#line 1134
      return;
    }
  }
  {
#line 1135
  net_idx = to_i(line + net_idx_beg, net_idx_end - net_idx_beg);
  }
#line 1136
  if (net_idx < 1) {
    {
#line 1137
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            1137);
    }
#line 1137
    return;
  }
  {
#line 1139
  next_word(line, net_idx_end, & el_type_beg, & el_type_end);
#line 1140
  tmp___5 = str_cmp(line + el_type_beg, el_type_end - el_type_beg, "sw", 2);
  }
#line 1140
  if (! tmp___5) {
    {
#line 1143
    tmp___0 = coord(line, el_type_end, & coord_end, & y_coord, & x_coord);
    }
#line 1143
    if (tmp___0) {
#line 1144
      return;
    }
    {
#line 1146
    next_word(line, coord_end, & from_beg, & from_end);
#line 1147
    next_word(line, from_end, & direction_beg, & direction_end);
#line 1148
    next_word(line, direction_end, & to_beg, & to_end);
    }
#line 1150
    if (from_end <= from_beg) {
      {
#line 1152
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              1152);
      }
#line 1153
      return;
    } else
#line 1150
    if (direction_end <= direction_beg) {
      {
#line 1152
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              1152);
      }
#line 1153
      return;
    } else
#line 1150
    if (to_end <= to_beg) {
      {
#line 1152
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              1152);
      }
#line 1153
      return;
    }
    {
#line 1155
    memcpy((void */* __restrict  */)(buf___6), (void const   */* __restrict  */)(line + from_beg),
           (size_t )(from_end - from_beg));
#line 1156
    buf___6[from_end - from_beg] = (char)0;
#line 1157
    from_str_i = strarray_find(& model->str, (char const   *)(buf___6));
    }
#line 1158
    if (from_str_i == 0) {
      {
#line 1159
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              1159);
      }
#line 1160
      return;
    }
    {
#line 1162
    tmp___2 = str_cmp(line + direction_beg, direction_end - direction_beg, "->", 2);
    }
#line 1162
    if (tmp___2) {
      {
#line 1165
      tmp___1 = str_cmp(line + direction_beg, direction_end - direction_beg, "<->",
                        3);
      }
#line 1165
      if (tmp___1) {
        {
#line 1169
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
                1169);
        }
#line 1170
        return;
      } else {
#line 1167
        is_bidir = 1;
      }
    } else {
#line 1164
      is_bidir = 0;
    }
    {
#line 1172
    memcpy((void */* __restrict  */)(buf___6), (void const   */* __restrict  */)(line + to_beg),
           (size_t )(to_end - to_beg));
#line 1173
    buf___6[to_end - to_beg] = (char)0;
#line 1174
    to_str_i = strarray_find(& model->str, (char const   *)(buf___6));
    }
#line 1175
    if (to_str_i == 0) {
      {
#line 1176
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              1176);
      }
#line 1177
      return;
    }
    {
#line 1180
    sw.sw[0] = fpga_switch_lookup(model, y_coord, x_coord, (str16_t )from_str_i, (str16_t )to_str_i);
    }
#line 1181
    if (sw.sw[0] == -1) {
      {
#line 1182
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              1182);
      }
#line 1183
      return;
    }
    {
#line 1185
    sw_is_bidir = fpga_switch_is_bidir(model, y_coord, x_coord, sw.sw[0]);
    }
#line 1186
    if (is_bidir) {
#line 1186
      if (! sw_is_bidir) {
        {
#line 1188
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
                1188);
        }
#line 1189
        return;
      } else {
#line 1186
        goto _L;
      }
    } else
    _L: /* CIL Label */ 
#line 1186
    if (! is_bidir) {
#line 1186
      if (sw_is_bidir) {
        {
#line 1188
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
                1188);
        }
#line 1189
        return;
      }
    }
    {
#line 1191
    tmp___3 = fpga_switch_is_used(model, y_coord, x_coord, sw.sw[0]);
    }
#line 1191
    if (tmp___3) {
      {
#line 1192
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              1192);
      }
    }
    {
#line 1193
    sw.len = 1;
#line 1194
    tmp___4 = fnet_add_sw(model, net_idx, y_coord, x_coord, (swidx_t const   *)(sw.sw),
                          sw.len);
    }
#line 1194
    if (tmp___4) {
      {
#line 1195
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              1195);
      }
    }
#line 1196
    return;
  }
  {
#line 1199
  tmp___6 = str_cmp(line + el_type_beg, el_type_end - el_type_beg, "in", 2);
  }
#line 1199
  if (tmp___6) {
    {
#line 1199
    tmp___7 = str_cmp(line + el_type_beg, el_type_end - el_type_beg, "out", 3);
    }
#line 1199
    if (tmp___7) {
      {
#line 1201
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              1201);
      }
#line 1201
      return;
    }
  }
  {
#line 1203
  tmp___8 = coord(line, el_type_end, & coord_end, & y_coord, & x_coord);
  }
#line 1203
  if (tmp___8) {
#line 1204
    return;
  }
  {
#line 1206
  next_word(line, coord_end, & dev_str_beg, & dev_str_end);
#line 1207
  next_word(line, dev_str_end, & dev_type_idx_str_beg, & dev_type_idx_str_end);
#line 1208
  next_word(line, dev_type_idx_str_end, & pin_str_beg, & pin_str_end);
#line 1209
  next_word(line, pin_str_end, & pin_name_beg, & pin_name_end);
  }
#line 1210
  if (dev_str_end <= dev_str_beg) {
    {
#line 1216
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            1216);
    }
#line 1216
    return;
  } else
#line 1210
  if (dev_type_idx_str_end <= dev_type_idx_str_beg) {
    {
#line 1216
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            1216);
    }
#line 1216
    return;
  } else
#line 1210
  if (pin_str_end <= pin_str_beg) {
    {
#line 1216
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            1216);
    }
#line 1216
    return;
  } else
#line 1210
  if (pin_name_end <= pin_name_beg) {
    {
#line 1216
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            1216);
    }
#line 1216
    return;
  } else {
    {
#line 1210
    tmp___9 = all_digits(line + dev_type_idx_str_beg, dev_type_idx_str_end - dev_type_idx_str_beg);
    }
#line 1210
    if (tmp___9) {
      {
#line 1210
      tmp___10 = str_cmp(line + pin_str_beg, pin_str_end - pin_str_beg, "pin", 3);
      }
#line 1210
      if (tmp___10) {
        {
#line 1216
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
                1216);
        }
#line 1216
        return;
      }
    } else {
      {
#line 1216
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              1216);
      }
#line 1216
      return;
    }
  }
  {
#line 1217
  dev_type = fdev_str2type(line + dev_str_beg, dev_str_end - dev_str_beg);
  }
#line 1218
  if ((unsigned int )dev_type == 0U) {
    {
#line 1218
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            1218);
    }
#line 1218
    return;
  }
  {
#line 1219
  pinw_idx = fdev_pinw_str2idx((int )dev_type, line + pin_name_beg, pin_name_end - pin_name_beg);
  }
#line 1221
  if (pinw_idx == -1) {
    {
#line 1221
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            1221);
    }
#line 1221
    return;
  }
  {
#line 1222
  tmp___11 = to_i(line + dev_type_idx_str_beg, dev_type_idx_str_end - dev_type_idx_str_beg);
#line 1222
  tmp___12 = fnet_add_port(model, net_idx, y_coord, x_coord, dev_type, tmp___11, pinw_idx);
  }
#line 1222
  if (tmp___12) {
    {
#line 1225
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            1225);
    }
  }
#line 1226
  return;
}
}
#line 1228 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
static void read_dev_line(struct fpga_model *model , char const   *line , int start ) 
{ 
  int coord_end ;
  int y_coord ;
  int x_coord ;
  int type_beg ;
  int type_end ;
  int idx_beg ;
  int idx_end ;
  enum fpgadev_type dev_type ;
  int dev_type_idx ;
  int dev_idx ;
  int words_consumed ;
  struct fpga_device *dev_ptr ;
  int next_beg ;
  int next_end ;
  int second_beg ;
  int second_end ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 1237
  tmp = coord(line, start, & coord_end, & y_coord, & x_coord);
  }
#line 1237
  if (tmp) {
#line 1238
    return;
  }
  {
#line 1240
  next_word(line, coord_end, & type_beg, & type_end);
#line 1241
  next_word(line, type_end, & idx_beg, & idx_end);
  }
#line 1243
  if (type_end == type_beg) {
    {
#line 1245
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            1245);
    }
#line 1246
    return;
  } else
#line 1243
  if (idx_end == idx_beg) {
    {
#line 1245
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            1245);
    }
#line 1246
    return;
  } else {
    {
#line 1243
    tmp___0 = all_digits(line + idx_beg, idx_end - idx_beg);
    }
#line 1243
    if (! tmp___0) {
      {
#line 1245
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
              1245);
      }
#line 1246
      return;
    }
  }
  {
#line 1248
  dev_type = fdev_str2type(line + type_beg, type_end - type_beg);
#line 1249
  dev_type_idx = to_i(line + idx_beg, idx_end - idx_beg);
#line 1250
  dev_idx = fpga_dev_idx(model, y_coord, x_coord, dev_type, dev_type_idx);
  }
#line 1251
  if (dev_idx == -1) {
    {
#line 1252
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s:%i y%i x%i dev_type %i dev_type_idx %i dev_idx %i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c",
            1254, y_coord, x_coord, (unsigned int )dev_type, dev_type_idx, dev_idx);
    }
#line 1256
    return;
  }
#line 1258
  if (dev_idx == -1) {
#line 1258
    dev_ptr = (struct fpga_device *)0;
  } else {
#line 1258
    dev_ptr = (model->tiles + (y_coord * model->x_width + x_coord))->devs + dev_idx;
  }
#line 1260
  next_end = idx_end;
  {
#line 1261
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 1261
    next_word(line, next_end, & next_beg, & next_end);
    }
#line 1261
    if (! (next_end > next_beg)) {
#line 1261
      goto while_break;
    }
    {
#line 1263
    next_word(line, next_end, & second_beg, & second_end);
    }
    {
#line 1265
    if ((unsigned int )dev_type == 4U) {
#line 1265
      goto case_4;
    }
#line 1271
    if ((unsigned int )dev_type == 1U) {
#line 1271
      goto case_1;
    }
#line 1278
    if ((unsigned int )dev_type == 15U) {
#line 1278
      goto case_15;
    }
#line 1284
    if ((unsigned int )dev_type == 11U) {
#line 1284
      goto case_11;
    }
#line 1290
    if ((unsigned int )dev_type == 16U) {
#line 1290
      goto case_16;
    }
#line 1296
    goto switch_default;
    case_4: /* CIL Label */ 
    {
#line 1266
    words_consumed = read_IOB_attr(model, dev_ptr, line + next_beg, next_end - next_beg,
                                   line + second_beg, second_end - second_beg);
    }
#line 1270
    goto switch_break;
    case_1: /* CIL Label */ 
    {
#line 1272
    words_consumed = read_LOGIC_attr(model, y_coord, x_coord, dev_type_idx, line + next_beg,
                                     next_end - next_beg, line + second_beg, second_end - second_beg);
    }
#line 1277
    goto switch_break;
    case_15: /* CIL Label */ 
    {
#line 1279
    words_consumed = read_BUFGMUX_attr(model, dev_ptr, line + next_beg, next_end - next_beg,
                                       line + second_beg, second_end - second_beg);
    }
#line 1283
    goto switch_break;
    case_11: /* CIL Label */ 
    {
#line 1285
    words_consumed = read_BUFIO_attr(model, dev_ptr, line + next_beg, next_end - next_beg,
                                     line + second_beg, second_end - second_beg);
    }
#line 1289
    goto switch_break;
    case_16: /* CIL Label */ 
    {
#line 1291
    words_consumed = read_BSCAN_attr(model, dev_ptr, line + next_beg, next_end - next_beg,
                                     line + second_beg, second_end - second_beg);
    }
#line 1295
    goto switch_break;
    switch_default: /* CIL Label */ 
    {
#line 1297
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"error %i: %s",
            1297, line);
    }
#line 1298
    return;
    switch_break: /* CIL Label */ ;
    }
#line 1300
    if (! words_consumed) {
      {
#line 1301
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"error %i w1 %.*s w2 %.*s: %s",
              1302, next_end - next_beg, line + next_beg, second_end - second_beg,
              line + second_beg, line);
      }
    } else
#line 1304
    if (words_consumed == 2) {
#line 1305
      next_end = second_end;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 1307
  return;
}
}
#line 1309 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
int read_floorplan(struct fpga_model *model , FILE *f ) 
{ 
  char line[1024] ;
  int beg ;
  int end ;
  int tmp ;
  int tmp___0 ;
  char *tmp___1 ;

  {
  {
#line 1314
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1314
    if (model->rc) {
#line 1314
      return (model->rc);
    }
#line 1314
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1315
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 1315
    tmp___1 = fgets((char */* __restrict  */)(line), (int )sizeof(line), (FILE */* __restrict  */)f);
    }
#line 1315
    if (! tmp___1) {
#line 1315
      goto while_break___0;
    }
    {
#line 1316
    next_word((char const   *)(line), 0, & beg, & end);
    }
#line 1317
    if (end == beg) {
#line 1317
      goto while_continue___0;
    }
#line 1319
    if (end - beg == 3) {
      {
#line 1319
      tmp = str_cmp((char const   *)(& line[beg]), 3, "net", 3);
      }
#line 1319
      if (! tmp) {
        {
#line 1321
        read_net_line(model, (char const   *)(line), end);
        }
      }
    }
#line 1323
    if (end - beg == 3) {
      {
#line 1323
      tmp___0 = str_cmp((char const   *)(& line[beg]), 3, "dev", 3);
      }
#line 1323
      if (! tmp___0) {
        {
#line 1325
        read_dev_line(model, (char const   *)(line), end);
        }
      }
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1328
  return (0);
}
}
#line 1331 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/floorplan.c"
int write_floorplan(FILE *f , struct fpga_model *model , int flags ) 
{ 


  {
#line 1333
  if (! (flags & 1)) {
    {
#line 1334
    printf_version(f);
    }
  }
#line 1336
  if (model->rc) {
    {
#line 1337
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"rc %i\n",
            model->rc);
    }
  } else {
    {
#line 1339
    printf_devices(f, model, 1);
#line 1340
    printf_nets(f, model);
    }
  }
#line 1343
  return (model->rc);
}
}
/* compiler builtin: 
   void __builtin_va_start(__builtin_va_list  ) ;  */
/* compiler builtin: 
   void __builtin_va_end(__builtin_va_list  ) ;  */
#line 237 "/usr/include/stdio.h"
extern int fclose(FILE *__stream ) ;
#line 272
extern FILE *fopen(char const   * __restrict  __filename , char const   * __restrict  __modes ) ;
#line 390
extern  __attribute__((__nothrow__)) int ( /* format attribute */  vsnprintf)(char * __restrict  __s ,
                                                                              size_t __maxlen ,
                                                                              char const   * __restrict  __format ,
                                                                              __gnuc_va_list __arg ) ;
#line 433
extern  __attribute__((__nothrow__)) int ( __attribute__((__leaf__)) sscanf)(char const   * __restrict  __s ,
                                                                             char const   * __restrict  __format 
                                                                             , ...)  __asm__("__isoc99_sscanf")  ;
#line 183 "/usr/include/stdlib.h"
extern  __attribute__((__nothrow__)) long ( __attribute__((__nonnull__(1), __leaf__)) strtol)(char const   * __restrict  __nptr ,
                                                                                              char ** __restrict  __endptr ,
                                                                                              int __base ) ;
#line 468
extern  __attribute__((__nothrow__)) void *( __attribute__((__leaf__)) calloc)(size_t __nmemb ,
                                                                               size_t __size )  __attribute__((__malloc__)) ;
#line 353 "/usr/include/unistd.h"
extern int close(int __fd ) ;
#line 360
extern ssize_t read(int __fd , void *__buf , size_t __nbytes ) ;
#line 146 "/usr/include/fcntl.h"
extern int ( __attribute__((__nonnull__(1))) open)(char const   *__file , int __oflag 
                                                   , ...) ;
#line 38 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.h"
char const   *bitstr(uint32_t value , int digits ) ;
#line 39
void hexdump(int indent , uint8_t const   *data , int len ) ;
#line 41
uint16_t __swab16(uint16_t x ) ;
#line 42
uint32_t __swab32(uint32_t x ) ;
#line 64
int atom_found(char *bits , cfg_atom_t const   *atom ) ;
#line 65
void atom_remove(char *bits , cfg_atom_t const   *atom ) ;
#line 67
uint64_t map_bits(uint64_t u64 , int num_bits , int *src_pos ) ;
#line 68
int bool_str2bits(char const   *str___1 , uint64_t *u64 , int num_bits ) ;
#line 69
char const   *bool_bits2str(uint64_t u64 , int num_bits ) ;
#line 71
void printf_type2(uint8_t *d , int len , int inpos , int num_entries ) ;
#line 72
void printf_ramb16_data(uint8_t *bits , int inpos ) ;
#line 74
int is_empty(uint8_t const   *d , int l ) ;
#line 75
int count_bits(uint8_t const   *d , int l ) ;
#line 77
int frame_get_bit(uint8_t const   *frame_d , int bit ) ;
#line 78
void frame_clear_bit(uint8_t *frame_d , int bit ) ;
#line 79
void frame_set_bit(uint8_t *frame_d , int bit ) ;
#line 81
int frame_get_pinword(void const   *bits ) ;
#line 82
void frame_set_pinword(void *bits , int v ) ;
#line 84
uint8_t frame_get_u8(uint8_t const   *frame_d ) ;
#line 85
uint16_t frame_get_u16(uint8_t const   *frame_d ) ;
#line 86
uint32_t frame_get_u32(uint8_t const   *frame_d ) ;
#line 87
uint64_t frame_get_u64(uint8_t const   *frame_d ) ;
#line 89
void frame_set_u8(uint8_t *frame_d , uint8_t v ) ;
#line 90
void frame_set_u16(uint8_t *frame_d , uint16_t v ) ;
#line 91
void frame_set_u32(uint8_t *frame_d , uint32_t v ) ;
#line 92
void frame_set_u64(uint8_t *frame_d , uint64_t v ) ;
#line 94
uint64_t frame_get_lut64(uint8_t const   *two_minors , int v32 ) ;
#line 98
void frame_set_lut64(uint8_t *two_minors , int v32 , uint64_t v ) ;
#line 102
int printf_frames(uint8_t const   *bits , int max_frames , int row , int major , int minor ,
                  int print_empty , int no_clock ) ;
#line 104
void printf_clock(uint8_t const   *frame , int row , int major , int minor ) ;
#line 105
int clb_empty(uint8_t *maj_bits , int idx ) ;
#line 106
void printf_extrabits(uint8_t const   *maj_bits , int start_minor , int num_minors ,
                      int start_bit , int num_bits , int row , int major ) ;
#line 108
void write_lut64(uint8_t *two_minors , int off_in_frame , uint64_t u64 ) ;
#line 110
int get_vm_mb(void) ;
#line 111
int get_random(void) ;
#line 112
int compare_with_number(char const   *a , char const   *b ) ;
#line 121
int mod4_calc(int a , int b ) ;
#line 122
int all_zero(void const   *d , int num_bytes ) ;
#line 124
void printf_wrap(FILE *f , char *line , int prefix_len , char const   *fmt  , ...) ;
#line 127
uint32_t hash_djb2(unsigned char const   *str___1 ) ;
#line 148
int strarray_init(struct hashed_strarray *array , int highest_index ) ;
#line 149
void strarray_free(struct hashed_strarray *array ) ;
#line 156
int strarray_add(struct hashed_strarray *array , char const   *str___1 , int *idx ) ;
#line 159
int strarray_stash(struct hashed_strarray *array , char const   *str___1 , int idx ) ;
#line 160
int strarray_used_slots(struct hashed_strarray *array ) ;
#line 162
int row_pos_to_y(int num_rows , int row , int pos ) ;
#line 164
int cmdline_help(int argc , char **argv ) ;
#line 165
int cmdline_part(int argc , char **argv ) ;
#line 166
int cmdline_package(int argc , char **argv ) ;
#line 167
char const   *cmdline_strvar(int argc , char **argv , char const   *var ) ;
#line 168
int cmdline_intvar(int argc , char **argv , char const   *var ) ;
#line 14 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
static char str[35]  ;
#line 12 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
char const   *bitstr(uint32_t value , int digits ) 
{ 
  int i ;

  {
#line 17
  str[0] = (char )'0';
#line 18
  str[1] = (char )'b';
#line 19
  i = 0;
  {
#line 19
  while (1) {
    while_continue: /* CIL Label */ ;
#line 19
    if (! (i < digits)) {
#line 19
      goto while_break;
    }
#line 20
    if (value & (unsigned int )(1 << i)) {
#line 20
      str[(digits - i) + 1] = (char )'1';
    } else {
#line 20
      str[(digits - i) + 1] = (char )'0';
    }
#line 19
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 21
  str[digits + 2] = (char)0;
#line 22
  return ((char const   *)(str));
}
}
#line 25 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void hexdump(int indent , uint8_t const   *data , int len ) 
{ 
  int i ;
  int j ;
  char fmt_str[16] ;
  unsigned int tmp ;
  char indent_str[16] ;

  {
#line 28
  fmt_str[0] = (char )'%';
#line 28
  fmt_str[1] = (char )'s';
#line 28
  fmt_str[2] = (char )'@';
#line 28
  fmt_str[3] = (char )'%';
#line 28
  fmt_str[4] = (char )'0';
#line 28
  fmt_str[5] = (char )'5';
#line 28
  fmt_str[6] = (char )'x';
#line 28
  fmt_str[7] = (char )' ';
#line 28
  fmt_str[8] = (char )'%';
#line 28
  fmt_str[9] = (char )'0';
#line 28
  fmt_str[10] = (char )'2';
#line 28
  fmt_str[11] = (char )'x';
#line 28
  fmt_str[12] = (char )'\000';
#line 28
  tmp = 13U;
  {
#line 28
  while (1) {
    while_continue: /* CIL Label */ ;
#line 28
    if (tmp >= 16U) {
#line 28
      goto while_break;
    }
#line 28
    fmt_str[tmp] = (char)0;
#line 28
    tmp ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 31
  if (indent > 15) {
#line 32
    indent = 15;
  }
#line 33
  i = 0;
  {
#line 33
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 33
    if (! (i < indent)) {
#line 33
      goto while_break___0;
    }
#line 34
    indent_str[i] = (char )' ';
#line 33
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 35
  indent_str[i] = (char)0;
#line 37
  i = 0;
#line 38
  if (len <= 256) {
#line 39
    fmt_str[5] = (char )'2';
  } else
#line 40
  if (len <= 65536) {
#line 41
    fmt_str[5] = (char )'4';
  } else {
#line 43
    fmt_str[5] = (char )'6';
  }
  {
#line 45
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 45
    if (! (i < len)) {
#line 45
      goto while_break___1;
    }
    {
#line 46
    printf((char const   */* __restrict  */)(fmt_str), indent_str, i, (int const   )*(data + i));
#line 47
    j = 1;
    }
    {
#line 47
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 47
      if (j < 8) {
#line 47
        if (! (i + j < len)) {
#line 47
          goto while_break___2;
        }
      } else {
#line 47
        goto while_break___2;
      }
#line 48
      if (i + j >= len) {
#line 48
        goto while_break___2;
      }
      {
#line 49
      printf((char const   */* __restrict  */)" %02x", (int const   )*(data + (i + j)));
#line 47
      j ++;
      }
    }
    while_break___2: /* CIL Label */ ;
    }
    {
#line 51
    printf((char const   */* __restrict  */)"\n");
#line 52
    i += 8;
    }
  }
  while_break___1: /* CIL Label */ ;
  }
#line 54
  return;
}
}
#line 56 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
uint16_t __swab16(uint16_t x ) 
{ 


  {
#line 58
  return ((uint16_t )((((unsigned int )x & 255U) << 8) | (((unsigned int )x & 65280U) >> 8)));
}
}
#line 62 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
uint32_t __swab32(uint32_t x ) 
{ 


  {
#line 64
  return ((uint32_t )((((((unsigned long )x & 255UL) << 24) | (((unsigned long )x & 65280UL) << 8)) | (((unsigned long )x & 16711680UL) >> 8)) | (((unsigned long )x & 4278190080UL) >> 24)));
}
}
#line 70 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int atom_found(char *bits , cfg_atom_t const   *atom ) 
{ 
  int i ;

  {
#line 73
  i = 0;
  {
#line 73
  while (1) {
    while_continue: /* CIL Label */ ;
#line 73
    if (! (atom->must_0[i] != -1)) {
#line 73
      goto while_break;
    }
#line 74
    if (*(bits + atom->must_0[i])) {
#line 75
      goto while_break;
    }
#line 73
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 76
  if (atom->must_0[i] != -1) {
#line 77
    return (0);
  }
#line 78
  i = 0;
  {
#line 78
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 78
    if (! (atom->must_1[i] != -1)) {
#line 78
      goto while_break___0;
    }
#line 79
    if (! *(bits + atom->must_1[i])) {
#line 80
      goto while_break___0;
    }
#line 78
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 81
  return (atom->must_1[i] == -1);
}
}
#line 84 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void atom_remove(char *bits , cfg_atom_t const   *atom ) 
{ 
  int i ;

  {
#line 87
  i = 0;
  {
#line 87
  while (1) {
    while_continue: /* CIL Label */ ;
#line 87
    if (! (atom->must_1[i] != -1)) {
#line 87
      goto while_break;
    }
#line 88
    if (*(bits + atom->must_1[i])) {
#line 89
      *(bits + atom->must_1[i]) = (char)0;
    }
#line 87
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 91
  return;
}
}
#line 94 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int const   lut_base_vars[6]  = {      (int const   )0,      (int const   )1,      (int const   )0,      (int const   )0, 
        (int const   )0,      (int const   )1};
#line 97 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
static int bool_nextlen(char const   *expr , int len ) 
{ 
  int i ;
  int depth ;

  {
#line 101
  if (! len) {
#line 101
    return (-1);
  }
#line 102
  i = 0;
#line 103
  if ((int const   )*(expr + i) == 126) {
#line 104
    i ++;
#line 105
    if (i >= len) {
#line 105
      return (-1);
    }
  }
#line 107
  if ((int const   )*(expr + i) == 40) {
#line 108
    if (i + 2 >= len) {
#line 108
      return (-1);
    }
#line 109
    i ++;
#line 110
    depth = 1;
    {
#line 110
    while (1) {
      while_continue: /* CIL Label */ ;
#line 110
      if (depth) {
#line 110
        if (! (i < len)) {
#line 110
          goto while_break;
        }
      } else {
#line 110
        goto while_break;
      }
#line 111
      if ((int const   )*(expr + i) == 40) {
#line 112
        depth ++;
      } else
#line 113
      if ((int const   )*(expr + i) == 41) {
#line 114
        depth --;
      }
#line 110
      i ++;
    }
    while_break: /* CIL Label */ ;
    }
#line 116
    if (depth) {
#line 116
      return (-1);
    }
#line 117
    return (i);
  }
#line 119
  if ((int const   )*(expr + i) == 65) {
#line 120
    i ++;
#line 121
    if (i >= len) {
#line 121
      return (-1);
    }
#line 122
    if ((int const   )*(expr + i) < 49) {
#line 122
      return (-1);
    } else
#line 122
    if ((int const   )*(expr + i) > 54) {
#line 122
      return (-1);
    }
#line 123
    return (i + 1);
  }
#line 125
  return (-1);
}
}
#line 130 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
static int bool_eval(char const   *expr , int len , int const   *var ) 
{ 
  int i ;
  int negate ;
  int result ;
  int oplen ;
  int tmp ;
  int right_side ;
  int tmp___0 ;
  int tmp___1 ;

  {
#line 134
  if (len == 1) {
#line 135
    if ((int const   )*expr == 49) {
#line 135
      return (1);
    }
#line 136
    if ((int const   )*expr == 48) {
#line 136
      return (0);
    }
  }
  {
#line 138
  oplen = bool_nextlen(expr, len);
  }
#line 139
  if (oplen < 1) {
#line 139
    goto fail;
  }
#line 140
  i = 0;
#line 141
  negate = 0;
#line 142
  if ((int const   )*(expr + i) == 126) {
#line 143
    negate = 1;
#line 144
    i ++;
#line 144
    if (i >= oplen) {
#line 144
      goto fail;
    }
  }
#line 146
  if ((int const   )*(expr + i) == 40) {
#line 147
    if (i + 2 >= oplen) {
#line 147
      goto fail;
    }
    {
#line 148
    result = bool_eval(expr + (i + 1), (oplen - i) - 2, var);
    }
#line 149
    if (result == -1) {
#line 149
      goto fail;
    }
  } else
#line 150
  if ((int const   )*(expr + i) == 65) {
#line 151
    if (i + 1 >= oplen) {
#line 151
      goto fail;
    }
#line 152
    if ((int const   )*(expr + (i + 1)) < 49) {
#line 153
      goto fail;
    } else
#line 152
    if ((int const   )*(expr + (i + 1)) > 54) {
#line 153
      goto fail;
    }
#line 154
    result = (int )*(var + ((int const   )*(expr + (i + 1)) - 49));
#line 155
    if (oplen != i + 2) {
#line 155
      goto fail;
    }
  } else {
#line 156
    goto fail;
  }
#line 157
  if (negate) {
#line 157
    result = ! result;
  }
#line 158
  i = oplen;
  {
#line 159
  while (1) {
    while_continue: /* CIL Label */ ;
#line 159
    if (! (i < len)) {
#line 159
      goto while_break;
    }
#line 160
    if ((int const   )*(expr + i) == 43) {
#line 161
      if (result) {
#line 161
        return (1);
      }
      {
#line 162
      tmp = bool_eval(expr + (i + 1), (len - i) - 1, var);
      }
#line 162
      return (tmp);
    }
#line 164
    if ((int const   )*(expr + i) == 64) {
      {
#line 165
      tmp___0 = bool_eval(expr + (i + 1), (len - i) - 1, var);
#line 165
      right_side = tmp___0;
      }
#line 166
      if (right_side == -1) {
#line 166
        goto fail;
      }
#line 167
      if (result) {
#line 167
        if (! right_side) {
#line 167
          tmp___1 = 1;
        } else {
#line 167
          goto _L;
        }
      } else
      _L: /* CIL Label */ 
#line 167
      if (! result) {
#line 167
        if (right_side) {
#line 167
          tmp___1 = 1;
        } else {
#line 167
          tmp___1 = 0;
        }
      } else {
#line 167
        tmp___1 = 0;
      }
#line 167
      return (tmp___1);
    }
#line 169
    if ((int const   )*(expr + i) != 42) {
#line 169
      goto fail;
    }
#line 170
    if (! result) {
#line 170
      goto while_break;
    }
#line 171
    i ++;
#line 171
    if (i >= len) {
#line 171
      goto fail;
    }
    {
#line 173
    oplen = bool_nextlen(expr + i, len - i);
    }
#line 174
    if (oplen < 1) {
#line 174
      goto fail;
    }
    {
#line 175
    result = bool_eval(expr + i, oplen, var);
    }
#line 176
    if (result == -1) {
#line 176
      goto fail;
    }
#line 177
    i += oplen;
  }
  while_break: /* CIL Label */ ;
  }
#line 179
  return (result);
  fail: 
#line 181
  return (-1);
}
}
#line 184 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
uint64_t map_bits(uint64_t u64 , int num_bits , int *src_pos ) 
{ 
  uint64_t result ;
  int i ;

  {
#line 189
  result = (uint64_t )0;
#line 190
  i = 0;
  {
#line 190
  while (1) {
    while_continue: /* CIL Label */ ;
#line 190
    if (! (i < num_bits)) {
#line 190
      goto while_break;
    }
#line 191
    if ((unsigned long long )u64 & (1ULL << *(src_pos + i))) {
#line 192
      result = (uint64_t )((unsigned long long )result | (1ULL << i));
    }
#line 190
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 194
  return (result);
}
}
#line 197 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int bool_str2bits(char const   *str___1 , uint64_t *u64 , int num_bits ) 
{ 
  int i ;
  int j ;
  int bool_res ;
  int rc ;
  int str_len ;
  int vars[6] ;
  size_t tmp ;

  {
#line 201
  if (num_bits == 64) {
#line 202
    *u64 = (uint64_t )0;
  } else
#line 203
  if (num_bits == 32) {
#line 204
    *u64 &= 0xffffffff00000000UL;
  } else {
    {
#line 205
    while (1) {
      while_continue: /* CIL Label */ ;
      {
#line 205
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c",
              205);
#line 205
      rc = 22;
      }
#line 205
      goto fail;
#line 205
      goto while_break;
    }
    while_break: /* CIL Label */ ;
    }
  }
  {
#line 207
  tmp = strlen(str___1);
#line 207
  str_len = (int )tmp;
#line 208
  i = 0;
  }
  {
#line 208
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 208
    if (! (i < num_bits)) {
#line 208
      goto while_break___0;
    }
#line 209
    j = 0;
    {
#line 209
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 209
      if (! ((unsigned long )j < sizeof(vars) / sizeof(vars[0]))) {
#line 209
        goto while_break___1;
      }
#line 210
      vars[j] = (i & (1 << j)) != 0;
#line 209
      j ++;
    }
    while_break___1: /* CIL Label */ ;
    }
    {
#line 211
    bool_res = bool_eval(str___1, str_len, (int const   *)(vars));
    }
#line 212
    if (bool_res == -1) {
      {
#line 212
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 212
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c",
                212);
#line 212
        rc = 22;
        }
#line 212
        goto fail;
#line 212
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 213
    if (bool_res) {
#line 213
      *u64 = (uint64_t )((unsigned long long )*u64 | (1ULL << i));
    }
#line 208
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 215
  return (0);
  fail: 
#line 217
  return (rc);
}
}
#line 239 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
static char str___0[2048]  ;
#line 226 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
char const   *bool_bits2str(uint64_t u64 , int num_bits ) 
{ 
  minterm_entry mt[7][256] ;
  int mt_size[7] ;
  int i ;
  int j ;
  int k ;
  int round ;
  int only_diff_bit ;
  int str_end ;
  int first_op ;
  int bit_width ;
  char new_term[6] ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;

  {
#line 241
  if (! u64) {
#line 241
    return ("0");
  }
#line 242
  if (num_bits == 64) {
#line 243
    if ((unsigned long long )u64 == 0xffffffffffffffffULL) {
#line 243
      return ("1");
    }
#line 244
    bit_width = 6;
  } else
#line 245
  if (num_bits == 32) {
#line 246
    if ((unsigned long long )u64 & 0xffffffff00000000ULL) {
      {
#line 248
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c",
              248);
      }
#line 249
      return ("0");
    }
#line 251
    if ((unsigned long long )u64 == 4294967295ULL) {
#line 251
      return ("1");
    }
#line 252
    bit_width = 5;
  } else {
    {
#line 254
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c",
            254);
    }
#line 255
    return ("0");
  }
  {
#line 258
  memset((void *)(mt), 0, sizeof(mt));
#line 259
  memset((void *)(mt_size), 0, sizeof(mt_size));
#line 262
  i = 0;
  }
  {
#line 262
  while (1) {
    while_continue: /* CIL Label */ ;
#line 262
    if (! (i < num_bits)) {
#line 262
      goto while_break;
    }
#line 263
    if ((unsigned long long )u64 & (1ULL << i)) {
#line 264
      j = 0;
      {
#line 264
      while (1) {
        while_continue___0: /* CIL Label */ ;
#line 264
        if (! (j < bit_width)) {
#line 264
          goto while_break___0;
        }
#line 265
        if (i & (1 << j)) {
#line 266
          mt[0][mt_size[0]].a[j] = (char)1;
        }
#line 264
        j ++;
      }
      while_break___0: /* CIL Label */ ;
      }
#line 268
      (mt_size[0]) ++;
    }
#line 262
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 273
  round = 1;
  {
#line 273
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 273
    if (! (round < 7)) {
#line 273
      goto while_break___1;
    }
#line 274
    i = 0;
    {
#line 274
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 274
      if (! (i < mt_size[round - 1])) {
#line 274
        goto while_break___2;
      }
#line 275
      j = i + 1;
      {
#line 275
      while (1) {
        while_continue___3: /* CIL Label */ ;
#line 275
        if (! (j < mt_size[round - 1])) {
#line 275
          goto while_break___3;
        }
#line 276
        only_diff_bit = -1;
#line 277
        k = 0;
        {
#line 277
        while (1) {
          while_continue___4: /* CIL Label */ ;
#line 277
          if (! (k < bit_width)) {
#line 277
            goto while_break___4;
          }
#line 278
          if ((int )mt[round - 1][i].a[k] != (int )mt[round - 1][j].a[k]) {
#line 279
            if (only_diff_bit != -1) {
#line 280
              only_diff_bit = -1;
#line 281
              goto while_break___4;
            }
#line 283
            only_diff_bit = k;
          }
#line 277
          k ++;
        }
        while_break___4: /* CIL Label */ ;
        }
#line 286
        if (only_diff_bit != -1) {
#line 289
          k = 0;
          {
#line 289
          while (1) {
            while_continue___5: /* CIL Label */ ;
#line 289
            if (! (k < bit_width)) {
#line 289
              goto while_break___5;
            }
#line 290
            if (k == only_diff_bit) {
#line 290
              new_term[k] = (char)2;
            } else {
#line 290
              new_term[k] = mt[round - 1][i].a[k];
            }
#line 289
            k ++;
          }
          while_break___5: /* CIL Label */ ;
          }
#line 293
          k = 0;
          {
#line 293
          while (1) {
            while_continue___6: /* CIL Label */ ;
#line 293
            if (! (k < mt_size[round])) {
#line 293
              goto while_break___6;
            }
#line 294
            if ((int )new_term[0] == (int )mt[round][k].a[0]) {
#line 294
              if ((int )new_term[1] == (int )mt[round][k].a[1]) {
#line 294
                if ((int )new_term[2] == (int )mt[round][k].a[2]) {
#line 294
                  if ((int )new_term[3] == (int )mt[round][k].a[3]) {
#line 294
                    if ((int )new_term[4] == (int )mt[round][k].a[4]) {
#line 294
                      if ((int )new_term[5] == (int )mt[round][k].a[5]) {
#line 300
                        goto while_break___6;
                      }
                    }
                  }
                }
              }
            }
#line 293
            k ++;
          }
          while_break___6: /* CIL Label */ ;
          }
#line 302
          if (k >= mt_size[round]) {
#line 303
            mt[round][mt_size[round]].a[0] = new_term[0];
#line 304
            mt[round][mt_size[round]].a[1] = new_term[1];
#line 305
            mt[round][mt_size[round]].a[2] = new_term[2];
#line 306
            mt[round][mt_size[round]].a[3] = new_term[3];
#line 307
            mt[round][mt_size[round]].a[4] = new_term[4];
#line 308
            mt[round][mt_size[round]].a[5] = new_term[5];
#line 309
            (mt_size[round]) ++;
          }
#line 311
          mt[round - 1][i].merged = 1;
#line 312
          mt[round - 1][j].merged = 1;
        }
#line 275
        j ++;
      }
      while_break___3: /* CIL Label */ ;
      }
#line 274
      i ++;
    }
    while_break___2: /* CIL Label */ ;
    }
#line 273
    round ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 318
  str_end = 0;
#line 319
  round = 0;
  {
#line 319
  while (1) {
    while_continue___7: /* CIL Label */ ;
#line 319
    if (! (round < 7)) {
#line 319
      goto while_break___7;
    }
#line 320
    i = 0;
    {
#line 320
    while (1) {
      while_continue___8: /* CIL Label */ ;
#line 320
      if (! (i < mt_size[round])) {
#line 320
        goto while_break___8;
      }
#line 321
      if (! mt[round][i].merged) {
#line 322
        if (str_end) {
#line 323
          tmp = str_end;
#line 323
          str_end ++;
#line 323
          str___0[tmp] = (char )'+';
        }
#line 324
        first_op = 1;
#line 325
        j = 0;
        {
#line 325
        while (1) {
          while_continue___9: /* CIL Label */ ;
#line 325
          if (! (j < bit_width)) {
#line 325
            goto while_break___9;
          }
#line 326
          if ((int )mt[round][i].a[j] != 2) {
#line 327
            if (! first_op) {
#line 328
              tmp___0 = str_end;
#line 328
              str_end ++;
#line 328
              str___0[tmp___0] = (char )'*';
            }
#line 329
            if (! mt[round][i].a[j]) {
#line 330
              tmp___1 = str_end;
#line 330
              str_end ++;
#line 330
              str___0[tmp___1] = (char )'~';
            }
#line 331
            tmp___2 = str_end;
#line 331
            str_end ++;
#line 331
            str___0[tmp___2] = (char )'A';
#line 332
            tmp___3 = str_end;
#line 332
            str_end ++;
#line 332
            str___0[tmp___3] = (char )(49 + j);
#line 333
            first_op = 0;
          }
#line 325
          j ++;
        }
        while_break___9: /* CIL Label */ ;
        }
      }
#line 320
      i ++;
    }
    while_break___8: /* CIL Label */ ;
    }
#line 319
    round ++;
  }
  while_break___7: /* CIL Label */ ;
  }
#line 339
  str___0[str_end] = (char)0;
#line 343
  return ((char const   *)(str___0));
}
}
#line 346 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void printf_type2(uint8_t *d , int len , int inpos , int num_entries ) 
{ 
  uint64_t u64 ;
  uint16_t u16 ;
  int i ;
  int j ;

  {
#line 352
  i = 0;
  {
#line 352
  while (1) {
    while_continue: /* CIL Label */ ;
#line 352
    if (! (i < num_entries)) {
#line 352
      goto while_break;
    }
    {
#line 353
    u64 = frame_get_u64((uint8_t const   *)(d + (inpos + i * 8)));
    }
#line 354
    if (! u64) {
#line 354
      goto __Cont;
    }
    {
#line 355
    printf((char const   */* __restrict  */)"type2 8*%i 0x%016lX\n", i, u64);
#line 356
    j = 0;
    }
    {
#line 356
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 356
      if (! (j < 4)) {
#line 356
        goto while_break___0;
      }
      {
#line 357
      u16 = frame_get_u16((uint8_t const   *)(d + ((inpos + i * 8) + j * 2)));
      }
#line 358
      if (u16) {
        {
#line 359
        printf((char const   */* __restrict  */)"type2 2*%i 8*%i+%i 0x%04X\n", i * 4 + j,
               i, j, (int )u16);
        }
      }
#line 356
      j ++;
    }
    while_break___0: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 352
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 362
  return;
}
}
#line 364 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void printf_ramb16_data(uint8_t *bits , int inpos ) 
{ 
  int nonzero_head ;
  int nonzero_tail ;
  uint8_t init_byte ;
  char init_str[65] ;
  int i ;
  int j ;
  int k ;
  int bit_off ;

  {
#line 372
  nonzero_head = 0;
#line 373
  i = 0;
  {
#line 373
  while (1) {
    while_continue: /* CIL Label */ ;
#line 373
    if (! (i < 18)) {
#line 373
      goto while_break;
    }
#line 374
    if (*(bits + (inpos + i))) {
#line 375
      nonzero_head = 1;
#line 376
      goto while_break;
    }
#line 373
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 379
  nonzero_tail = 0;
#line 380
  i = 0;
  {
#line 380
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 380
    if (! (i < 18)) {
#line 380
      goto while_break___0;
    }
#line 381
    if (*(bits + (((inpos + 2340) - 18) + i))) {
#line 382
      nonzero_tail = 1;
#line 383
      goto while_break___0;
    }
#line 380
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 386
  if (nonzero_head) {
    {
#line 387
    printf((char const   */* __restrict  */)" #W Unexpected data.\n");
    }
  } else
#line 386
  if (nonzero_tail) {
    {
#line 387
    printf((char const   */* __restrict  */)" #W Unexpected data.\n");
    }
  }
#line 388
  if (nonzero_head) {
    {
#line 389
    printf((char const   */* __restrict  */)" head");
#line 390
    i = 0;
    }
    {
#line 390
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 390
      if (! (i < 18)) {
#line 390
        goto while_break___1;
      }
      {
#line 391
      printf((char const   */* __restrict  */)" %02X", (int )*(bits + (inpos + i)));
#line 390
      i ++;
      }
    }
    while_break___1: /* CIL Label */ ;
    }
    {
#line 392
    printf((char const   */* __restrict  */)"\n");
    }
  }
#line 394
  if (nonzero_tail) {
    {
#line 395
    printf((char const   */* __restrict  */)" tail");
#line 396
    i = 0;
    }
    {
#line 396
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 396
      if (! (i < 18)) {
#line 396
        goto while_break___2;
      }
      {
#line 397
      printf((char const   */* __restrict  */)" %02X", (int )*(bits + (((inpos + 2340) - 18) + i)));
#line 396
      i ++;
      }
    }
    while_break___2: /* CIL Label */ ;
    }
    {
#line 398
    printf((char const   */* __restrict  */)"\n");
    }
  }
#line 402
  i = 0;
  {
#line 402
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 402
    if (! (i < 8)) {
#line 402
      goto while_break___3;
    }
#line 404
    j = 0;
    {
#line 404
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 404
      if (! (j < 32)) {
#line 404
        goto while_break___4;
      }
#line 405
      init_byte = (uint8_t )0;
#line 406
      k = 0;
      {
#line 406
      while (1) {
        while_continue___5: /* CIL Label */ ;
#line 406
        if (! (k < 8)) {
#line 406
          goto while_break___5;
        }
#line 407
        bit_off = i * 2304 + ((31 - j) * 4) * 18;
#line 408
        bit_off += (1 + (k / 2) * 18) - (k & 1);
#line 409
        if ((int )*(bits + ((inpos + 18) + bit_off / 8)) & (1 << (7 - bit_off % 8))) {
#line 411
          init_byte = (uint8_t )((int )init_byte | (1 << k));
        }
#line 406
        k ++;
      }
      while_break___5: /* CIL Label */ ;
      }
      {
#line 413
      sprintf((char */* __restrict  */)(& init_str[j * 2]), (char const   */* __restrict  */)"%02X",
              (int )init_byte);
#line 404
      j ++;
      }
    }
    while_break___4: /* CIL Label */ ;
    }
#line 415
    j = 0;
    {
#line 415
    while (1) {
      while_continue___6: /* CIL Label */ ;
#line 415
      if (! (j < 64)) {
#line 415
        goto while_break___6;
      }
#line 416
      if ((int )init_str[j] != 48) {
        {
#line 417
        printf((char const   */* __restrict  */)" parity 0x%02X \"%s\"\n", i, init_str);
        }
#line 418
        goto while_break___6;
      }
#line 415
      j ++;
    }
    while_break___6: /* CIL Label */ ;
    }
#line 402
    i ++;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 423
  i = 0;
  {
#line 423
  while (1) {
    while_continue___7: /* CIL Label */ ;
#line 423
    if (! (i < 64)) {
#line 423
      goto while_break___7;
    }
#line 425
    j = 0;
    {
#line 425
    while (1) {
      while_continue___8: /* CIL Label */ ;
#line 425
      if (! (j < 32)) {
#line 425
        goto while_break___8;
      }
#line 426
      init_byte = (uint8_t )0;
#line 427
      k = 0;
      {
#line 427
      while (1) {
        while_continue___9: /* CIL Label */ ;
#line 427
        if (! (k < 8)) {
#line 427
          goto while_break___9;
        }
#line 428
        bit_off = i * 288 + ((31 - j) / 2) * 18;
#line 429
        bit_off += ((8 - ((31 - j) & 1) * 8) + 2) + k;
#line 430
        if ((int )*(bits + ((inpos + 18) + bit_off / 8)) & (1 << (7 - bit_off % 8))) {
#line 432
          init_byte = (uint8_t )((int )init_byte | (1 << (7 - k)));
        }
#line 427
        k ++;
      }
      while_break___9: /* CIL Label */ ;
      }
      {
#line 434
      sprintf((char */* __restrict  */)(& init_str[j * 2]), (char const   */* __restrict  */)"%02X",
              (int )init_byte);
#line 425
      j ++;
      }
    }
    while_break___8: /* CIL Label */ ;
    }
#line 436
    j = 0;
    {
#line 436
    while (1) {
      while_continue___10: /* CIL Label */ ;
#line 436
      if (! (j < 64)) {
#line 436
        goto while_break___10;
      }
#line 437
      if ((int )init_str[j] != 48) {
        {
#line 438
        printf((char const   */* __restrict  */)" init 0x%02X \"%s\"\n", i, init_str);
        }
#line 439
        goto while_break___10;
      }
#line 436
      j ++;
    }
    while_break___10: /* CIL Label */ ;
    }
#line 423
    i ++;
  }
  while_break___7: /* CIL Label */ ;
  }
#line 443
  return;
}
}
#line 445 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int is_empty(uint8_t const   *d , int l ) 
{ 


  {
  {
#line 447
  while (1) {
    while_continue: /* CIL Label */ ;
#line 447
    l --;
#line 447
    if (! (l >= 0)) {
#line 447
      goto while_break;
    }
#line 448
    if (*(d + l)) {
#line 448
      return (0);
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 449
  return (1);
}
}
#line 452 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int count_bits(uint8_t const   *d , int l ) 
{ 
  int bits ;

  {
#line 454
  bits = 0;
  {
#line 455
  while (1) {
    while_continue: /* CIL Label */ ;
#line 455
    l --;
#line 455
    if (! (l >= 0)) {
#line 455
      goto while_break;
    }
#line 456
    if ((int const   )*(d + l) & 1) {
#line 456
      bits ++;
    }
#line 457
    if ((int const   )*(d + l) & 2) {
#line 457
      bits ++;
    }
#line 458
    if ((int const   )*(d + l) & 4) {
#line 458
      bits ++;
    }
#line 459
    if ((int const   )*(d + l) & 8) {
#line 459
      bits ++;
    }
#line 460
    if ((int const   )*(d + l) & 16) {
#line 460
      bits ++;
    }
#line 461
    if ((int const   )*(d + l) & 32) {
#line 461
      bits ++;
    }
#line 462
    if ((int const   )*(d + l) & 64) {
#line 462
      bits ++;
    }
#line 463
    if ((int const   )*(d + l) & 128) {
#line 463
      bits ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 465
  return (bits);
}
}
#line 468 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int frame_get_bit(uint8_t const   *frame_d , int bit ) 
{ 
  uint8_t v ;

  {
#line 470
  v = (uint8_t )(1 << (7 - bit % 8));
#line 471
  return (((int const   )*(frame_d + ((bit / 16) * 2 + ! ((bit / 8) % 2))) & (int const   )v) != 0);
}
}
#line 474 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void frame_clear_bit(uint8_t *frame_d , int bit ) 
{ 
  uint8_t v ;

  {
#line 476
  v = (uint8_t )(1 << (7 - bit % 8));
#line 477
  *(frame_d + ((bit / 16) * 2 + ! ((bit / 8) % 2))) = (uint8_t )((int )*(frame_d + ((bit / 16) * 2 + ! ((bit / 8) % 2))) & ~ ((int )v));
#line 478
  return;
}
}
#line 480 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void frame_set_bit(uint8_t *frame_d , int bit ) 
{ 
  uint8_t v ;

  {
#line 482
  v = (uint8_t )(1 << (7 - bit % 8));
#line 483
  *(frame_d + ((bit / 16) * 2 + ! ((bit / 8) % 2))) = (uint8_t )((int )*(frame_d + ((bit / 16) * 2 + ! ((bit / 8) % 2))) | (int )v);
#line 484
  return;
}
}
#line 487 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int frame_get_pinword(void const   *bits ) 
{ 
  int byte0 ;
  int byte1 ;

  {
#line 490
  byte0 = (int )*((uint8_t *)bits + 0);
#line 491
  byte1 = (int )*((uint8_t *)bits + 1);
#line 492
  return ((byte0 << 8) | byte1);
}
}
#line 495 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void frame_set_pinword(void *bits , int v ) 
{ 


  {
#line 497
  *((uint8_t *)bits + 0) = (uint8_t )(v >> 8);
#line 498
  *((uint8_t *)bits + 1) = (uint8_t )(v & 255);
#line 499
  return;
}
}
#line 501 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
uint8_t frame_get_u8(uint8_t const   *frame_d ) 
{ 
  uint8_t v ;
  int i ;

  {
#line 503
  v = (uint8_t )0;
#line 505
  i = 0;
  {
#line 505
  while (1) {
    while_continue: /* CIL Label */ ;
#line 505
    if (! (i < 8)) {
#line 505
      goto while_break;
    }
#line 506
    if ((int const   )*frame_d & (int const   )(1 << i)) {
#line 506
      v = (uint8_t )((int )v | (1 << (7 - i)));
    }
#line 505
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 507
  return (v);
}
}
#line 511 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
uint16_t frame_get_u16(uint8_t const   *frame_d ) 
{ 
  uint16_t high_b ;
  uint16_t low_b ;
  uint8_t tmp ;
  uint8_t tmp___0 ;

  {
  {
#line 514
  tmp = frame_get_u8(frame_d);
#line 514
  high_b = (uint16_t )tmp;
#line 515
  tmp___0 = frame_get_u8(frame_d + 1);
#line 515
  low_b = (uint16_t )tmp___0;
  }
#line 516
  return ((uint16_t )(((int )high_b << 8) | (int )low_b));
}
}
#line 519 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
uint32_t frame_get_u32(uint8_t const   *frame_d ) 
{ 
  uint32_t high_w ;
  uint32_t low_w ;
  uint16_t tmp ;
  uint16_t tmp___0 ;

  {
  {
#line 522
  tmp = frame_get_u16(frame_d);
#line 522
  low_w = (uint32_t )tmp;
#line 523
  tmp___0 = frame_get_u16(frame_d + 2);
#line 523
  high_w = (uint32_t )tmp___0;
  }
#line 524
  return ((high_w << 16) | low_w);
}
}
#line 527 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
uint64_t frame_get_u64(uint8_t const   *frame_d ) 
{ 
  uint64_t high_w ;
  uint64_t low_w ;
  uint32_t tmp ;
  uint32_t tmp___0 ;

  {
  {
#line 530
  tmp = frame_get_u32(frame_d);
#line 530
  low_w = (uint64_t )tmp;
#line 531
  tmp___0 = frame_get_u32(frame_d + 4);
#line 531
  high_w = (uint64_t )tmp___0;
  }
#line 532
  return ((high_w << 32) | low_w);
}
}
#line 535 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void frame_set_u8(uint8_t *frame_d , uint8_t v ) 
{ 
  int i ;

  {
#line 538
  i = 0;
  {
#line 538
  while (1) {
    while_continue: /* CIL Label */ ;
#line 538
    if (! (i < 8)) {
#line 538
      goto while_break;
    }
#line 539
    if ((int )v & (1 << (7 - i))) {
#line 540
      *frame_d = (uint8_t )((int )*frame_d | (1 << i));
    } else {
#line 542
      *frame_d = (uint8_t )((int )*frame_d & ~ (1 << i));
    }
#line 538
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 544
  return;
}
}
#line 546 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void frame_set_u16(uint8_t *frame_d , uint16_t v ) 
{ 
  uint16_t high_b ;
  uint16_t low_b ;

  {
  {
#line 549
  high_b = (uint16_t )((int )v >> 8);
#line 550
  low_b = (uint16_t )((int )v & 255);
#line 551
  frame_set_u8(frame_d, (uint8_t )high_b);
#line 552
  frame_set_u8(frame_d + 1, (uint8_t )low_b);
  }
#line 553
  return;
}
}
#line 555 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void frame_set_u32(uint8_t *frame_d , uint32_t v ) 
{ 
  uint32_t high_w ;
  uint32_t low_w ;

  {
  {
#line 558
  high_w = v >> 16;
#line 559
  low_w = v & 65535U;
#line 560
  frame_set_u16(frame_d, (uint16_t )low_w);
#line 561
  frame_set_u16(frame_d + 2, (uint16_t )high_w);
  }
#line 562
  return;
}
}
#line 564 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void frame_set_u64(uint8_t *frame_d , uint64_t v ) 
{ 
  uint32_t high_w ;
  uint32_t low_w ;

  {
  {
#line 567
  low_w = (uint32_t )(v & 4294967295UL);
#line 568
  high_w = (uint32_t )(v >> 32);
#line 569
  frame_set_u32(frame_d, low_w);
#line 570
  frame_set_u32(frame_d + 4, high_w);
  }
#line 571
  return;
}
}
#line 573 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
uint64_t frame_get_lut64(uint8_t const   *two_minors , int v32 ) 
{ 
  int off_in_frame ;
  int i ;
  uint32_t m0 ;
  uint32_t m1 ;
  uint64_t lut64 ;

  {
#line 579
  off_in_frame = v32 * 4;
#line 580
  if (off_in_frame >= 64) {
#line 581
    off_in_frame += 2;
  }
  {
#line 583
  m0 = frame_get_u32(two_minors + off_in_frame);
#line 584
  m1 = frame_get_u32(two_minors + (130 + off_in_frame));
#line 585
  lut64 = (uint64_t )0;
#line 586
  i = 0;
  }
  {
#line 586
  while (1) {
    while_continue: /* CIL Label */ ;
#line 586
    if (! (i < 32)) {
#line 586
      goto while_break;
    }
#line 587
    if (m0 & (unsigned int )(1 << i)) {
#line 587
      lut64 = (uint64_t )((unsigned long long )lut64 | (1ULL << 2 * i));
    }
#line 588
    if (m1 & (unsigned int )(1 << i)) {
#line 588
      lut64 = (uint64_t )((unsigned long long )lut64 | (1ULL << (2 * i + 1)));
    }
#line 586
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 590
  return (lut64);
}
}
#line 593 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void frame_set_lut64(uint8_t *two_minors , int v32 , uint64_t v ) 
{ 
  int off_in_frame ;
  int i ;
  uint32_t m0 ;
  uint32_t m1 ;

  {
#line 598
  m0 = (uint32_t )0;
#line 599
  m1 = (uint32_t )0;
#line 600
  i = 0;
  {
#line 600
  while (1) {
    while_continue: /* CIL Label */ ;
#line 600
    if (! (i < 64)) {
#line 600
      goto while_break;
    }
#line 601
    if ((unsigned long long )v & (1ULL << i)) {
#line 602
      if (i % 2) {
#line 603
        m1 |= (unsigned int )(1 << i / 2);
      } else {
#line 605
        m0 |= (unsigned int )(1 << i / 2);
      }
    }
#line 600
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 608
  off_in_frame = v32 * 4;
#line 609
  if (off_in_frame >= 64) {
#line 610
    off_in_frame += 2;
  }
  {
#line 611
  frame_set_u32(two_minors + off_in_frame, m0);
#line 612
  frame_set_u32(two_minors + (130 + off_in_frame), m1);
  }
#line 613
  return;
}
}
#line 616 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
static int xc6_bit2pin(int bit ) 
{ 
  int pin ;

  {
#line 618
  pin = bit % 16;
#line 619
  if (pin >= 8) {
#line 619
    return (15 - (pin - 8));
  }
#line 620
  return (7 - pin);
}
}
#line 623 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int printf_frames(uint8_t const   *bits , int max_frames , int row , int major , int minor ,
                  int print_empty , int no_clock ) 
{ 
  int i ;
  int i_without_clk ;
  char prefix___0[128] ;
  char suffix[128] ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;

  {
#line 629
  if (row < 0) {
    {
#line 630
    tmp = abs(row);
#line 630
    sprintf((char */* __restrict  */)(prefix___0), (char const   */* __restrict  */)"f%i ",
            tmp);
    }
  } else {
    {
#line 632
    sprintf((char */* __restrict  */)(prefix___0), (char const   */* __restrict  */)"r%i ma%i mi%i ",
            row, major, minor);
    }
  }
  {
#line 634
  tmp___1 = is_empty(bits, 130);
  }
#line 634
  if (tmp___1) {
#line 635
    i = 1;
    {
#line 635
    while (1) {
      while_continue: /* CIL Label */ ;
#line 635
      if (! (i < max_frames)) {
#line 635
        goto while_break;
      }
      {
#line 636
      tmp___0 = is_empty(bits + i * 130, 130);
      }
#line 636
      if (! tmp___0) {
#line 637
        goto while_break;
      }
#line 635
      i ++;
    }
    while_break: /* CIL Label */ ;
    }
#line 639
    if (print_empty) {
#line 640
      if (i > 1) {
        {
#line 641
        printf((char const   */* __restrict  */)"%s- *%i\n", prefix___0, i);
        }
      } else {
        {
#line 643
        printf((char const   */* __restrict  */)"%s-\n", prefix___0);
        }
      }
    }
#line 645
    return (i);
  }
  {
#line 649
  tmp___4 = count_bits(bits, 130);
  }
#line 649
  if (tmp___4 <= 128) {
#line 650
    i = 0;
    {
#line 650
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 650
      if (! (i < 1040)) {
#line 650
        goto while_break___0;
      }
      {
#line 651
      tmp___2 = frame_get_bit(bits, i);
      }
#line 651
      if (! tmp___2) {
#line 651
        goto __Cont;
      }
#line 652
      if (i >= 512) {
#line 652
        if (i < 528) {
#line 653
          if (! no_clock) {
            {
#line 654
            printf((char const   */* __restrict  */)"%sbit %i\n", prefix___0, i);
            }
          }
#line 655
          goto __Cont;
        }
      }
#line 657
      i_without_clk = i;
#line 658
      if (i_without_clk >= 528) {
#line 659
        i_without_clk -= 16;
      }
      {
#line 660
      tmp___3 = xc6_bit2pin(i_without_clk);
#line 660
      snprintf((char */* __restrict  */)(suffix), sizeof(suffix), (char const   */* __restrict  */)"64*%i+%i 256*%i+%i pin %i",
               i_without_clk / 64, i_without_clk % 64, i_without_clk / 256, i_without_clk % 256,
               tmp___3);
#line 664
      printf((char const   */* __restrict  */)"%sbit %i %s\n", prefix___0, i, suffix);
      }
      __Cont: /* CIL Label */ 
#line 650
      i ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 666
    return (1);
  }
  {
#line 668
  printf((char const   */* __restrict  */)"%shex\n", prefix___0);
#line 669
  printf((char const   */* __restrict  */)"{\n");
#line 670
  hexdump(1, bits, 130);
#line 671
  printf((char const   */* __restrict  */)"}\n");
  }
#line 672
  return (1);
}
}
#line 675 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void printf_clock(uint8_t const   *frame , int row , int major , int minor ) 
{ 
  int i ;
  int tmp ;
  int tmp___0 ;

  {
#line 678
  i = 0;
  {
#line 678
  while (1) {
    while_continue: /* CIL Label */ ;
#line 678
    if (! (i < 16)) {
#line 678
      goto while_break;
    }
    {
#line 679
    tmp___0 = frame_get_bit(frame, 512 + i);
    }
#line 679
    if (tmp___0) {
      {
#line 680
      tmp = xc6_bit2pin(i);
#line 680
      printf((char const   */* __restrict  */)"r%i ma%i mi%i clock %i pin %i\n", row,
             major, minor, i, tmp);
      }
    }
#line 678
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 683
  return;
}
}
#line 685 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int clb_empty(uint8_t *maj_bits , int idx ) 
{ 
  int byte_off ;
  int i ;
  int minor ;
  int tmp ;

  {
#line 689
  byte_off = idx * 8;
#line 690
  if (idx >= 8) {
#line 690
    byte_off += 2;
  }
#line 692
  i = 0;
  {
#line 692
  while (1) {
    while_continue: /* CIL Label */ ;
#line 692
    if (! (i < 16)) {
#line 692
      goto while_break;
    }
#line 693
    minor = 20;
    {
#line 693
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 693
      if (! (minor < 31)) {
#line 693
        goto while_break___0;
      }
      {
#line 694
      tmp = is_empty((uint8_t const   *)(maj_bits + (minor * 130 + byte_off)), 8);
      }
#line 694
      if (! tmp) {
#line 695
        return (0);
      }
#line 693
      minor ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 692
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 698
  return (1);
}
}
#line 701 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void printf_extrabits(uint8_t const   *maj_bits , int start_minor , int num_minors ,
                      int start_bit , int num_bits , int row , int major ) 
{ 
  int minor ;
  int bit ;
  int bit_no_clk ;
  int tmp ;

  {
#line 706
  minor = start_minor;
  {
#line 706
  while (1) {
    while_continue: /* CIL Label */ ;
#line 706
    if (! (minor < start_minor + num_minors)) {
#line 706
      goto while_break;
    }
#line 707
    bit = start_bit;
    {
#line 707
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 707
      if (! (bit < start_bit + num_bits)) {
#line 707
        goto while_break___0;
      }
      {
#line 708
      tmp = frame_get_bit(maj_bits + minor * 130, bit);
      }
#line 708
      if (tmp) {
#line 709
        bit_no_clk = bit;
#line 710
        if (bit_no_clk >= 528) {
#line 711
          bit_no_clk -= 16;
        }
        {
#line 712
        printf((char const   */* __restrict  */)"r%i ma%i mi%i bit %i 64*%i+%i 256*%i+%i\n",
               row, major, minor, bit, bit_no_clk / 64, bit_no_clk % 64, bit_no_clk / 256,
               bit_no_clk % 256);
        }
      }
#line 707
      bit ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 706
    minor ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 719
  return;
}
}
#line 721 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void write_lut64(uint8_t *two_minors , int off_in_frame , uint64_t u64 ) 
{ 
  int i ;

  {
#line 725
  i = 0;
  {
#line 725
  while (1) {
    while_continue: /* CIL Label */ ;
#line 725
    if (! (i < 16)) {
#line 725
      goto while_break;
    }
#line 726
    if ((long long )u64 & (1LL << i * 4)) {
      {
#line 727
      frame_set_bit(two_minors, off_in_frame + i * 2);
      }
    }
#line 728
    if ((long long )u64 & (1LL << (i * 4 + 1))) {
      {
#line 729
      frame_set_bit(two_minors, (off_in_frame + i * 2) + 1);
      }
    }
#line 730
    if ((long long )u64 & (1LL << (i * 4 + 2))) {
      {
#line 731
      frame_set_bit(two_minors + 130, off_in_frame + i * 2);
      }
    }
#line 732
    if ((long long )u64 & (1LL << (i * 4 + 3))) {
      {
#line 733
      frame_set_bit(two_minors + 130, (off_in_frame + i * 2) + 1);
      }
    }
#line 725
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 735
  return;
}
}
#line 737 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int get_vm_mb(void) 
{ 
  FILE *statusf ;
  FILE *tmp ;
  char line[1024] ;
  int vm_size ;
  int tmp___0 ;
  char *tmp___1 ;

  {
  {
#line 739
  tmp = fopen((char const   */* __restrict  */)"/proc/self/status", (char const   */* __restrict  */)"r");
#line 739
  statusf = tmp;
#line 741
  vm_size = 0;
  }
  {
#line 742
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 742
    tmp___1 = fgets((char */* __restrict  */)(line), (int )sizeof(line), (FILE */* __restrict  */)statusf);
    }
#line 742
    if (! tmp___1) {
#line 742
      goto while_break;
    }
    {
#line 743
    tmp___0 = sscanf((char const   */* __restrict  */)(line), (char const   */* __restrict  */)"VmSize: %i kB",
                     & vm_size);
    }
#line 743
    if (tmp___0 == 1) {
#line 744
      goto while_break;
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 746
  fclose(statusf);
  }
#line 747
  if (! vm_size) {
#line 747
    return (0);
  }
#line 748
  return ((vm_size + 1023) / 1024);
}
}
#line 751 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int get_random(void) 
{ 
  int random_f ;
  int random_num ;

  {
  {
#line 754
  random_f = open("/dev/urandom", 0);
#line 755
  read(random_f, (void *)(& random_num), sizeof(random_num));
#line 756
  close(random_f);
  }
#line 757
  return (random_num);
}
}
#line 760 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int compare_with_number(char const   *a , char const   *b ) 
{ 
  int i ;
  int a_i ;
  int b_i ;
  int non_numeric_result ;
  int a_num ;
  int b_num ;
  int tmp ;
  long tmp___0 ;
  long tmp___1 ;

  {
#line 764
  i = 0;
  {
#line 764
  while (1) {
    while_continue: /* CIL Label */ ;
#line 764
    if (*(a + i)) {
#line 764
      if (! ((int const   )*(a + i) == (int const   )*(b + i))) {
#line 764
        goto while_break;
      }
    } else {
#line 764
      goto while_break;
    }
#line 764
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 765
  if ((int const   )*(a + i) == (int const   )*(b + i)) {
#line 766
    if (*(a + i)) {
      {
#line 766
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Internal error in line %i\n",
              766);
      }
    }
#line 767
    return (0);
  }
#line 769
  non_numeric_result = (int )((int const   )*(a + i) - (int const   )*(b + i));
  {
#line 772
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 772
    if (i) {
#line 772
      if ((int const   )*(a + (i - 1)) >= 48) {
#line 772
        if (! ((int const   )*(a + (i - 1)) <= 57)) {
#line 772
          goto while_break___0;
        }
      } else {
#line 772
        goto while_break___0;
      }
    } else {
#line 772
      goto while_break___0;
    }
#line 773
    i --;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 776
  a_i = i;
  {
#line 776
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 776
    if ((int const   )*(a + a_i) >= 48) {
#line 776
      if (! ((int const   )*(a + a_i) <= 57)) {
#line 776
        goto while_break___1;
      }
    } else {
#line 776
      goto while_break___1;
    }
#line 776
    a_i ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 777
  b_i = i;
  {
#line 777
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 777
    if ((int const   )*(b + b_i) >= 48) {
#line 777
      if (! ((int const   )*(b + b_i) <= 57)) {
#line 777
        goto while_break___2;
      }
    } else {
#line 777
      goto while_break___2;
    }
#line 777
    b_i ++;
  }
  while_break___2: /* CIL Label */ ;
  }
#line 781
  if (a_i <= i) {
#line 783
    return (non_numeric_result);
  } else
#line 781
  if (b_i <= i) {
#line 783
    return (non_numeric_result);
  } else {
    {
#line 781
    tmp = strcmp(a + a_i, b + b_i);
    }
#line 781
    if (tmp) {
#line 783
      return (non_numeric_result);
    }
  }
  {
#line 785
  tmp___0 = strtol((char const   */* __restrict  */)(a + i), (char **/* __restrict  */)0,
                   10);
#line 785
  a_num = (int )tmp___0;
#line 786
  tmp___1 = strtol((char const   */* __restrict  */)(b + i), (char **/* __restrict  */)0,
                   10);
#line 786
  b_num = (int )tmp___1;
  }
#line 787
  return (a_num - b_num);
}
}
#line 790 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void next_word(char const   *s___8 , int start , int *beg , int *end ) 
{ 
  int i ;

  {
#line 792
  i = start;
  {
#line 793
  while (1) {
    while_continue: /* CIL Label */ ;
#line 793
    if (! ((int const   )*(s___8 + i) == 32)) {
#line 793
      if (! ((int const   )*(s___8 + i) == 9)) {
#line 793
        if (! ((int const   )*(s___8 + i) == 10)) {
#line 793
          goto while_break;
        }
      }
    }
#line 793
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 794
  *beg = i;
  {
#line 795
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 795
    if ((int const   )*(s___8 + i) != 32) {
#line 795
      if ((int const   )*(s___8 + i) != 9) {
#line 795
        if ((int const   )*(s___8 + i) != 10) {
#line 795
          if (! *(s___8 + i)) {
#line 795
            goto while_break___0;
          }
        } else {
#line 795
          goto while_break___0;
        }
      } else {
#line 795
        goto while_break___0;
      }
    } else {
#line 795
      goto while_break___0;
    }
#line 795
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 796
  *end = i;
#line 797
  return;
}
}
#line 799 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int str_cmp(char const   *a , int a_len , char const   *b , int b_len ) 
{ 
  int i ;

  {
#line 801
  i = 0;
#line 803
  if (a_len == -1) {
#line 804
    a_len = 0;
    {
#line 805
    while (1) {
      while_continue: /* CIL Label */ ;
#line 805
      if (! *(a + a_len)) {
#line 805
        goto while_break;
      }
#line 805
      a_len ++;
    }
    while_break: /* CIL Label */ ;
    }
  }
#line 807
  if (b_len == -1) {
#line 808
    b_len = 0;
    {
#line 809
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 809
      if (! *(b + b_len)) {
#line 809
        goto while_break___0;
      }
#line 809
      b_len ++;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 811
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 812
    if (i >= a_len) {
#line 813
      if (i >= b_len) {
#line 814
        return (0);
      }
#line 815
      return (-1);
    }
#line 817
    if (i >= b_len) {
#line 818
      if (i >= a_len) {
#line 819
        return (0);
      }
#line 820
      return (1);
    }
#line 822
    if ((int const   )*(a + i) != (int const   )*(b + i)) {
#line 823
      return ((int )((int const   )*(a + i) - (int const   )*(b + i)));
    }
#line 824
    i ++;
  }
  while_break___1: /* CIL Label */ ;
  }
}
}
#line 828 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int all_digits(char const   *a , int len ) 
{ 
  int i ;

  {
#line 832
  if (! len) {
#line 832
    return (0);
  }
#line 833
  i = 0;
  {
#line 833
  while (1) {
    while_continue: /* CIL Label */ ;
#line 833
    if (! (i < len)) {
#line 833
      goto while_break;
    }
#line 834
    if ((int const   )*(a + i) < 48) {
#line 835
      return (0);
    } else
#line 834
    if ((int const   )*(a + i) > 57) {
#line 835
      return (0);
    }
#line 833
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 837
  return (1);
}
}
#line 840 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int to_i(char const   *s___8 , int len ) 
{ 
  int num ;
  int base ;

  {
#line 843
  base = 1;
#line 843
  num = 0;
  {
#line 843
  while (1) {
    while_continue: /* CIL Label */ ;
#line 843
    if (! len) {
#line 843
      goto while_break;
    }
#line 843
    len --;
#line 843
    num += base * (int )((int const   )*(s___8 + len) - 48);
#line 843
    base *= 10;
  }
  while_break: /* CIL Label */ ;
  }
#line 844
  return (num);
}
}
#line 847 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int mod4_calc(int a , int b ) 
{ 


  {
#line 849
  return ((int )((unsigned int )(a + b) % 4U));
}
}
#line 852 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int all_zero(void const   *d , int num_bytes ) 
{ 
  int i ;

  {
#line 855
  i = 0;
  {
#line 855
  while (1) {
    while_continue: /* CIL Label */ ;
#line 855
    if (! (i < num_bytes)) {
#line 855
      goto while_break;
    }
#line 856
    if (*((uint8_t *)d + i)) {
#line 856
      return (0);
    }
#line 855
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 857
  return (1);
}
}
#line 860 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void printf_wrap(FILE *f , char *line , int prefix_len , char const   *fmt  , ...) 
{ 
  va_list list ;
  int i ;
  size_t tmp ;

  {
  {
#line 866
  __builtin_va_start(list, fmt);
#line 867
  tmp = strlen((char const   *)line);
#line 867
  i = (int )tmp;
  }
#line 868
  if (i >= 80) {
    {
#line 869
    *(line + i) = (char )'\n';
#line 870
    *(line + (i + 1)) = (char)0;
#line 871
    fprintf((FILE */* __restrict  */)f, (char const   */* __restrict  */)"%s", line);
#line 872
    *(line + prefix_len) = (char)0;
#line 873
    i = prefix_len;
    }
  }
  {
#line 875
  *(line + i) = (char )' ';
#line 876
  vsnprintf((char */* __restrict  */)(line + (i + 1)), (size_t )256, (char const   */* __restrict  */)fmt,
            list);
#line 877
  __builtin_va_end(list);
  }
#line 878
  return;
}
}
#line 881 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
uint32_t hash_djb2(unsigned char const   *str___1 ) 
{ 
  uint32_t hash ;
  int c ;
  unsigned char const   *tmp ;

  {
#line 883
  hash = (uint32_t )5381;
  {
#line 886
  while (1) {
    while_continue: /* CIL Label */ ;
#line 886
    tmp = str___1;
#line 886
    str___1 ++;
#line 886
    c = (int )*tmp;
#line 886
    if (! (c != 0)) {
#line 886
      goto while_break;
    }
#line 887
    hash = ((hash << 5) + hash) + (uint32_t )c;
  }
  while_break: /* CIL Label */ ;
  }
#line 888
  return (hash);
}
}
#line 906 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
char const   *strarray_lookup(struct hashed_strarray *array , int idx ) 
{ 
  int bin ;
  int offset ;

  {
#line 910
  if (! array->index_to_bin) {
#line 911
    return ((char const   *)0);
  } else
#line 910
  if (! array->bin_offsets) {
#line 911
    return ((char const   *)0);
  } else
#line 910
  if (idx == 0) {
#line 911
    return ((char const   *)0);
  }
#line 913
  bin = (int )*(array->index_to_bin + (idx - 1));
#line 914
  offset = (int )*(array->bin_offsets + (idx - 1));
#line 918
  if (! bin) {
#line 918
    if (! offset) {
#line 918
      return ((char const   *)0);
    }
  }
#line 920
  if (! *(array->bin_strings + bin)) {
    {
#line 923
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Internal error.\n");
    }
#line 924
    return ((char const   *)0);
  } else
#line 920
  if (offset >= *(array->bin_len + bin)) {
    {
#line 923
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Internal error.\n");
    }
#line 924
    return ((char const   *)0);
  } else
#line 920
  if (offset < 6) {
    {
#line 923
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Internal error.\n");
    }
#line 924
    return ((char const   *)0);
  }
#line 927
  return ((char const   *)(*(array->bin_strings + bin) + offset));
}
}
#line 930 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int strarray_find(struct hashed_strarray *array , char const   *str___1 ) 
{ 
  int bin ;
  int search_off ;
  int i ;
  uint32_t hash ;
  int tmp ;

  {
  {
#line 935
  hash = hash_djb2((unsigned char const   *)str___1);
#line 936
  bin = (int )(hash % (unsigned int )array->num_bins);
  }
#line 938
  if (*(array->bin_strings + bin)) {
#line 939
    search_off = 6;
    {
#line 940
    while (1) {
      while_continue: /* CIL Label */ ;
#line 940
      if (! (search_off < *(array->bin_len + bin))) {
#line 940
        goto while_break;
      }
      {
#line 941
      tmp = strcmp((char const   *)(*(array->bin_strings + bin) + search_off), str___1);
      }
#line 941
      if (! tmp) {
#line 942
        i = (int )*((uint32_t *)(*(array->bin_strings + bin) + (search_off - 6)));
#line 943
        if (! i) {
          {
#line 944
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Internal error - index 0.\n");
          }
#line 945
          return (0);
        }
#line 947
        return (i + 1);
      }
#line 949
      search_off += (int )*((uint16_t *)(*(array->bin_strings + bin) + (search_off - 2)));
    }
    while_break: /* CIL Label */ ;
    }
  }
#line 952
  return (0);
}
}
#line 955
int s_stash_at_bin(struct hashed_strarray *array , char const   *str___1 , int idx ,
                   int bin ) ;
#line 957 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int strarray_add(struct hashed_strarray *array , char const   *str___1 , int *idx ) 
{ 
  int bin ;
  int i ;
  int free_index ;
  int rc ;
  int start_index ;
  unsigned long hash ;
  uint32_t tmp ;
  int cur_i ;

  {
  {
#line 962
  *idx = strarray_find(array, str___1);
  }
#line 963
  if (*idx != 0) {
#line 963
    return (0);
  }
  {
#line 965
  tmp = hash_djb2((unsigned char const   *)str___1);
#line 965
  hash = (unsigned long )tmp;
#line 968
  start_index = (int )(hash % (unsigned long )array->highest_index);
#line 969
  i = 0;
  }
  {
#line 969
  while (1) {
    while_continue: /* CIL Label */ ;
#line 969
    if (! (i < array->highest_index)) {
#line 969
      goto while_break;
    }
#line 970
    cur_i = (start_index + i) % array->highest_index;
#line 971
    if (! cur_i) {
#line 972
      goto __Cont;
    }
#line 973
    if (! *(array->bin_offsets + cur_i)) {
#line 974
      goto while_break;
    }
    __Cont: /* CIL Label */ 
#line 969
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 976
  if (i >= array->highest_index) {
    {
#line 977
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"All array indices full.\n");
    }
#line 978
    return (-1);
  }
  {
#line 980
  free_index = (start_index + i) % array->highest_index;
#line 981
  bin = (int )(hash % (unsigned long )array->num_bins);
#line 982
  rc = s_stash_at_bin(array, str___1, free_index, bin);
  }
#line 983
  if (rc) {
#line 983
    return (rc);
  }
#line 984
  *idx = free_index + 1;
#line 985
  return (0);
}
}
#line 988 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int s_stash_at_bin(struct hashed_strarray *array , char const   *str___1 , int idx ,
                   int bin ) 
{ 
  int str_len ;
  size_t tmp ;
  int new_alloclen ;
  void *new_ptr ;

  {
  {
#line 990
  tmp = strlen(str___1);
#line 990
  str_len = (int )tmp;
  }
#line 992
  if (! (*(array->bin_len + bin) % 32768)) {
#line 992
    goto _L;
  } else
#line 992
  if (((*(array->bin_len + bin) % 32768 + 6) + str_len) + 1 > 32768) {
    _L: /* CIL Label */ 
    {
#line 997
    new_alloclen = ((((*(array->bin_len + bin) + 6) + str_len) + 1) / 32768 + 1) * 32768;
#line 1000
    new_ptr = realloc((void *)*(array->bin_strings + bin), (size_t )new_alloclen);
    }
#line 1001
    if (! new_ptr) {
      {
#line 1002
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Out of memory.\n");
      }
#line 1003
      return (-1);
    }
#line 1005
    if (new_alloclen > *(array->bin_len + bin)) {
      {
#line 1006
      memset(new_ptr + *(array->bin_len + bin), 0, (size_t )(new_alloclen - *(array->bin_len + bin)));
      }
    }
#line 1007
    *(array->bin_strings + bin) = (char *)new_ptr;
  }
  {
#line 1010
  *((uint32_t *)(*(array->bin_strings + bin) + *(array->bin_len + bin))) = (uint32_t )idx;
#line 1011
  *((uint16_t *)(*(array->bin_strings + bin) + (*(array->bin_len + bin) + 4))) = (uint16_t )((6 + str_len) + 1);
#line 1012
  strcpy((char */* __restrict  */)(*(array->bin_strings + bin) + (*(array->bin_len + bin) + 6)),
         (char const   */* __restrict  */)str___1);
#line 1013
  *(array->index_to_bin + idx) = (uint16_t )bin;
#line 1014
  *(array->bin_offsets + idx) = (uint32_t )(*(array->bin_len + bin) + 6);
#line 1015
  *(array->bin_len + bin) += (6 + str_len) + 1;
  }
#line 1016
  return (0);
}
}
#line 1019 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int strarray_stash(struct hashed_strarray *array , char const   *str___1 , int idx ) 
{ 
  int tmp ;

  {
  {
#line 1023
  tmp = s_stash_at_bin(array, str___1, idx - 1, idx % array->num_bins);
  }
#line 1023
  return (tmp);
}
}
#line 1026 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int strarray_used_slots(struct hashed_strarray *array ) 
{ 
  int i ;
  int num_used_slots ;

  {
#line 1029
  num_used_slots = 0;
#line 1030
  if (! array->bin_offsets) {
#line 1030
    return (0);
  }
#line 1031
  i = 0;
  {
#line 1031
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1031
    if (! (i < array->highest_index)) {
#line 1031
      goto while_break;
    }
#line 1032
    if (*(array->bin_offsets + i)) {
#line 1033
      num_used_slots ++;
    }
#line 1031
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1035
  return (num_used_slots);
}
}
#line 1038 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int strarray_init(struct hashed_strarray *array , int highest_index ) 
{ 
  void *tmp ;
  void *tmp___0 ;
  void *tmp___1 ;
  void *tmp___2 ;

  {
  {
#line 1040
  memset((void *)array, 0, sizeof(*array));
#line 1041
  array->highest_index = highest_index;
#line 1042
  array->num_bins = highest_index / 64;
#line 1044
  tmp = calloc((size_t )array->num_bins, sizeof(*(array->bin_strings)));
#line 1044
  array->bin_strings = (char **)tmp;
#line 1045
  tmp___0 = calloc((size_t )array->num_bins, sizeof(*(array->bin_len)));
#line 1045
  array->bin_len = (int *)tmp___0;
#line 1046
  tmp___1 = calloc((size_t )array->highest_index, sizeof(*(array->bin_offsets)));
#line 1046
  array->bin_offsets = (uint32_t *)tmp___1;
#line 1047
  tmp___2 = calloc((size_t )array->highest_index, sizeof(*(array->index_to_bin)));
#line 1047
  array->index_to_bin = (uint16_t *)tmp___2;
  }
#line 1049
  if (! array->bin_strings) {
#line 1049
    goto _L;
  } else
#line 1049
  if (! array->bin_len) {
#line 1049
    goto _L;
  } else
#line 1049
  if (! array->bin_offsets) {
#line 1049
    goto _L;
  } else
#line 1049
  if (! array->index_to_bin) {
    _L: /* CIL Label */ 
    {
#line 1051
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Out of memory in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c",
            1051);
#line 1052
    free((void *)array->bin_strings);
#line 1053
    free((void *)array->bin_len);
#line 1054
    free((void *)array->bin_offsets);
#line 1055
    free((void *)array->index_to_bin);
    }
#line 1056
    return (-1);
  }
#line 1058
  return (0);
}
}
#line 1061 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
void strarray_free(struct hashed_strarray *array ) 
{ 
  int i ;

  {
#line 1064
  i = 0;
  {
#line 1064
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1064
    if (! ((unsigned long )i < sizeof(array->bin_strings) / sizeof(*(array->bin_strings + 0)))) {
#line 1064
      goto while_break;
    }
    {
#line 1066
    free((void *)*(array->bin_strings + i));
#line 1067
    *(array->bin_strings + i) = (char *)0;
#line 1064
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1069
  free((void *)array->bin_strings);
#line 1070
  array->bin_strings = (char **)0;
#line 1071
  free((void *)array->bin_len);
#line 1072
  array->bin_len = (int *)0;
#line 1073
  free((void *)array->bin_offsets);
#line 1074
  array->bin_offsets = (uint32_t *)0;
#line 1075
  free((void *)array->index_to_bin);
#line 1076
  array->index_to_bin = (uint16_t *)0;
  }
#line 1077
  return;
}
}
#line 1079 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int row_pos_to_y(int num_rows , int row , int pos ) 
{ 
  int y ;

  {
#line 1083
  if (row >= num_rows) {
    {
#line 1084
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c",
            1084);
    }
#line 1085
    return (-1);
  }
#line 1087
  y = 2;
#line 1088
  if (row < num_rows / 2) {
#line 1089
    y ++;
  }
#line 1090
  y += (num_rows - row) - 1;
#line 1091
  if (pos >= 8) {
#line 1092
    y ++;
  }
#line 1093
  return (y);
}
}
#line 1096 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int cmdline_help(int argc , char **argv ) 
{ 
  int i ;
  size_t tmp ;
  size_t tmp___0 ;
  int tmp___1 ;

  {
#line 1099
  i = 1;
  {
#line 1099
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1099
    if (! (i < argc)) {
#line 1099
      goto while_break;
    }
    {
#line 1100
    tmp___1 = strcmp((char const   *)*(argv + i), "--help");
    }
#line 1100
    if (! tmp___1) {
      {
#line 1101
      tmp = strlen((char const   *)*argv);
#line 1101
      tmp___0 = strlen((char const   *)*argv);
#line 1101
      printf((char const   */* __restrict  */)"\n%s floorplan\n\nUsage: %s [--part=xc6slx9]\n       %*s [--package=tqg144|ftg256]\n       %*s [--help]\n",
             *argv, *argv, (int )tmp___0, "", (int )tmp, "");
      }
#line 1109
      return (1);
    }
#line 1099
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1112
  return (0);
}
}
#line 1115 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int cmdline_part(int argc , char **argv ) 
{ 
  int i ;
  int tmp ;

  {
#line 1118
  i = 1;
  {
#line 1118
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1118
    if (! (i < argc)) {
#line 1118
      goto while_break;
    }
    {
#line 1119
    tmp = strcmp((char const   *)*(argv + i), "--part=xc6slx9");
    }
#line 1119
    if (! tmp) {
#line 1120
      return (67113107);
    }
#line 1118
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1122
  return (67113107);
}
}
#line 1125 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int cmdline_package(int argc , char **argv ) 
{ 
  int i ;
  int tmp ;
  int tmp___0 ;

  {
#line 1128
  i = 1;
  {
#line 1128
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1128
    if (! (i < argc)) {
#line 1128
      goto while_break;
    }
    {
#line 1129
    tmp = strcmp((char const   *)*(argv + i), "--package=tqg144");
    }
#line 1129
    if (! tmp) {
#line 1130
      return (0);
    }
    {
#line 1131
    tmp___0 = strcmp((char const   *)*(argv + i), "--package=ftg256");
    }
#line 1131
    if (! tmp___0) {
#line 1132
      return (1);
    }
#line 1128
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1134
  return (0);
}
}
#line 1140 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
static char buf___2[32][256]  ;
#line 1141 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
static int last_buf___4  =    0;
#line 1137 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
char const   *cmdline_strvar(int argc , char **argv , char const   *var ) 
{ 
  char scan_str[128] ;
  int i ;
  int next_buf ;
  int tmp ;

  {
  {
#line 1145
  next_buf = (last_buf___4 + 1) % 32;
#line 1146
  snprintf((char */* __restrict  */)(scan_str), sizeof(scan_str), (char const   */* __restrict  */)"-D%s=%%s",
           var);
#line 1147
  i = 1;
  }
  {
#line 1147
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1147
    if (! (i < argc)) {
#line 1147
      goto while_break;
    }
    {
#line 1148
    tmp = sscanf((char const   */* __restrict  */)*(argv + i), (char const   */* __restrict  */)(scan_str),
                 buf___2[next_buf]);
    }
#line 1148
    if (tmp == 1) {
#line 1149
      last_buf___4 = next_buf;
#line 1150
      return ((char const   *)(buf___2[last_buf___4]));
    }
#line 1147
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1153
  return ((char const   *)0);
}
}
#line 1156 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/helper.c"
int cmdline_intvar(int argc , char **argv , char const   *var ) 
{ 
  char buf___6[128] ;
  int i ;
  int out_int ;
  int tmp ;

  {
  {
#line 1161
  snprintf((char */* __restrict  */)(buf___6), sizeof(buf___6), (char const   */* __restrict  */)"-D%s=%%i",
           var);
#line 1162
  i = 1;
  }
  {
#line 1162
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1162
    if (! (i < argc)) {
#line 1162
      goto while_break;
    }
    {
#line 1163
    tmp = sscanf((char const   */* __restrict  */)*(argv + i), (char const   */* __restrict  */)(buf___6),
                 & out_int);
    }
#line 1163
    if (tmp == 1) {
#line 1164
      return (out_int);
    }
#line 1162
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1166
  return (0);
}
}
#line 96 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.h"
struct xc_die  const  *xc_die_info(int idcode ) ;
#line 98
int xc_die_center_major(struct xc_die  const  *die ) ;
#line 113
struct xc6_pkg_info  const  *xc6_pkg_info(enum xc6_pkg pkg ) ;
#line 212
int get_major_minors(int idcode , int major ) ;
#line 216
enum major_type get_major_type(int idcode , int major ) ;
#line 222
int get_rightside_major(int idcode ) ;
#line 223
int get_major_framestart(int idcode , int major ) ;
#line 224
int get_frames_per_row(int idcode ) ;
#line 226
int get_num_iobs(int idcode ) ;
#line 227
char const   *get_iob_sitename(int idcode , int idx ) ;
#line 229
int find_iob_sitename(int idcode , char const   *name ) ;
#line 231
int xc_num_rows(int idcode ) ;
#line 255
int get_xc6_routing_bitpos(struct xc6_routing_bitpos **bitpos , int *num_bitpos ) ;
#line 256
void free_xc6_routing_bitpos(struct xc6_routing_bitpos *bitpos ) ;
#line 279
void xc6_lut_bitmap(int lut_pos , int (*map)[64] , int num_bits ) ;
#line 11 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
char const   *iob_xc6slx9_sitenames[224]  = 
#line 11 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
  {      "P70",      "P69",      "P67",      "P66", 
        "P65",      "P64",      "P62",      "P61", 
        "P60",      "P59",      "P58",      "P57", 
        "UNB113",      "UNB114",      "UNB115",      "UNB116", 
        "UNB117",      "UNB118",      "P56",      "P55", 
        (char const   *)0,      (char const   *)0,      (char const   *)0,      (char const   *)0, 
        (char const   *)0,      (char const   *)0,      "P51",      "P50", 
        "UNB123",      "UNB124",      "UNB125",      "UNB126", 
        "UNB127",      "UNB128",      "UNB129",      "UNB130", 
        "UNB131",      "UNB132",      "P48",      "P47", 
        "P46",      "P45",      "P44",      "P43", 
        "UNB139",      "UNB140",      "P41",      "P40", 
        "P39",      "P38",      "P35",      "P34", 
        "P33",      "P32",      "UNB149",      "UNB150", 
        "UNB151",      "UNB152",      "UNB153",      "UNB154", 
        "UNB155",      "UNB156",      "UNB157",      "UNB158", 
        "P30",      "P29",      "P27",      "P26", 
        "UNB163",      "UNB164",      "UNB165",      "UNB166", 
        "UNB167",      "UNB168",      "P24",      "P23", 
        "P22",      "P21",      (char const   *)0,      (char const   *)0, 
        (char const   *)0,      (char const   *)0,      (char const   *)0,      (char const   *)0, 
        "P17",      "P16",      "P15",      "P14", 
        "UNB177",      "UNB178",      "UNB179",      "UNB180", 
        "UNB181",      "UNB182",      "UNB183",      "UNB184", 
        "P12",      "P11",      "P10",      "P9", 
        "P8",      "P7",      "P6",      "P5", 
        "UNB193",      "UNB194",      "UNB195",      "UNB196", 
        "UNB197",      "UNB198",      "P2",      "P1", 
        "P144",      "P143",      "P142",      "P141", 
        "P140",      "P139",      "P138",      "P137", 
        "UNB9",      "UNB10",      "UNB11",      "UNB12", 
        "UNB13",      "UNB14",      "UNB15",      "UNB16", 
        "UNB17",      "UNB18",      "UNB19",      "UNB20", 
        "P134",      "P133",      "P132",      "P131", 
        (char const   *)0,      (char const   *)0,      (char const   *)0,      (char const   *)0, 
        (char const   *)0,      (char const   *)0,      "P127",      "P126", 
        "P124",      "P123",      "UNB29",      "UNB30", 
        "UNB31",      "UNB32",      "UNB33",      "UNB34", 
        "P121",      "P120",      "P119",      "P118", 
        "P117",      "P116",      "P115",      "P114", 
        "P112",      "P111",      "P105",      "P104", 
        "UNB47",      "UNB48",      "UNB49",      "UNB50", 
        "UNB51",      "UNB52",      "P102",      "P101", 
        "P100",      "P99",      "P98",      "P97", 
        "UNB59",      "UNB60",      "UNB61",      "UNB62", 
        "UNB63",      "UNB64",      "UNB65",      "UNB66", 
        "UNB67",      "UNB68",      "P95",      "P94", 
        "P93",      "P92",      (char const   *)0,      (char const   *)0, 
        (char const   *)0,      (char const   *)0,      (char const   *)0,      (char const   *)0, 
        "P88",      "P87",      "P85",      "P84", 
        "UNB77",      "UNB78",      "P83",      "P82", 
        "P81",      "P80",      "P79",      "P78", 
        "UNB85",      "UNB86",      "UNB87",      "UNB88", 
        "UNB89",      "UNB90",      "UNB91",      "UNB92", 
        "UNB93",      "UNB94",      "UNB95",      "UNB96", 
        "UNB97",      "UNB98",      "P75",      "P74"};
#line 60 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
int get_num_iobs(int idcode ) 
{ 


  {
#line 62
  if ((idcode & 268435455) != 67113107) {
    {
#line 63
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
            63);
#line 63
    exit(1);
    }
  }
#line 64
  return ((int )(sizeof(iob_xc6slx9_sitenames) / sizeof(iob_xc6slx9_sitenames[0])));
}
}
#line 67 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
char const   *get_iob_sitename(int idcode , int idx ) 
{ 


  {
#line 69
  if ((idcode & 268435455) != 67113107) {
    {
#line 70
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
            70);
#line 70
    exit(1);
    }
  }
#line 71
  if (idx < 0) {
    {
#line 72
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
            72);
#line 72
    exit(1);
    }
  } else
#line 71
  if ((unsigned long )idx > sizeof(iob_xc6slx9_sitenames) / sizeof(iob_xc6slx9_sitenames[0])) {
    {
#line 72
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
            72);
#line 72
    exit(1);
    }
  }
#line 73
  return (iob_xc6slx9_sitenames[idx]);
}
}
#line 76 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
int find_iob_sitename(int idcode , char const   *name ) 
{ 
  int i ;
  int tmp ;

  {
#line 80
  if ((idcode & 268435455) != 67113107) {
    {
#line 81
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
            81);
    }
#line 82
    return (-1);
  }
#line 84
  i = 0;
  {
#line 84
  while (1) {
    while_continue: /* CIL Label */ ;
#line 84
    if (! ((unsigned long )i < sizeof(iob_xc6slx9_sitenames) / sizeof(iob_xc6slx9_sitenames[0]))) {
#line 84
      goto while_break;
    }
#line 86
    if (iob_xc6slx9_sitenames[i]) {
      {
#line 86
      tmp = strcmp(iob_xc6slx9_sitenames[i], name);
      }
#line 86
      if (! tmp) {
#line 88
        return (i);
      }
    }
#line 84
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 90
  return (-1);
}
}
#line 93 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
int xc_num_rows(int idcode ) 
{ 


  {
#line 95
  if ((idcode & 268435455) != 67113107) {
    {
#line 96
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
            96);
    }
#line 97
    return (-1);
  }
#line 99
  return (4);
}
}
#line 104 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
static struct xc_die  const  xc6slx9_info  = 
#line 104
     {67113107, 4, "UWUWUWUWWWWWUUUUUUUUUUUUWWWWWWUUWWWUUWUUWUUWUUWUUWUUWUUWUUWWWWUU",
    "UUWWUWUWWWWWUUUUUUUUUUUUWWWWWWUUWWWUUWUUWUUWUUWUUWUUWUUWUUWWWWUU", "M L Bg M L D M R M Ln M L Bg M L",
    18, {{1, 4}, {2, 30}, {272, 31}, {288, 30}, {576, 25}, {272, 31}, {288, 30}, {128,
                                                                                  24},
         {272, 31}, {260, 31}, {272, 31}, {32, 30}, {272, 31}, {288, 30}, {576, 25},
         {272, 31}, {288, 30}, {8, 30}}, 224, {{1, 70}, {1, 69}, {1, 67}, {1, 66},
                                               {1, 65}, {1, 64}, {1, 62}, {1, 61},
                                               {1, 60}, {1, 59}, {1, 58}, {1, 57},
                                               {2, 113}, {2, 114}, {2, 115}, {2, 116},
                                               {2, 117}, {2, 118}, {1, 56}, {1, 55},
                                               {4, 0}, {4, 0}, {4, 0}, {4, 0}, {4,
                                                                                0},
                                               {4, 0}, {1, 51}, {1, 50}, {2, 123},
                                               {2, 124}, {2, 125}, {2, 126}, {2, 127},
                                               {2, 128}, {2, 129}, {2, 130}, {2, 131},
                                               {2, 132}, {1, 48}, {1, 47}, {1, 46},
                                               {1, 45}, {1, 44}, {1, 43}, {2, 139},
                                               {2, 140}, {1, 41}, {1, 40}, {1, 39},
                                               {1, 38}, {1, 35}, {1, 34}, {1, 33},
                                               {1, 32}, {2, 149}, {2, 150}, {2, 151},
                                               {2, 152}, {2, 153}, {2, 154}, {2, 155},
                                               {2, 156}, {2, 157}, {2, 158}, {1, 30},
                                               {1, 29}, {1, 27}, {1, 26}, {2, 163},
                                               {2, 164}, {2, 165}, {2, 166}, {2, 167},
                                               {2, 168}, {1, 24}, {1, 23}, {1, 22},
                                               {1, 21}, {4, 0}, {4, 0}, {4, 0}, {4,
                                                                                 0},
                                               {4, 0}, {4, 0}, {1, 17}, {1, 16}, {1,
                                                                                  15},
                                               {1, 14}, {2, 177}, {2, 178}, {2, 179},
                                               {2, 180}, {2, 181}, {2, 182}, {2, 183},
                                               {2, 184}, {1, 12}, {1, 11}, {1, 10},
                                               {1, 9}, {1, 8}, {1, 7}, {1, 6}, {1,
                                                                                5},
                                               {2, 193}, {2, 194}, {2, 195}, {2, 196},
                                               {2, 197}, {2, 198}, {1, 2}, {1, 1},
                                               {1, 144}, {1, 143}, {1, 142}, {1, 141},
                                               {1, 140}, {1, 139}, {1, 138}, {1, 137},
                                               {2, 9}, {2, 10}, {2, 11}, {2, 12},
                                               {2, 13}, {2, 14}, {2, 15}, {2, 16},
                                               {2, 17}, {2, 18}, {2, 19}, {2, 20},
                                               {1, 134}, {1, 133}, {1, 132}, {1, 131},
                                               {4, 0}, {4, 0}, {4, 0}, {4, 0}, {4,
                                                                                0},
                                               {4, 0}, {1, 127}, {1, 126}, {1, 124},
                                               {1, 123}, {2, 29}, {2, 30}, {2, 31},
                                               {2, 32}, {2, 33}, {2, 34}, {1, 121},
                                               {1, 120}, {1, 119}, {1, 118}, {1, 117},
                                               {1, 116}, {1, 115}, {1, 114}, {1, 112},
                                               {1, 111}, {1, 105}, {1, 104}, {2, 47},
                                               {2, 48}, {2, 49}, {2, 50}, {2, 51},
                                               {2, 52}, {1, 102}, {1, 101}, {1, 100},
                                               {1, 99}, {1, 98}, {1, 97}, {2, 59},
                                               {2, 60}, {2, 61}, {2, 62}, {2, 63},
                                               {2, 64}, {2, 65}, {2, 66}, {2, 67},
                                               {2, 68}, {1, 95}, {1, 94}, {1, 93},
                                               {1, 92}, {4, 0}, {4, 0}, {4, 0}, {4,
                                                                                 0},
                                               {4, 0}, {4, 0}, {1, 88}, {1, 87}, {1,
                                                                                  85},
                                               {1, 84}, {2, 77}, {2, 78}, {1, 83},
                                               {1, 82}, {1, 81}, {1, 80}, {1, 79},
                                               {1, 78}, {2, 85}, {2, 86}, {2, 87},
                                               {2, 88}, {2, 89}, {2, 90}, {2, 91},
                                               {2, 92}, {2, 93}, {2, 94}, {2, 95},
                                               {2, 96}, {2, 97}, {2, 98}, {1, 75},
                                               {1, 74}}, 20, 8, {40, 43, 47, 50, 53,
                                                                 56, 59, 63}, {24,
                                                                               15,
                                                                               7,
                                                                               42,
                                                                               5,
                                                                               12,
                                                                               62,
                                                                               16,
                                                                               47,
                                                                               20,
                                                                               38,
                                                                               23,
                                                                               48,
                                                                               57,
                                                                               44,
                                                                               4}};
#line 102 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
struct xc_die  const  *xc_die_info(int idcode ) 
{ 


  {
  {
#line 372
  if ((idcode & 268435455) == 67113107) {
#line 372
    goto case_67113107;
  }
#line 371
  goto switch_break;
  case_67113107: /* CIL Label */ 
#line 372
  return (& xc6slx9_info);
  switch_break: /* CIL Label */ ;
  }
  {
#line 374
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
          374);
  }
#line 375
  return ((struct xc_die  const  *)0);
}
}
#line 378 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
int xc_die_center_major(struct xc_die  const  *die ) 
{ 
  int i ;

  {
#line 381
  i = 0;
  {
#line 381
  while (1) {
    while_continue: /* CIL Label */ ;
#line 381
    if (! (i < (int )die->num_majors)) {
#line 381
      goto while_break;
    }
#line 382
    if (die->majors[i].flags & 4) {
#line 383
      return (i);
    }
#line 381
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 385
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
          385);
  }
#line 386
  return (-1);
}
}
#line 392 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
static struct xc6_pkg_info  const  pkg_tqg144  =    {(enum xc6_pkg )0, 32, {"P55", "P56", (char const   *)0, (char const   *)0, "P84",
                           "P85", "P87", "P88", "P92", "P93", "P94", "P95", "P123",
                           "P124", "P126", "P127", "P131", "P132", "P133", "P134",
                           "P14", "P15", "P16", "P17", "P21", "P22", "P23", "P24",
                           (char const   *)0, (char const   *)0, "P50", "P51"}, {86,
                                                                                 89,
                                                                                 -1,
                                                                                 -1,
                                                                                 778,
                                                                                 781,
                                                                                 772,
                                                                                 775,
                                                                                 766,
                                                                                 769,
                                                                                 760,
                                                                                 763,
                                                                                 562,
                                                                                 565,
                                                                                 556,
                                                                                 559,
                                                                                 550,
                                                                                 553,
                                                                                 544,
                                                                                 547,
                                                                                 333,
                                                                                 330,
                                                                                 327,
                                                                                 324,
                                                                                 321,
                                                                                 318,
                                                                                 315,
                                                                                 312,
                                                                                 -1,
                                                                                 -1,
                                                                                 92,
                                                                                 95}};
#line 389 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
struct xc6_pkg_info  const  *xc6_pkg_info(enum xc6_pkg pkg ) 
{ 


  {
  {
#line 414
  if ((unsigned int )pkg == 0U) {
#line 414
    goto case_0;
  }
#line 415
  goto switch_default;
  case_0: /* CIL Label */ 
#line 414
  return (& pkg_tqg144);
  switch_default: /* CIL Label */ ;
  switch_break: /* CIL Label */ ;
  }
  {
#line 417
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
          417);
  }
#line 418
  return ((struct xc6_pkg_info  const  *)0);
}
}
#line 423 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
static int const   minors_per_major[18]  = 
#line 423
  {      (int const   )4,      (int const   )30,      (int const   )31,      (int const   )30, 
        (int const   )25,      (int const   )31,      (int const   )30,      (int const   )24, 
        (int const   )31,      (int const   )31,      (int const   )31,      (int const   )30, 
        (int const   )31,      (int const   )30,      (int const   )25,      (int const   )31, 
        (int const   )30,      (int const   )30};
#line 421 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
int get_major_minors(int idcode , int major ) 
{ 


  {
#line 444
  if ((idcode & 268435455) != 67113107) {
    {
#line 445
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
            445);
#line 445
    exit(1);
    }
  }
#line 446
  if (major < 0) {
    {
#line 448
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
            448);
#line 448
    exit(1);
    }
  } else
#line 446
  if ((unsigned long )major > sizeof(minors_per_major) / sizeof(minors_per_major[0])) {
    {
#line 448
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
            448);
#line 448
    exit(1);
    }
  }
#line 449
  return ((int )minors_per_major[major]);
}
}
#line 454 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
static int const   major_types[18]  = 
#line 454
  {      (int const   )0,      (int const   )1,      (int const   )4,      (int const   )5, 
        (int const   )6,      (int const   )4,      (int const   )5,      (int const   )7, 
        (int const   )4,      (int const   )3,      (int const   )4,      (int const   )5, 
        (int const   )4,      (int const   )5,      (int const   )6,      (int const   )4, 
        (int const   )5,      (int const   )2};
#line 452 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
enum major_type get_major_type(int idcode , int major ) 
{ 


  {
#line 475
  if ((idcode & 268435455) != 67113107) {
    {
#line 476
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
            476);
#line 476
    exit(1);
    }
  }
#line 477
  if (major < 0) {
    {
#line 479
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
            479);
#line 479
    exit(1);
    }
  } else
#line 477
  if ((unsigned long )major > sizeof(major_types) / sizeof(major_types[0])) {
    {
#line 479
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
            479);
#line 479
    exit(1);
    }
  }
#line 480
  return ((enum major_type )major_types[major]);
}
}
#line 483 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
int get_rightside_major(int idcode ) 
{ 


  {
#line 485
  if ((idcode & 268435455) != 67113107) {
    {
#line 486
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
            486);
    }
#line 487
    return (-1);
  }
#line 489
  return (17);
}
}
#line 492 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
int get_major_framestart(int idcode , int major ) 
{ 
  int i ;
  int frame_count ;
  int tmp ;

  {
#line 496
  frame_count = 0;
#line 497
  i = 0;
  {
#line 497
  while (1) {
    while_continue: /* CIL Label */ ;
#line 497
    if (! (i < major)) {
#line 497
      goto while_break;
    }
    {
#line 498
    tmp = get_major_minors(idcode, i);
#line 498
    frame_count += tmp;
#line 497
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 499
  return (frame_count);
}
}
#line 502 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
int get_frames_per_row(int idcode ) 
{ 
  int tmp ;
  int tmp___0 ;

  {
  {
#line 504
  tmp = get_rightside_major(idcode);
#line 504
  tmp___0 = get_major_framestart(idcode, tmp + 1);
  }
#line 504
  return (tmp___0);
}
}
#line 535
static int bidir_check(int sw_to , int sw_from ) ;
#line 535 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
static int const   bidir[20]  = 
#line 535
  {      (int const   )1781,      (int const   )101,      (int const   )1780,      (int const   )102, 
        (int const   )1524,      (int const   )102,      (int const   )1785,      (int const   )103, 
        (int const   )1791,      (int const   )103,      (int const   )1525,      (int const   )1791, 
        (int const   )1525,      (int const   )1792,      (int const   )1780,      (int const   )1791, 
        (int const   )1781,      (int const   )1785,      (int const   )1524,      (int const   )1785};
#line 532 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
static int bidir_check(int sw_to , int sw_from ) 
{ 
  int i ;

  {
#line 550
  i = 0;
  {
#line 550
  while (1) {
    while_continue: /* CIL Label */ ;
#line 550
    if (! ((unsigned long )i < (sizeof(bidir) / sizeof(bidir[0])) / 2UL)) {
#line 550
      goto while_break;
    }
#line 551
    if (sw_from == (int )bidir[i * 2]) {
#line 551
      if (sw_to == (int )bidir[i * 2 + 1]) {
#line 553
        return (-1);
      }
    }
#line 554
    if (sw_from == (int )bidir[i * 2 + 1]) {
#line 554
      if (sw_to == (int )bidir[i * 2]) {
#line 555
        return (1);
      }
    }
#line 550
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 557
  return (0);
}
}
#line 560 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
static int wire_decrement(int wire ) 
{ 
  int _wire ;
  int flags ;

  {
#line 564
  if (wire >= 500) {
#line 564
    if (wire <= 1499) {
#line 565
      _wire = wire - 500;
#line 566
      flags = _wire & 896;
#line 567
      _wire &= -897;
#line 569
      if (_wire % 4 == 0) {
#line 570
        return (500 + ((_wire + 3) | flags));
      }
#line 571
      return (500 + ((_wire - 1) | flags));
    }
  }
#line 573
  if (wire >= 1500) {
#line 573
    if (wire <= 1999) {
#line 574
      _wire = wire - 1500;
#line 575
      flags = _wire & 256;
#line 576
      _wire &= -257;
#line 578
      if (_wire == 37) {
#line 579
        return (1500 + (40 | flags));
      }
#line 580
      if (_wire == 41) {
#line 581
        return (1500 + (44 | flags));
      }
#line 582
      if (_wire == 45) {
#line 583
        return (1500 + (48 | flags));
      }
#line 584
      if (_wire >= 38) {
#line 584
        if (_wire <= 40) {
#line 587
          return (1500 + ((_wire - 1) | flags));
        } else {
#line 584
          goto _L___0;
        }
      } else
      _L___0: /* CIL Label */ 
#line 584
      if (_wire >= 42) {
#line 584
        if (_wire <= 44) {
#line 587
          return (1500 + ((_wire - 1) | flags));
        } else {
#line 584
          goto _L;
        }
      } else
      _L: /* CIL Label */ 
#line 584
      if (_wire >= 46) {
#line 584
        if (_wire <= 48) {
#line 587
          return (1500 + ((_wire - 1) | flags));
        }
      }
    }
  }
#line 589
  if (wire == 0) {
#line 589
    return (wire);
  }
  {
#line 590
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
          590);
  }
#line 591
  return (wire);
}
}
#line 594 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
static enum extra_wires clean_S0N3(enum extra_wires wire ) 
{ 
  int flags ;

  {
#line 598
  if ((unsigned int )wire < 500U) {
#line 598
    return (wire);
  } else
#line 598
  if ((unsigned int )wire > 1499U) {
#line 598
    return (wire);
  }
#line 599
  wire = (enum extra_wires )((unsigned int )wire - 500U);
#line 600
  flags = (int )((unsigned int )wire & 896U);
#line 601
  wire = (enum extra_wires )((unsigned int )wire & 4294966399U);
#line 602
  if (flags & 256) {
#line 602
    if ((unsigned int )wire % 4U != 0U) {
#line 603
      flags &= -257;
    }
  }
#line 604
  if (flags & 512) {
#line 604
    if ((unsigned int )wire % 4U != 3U) {
#line 605
      flags &= -513;
    }
  }
#line 606
  return ((enum extra_wires )(500U + ((unsigned int )wire | (unsigned int )flags)));
}
}
#line 609 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
static int src_to_bitpos(struct xc6_routing_bitpos *bitpos , int *cur_el , int max_el ,
                         struct sw_mip_src  const  *src , int src_len ) 
{ 
  int i ;
  int j ;
  int bidir___0 ;
  int rc ;
  enum extra_wires tmp ;
  enum extra_wires tmp___0 ;
  enum extra_wires tmp___1 ;
  enum extra_wires tmp___2 ;

  {
#line 614
  i = 0;
  {
#line 614
  while (1) {
    while_continue: /* CIL Label */ ;
#line 614
    if (! (i < src_len)) {
#line 614
      goto while_break;
    }
#line 615
    j = 0;
    {
#line 615
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 615
      if (! ((unsigned long )j < sizeof(src->from_w) / sizeof(src->from_w[0]))) {
#line 615
        goto while_break___0;
      }
#line 616
      if ((src + i)->from_w[j] == 0) {
#line 616
        goto __Cont;
      }
      {
#line 618
      bidir___0 = bidir_check((int )(src + i)->m0_sw_to, (src + i)->from_w[j]);
      }
#line 619
      if (bidir___0 != -1) {
#line 620
        if (*cur_el >= max_el) {
          {
#line 620
          while (1) {
            while_continue___1: /* CIL Label */ ;
            {
#line 620
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
                    620);
#line 620
            rc = 22;
            }
#line 620
            goto fail;
#line 620
            goto while_break___1;
          }
          while_break___1: /* CIL Label */ ;
          }
        }
        {
#line 621
        tmp = clean_S0N3((enum extra_wires )(src + i)->from_w[j]);
#line 621
        (bitpos + *cur_el)->from = (int )tmp;
#line 622
        tmp___0 = clean_S0N3((enum extra_wires )(src + i)->m0_sw_to);
#line 622
        (bitpos + *cur_el)->to = (int )tmp___0;
#line 623
        (bitpos + *cur_el)->bidir = bidir___0;
#line 624
        (bitpos + *cur_el)->minor = (int )(src + i)->minor;
#line 625
        (bitpos + *cur_el)->two_bits_o = (int )(src + i)->m0_two_bits_o;
#line 626
        (bitpos + *cur_el)->two_bits_val = (int )(src + i)->m0_two_bits_val;
#line 627
        (bitpos + *cur_el)->one_bit_o = (int )((src + i)->m0_one_bit_start + (int const   )(j * 2));
#line 628
        (*cur_el) ++;
        }
      }
      {
#line 631
      bidir___0 = bidir_check((int )(src + i)->m1_sw_to, (src + i)->from_w[j]);
      }
#line 632
      if (bidir___0 != -1) {
#line 633
        if (*cur_el >= max_el) {
          {
#line 633
          while (1) {
            while_continue___2: /* CIL Label */ ;
            {
#line 633
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
                    633);
#line 633
            rc = 22;
            }
#line 633
            goto fail;
#line 633
            goto while_break___2;
          }
          while_break___2: /* CIL Label */ ;
          }
        }
        {
#line 634
        tmp___1 = clean_S0N3((enum extra_wires )(src + i)->from_w[j]);
#line 634
        (bitpos + *cur_el)->from = (int )tmp___1;
#line 635
        tmp___2 = clean_S0N3((enum extra_wires )(src + i)->m1_sw_to);
#line 635
        (bitpos + *cur_el)->to = (int )tmp___2;
#line 636
        (bitpos + *cur_el)->bidir = bidir___0;
#line 637
        (bitpos + *cur_el)->minor = (int )(src + i)->minor;
#line 638
        (bitpos + *cur_el)->two_bits_o = (int )(src + i)->m1_two_bits_o;
#line 639
        (bitpos + *cur_el)->two_bits_val = (int )(src + i)->m1_two_bits_val;
#line 640
        (bitpos + *cur_el)->one_bit_o = (int )((src + i)->m1_one_bit_start + (int const   )(j * 2));
#line 641
        (*cur_el) ++;
        }
      }
      __Cont: /* CIL Label */ 
#line 615
      j ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 614
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 645
  return (0);
  fail: 
#line 647
  return (rc);
}
}
#line 652 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
static int const   logicin_matrix[64]  = 
#line 652
  {      (int const   )1773,      (int const   )1523,      (int const   )1762,      (int const   )1792, 
        (int const   )1772,      (int const   )1522,      (int const   )1791,      (int const   )1501, 
        (int const   )1771,      (int const   )1521,      (int const   )1500,      (int const   )1529, 
        (int const   )1770,      (int const   )1520,      (int const   )1763,      (int const   )1788, 
        (int const   )1512,      (int const   )1527,      (int const   )1758,      (int const   )1508, 
        (int const   )1782,      (int const   )1775,      (int const   )1759,      (int const   )1509, 
        (int const   )1774,      (int const   )1525,      (int const   )1760,      (int const   )1510, 
        (int const   )1780,      (int const   )1513,      (int const   )1761,      (int const   )1511, 
        (int const   )1764,      (int const   )1502,      (int const   )1769,      (int const   )1783, 
        (int const   )1765,      (int const   )1503,      (int const   )1526,      (int const   )1518, 
        (int const   )1766,      (int const   )1504,      (int const   )1781,      (int const   )1519, 
        (int const   )1767,      (int const   )1505,      (int const   )1768,      (int const   )1524, 
        (int const   )1507,      (int const   )101,      (int const   )1779,      (int const   )1517, 
        (int const   )1756,      (int const   )1785,      (int const   )1778,      (int const   )1516, 
        (int const   )1757,      (int const   )1790,      (int const   )1777,      (int const   )1515, 
        (int const   )1789,      (int const   )1506,      (int const   )1776,      (int const   )1514};
#line 695 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
static int mip_to_bitpos(struct xc6_routing_bitpos *bitpos , int *cur_el , int max_el ,
                         int minor , int m0_two_bits_val , int m0_one_bit_start ,
                         int m1_two_bits_val , int m1_one_bit_start , int (*from_ws)[8][6] ) 
{ 
  struct sw_mip_src src ;
  int i ;
  int j ;
  int rc ;
  int logicin_o ;

  {
#line 702
  src.minor = minor;
#line 703
  src.m0_two_bits_o = 0;
#line 704
  src.m0_two_bits_val = m0_two_bits_val;
#line 705
  src.m0_one_bit_start = m0_one_bit_start;
#line 706
  src.m1_two_bits_o = 14;
#line 707
  src.m1_two_bits_val = m1_two_bits_val;
#line 708
  src.m1_one_bit_start = m1_one_bit_start;
#line 709
  i = 0;
  {
#line 709
  while (1) {
    while_continue: /* CIL Label */ ;
#line 709
    if (! (i < 8)) {
#line 709
      goto while_break;
    }
#line 710
    logicin_o = (((src.minor - 12) / 2) * 8) * 2;
#line 711
    logicin_o += i * 2;
#line 712
    src.m0_sw_to = (int )logicin_matrix[logicin_o];
#line 713
    src.m1_sw_to = (int )logicin_matrix[logicin_o + 1];
#line 714
    if (i) {
#line 715
      src.m0_two_bits_o += 16;
#line 716
      src.m0_one_bit_start += 16;
#line 717
      src.m1_two_bits_o += 16;
#line 718
      src.m1_one_bit_start += 16;
    }
#line 720
    j = 0;
    {
#line 720
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 720
      if (! ((unsigned long )j < sizeof(src.from_w) / sizeof(src.from_w[0]))) {
#line 720
        goto while_break___0;
      }
#line 721
      src.from_w[j] = (*from_ws)[i][j];
#line 720
      j ++;
    }
    while_break___0: /* CIL Label */ ;
    }
    {
#line 723
    rc = src_to_bitpos(bitpos, cur_el, max_el, (struct sw_mip_src  const  *)(& src),
                       1);
    }
#line 724
    if (rc) {
      {
#line 724
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 724
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
                724);
#line 724
        rc = rc;
        }
#line 724
        goto fail;
#line 724
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 709
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 726
  return (0);
  fail: 
#line 728
  return (rc);
}
}
#line 731 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
int get_xc6_routing_bitpos(struct xc6_routing_bitpos **bitpos , int *num_bitpos ) 
{ 
  int i ;
  int j ;
  int k ;
  int rc ;
  void *tmp ;
  struct sw_mip_src src[36] ;
  struct sw_mip_src src___0[12] ;
  int logicin_o ;
  int logicin_src[8][6] ;
  int logicin_src___0[8][6] ;
  unsigned int tmp___0 ;
  unsigned int tmp___1 ;
  unsigned int tmp___2 ;
  unsigned int tmp___3 ;
  unsigned int tmp___4 ;
  unsigned int tmp___5 ;
  unsigned int tmp___6 ;
  unsigned int tmp___7 ;
  int logicin_src___1[8][6] ;
  int logicin_src___2[8][6] ;
  unsigned int tmp___8 ;
  unsigned int tmp___9 ;
  unsigned int tmp___10 ;
  unsigned int tmp___11 ;
  unsigned int tmp___12 ;
  unsigned int tmp___13 ;
  unsigned int tmp___14 ;
  unsigned int tmp___15 ;
  struct sw_mip_src src___1[20] ;

  {
  {
#line 735
  *num_bitpos = 0;
#line 736
  tmp = malloc(4000UL * sizeof(*(*bitpos)));
#line 736
  *bitpos = (struct xc6_routing_bitpos *)tmp;
  }
#line 737
  if (! *bitpos) {
    {
#line 737
    while (1) {
      while_continue: /* CIL Label */ ;
      {
#line 737
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
              737);
#line 737
      rc = 12;
      }
#line 737
      goto fail;
#line 737
      goto while_break;
    }
    while_break: /* CIL Label */ ;
    }
  }
#line 740
  src[0].minor = 0;
#line 740
  src[0].m0_sw_to = 723;
#line 740
  src[0].m0_two_bits_o = 0;
#line 740
  src[0].m0_two_bits_val = 2;
#line 740
  src[0].m0_one_bit_start = 3;
#line 740
  src[0].m1_sw_to = 727;
#line 740
  src[0].m1_two_bits_o = 14;
#line 740
  src[0].m1_two_bits_val = 1;
#line 740
  src[0].m1_one_bit_start = 2;
#line 740
  src[0].from_w[0] = 1798;
#line 740
  src[0].from_w[1] = 1804;
#line 740
  src[0].from_w[2] = 1796;
#line 740
  src[0].from_w[3] = 1542;
#line 740
  src[0].from_w[4] = 1548;
#line 740
  src[0].from_w[5] = 1540;
#line 740
  src[1].minor = 0;
#line 740
  src[1].m0_sw_to = 723;
#line 740
  src[1].m0_two_bits_o = 0;
#line 740
  src[1].m0_two_bits_val = 1;
#line 740
  src[1].m0_one_bit_start = 3;
#line 740
  src[1].m1_sw_to = 727;
#line 740
  src[1].m1_two_bits_o = 14;
#line 740
  src[1].m1_two_bits_val = 2;
#line 740
  src[1].m1_one_bit_start = 2;
#line 740
  src[1].from_w[0] = 1070;
#line 740
  src[1].from_w[1] = 1066;
#line 740
  src[1].from_w[2] = 1074;
#line 740
  src[1].from_w[3] = 543;
#line 740
  src[1].from_w[4] = 539;
#line 740
  src[1].from_w[5] = 567;
#line 740
  src[2].minor = 0;
#line 740
  src[2].m0_sw_to = 723;
#line 740
  src[2].m0_two_bits_o = 0;
#line 740
  src[2].m0_two_bits_val = 0;
#line 740
  src[2].m0_one_bit_start = 3;
#line 740
  src[2].m1_sw_to = 727;
#line 740
  src[2].m1_two_bits_o = 14;
#line 740
  src[2].m1_two_bits_val = 0;
#line 740
  src[2].m1_one_bit_start = 2;
#line 740
  src[2].from_w[0] = 1102;
#line 740
  src[2].from_w[1] = 1098;
#line 740
  src[2].from_w[2] = 575;
#line 740
  src[2].from_w[3] = 571;
#line 740
  src[2].from_w[4] = 599;
#line 740
  src[2].from_w[5] = 595;
#line 740
  src[3].minor = 0;
#line 740
  src[3].m0_sw_to = 715;
#line 740
  src[3].m0_two_bits_o = 16;
#line 740
  src[3].m0_two_bits_val = 2;
#line 740
  src[3].m0_one_bit_start = 18;
#line 740
  src[3].m1_sw_to = 719;
#line 740
  src[3].m1_two_bits_o = 30;
#line 740
  src[3].m1_two_bits_val = 1;
#line 740
  src[3].m1_one_bit_start = 19;
#line 740
  src[3].from_w[0] = 559;
#line 740
  src[3].from_w[1] = 563;
#line 740
  src[3].from_w[2] = 820;
#line 740
  src[3].from_w[3] = 555;
#line 740
  src[3].from_w[4] = 551;
#line 740
  src[3].from_w[5] = 547;
#line 740
  src[4].minor = 0;
#line 740
  src[4].m0_sw_to = 715;
#line 740
  src[4].m0_two_bits_o = 16;
#line 740
  src[4].m0_two_bits_val = 1;
#line 740
  src[4].m0_one_bit_start = 18;
#line 740
  src[4].m1_sw_to = 719;
#line 740
  src[4].m1_two_bits_o = 30;
#line 740
  src[4].m1_two_bits_val = 2;
#line 740
  src[4].m1_one_bit_start = 19;
#line 740
  src[4].from_w[0] = 1540;
#line 740
  src[4].from_w[1] = 1548;
#line 740
  src[4].from_w[2] = 1542;
#line 740
  src[4].from_w[3] = 1796;
#line 740
  src[4].from_w[4] = 1804;
#line 740
  src[4].from_w[5] = 1798;
#line 740
  src[5].minor = 0;
#line 740
  src[5].m0_sw_to = 715;
#line 740
  src[5].m0_two_bits_o = 16;
#line 740
  src[5].m0_two_bits_val = 0;
#line 740
  src[5].m0_one_bit_start = 18;
#line 740
  src[5].m1_sw_to = 719;
#line 740
  src[5].m1_two_bits_o = 30;
#line 740
  src[5].m1_two_bits_val = 0;
#line 740
  src[5].m1_one_bit_start = 19;
#line 740
  src[5].from_w[0] = 591;
#line 740
  src[5].from_w[1] = 587;
#line 740
  src[5].from_w[2] = 848;
#line 740
  src[5].from_w[3] = 852;
#line 740
  src[5].from_w[4] = 583;
#line 740
  src[5].from_w[5] = 579;
#line 740
  src[6].minor = 2;
#line 740
  src[6].m0_sw_to = 699;
#line 740
  src[6].m0_two_bits_o = 0;
#line 740
  src[6].m0_two_bits_val = 2;
#line 740
  src[6].m0_one_bit_start = 3;
#line 740
  src[6].m1_sw_to = 703;
#line 740
  src[6].m1_two_bits_o = 14;
#line 740
  src[6].m1_two_bits_val = 1;
#line 740
  src[6].m1_one_bit_start = 2;
#line 740
  src[6].from_w[0] = 1798;
#line 740
  src[6].from_w[1] = 1804;
#line 740
  src[6].from_w[2] = 1796;
#line 740
  src[6].from_w[3] = 1542;
#line 740
  src[6].from_w[4] = 1548;
#line 740
  src[6].from_w[5] = 1540;
#line 740
  src[7].minor = 2;
#line 740
  src[7].m0_sw_to = 699;
#line 740
  src[7].m0_two_bits_o = 0;
#line 740
  src[7].m0_two_bits_val = 1;
#line 740
  src[7].m0_one_bit_start = 3;
#line 740
  src[7].m1_sw_to = 703;
#line 740
  src[7].m1_two_bits_o = 14;
#line 740
  src[7].m1_two_bits_val = 2;
#line 740
  src[7].m1_one_bit_start = 2;
#line 740
  src[7].from_w[0] = 547;
#line 740
  src[7].from_w[1] = 551;
#line 740
  src[7].from_w[2] = 1074;
#line 740
  src[7].from_w[3] = 543;
#line 740
  src[7].from_w[4] = 539;
#line 740
  src[7].from_w[5] = 567;
#line 740
  src[8].minor = 2;
#line 740
  src[8].m0_sw_to = 699;
#line 740
  src[8].m0_two_bits_o = 0;
#line 740
  src[8].m0_two_bits_val = 0;
#line 740
  src[8].m0_one_bit_start = 3;
#line 740
  src[8].m1_sw_to = 703;
#line 740
  src[8].m1_two_bits_o = 14;
#line 740
  src[8].m1_two_bits_val = 0;
#line 740
  src[8].m1_one_bit_start = 2;
#line 740
  src[8].from_w[0] = 579;
#line 740
  src[8].from_w[1] = 583;
#line 740
  src[8].from_w[2] = 575;
#line 740
  src[8].from_w[3] = 571;
#line 740
  src[8].from_w[4] = 599;
#line 740
  src[8].from_w[5] = 595;
#line 740
  src[9].minor = 2;
#line 740
  src[9].m0_sw_to = 707;
#line 740
  src[9].m0_two_bits_o = 16;
#line 740
  src[9].m0_two_bits_val = 2;
#line 740
  src[9].m0_one_bit_start = 18;
#line 740
  src[9].m1_sw_to = 711;
#line 740
  src[9].m1_two_bits_o = 30;
#line 740
  src[9].m1_two_bits_val = 1;
#line 740
  src[9].m1_one_bit_start = 19;
#line 740
  src[9].from_w[0] = 559;
#line 740
  src[9].from_w[1] = 539;
#line 740
  src[9].from_w[2] = 543;
#line 740
  src[9].from_w[3] = 555;
#line 740
  src[9].from_w[4] = 551;
#line 740
  src[9].from_w[5] = 547;
#line 740
  src[10].minor = 2;
#line 740
  src[10].m0_sw_to = 707;
#line 740
  src[10].m0_two_bits_o = 16;
#line 740
  src[10].m0_two_bits_val = 1;
#line 740
  src[10].m0_one_bit_start = 18;
#line 740
  src[10].m1_sw_to = 711;
#line 740
  src[10].m1_two_bits_o = 30;
#line 740
  src[10].m1_two_bits_val = 2;
#line 740
  src[10].m1_one_bit_start = 19;
#line 740
  src[10].from_w[0] = 1540;
#line 740
  src[10].from_w[1] = 1548;
#line 740
  src[10].from_w[2] = 1542;
#line 740
  src[10].from_w[3] = 1796;
#line 740
  src[10].from_w[4] = 1804;
#line 740
  src[10].from_w[5] = 1798;
#line 740
  src[11].minor = 2;
#line 740
  src[11].m0_sw_to = 707;
#line 740
  src[11].m0_two_bits_o = 16;
#line 740
  src[11].m0_two_bits_val = 0;
#line 740
  src[11].m0_one_bit_start = 18;
#line 740
  src[11].m1_sw_to = 711;
#line 740
  src[11].m1_two_bits_o = 30;
#line 740
  src[11].m1_two_bits_val = 0;
#line 740
  src[11].m1_one_bit_start = 19;
#line 740
  src[11].from_w[0] = 591;
#line 740
  src[11].from_w[1] = 587;
#line 740
  src[11].from_w[2] = 571;
#line 740
  src[11].from_w[3] = 575;
#line 740
  src[11].from_w[4] = 583;
#line 740
  src[11].from_w[5] = 579;
#line 740
  src[12].minor = 4;
#line 740
  src[12].m0_sw_to = 695;
#line 740
  src[12].m0_two_bits_o = 0;
#line 740
  src[12].m0_two_bits_val = 2;
#line 740
  src[12].m0_one_bit_start = 3;
#line 740
  src[12].m1_sw_to = 667;
#line 740
  src[12].m1_two_bits_o = 14;
#line 740
  src[12].m1_two_bits_val = 1;
#line 740
  src[12].m1_one_bit_start = 2;
#line 740
  src[12].from_w[0] = 1798;
#line 740
  src[12].from_w[1] = 1804;
#line 740
  src[12].from_w[2] = 1796;
#line 740
  src[12].from_w[3] = 1542;
#line 740
  src[12].from_w[4] = 1548;
#line 740
  src[12].from_w[5] = 1540;
#line 740
  src[13].minor = 4;
#line 740
  src[13].m0_sw_to = 695;
#line 740
  src[13].m0_two_bits_o = 0;
#line 740
  src[13].m0_two_bits_val = 1;
#line 740
  src[13].m0_one_bit_start = 3;
#line 740
  src[13].m1_sw_to = 667;
#line 740
  src[13].m1_two_bits_o = 14;
#line 740
  src[13].m1_two_bits_val = 2;
#line 740
  src[13].m1_one_bit_start = 2;
#line 740
  src[13].from_w[0] = 543;
#line 740
  src[13].from_w[1] = 539;
#line 740
  src[13].from_w[2] = 1042;
#line 740
  src[13].from_w[3] = 535;
#line 740
  src[13].from_w[4] = 511;
#line 740
  src[13].from_w[5] = 507;
#line 740
  src[14].minor = 4;
#line 740
  src[14].m0_sw_to = 695;
#line 740
  src[14].m0_two_bits_o = 0;
#line 740
  src[14].m0_two_bits_val = 0;
#line 740
  src[14].m0_one_bit_start = 3;
#line 740
  src[14].m1_sw_to = 667;
#line 740
  src[14].m1_two_bits_o = 14;
#line 740
  src[14].m1_two_bits_val = 0;
#line 740
  src[14].m1_one_bit_start = 2;
#line 740
  src[14].from_w[0] = 599;
#line 740
  src[14].from_w[1] = 595;
#line 740
  src[14].from_w[2] = 575;
#line 740
  src[14].from_w[3] = 571;
#line 740
  src[14].from_w[4] = 1074;
#line 740
  src[14].from_w[5] = 567;
#line 740
  src[15].minor = 4;
#line 740
  src[15].m0_sw_to = 691;
#line 740
  src[15].m0_two_bits_o = 16;
#line 740
  src[15].m0_two_bits_val = 2;
#line 740
  src[15].m0_one_bit_start = 18;
#line 740
  src[15].m1_sw_to = 687;
#line 740
  src[15].m1_two_bits_o = 30;
#line 740
  src[15].m1_two_bits_val = 1;
#line 740
  src[15].m1_one_bit_start = 19;
#line 740
  src[15].from_w[0] = 527;
#line 740
  src[15].from_w[1] = 523;
#line 740
  src[15].from_w[2] = 788;
#line 740
  src[15].from_w[3] = 531;
#line 740
  src[15].from_w[4] = 559;
#line 740
  src[15].from_w[5] = 555;
#line 740
  src[16].minor = 4;
#line 740
  src[16].m0_sw_to = 691;
#line 740
  src[16].m0_two_bits_o = 16;
#line 740
  src[16].m0_two_bits_val = 1;
#line 740
  src[16].m0_one_bit_start = 18;
#line 740
  src[16].m1_sw_to = 687;
#line 740
  src[16].m1_two_bits_o = 30;
#line 740
  src[16].m1_two_bits_val = 2;
#line 740
  src[16].m1_one_bit_start = 19;
#line 740
  src[16].from_w[0] = 1540;
#line 740
  src[16].from_w[1] = 1548;
#line 740
  src[16].from_w[2] = 1542;
#line 740
  src[16].from_w[3] = 1796;
#line 740
  src[16].from_w[4] = 1804;
#line 740
  src[16].from_w[5] = 1798;
#line 740
  src[17].minor = 4;
#line 740
  src[17].m0_sw_to = 691;
#line 740
  src[17].m0_two_bits_o = 16;
#line 740
  src[17].m0_two_bits_val = 0;
#line 740
  src[17].m0_one_bit_start = 18;
#line 740
  src[17].m1_sw_to = 687;
#line 740
  src[17].m1_two_bits_o = 30;
#line 740
  src[17].m1_two_bits_val = 0;
#line 740
  src[17].m1_one_bit_start = 19;
#line 740
  src[17].from_w[0] = 563;
#line 740
  src[17].from_w[1] = 820;
#line 740
  src[17].from_w[2] = 591;
#line 740
  src[17].from_w[3] = 587;
#line 740
  src[17].from_w[4] = 848;
#line 740
  src[17].from_w[5] = 852;
#line 740
  src[18].minor = 6;
#line 740
  src[18].m0_sw_to = 671;
#line 740
  src[18].m0_two_bits_o = 0;
#line 740
  src[18].m0_two_bits_val = 2;
#line 740
  src[18].m0_one_bit_start = 3;
#line 740
  src[18].m1_sw_to = 675;
#line 740
  src[18].m1_two_bits_o = 14;
#line 740
  src[18].m1_two_bits_val = 1;
#line 740
  src[18].m1_one_bit_start = 2;
#line 740
  src[18].from_w[0] = 1798;
#line 740
  src[18].from_w[1] = 1804;
#line 740
  src[18].from_w[2] = 1796;
#line 740
  src[18].from_w[3] = 1542;
#line 740
  src[18].from_w[4] = 1548;
#line 740
  src[18].from_w[5] = 1540;
#line 740
  src[19].minor = 6;
#line 740
  src[19].m0_sw_to = 671;
#line 740
  src[19].m0_two_bits_o = 0;
#line 740
  src[19].m0_two_bits_val = 1;
#line 740
  src[19].m0_one_bit_start = 3;
#line 740
  src[19].m1_sw_to = 675;
#line 740
  src[19].m1_two_bits_o = 14;
#line 740
  src[19].m1_two_bits_val = 2;
#line 740
  src[19].m1_one_bit_start = 2;
#line 740
  src[19].from_w[0] = 543;
#line 740
  src[19].from_w[1] = 539;
#line 740
  src[19].from_w[2] = 515;
#line 740
  src[19].from_w[3] = 519;
#line 740
  src[19].from_w[4] = 511;
#line 740
  src[19].from_w[5] = 507;
#line 740
  src[20].minor = 6;
#line 740
  src[20].m0_sw_to = 671;
#line 740
  src[20].m0_two_bits_o = 0;
#line 740
  src[20].m0_two_bits_val = 0;
#line 740
  src[20].m0_one_bit_start = 3;
#line 740
  src[20].m1_sw_to = 675;
#line 740
  src[20].m1_two_bits_o = 14;
#line 740
  src[20].m1_two_bits_val = 0;
#line 740
  src[20].m1_one_bit_start = 2;
#line 740
  src[20].from_w[0] = 579;
#line 740
  src[20].from_w[1] = 583;
#line 740
  src[20].from_w[2] = 575;
#line 740
  src[20].from_w[3] = 571;
#line 740
  src[20].from_w[4] = 547;
#line 740
  src[20].from_w[5] = 551;
#line 740
  src[21].minor = 6;
#line 740
  src[21].m0_sw_to = 683;
#line 740
  src[21].m0_two_bits_o = 16;
#line 740
  src[21].m0_two_bits_val = 2;
#line 740
  src[21].m0_one_bit_start = 18;
#line 740
  src[21].m1_sw_to = 679;
#line 740
  src[21].m1_two_bits_o = 30;
#line 740
  src[21].m1_two_bits_val = 1;
#line 740
  src[21].m1_one_bit_start = 19;
#line 740
  src[21].from_w[0] = 527;
#line 740
  src[21].from_w[1] = 523;
#line 740
  src[21].from_w[2] = 519;
#line 740
  src[21].from_w[3] = 515;
#line 740
  src[21].from_w[4] = 559;
#line 740
  src[21].from_w[5] = 555;
#line 740
  src[22].minor = 6;
#line 740
  src[22].m0_sw_to = 683;
#line 740
  src[22].m0_two_bits_o = 16;
#line 740
  src[22].m0_two_bits_val = 1;
#line 740
  src[22].m0_one_bit_start = 18;
#line 740
  src[22].m1_sw_to = 679;
#line 740
  src[22].m1_two_bits_o = 30;
#line 740
  src[22].m1_two_bits_val = 2;
#line 740
  src[22].m1_one_bit_start = 19;
#line 740
  src[22].from_w[0] = 1540;
#line 740
  src[22].from_w[1] = 1548;
#line 740
  src[22].from_w[2] = 1542;
#line 740
  src[22].from_w[3] = 1796;
#line 740
  src[22].from_w[4] = 1804;
#line 740
  src[22].from_w[5] = 1798;
#line 740
  src[23].minor = 6;
#line 740
  src[23].m0_sw_to = 683;
#line 740
  src[23].m0_two_bits_o = 16;
#line 740
  src[23].m0_two_bits_val = 0;
#line 740
  src[23].m0_one_bit_start = 18;
#line 740
  src[23].m1_sw_to = 679;
#line 740
  src[23].m1_two_bits_o = 30;
#line 740
  src[23].m1_two_bits_val = 0;
#line 740
  src[23].m1_one_bit_start = 19;
#line 740
  src[23].from_w[0] = 551;
#line 740
  src[23].from_w[1] = 547;
#line 740
  src[23].from_w[2] = 591;
#line 740
  src[23].from_w[3] = 587;
#line 740
  src[23].from_w[4] = 583;
#line 740
  src[23].from_w[5] = 579;
#line 740
  src[24].minor = 8;
#line 740
  src[24].m0_sw_to = 660;
#line 740
  src[24].m0_two_bits_o = 0;
#line 740
  src[24].m0_two_bits_val = 2;
#line 740
  src[24].m0_one_bit_start = 3;
#line 740
  src[24].m1_sw_to = 634;
#line 740
  src[24].m1_two_bits_o = 14;
#line 740
  src[24].m1_two_bits_val = 1;
#line 740
  src[24].m1_one_bit_start = 2;
#line 740
  src[24].from_w[0] = 1798;
#line 740
  src[24].from_w[1] = 1804;
#line 740
  src[24].from_w[2] = 1796;
#line 740
  src[24].from_w[3] = 1542;
#line 740
  src[24].from_w[4] = 1548;
#line 740
  src[24].from_w[5] = 1540;
#line 740
  src[25].minor = 8;
#line 740
  src[25].m0_sw_to = 660;
#line 740
  src[25].m0_two_bits_o = 0;
#line 740
  src[25].m0_two_bits_val = 1;
#line 740
  src[25].m0_one_bit_start = 3;
#line 740
  src[25].m1_sw_to = 634;
#line 740
  src[25].m1_two_bits_o = 14;
#line 740
  src[25].m1_two_bits_val = 2;
#line 740
  src[25].m1_one_bit_start = 2;
#line 740
  src[25].from_w[0] = 543;
#line 740
  src[25].from_w[1] = 539;
#line 740
  src[25].from_w[2] = 1042;
#line 740
  src[25].from_w[3] = 535;
#line 740
  src[25].from_w[4] = 511;
#line 740
  src[25].from_w[5] = 507;
#line 740
  src[26].minor = 8;
#line 740
  src[26].m0_sw_to = 660;
#line 740
  src[26].m0_two_bits_o = 0;
#line 740
  src[26].m0_two_bits_val = 0;
#line 740
  src[26].m0_one_bit_start = 3;
#line 740
  src[26].m1_sw_to = 634;
#line 740
  src[26].m1_two_bits_o = 14;
#line 740
  src[26].m1_two_bits_val = 0;
#line 740
  src[26].m1_one_bit_start = 2;
#line 740
  src[26].from_w[0] = 599;
#line 740
  src[26].from_w[1] = 595;
#line 740
  src[26].from_w[2] = 575;
#line 740
  src[26].from_w[3] = 571;
#line 740
  src[26].from_w[4] = 1074;
#line 740
  src[26].from_w[5] = 567;
#line 740
  src[27].minor = 8;
#line 740
  src[27].m0_sw_to = 652;
#line 740
  src[27].m0_two_bits_o = 16;
#line 740
  src[27].m0_two_bits_val = 2;
#line 740
  src[27].m0_one_bit_start = 18;
#line 740
  src[27].m1_sw_to = 658;
#line 740
  src[27].m1_two_bits_o = 30;
#line 740
  src[27].m1_two_bits_val = 1;
#line 740
  src[27].m1_one_bit_start = 19;
#line 740
  src[27].from_w[0] = 527;
#line 740
  src[27].from_w[1] = 523;
#line 740
  src[27].from_w[2] = 788;
#line 740
  src[27].from_w[3] = 531;
#line 740
  src[27].from_w[4] = 559;
#line 740
  src[27].from_w[5] = 555;
#line 740
  src[28].minor = 8;
#line 740
  src[28].m0_sw_to = 652;
#line 740
  src[28].m0_two_bits_o = 16;
#line 740
  src[28].m0_two_bits_val = 1;
#line 740
  src[28].m0_one_bit_start = 18;
#line 740
  src[28].m1_sw_to = 658;
#line 740
  src[28].m1_two_bits_o = 30;
#line 740
  src[28].m1_two_bits_val = 2;
#line 740
  src[28].m1_one_bit_start = 19;
#line 740
  src[28].from_w[0] = 1540;
#line 740
  src[28].from_w[1] = 1548;
#line 740
  src[28].from_w[2] = 1542;
#line 740
  src[28].from_w[3] = 1796;
#line 740
  src[28].from_w[4] = 1804;
#line 740
  src[28].from_w[5] = 1798;
#line 740
  src[29].minor = 8;
#line 740
  src[29].m0_sw_to = 652;
#line 740
  src[29].m0_two_bits_o = 16;
#line 740
  src[29].m0_two_bits_val = 0;
#line 740
  src[29].m0_one_bit_start = 18;
#line 740
  src[29].m1_sw_to = 658;
#line 740
  src[29].m1_two_bits_o = 30;
#line 740
  src[29].m1_two_bits_val = 0;
#line 740
  src[29].m1_one_bit_start = 19;
#line 740
  src[29].from_w[0] = 563;
#line 740
  src[29].from_w[1] = 820;
#line 740
  src[29].from_w[2] = 591;
#line 740
  src[29].from_w[3] = 587;
#line 740
  src[29].from_w[4] = 848;
#line 740
  src[29].from_w[5] = 852;
#line 740
  src[30].minor = 10;
#line 740
  src[30].m0_sw_to = 642;
#line 740
  src[30].m0_two_bits_o = 0;
#line 740
  src[30].m0_two_bits_val = 2;
#line 740
  src[30].m0_one_bit_start = 3;
#line 740
  src[30].m1_sw_to = 639;
#line 740
  src[30].m1_two_bits_o = 14;
#line 740
  src[30].m1_two_bits_val = 1;
#line 740
  src[30].m1_one_bit_start = 2;
#line 740
  src[30].from_w[0] = 1798;
#line 740
  src[30].from_w[1] = 1804;
#line 740
  src[30].from_w[2] = 1796;
#line 740
  src[30].from_w[3] = 1542;
#line 740
  src[30].from_w[4] = 1548;
#line 740
  src[30].from_w[5] = 1540;
#line 740
  src[31].minor = 10;
#line 740
  src[31].m0_sw_to = 642;
#line 740
  src[31].m0_two_bits_o = 0;
#line 740
  src[31].m0_two_bits_val = 1;
#line 740
  src[31].m0_one_bit_start = 3;
#line 740
  src[31].m1_sw_to = 639;
#line 740
  src[31].m1_two_bits_o = 14;
#line 740
  src[31].m1_two_bits_val = 2;
#line 740
  src[31].m1_one_bit_start = 2;
#line 740
  src[31].from_w[0] = 543;
#line 740
  src[31].from_w[1] = 539;
#line 740
  src[31].from_w[2] = 515;
#line 740
  src[31].from_w[3] = 519;
#line 740
  src[31].from_w[4] = 511;
#line 740
  src[31].from_w[5] = 507;
#line 740
  src[32].minor = 10;
#line 740
  src[32].m0_sw_to = 642;
#line 740
  src[32].m0_two_bits_o = 0;
#line 740
  src[32].m0_two_bits_val = 0;
#line 740
  src[32].m0_one_bit_start = 3;
#line 740
  src[32].m1_sw_to = 639;
#line 740
  src[32].m1_two_bits_o = 14;
#line 740
  src[32].m1_two_bits_val = 0;
#line 740
  src[32].m1_one_bit_start = 2;
#line 740
  src[32].from_w[0] = 579;
#line 740
  src[32].from_w[1] = 583;
#line 740
  src[32].from_w[2] = 575;
#line 740
  src[32].from_w[3] = 571;
#line 740
  src[32].from_w[4] = 547;
#line 740
  src[32].from_w[5] = 551;
#line 740
  src[33].minor = 10;
#line 740
  src[33].m0_sw_to = 651;
#line 740
  src[33].m0_two_bits_o = 16;
#line 740
  src[33].m0_two_bits_val = 2;
#line 740
  src[33].m0_one_bit_start = 18;
#line 740
  src[33].m1_sw_to = 644;
#line 740
  src[33].m1_two_bits_o = 30;
#line 740
  src[33].m1_two_bits_val = 1;
#line 740
  src[33].m1_one_bit_start = 19;
#line 740
  src[33].from_w[0] = 527;
#line 740
  src[33].from_w[1] = 523;
#line 740
  src[33].from_w[2] = 519;
#line 740
  src[33].from_w[3] = 515;
#line 740
  src[33].from_w[4] = 559;
#line 740
  src[33].from_w[5] = 555;
#line 740
  src[34].minor = 10;
#line 740
  src[34].m0_sw_to = 651;
#line 740
  src[34].m0_two_bits_o = 16;
#line 740
  src[34].m0_two_bits_val = 1;
#line 740
  src[34].m0_one_bit_start = 18;
#line 740
  src[34].m1_sw_to = 644;
#line 740
  src[34].m1_two_bits_o = 30;
#line 740
  src[34].m1_two_bits_val = 2;
#line 740
  src[34].m1_one_bit_start = 19;
#line 740
  src[34].from_w[0] = 1540;
#line 740
  src[34].from_w[1] = 1548;
#line 740
  src[34].from_w[2] = 1542;
#line 740
  src[34].from_w[3] = 1796;
#line 740
  src[34].from_w[4] = 1804;
#line 740
  src[34].from_w[5] = 1798;
#line 740
  src[35].minor = 10;
#line 740
  src[35].m0_sw_to = 651;
#line 740
  src[35].m0_two_bits_o = 16;
#line 740
  src[35].m0_two_bits_val = 0;
#line 740
  src[35].m0_one_bit_start = 18;
#line 740
  src[35].m1_sw_to = 644;
#line 740
  src[35].m1_two_bits_o = 30;
#line 740
  src[35].m1_two_bits_val = 0;
#line 740
  src[35].m1_one_bit_start = 19;
#line 740
  src[35].from_w[0] = 551;
#line 740
  src[35].from_w[1] = 547;
#line 740
  src[35].from_w[2] = 591;
#line 740
  src[35].from_w[3] = 587;
#line 740
  src[35].from_w[4] = 583;
#line 740
  src[35].from_w[5] = 579;
#line 891
  i = 0;
  {
#line 891
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 892
    rc = src_to_bitpos(*bitpos, num_bitpos, 4000, (struct sw_mip_src  const  *)(src),
                       (int )(sizeof(src) / sizeof(src[0])));
    }
#line 894
    if (rc) {
      {
#line 894
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 894
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
                894);
#line 894
        rc = rc;
        }
#line 894
        goto fail;
#line 894
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 895
    if (i >= 3) {
#line 895
      goto while_break___0;
    }
#line 896
    j = 0;
    {
#line 896
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 896
      if (! ((unsigned long )j < sizeof(src) / sizeof(src[0]))) {
#line 896
        goto while_break___2;
      }
      {
#line 897
      src[j].m0_sw_to = wire_decrement(src[j].m0_sw_to);
#line 898
      src[j].m0_two_bits_o += 32;
#line 899
      src[j].m0_one_bit_start += 32;
#line 900
      src[j].m1_sw_to = wire_decrement(src[j].m1_sw_to);
#line 901
      src[j].m1_two_bits_o += 32;
#line 902
      src[j].m1_one_bit_start += 32;
#line 903
      k = 0;
      }
      {
#line 903
      while (1) {
        while_continue___3: /* CIL Label */ ;
#line 903
        if (! ((unsigned long )k < sizeof(src[0].from_w) / sizeof(src[0].from_w[0]))) {
#line 903
          goto while_break___3;
        }
        {
#line 904
        src[j].from_w[k] = wire_decrement(src[j].from_w[k]);
#line 903
        k ++;
        }
      }
      while_break___3: /* CIL Label */ ;
      }
#line 896
      j ++;
    }
    while_break___2: /* CIL Label */ ;
    }
#line 891
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 910
  src___0[0].minor = 12;
#line 910
  src___0[0].m0_sw_to = 0;
#line 910
  src___0[0].m0_two_bits_o = 0;
#line 910
  src___0[0].m0_two_bits_val = 2;
#line 910
  src___0[0].m0_one_bit_start = 2;
#line 910
  src___0[0].m1_sw_to = 0;
#line 910
  src___0[0].m1_two_bits_o = 14;
#line 910
  src___0[0].m1_two_bits_val = 2;
#line 910
  src___0[0].m1_one_bit_start = 3;
#line 910
  src___0[0].from_w[0] = 515;
#line 910
  src___0[0].from_w[1] = 519;
#line 910
  src___0[0].from_w[2] = 531;
#line 910
  src___0[0].from_w[3] = 535;
#line 910
  src___0[0].from_w[4] = 547;
#line 910
  src___0[0].from_w[5] = 551;
#line 910
  src___0[1].minor = 12;
#line 910
  src___0[1].m0_sw_to = 0;
#line 910
  src___0[1].m0_two_bits_o = 0;
#line 910
  src___0[1].m0_two_bits_val = 0;
#line 910
  src___0[1].m0_one_bit_start = 2;
#line 910
  src___0[1].m1_sw_to = 0;
#line 910
  src___0[1].m1_two_bits_o = 14;
#line 910
  src___0[1].m1_two_bits_val = 0;
#line 910
  src___0[1].m1_one_bit_start = 3;
#line 910
  src___0[1].from_w[0] = 555;
#line 910
  src___0[1].from_w[1] = 559;
#line 910
  src___0[1].from_w[2] = 820;
#line 910
  src___0[1].from_w[3] = 563;
#line 910
  src___0[1].from_w[4] = 543;
#line 910
  src___0[1].from_w[5] = 539;
#line 910
  src___0[2].minor = 12;
#line 910
  src___0[2].m0_sw_to = 0;
#line 910
  src___0[2].m0_two_bits_o = 0;
#line 910
  src___0[2].m0_two_bits_val = 1;
#line 910
  src___0[2].m0_one_bit_start = 2;
#line 910
  src___0[2].m1_sw_to = 0;
#line 910
  src___0[2].m1_two_bits_o = 14;
#line 910
  src___0[2].m1_two_bits_val = 1;
#line 910
  src___0[2].m1_one_bit_start = 3;
#line 910
  src___0[2].from_w[0] = 0;
#line 910
  src___0[2].from_w[1] = 0;
#line 910
  src___0[2].from_w[2] = 760;
#line 910
  src___0[2].from_w[3] = 511;
#line 910
  src___0[2].from_w[4] = 523;
#line 910
  src___0[2].from_w[5] = 527;
#line 910
  src___0[3].minor = 14;
#line 910
  src___0[3].m0_sw_to = 0;
#line 910
  src___0[3].m0_two_bits_o = 0;
#line 910
  src___0[3].m0_two_bits_val = 1;
#line 910
  src___0[3].m0_one_bit_start = 3;
#line 910
  src___0[3].m1_sw_to = 0;
#line 910
  src___0[3].m1_two_bits_o = 14;
#line 910
  src___0[3].m1_two_bits_val = 1;
#line 910
  src___0[3].m1_one_bit_start = 2;
#line 910
  src___0[3].from_w[0] = 768;
#line 910
  src___0[3].from_w[1] = 519;
#line 910
  src___0[3].from_w[2] = 531;
#line 910
  src___0[3].from_w[3] = 788;
#line 910
  src___0[3].from_w[4] = 547;
#line 910
  src___0[3].from_w[5] = 551;
#line 910
  src___0[4].minor = 14;
#line 910
  src___0[4].m0_sw_to = 0;
#line 910
  src___0[4].m0_two_bits_o = 0;
#line 910
  src___0[4].m0_two_bits_val = 0;
#line 910
  src___0[4].m0_one_bit_start = 3;
#line 910
  src___0[4].m1_sw_to = 0;
#line 910
  src___0[4].m1_two_bits_o = 14;
#line 910
  src___0[4].m1_two_bits_val = 0;
#line 910
  src___0[4].m1_one_bit_start = 2;
#line 910
  src___0[4].from_w[0] = 555;
#line 910
  src___0[4].from_w[1] = 559;
#line 910
  src___0[4].from_w[2] = 820;
#line 910
  src___0[4].from_w[3] = 563;
#line 910
  src___0[4].from_w[4] = 796;
#line 910
  src___0[4].from_w[5] = 792;
#line 910
  src___0[5].minor = 14;
#line 910
  src___0[5].m0_sw_to = 0;
#line 910
  src___0[5].m0_two_bits_o = 0;
#line 910
  src___0[5].m0_two_bits_val = 2;
#line 910
  src___0[5].m0_one_bit_start = 3;
#line 910
  src___0[5].m1_sw_to = 0;
#line 910
  src___0[5].m1_two_bits_o = 14;
#line 910
  src___0[5].m1_two_bits_val = 2;
#line 910
  src___0[5].m1_one_bit_start = 2;
#line 910
  src___0[5].from_w[0] = 0;
#line 910
  src___0[5].from_w[1] = 0;
#line 910
  src___0[5].from_w[2] = 760;
#line 910
  src___0[5].from_w[3] = 511;
#line 910
  src___0[5].from_w[4] = 523;
#line 910
  src___0[5].from_w[5] = 527;
#line 910
  src___0[6].minor = 16;
#line 910
  src___0[6].m0_sw_to = 0;
#line 910
  src___0[6].m0_two_bits_o = 0;
#line 910
  src___0[6].m0_two_bits_val = 2;
#line 910
  src___0[6].m0_one_bit_start = 2;
#line 910
  src___0[6].m1_sw_to = 0;
#line 910
  src___0[6].m1_two_bits_o = 14;
#line 910
  src___0[6].m1_two_bits_val = 2;
#line 910
  src___0[6].m1_one_bit_start = 3;
#line 910
  src___0[6].from_w[0] = 515;
#line 910
  src___0[6].from_w[1] = 519;
#line 910
  src___0[6].from_w[2] = 531;
#line 910
  src___0[6].from_w[3] = 535;
#line 910
  src___0[6].from_w[4] = 547;
#line 910
  src___0[6].from_w[5] = 551;
#line 910
  src___0[7].minor = 16;
#line 910
  src___0[7].m0_sw_to = 0;
#line 910
  src___0[7].m0_two_bits_o = 0;
#line 910
  src___0[7].m0_two_bits_val = 0;
#line 910
  src___0[7].m0_one_bit_start = 2;
#line 910
  src___0[7].m1_sw_to = 0;
#line 910
  src___0[7].m1_two_bits_o = 14;
#line 910
  src___0[7].m1_two_bits_val = 0;
#line 910
  src___0[7].m1_one_bit_start = 3;
#line 910
  src___0[7].from_w[0] = 555;
#line 910
  src___0[7].from_w[1] = 559;
#line 910
  src___0[7].from_w[2] = 567;
#line 910
  src___0[7].from_w[3] = 1074;
#line 910
  src___0[7].from_w[4] = 543;
#line 910
  src___0[7].from_w[5] = 539;
#line 910
  src___0[8].minor = 16;
#line 910
  src___0[8].m0_sw_to = 0;
#line 910
  src___0[8].m0_two_bits_o = 0;
#line 910
  src___0[8].m0_two_bits_val = 1;
#line 910
  src___0[8].m0_one_bit_start = 2;
#line 910
  src___0[8].m1_sw_to = 0;
#line 910
  src___0[8].m1_two_bits_o = 14;
#line 910
  src___0[8].m1_two_bits_val = 1;
#line 910
  src___0[8].m1_one_bit_start = 3;
#line 910
  src___0[8].from_w[0] = 0;
#line 910
  src___0[8].from_w[1] = 0;
#line 910
  src___0[8].from_w[2] = 507;
#line 910
  src___0[8].from_w[3] = 511;
#line 910
  src___0[8].from_w[4] = 523;
#line 910
  src___0[8].from_w[5] = 1038;
#line 910
  src___0[9].minor = 18;
#line 910
  src___0[9].m0_sw_to = 0;
#line 910
  src___0[9].m0_two_bits_o = 0;
#line 910
  src___0[9].m0_two_bits_val = 1;
#line 910
  src___0[9].m0_one_bit_start = 3;
#line 910
  src___0[9].m1_sw_to = 0;
#line 910
  src___0[9].m1_two_bits_o = 14;
#line 910
  src___0[9].m1_two_bits_val = 1;
#line 910
  src___0[9].m1_one_bit_start = 2;
#line 910
  src___0[9].from_w[0] = 515;
#line 910
  src___0[9].from_w[1] = 1030;
#line 910
  src___0[9].from_w[2] = 1042;
#line 910
  src___0[9].from_w[3] = 535;
#line 910
  src___0[9].from_w[4] = 547;
#line 910
  src___0[9].from_w[5] = 551;
#line 910
  src___0[10].minor = 18;
#line 910
  src___0[10].m0_sw_to = 0;
#line 910
  src___0[10].m0_two_bits_o = 0;
#line 910
  src___0[10].m0_two_bits_val = 0;
#line 910
  src___0[10].m0_one_bit_start = 3;
#line 910
  src___0[10].m1_sw_to = 0;
#line 910
  src___0[10].m1_two_bits_o = 14;
#line 910
  src___0[10].m1_two_bits_val = 0;
#line 910
  src___0[10].m1_one_bit_start = 2;
#line 910
  src___0[10].from_w[0] = 1066;
#line 910
  src___0[10].from_w[1] = 1070;
#line 910
  src___0[10].from_w[2] = 567;
#line 910
  src___0[10].from_w[3] = 1074;
#line 910
  src___0[10].from_w[4] = 543;
#line 910
  src___0[10].from_w[5] = 539;
#line 910
  src___0[11].minor = 18;
#line 910
  src___0[11].m0_sw_to = 0;
#line 910
  src___0[11].m0_two_bits_o = 0;
#line 910
  src___0[11].m0_two_bits_val = 2;
#line 910
  src___0[11].m0_one_bit_start = 3;
#line 910
  src___0[11].m1_sw_to = 0;
#line 910
  src___0[11].m1_two_bits_o = 14;
#line 910
  src___0[11].m1_two_bits_val = 2;
#line 910
  src___0[11].m1_one_bit_start = 2;
#line 910
  src___0[11].from_w[0] = 0;
#line 910
  src___0[11].from_w[1] = 0;
#line 910
  src___0[11].from_w[2] = 507;
#line 910
  src___0[11].from_w[3] = 511;
#line 910
  src___0[11].from_w[4] = 523;
#line 910
  src___0[11].from_w[5] = 1038;
#line 963
  i = 0;
  {
#line 963
  while (1) {
    while_continue___4: /* CIL Label */ ;
#line 963
    if (! (i < 8)) {
#line 963
      goto while_break___4;
    }
#line 964
    j = 0;
    {
#line 964
    while (1) {
      while_continue___5: /* CIL Label */ ;
#line 964
      if (! ((unsigned long )j < sizeof(src___0) / sizeof(src___0[0]))) {
#line 964
        goto while_break___5;
      }
#line 966
      logicin_o = (((src___0[j].minor - 12) / 2) * 8) * 2;
#line 967
      logicin_o += i * 2;
#line 969
      src___0[j].m0_sw_to = (int )logicin_matrix[logicin_o];
#line 970
      src___0[j].m1_sw_to = (int )logicin_matrix[logicin_o + 1];
#line 972
      if (i) {
#line 973
        src___0[j].m0_two_bits_o += 16;
#line 974
        src___0[j].m0_one_bit_start += 16;
#line 975
        src___0[j].m1_two_bits_o += 16;
#line 976
        src___0[j].m1_one_bit_start += 16;
#line 977
        if (! (i % 2)) {
#line 978
          k = 0;
          {
#line 978
          while (1) {
            while_continue___6: /* CIL Label */ ;
#line 978
            if (! ((unsigned long )k < sizeof(src___0[0].from_w) / sizeof(src___0[0].from_w[0]))) {
#line 978
              goto while_break___6;
            }
            {
#line 979
            src___0[j].from_w[k] = wire_decrement(src___0[j].from_w[k]);
#line 978
            k ++;
            }
          }
          while_break___6: /* CIL Label */ ;
          }
        }
      }
#line 964
      j ++;
    }
    while_break___5: /* CIL Label */ ;
    }
    {
#line 982
    rc = src_to_bitpos(*bitpos, num_bitpos, 4000, (struct sw_mip_src  const  *)(src___0),
                       (int )(sizeof(src___0) / sizeof(src___0[0])));
    }
#line 984
    if (rc) {
      {
#line 984
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 984
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
                984);
#line 984
        rc = rc;
        }
#line 984
        goto fail;
#line 984
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
    }
#line 963
    i ++;
  }
  while_break___4: /* CIL Label */ ;
  }
  {
#line 990
  logicin_src[0][0] = 167;
#line 990
  logicin_src[0][1] = 1796;
#line 990
  logicin_src[0][2] = 1548;
#line 990
  logicin_src[0][3] = 1798;
#line 990
  logicin_src[0][4] = 119;
#line 990
  logicin_src[0][5] = 116;
#line 990
  logicin_src[1][0] = 103;
#line 990
  logicin_src[1][1] = 1796;
#line 990
  logicin_src[1][2] = 1548;
#line 990
  logicin_src[1][3] = 1798;
#line 990
  logicin_src[1][4] = 119;
#line 990
  logicin_src[1][5] = 116;
#line 990
  logicin_src[2][0] = 167;
#line 990
  logicin_src[2][1] = 1539;
#line 990
  logicin_src[2][2] = 1803;
#line 990
  logicin_src[2][3] = 1541;
#line 990
  logicin_src[2][4] = 119;
#line 990
  logicin_src[2][5] = 1780;
#line 990
  logicin_src[3][0] = 103;
#line 990
  logicin_src[3][1] = 1539;
#line 990
  logicin_src[3][2] = 1803;
#line 990
  logicin_src[3][3] = 1541;
#line 990
  logicin_src[3][4] = 119;
#line 990
  logicin_src[3][5] = 1780;
#line 990
  logicin_src[4][0] = 167;
#line 990
  logicin_src[4][1] = 1794;
#line 990
  logicin_src[4][2] = 1546;
#line 990
  logicin_src[4][3] = 1800;
#line 990
  logicin_src[4][4] = 1780;
#line 990
  logicin_src[4][5] = 1791;
#line 990
  logicin_src[5][0] = 102;
#line 990
  logicin_src[5][1] = 1794;
#line 990
  logicin_src[5][2] = 1546;
#line 990
  logicin_src[5][3] = 1800;
#line 990
  logicin_src[5][4] = 1780;
#line 990
  logicin_src[5][5] = 1791;
#line 990
  logicin_src[6][0] = 167;
#line 990
  logicin_src[6][1] = 1537;
#line 990
  logicin_src[6][2] = 1801;
#line 990
  logicin_src[6][3] = 1543;
#line 990
  logicin_src[6][4] = 108;
#line 990
  logicin_src[6][5] = 1791;
#line 990
  logicin_src[7][0] = 102;
#line 990
  logicin_src[7][1] = 1537;
#line 990
  logicin_src[7][2] = 1801;
#line 990
  logicin_src[7][3] = 1543;
#line 990
  logicin_src[7][4] = 108;
#line 990
  logicin_src[7][5] = 1791;
#line 1001
  rc = mip_to_bitpos(*bitpos, num_bitpos, 4000, 12, 3, 2, 3, 3, & logicin_src);
  }
#line 1003
  if (rc) {
    {
#line 1003
    while (1) {
      while_continue___8: /* CIL Label */ ;
      {
#line 1003
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
              1003);
#line 1003
      rc = rc;
      }
#line 1003
      goto fail;
#line 1003
      goto while_break___8;
    }
    while_break___8: /* CIL Label */ ;
    }
  }
  {
#line 1005
  logicin_src[7][0] = 167;
#line 1005
  logicin_src[5][0] = logicin_src[7][0];
#line 1005
  logicin_src[3][0] = logicin_src[5][0];
#line 1005
  logicin_src[1][0] = logicin_src[3][0];
#line 1006
  logicin_src[2][0] = 103;
#line 1006
  logicin_src[0][0] = logicin_src[2][0];
#line 1007
  logicin_src[6][0] = 102;
#line 1007
  logicin_src[4][0] = logicin_src[6][0];
#line 1008
  rc = mip_to_bitpos(*bitpos, num_bitpos, 4000, 14, 3, 3, 3, 2, & logicin_src);
  }
#line 1010
  if (rc) {
    {
#line 1010
    while (1) {
      while_continue___9: /* CIL Label */ ;
      {
#line 1010
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
              1010);
#line 1010
      rc = rc;
      }
#line 1010
      goto fail;
#line 1010
      goto while_break___9;
    }
    while_break___9: /* CIL Label */ ;
    }
  }
#line 1012
  logicin_src___0[0][0] = 1525;
#line 1012
  logicin_src___0[0][1] = 111;
#line 1012
  tmp___0 = 2U;
  {
#line 1012
  while (1) {
    while_continue___10: /* CIL Label */ ;
#line 1012
    if (tmp___0 >= 6U) {
#line 1012
      goto while_break___10;
    }
#line 1012
    logicin_src___0[0][tmp___0] = 0;
#line 1012
    tmp___0 ++;
  }
  while_break___10: /* CIL Label */ ;
  }
#line 1012
  logicin_src___0[1][0] = 1525;
#line 1012
  logicin_src___0[1][1] = 111;
#line 1012
  tmp___1 = 2U;
  {
#line 1012
  while (1) {
    while_continue___11: /* CIL Label */ ;
#line 1012
    if (tmp___1 >= 6U) {
#line 1012
      goto while_break___11;
    }
#line 1012
    logicin_src___0[1][tmp___1] = 0;
#line 1012
    tmp___1 ++;
  }
  while_break___11: /* CIL Label */ ;
  }
#line 1012
  logicin_src___0[2][0] = 1525;
#line 1012
  logicin_src___0[2][1] = 1792;
#line 1012
  tmp___2 = 2U;
  {
#line 1012
  while (1) {
    while_continue___12: /* CIL Label */ ;
#line 1012
    if (tmp___2 >= 6U) {
#line 1012
      goto while_break___12;
    }
#line 1012
    logicin_src___0[2][tmp___2] = 0;
#line 1012
    tmp___2 ++;
  }
  while_break___12: /* CIL Label */ ;
  }
#line 1012
  logicin_src___0[3][0] = 1525;
#line 1012
  logicin_src___0[3][1] = 1792;
#line 1012
  tmp___3 = 2U;
  {
#line 1012
  while (1) {
    while_continue___13: /* CIL Label */ ;
#line 1012
    if (tmp___3 >= 6U) {
#line 1012
      goto while_break___13;
    }
#line 1012
    logicin_src___0[3][tmp___3] = 0;
#line 1012
    tmp___3 ++;
  }
  while_break___13: /* CIL Label */ ;
  }
#line 1012
  logicin_src___0[4][0] = 1792;
#line 1012
  logicin_src___0[4][1] = 113;
#line 1012
  tmp___4 = 2U;
  {
#line 1012
  while (1) {
    while_continue___14: /* CIL Label */ ;
#line 1012
    if (tmp___4 >= 6U) {
#line 1012
      goto while_break___14;
    }
#line 1012
    logicin_src___0[4][tmp___4] = 0;
#line 1012
    tmp___4 ++;
  }
  while_break___14: /* CIL Label */ ;
  }
#line 1012
  logicin_src___0[5][0] = 1792;
#line 1012
  logicin_src___0[5][1] = 113;
#line 1012
  tmp___5 = 2U;
  {
#line 1012
  while (1) {
    while_continue___15: /* CIL Label */ ;
#line 1012
    if (tmp___5 >= 6U) {
#line 1012
      goto while_break___15;
    }
#line 1012
    logicin_src___0[5][tmp___5] = 0;
#line 1012
    tmp___5 ++;
  }
  while_break___15: /* CIL Label */ ;
  }
#line 1012
  logicin_src___0[6][0] = 114;
#line 1012
  logicin_src___0[6][1] = 113;
#line 1012
  tmp___6 = 2U;
  {
#line 1012
  while (1) {
    while_continue___16: /* CIL Label */ ;
#line 1012
    if (tmp___6 >= 6U) {
#line 1012
      goto while_break___16;
    }
#line 1012
    logicin_src___0[6][tmp___6] = 0;
#line 1012
    tmp___6 ++;
  }
  while_break___16: /* CIL Label */ ;
  }
#line 1012
  logicin_src___0[7][0] = 114;
#line 1012
  logicin_src___0[7][1] = 113;
#line 1012
  tmp___7 = 2U;
  {
#line 1012
  while (1) {
    while_continue___17: /* CIL Label */ ;
#line 1012
    if (tmp___7 >= 6U) {
#line 1012
      goto while_break___17;
    }
#line 1012
    logicin_src___0[7][tmp___7] = 0;
#line 1012
    tmp___7 ++;
  }
  while_break___17: /* CIL Label */ ;
  }
  {
#line 1022
  rc = mip_to_bitpos(*bitpos, num_bitpos, 4000, 12, 1, 2, 1, 3, & logicin_src___0);
  }
#line 1024
  if (rc) {
    {
#line 1024
    while (1) {
      while_continue___18: /* CIL Label */ ;
      {
#line 1024
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
              1024);
#line 1024
      rc = rc;
      }
#line 1024
      goto fail;
#line 1024
      goto while_break___18;
    }
    while_break___18: /* CIL Label */ ;
    }
  }
  {
#line 1025
  rc = mip_to_bitpos(*bitpos, num_bitpos, 4000, 14, 2, 3, 2, 2, & logicin_src___0);
  }
#line 1027
  if (rc) {
    {
#line 1027
    while (1) {
      while_continue___19: /* CIL Label */ ;
      {
#line 1027
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
              1027);
#line 1027
      rc = rc;
      }
#line 1027
      goto fail;
#line 1027
      goto while_break___19;
    }
    while_break___19: /* CIL Label */ ;
    }
  }
  {
#line 1030
  logicin_src___1[0][0] = 167;
#line 1030
  logicin_src___1[0][1] = 1540;
#line 1030
  logicin_src___1[0][2] = 1804;
#line 1030
  logicin_src___1[0][3] = 1542;
#line 1030
  logicin_src___1[0][4] = 117;
#line 1030
  logicin_src___1[0][5] = 118;
#line 1030
  logicin_src___1[1][0] = 103;
#line 1030
  logicin_src___1[1][1] = 1540;
#line 1030
  logicin_src___1[1][2] = 1804;
#line 1030
  logicin_src___1[1][3] = 1542;
#line 1030
  logicin_src___1[1][4] = 117;
#line 1030
  logicin_src___1[1][5] = 118;
#line 1030
  logicin_src___1[2][0] = 167;
#line 1030
  logicin_src___1[2][1] = 1795;
#line 1030
  logicin_src___1[2][2] = 1547;
#line 1030
  logicin_src___1[2][3] = 1797;
#line 1030
  logicin_src___1[2][4] = 117;
#line 1030
  logicin_src___1[2][5] = 1524;
#line 1030
  logicin_src___1[3][0] = 103;
#line 1030
  logicin_src___1[3][1] = 1795;
#line 1030
  logicin_src___1[3][2] = 1547;
#line 1030
  logicin_src___1[3][3] = 1797;
#line 1030
  logicin_src___1[3][4] = 117;
#line 1030
  logicin_src___1[3][5] = 1524;
#line 1030
  logicin_src___1[4][0] = 167;
#line 1030
  logicin_src___1[4][1] = 1538;
#line 1030
  logicin_src___1[4][2] = 1802;
#line 1030
  logicin_src___1[4][3] = 1544;
#line 1030
  logicin_src___1[4][4] = 1524;
#line 1030
  logicin_src___1[4][5] = 1785;
#line 1030
  logicin_src___1[5][0] = 102;
#line 1030
  logicin_src___1[5][1] = 1538;
#line 1030
  logicin_src___1[5][2] = 1802;
#line 1030
  logicin_src___1[5][3] = 1544;
#line 1030
  logicin_src___1[5][4] = 1524;
#line 1030
  logicin_src___1[5][5] = 1785;
#line 1030
  logicin_src___1[6][0] = 167;
#line 1030
  logicin_src___1[6][1] = 1793;
#line 1030
  logicin_src___1[6][2] = 1545;
#line 1030
  logicin_src___1[6][3] = 1799;
#line 1030
  logicin_src___1[6][4] = 110;
#line 1030
  logicin_src___1[6][5] = 1785;
#line 1030
  logicin_src___1[7][0] = 102;
#line 1030
  logicin_src___1[7][1] = 1793;
#line 1030
  logicin_src___1[7][2] = 1545;
#line 1030
  logicin_src___1[7][3] = 1799;
#line 1030
  logicin_src___1[7][4] = 110;
#line 1030
  logicin_src___1[7][5] = 1785;
#line 1041
  rc = mip_to_bitpos(*bitpos, num_bitpos, 4000, 16, 3, 2, 3, 3, & logicin_src___1);
  }
#line 1043
  if (rc) {
    {
#line 1043
    while (1) {
      while_continue___20: /* CIL Label */ ;
      {
#line 1043
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
              1043);
#line 1043
      rc = rc;
      }
#line 1043
      goto fail;
#line 1043
      goto while_break___20;
    }
    while_break___20: /* CIL Label */ ;
    }
  }
  {
#line 1045
  logicin_src___1[7][0] = 167;
#line 1045
  logicin_src___1[5][0] = logicin_src___1[7][0];
#line 1045
  logicin_src___1[3][0] = logicin_src___1[5][0];
#line 1045
  logicin_src___1[1][0] = logicin_src___1[3][0];
#line 1046
  logicin_src___1[2][0] = 103;
#line 1046
  logicin_src___1[0][0] = logicin_src___1[2][0];
#line 1047
  logicin_src___1[6][0] = 102;
#line 1047
  logicin_src___1[4][0] = logicin_src___1[6][0];
#line 1048
  rc = mip_to_bitpos(*bitpos, num_bitpos, 4000, 18, 3, 3, 3, 2, & logicin_src___1);
  }
#line 1050
  if (rc) {
    {
#line 1050
    while (1) {
      while_continue___21: /* CIL Label */ ;
      {
#line 1050
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
              1050);
#line 1050
      rc = rc;
      }
#line 1050
      goto fail;
#line 1050
      goto while_break___21;
    }
    while_break___21: /* CIL Label */ ;
    }
  }
#line 1052
  logicin_src___2[0][0] = 1781;
#line 1052
  logicin_src___2[0][1] = 109;
#line 1052
  tmp___8 = 2U;
  {
#line 1052
  while (1) {
    while_continue___22: /* CIL Label */ ;
#line 1052
    if (tmp___8 >= 6U) {
#line 1052
      goto while_break___22;
    }
#line 1052
    logicin_src___2[0][tmp___8] = 0;
#line 1052
    tmp___8 ++;
  }
  while_break___22: /* CIL Label */ ;
  }
#line 1052
  logicin_src___2[1][0] = 1781;
#line 1052
  logicin_src___2[1][1] = 109;
#line 1052
  tmp___9 = 2U;
  {
#line 1052
  while (1) {
    while_continue___23: /* CIL Label */ ;
#line 1052
    if (tmp___9 >= 6U) {
#line 1052
      goto while_break___23;
    }
#line 1052
    logicin_src___2[1][tmp___9] = 0;
#line 1052
    tmp___9 ++;
  }
  while_break___23: /* CIL Label */ ;
  }
#line 1052
  logicin_src___2[2][0] = 1781;
#line 1052
  logicin_src___2[2][1] = 101;
#line 1052
  tmp___10 = 2U;
  {
#line 1052
  while (1) {
    while_continue___24: /* CIL Label */ ;
#line 1052
    if (tmp___10 >= 6U) {
#line 1052
      goto while_break___24;
    }
#line 1052
    logicin_src___2[2][tmp___10] = 0;
#line 1052
    tmp___10 ++;
  }
  while_break___24: /* CIL Label */ ;
  }
#line 1052
  logicin_src___2[3][0] = 1781;
#line 1052
  logicin_src___2[3][1] = 101;
#line 1052
  tmp___11 = 2U;
  {
#line 1052
  while (1) {
    while_continue___25: /* CIL Label */ ;
#line 1052
    if (tmp___11 >= 6U) {
#line 1052
      goto while_break___25;
    }
#line 1052
    logicin_src___2[3][tmp___11] = 0;
#line 1052
    tmp___11 ++;
  }
  while_break___25: /* CIL Label */ ;
  }
#line 1052
  logicin_src___2[4][0] = 101;
#line 1052
  logicin_src___2[4][1] = 115;
#line 1052
  tmp___12 = 2U;
  {
#line 1052
  while (1) {
    while_continue___26: /* CIL Label */ ;
#line 1052
    if (tmp___12 >= 6U) {
#line 1052
      goto while_break___26;
    }
#line 1052
    logicin_src___2[4][tmp___12] = 0;
#line 1052
    tmp___12 ++;
  }
  while_break___26: /* CIL Label */ ;
  }
#line 1052
  logicin_src___2[5][0] = 101;
#line 1052
  logicin_src___2[5][1] = 115;
#line 1052
  tmp___13 = 2U;
  {
#line 1052
  while (1) {
    while_continue___27: /* CIL Label */ ;
#line 1052
    if (tmp___13 >= 6U) {
#line 1052
      goto while_break___27;
    }
#line 1052
    logicin_src___2[5][tmp___13] = 0;
#line 1052
    tmp___13 ++;
  }
  while_break___27: /* CIL Label */ ;
  }
#line 1052
  logicin_src___2[6][0] = 112;
#line 1052
  logicin_src___2[6][1] = 115;
#line 1052
  tmp___14 = 2U;
  {
#line 1052
  while (1) {
    while_continue___28: /* CIL Label */ ;
#line 1052
    if (tmp___14 >= 6U) {
#line 1052
      goto while_break___28;
    }
#line 1052
    logicin_src___2[6][tmp___14] = 0;
#line 1052
    tmp___14 ++;
  }
  while_break___28: /* CIL Label */ ;
  }
#line 1052
  logicin_src___2[7][0] = 112;
#line 1052
  logicin_src___2[7][1] = 115;
#line 1052
  tmp___15 = 2U;
  {
#line 1052
  while (1) {
    while_continue___29: /* CIL Label */ ;
#line 1052
    if (tmp___15 >= 6U) {
#line 1052
      goto while_break___29;
    }
#line 1052
    logicin_src___2[7][tmp___15] = 0;
#line 1052
    tmp___15 ++;
  }
  while_break___29: /* CIL Label */ ;
  }
  {
#line 1062
  rc = mip_to_bitpos(*bitpos, num_bitpos, 4000, 16, 1, 2, 1, 3, & logicin_src___2);
  }
#line 1064
  if (rc) {
    {
#line 1064
    while (1) {
      while_continue___30: /* CIL Label */ ;
      {
#line 1064
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
              1064);
#line 1064
      rc = rc;
      }
#line 1064
      goto fail;
#line 1064
      goto while_break___30;
    }
    while_break___30: /* CIL Label */ ;
    }
  }
  {
#line 1065
  rc = mip_to_bitpos(*bitpos, num_bitpos, 4000, 18, 2, 3, 2, 2, & logicin_src___2);
  }
#line 1067
  if (rc) {
    {
#line 1067
    while (1) {
      while_continue___31: /* CIL Label */ ;
      {
#line 1067
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
              1067);
#line 1067
      rc = rc;
      }
#line 1067
      goto fail;
#line 1067
      goto while_break___31;
    }
    while_break___31: /* CIL Label */ ;
    }
  }
#line 1071
  src___1[0].minor = 20;
#line 1071
  src___1[0].m0_sw_to = 107;
#line 1071
  src___1[0].m0_two_bits_o = 6;
#line 1071
  src___1[0].m0_two_bits_val = 3;
#line 1071
  src___1[0].m0_one_bit_start = 0;
#line 1071
  src___1[0].m1_sw_to = 0;
#line 1071
  src___1[0].m1_two_bits_o = 0;
#line 1071
  src___1[0].m1_two_bits_val = 0;
#line 1071
  src___1[0].m1_one_bit_start = 0;
#line 1071
  src___1[0].from_w[0] = 180;
#line 1071
  src___1[0].from_w[1] = 179;
#line 1071
  src___1[0].from_w[2] = 182;
#line 1071
  src___1[0].from_w[3] = 181;
#line 1071
  src___1[0].from_w[4] = 178;
#line 1071
  src___1[0].from_w[5] = 177;
#line 1071
  src___1[1].minor = 20;
#line 1071
  src___1[1].m0_sw_to = 107;
#line 1071
  src___1[1].m0_two_bits_o = 6;
#line 1071
  src___1[1].m0_two_bits_val = 2;
#line 1071
  src___1[1].m0_one_bit_start = 0;
#line 1071
  src___1[1].m1_sw_to = 0;
#line 1071
  src___1[1].m1_two_bits_o = 0;
#line 1071
  src___1[1].m1_two_bits_val = 0;
#line 1071
  src___1[1].m1_one_bit_start = 0;
#line 1071
  src___1[1].from_w[0] = 534;
#line 1071
  src___1[1].from_w[1] = 510;
#line 1071
  src___1[1].from_w[2] = 167;
#line 1071
  src___1[1].from_w[3] = 168;
#line 1071
  src___1[1].from_w[4] = 518;
#line 1071
  src___1[1].from_w[5] = 526;
#line 1071
  src___1[2].minor = 20;
#line 1071
  src___1[2].m0_sw_to = 107;
#line 1071
  src___1[2].m0_two_bits_o = 6;
#line 1071
  src___1[2].m0_two_bits_val = 1;
#line 1071
  src___1[2].m0_one_bit_start = 0;
#line 1071
  src___1[2].m1_sw_to = 0;
#line 1071
  src___1[2].m1_two_bits_o = 0;
#line 1071
  src___1[2].m1_two_bits_val = 0;
#line 1071
  src___1[2].m1_one_bit_start = 0;
#line 1071
  src___1[2].from_w[0] = 101;
#line 1071
  src___1[2].from_w[1] = 1792;
#line 1071
  src___1[2].from_w[2] = 1781;
#line 1071
  src___1[2].from_w[3] = 1525;
#line 1071
  src___1[2].from_w[4] = 184;
#line 1071
  src___1[2].from_w[5] = 183;
#line 1071
  src___1[3].minor = 20;
#line 1071
  src___1[3].m0_sw_to = 106;
#line 1071
  src___1[3].m0_two_bits_o = 8;
#line 1071
  src___1[3].m0_two_bits_val = 3;
#line 1071
  src___1[3].m0_one_bit_start = 10;
#line 1071
  src___1[3].m1_sw_to = 0;
#line 1071
  src___1[3].m1_two_bits_o = 0;
#line 1071
  src___1[3].m1_two_bits_val = 0;
#line 1071
  src___1[3].m1_one_bit_start = 0;
#line 1071
  src___1[3].from_w[0] = 177;
#line 1071
  src___1[3].from_w[1] = 178;
#line 1071
  src___1[3].from_w[2] = 179;
#line 1071
  src___1[3].from_w[3] = 182;
#line 1071
  src___1[3].from_w[4] = 181;
#line 1071
  src___1[3].from_w[5] = 180;
#line 1071
  src___1[4].minor = 20;
#line 1071
  src___1[4].m0_sw_to = 106;
#line 1071
  src___1[4].m0_two_bits_o = 8;
#line 1071
  src___1[4].m0_two_bits_val = 2;
#line 1071
  src___1[4].m0_one_bit_start = 10;
#line 1071
  src___1[4].m1_sw_to = 0;
#line 1071
  src___1[4].m1_two_bits_o = 0;
#line 1071
  src___1[4].m1_two_bits_val = 0;
#line 1071
  src___1[4].m1_one_bit_start = 0;
#line 1071
  src___1[4].from_w[0] = 183;
#line 1071
  src___1[4].from_w[1] = 184;
#line 1071
  src___1[4].from_w[2] = 1792;
#line 1071
  src___1[4].from_w[3] = 1781;
#line 1071
  src___1[4].from_w[4] = 1525;
#line 1071
  src___1[4].from_w[5] = 101;
#line 1071
  src___1[5].minor = 20;
#line 1071
  src___1[5].m0_sw_to = 106;
#line 1071
  src___1[5].m0_two_bits_o = 8;
#line 1071
  src___1[5].m0_two_bits_val = 1;
#line 1071
  src___1[5].m0_one_bit_start = 10;
#line 1071
  src___1[5].m1_sw_to = 0;
#line 1071
  src___1[5].m1_two_bits_o = 0;
#line 1071
  src___1[5].m1_two_bits_val = 0;
#line 1071
  src___1[5].m1_one_bit_start = 0;
#line 1071
  src___1[5].from_w[0] = 526;
#line 1071
  src___1[5].from_w[1] = 518;
#line 1071
  src___1[5].from_w[2] = 510;
#line 1071
  src___1[5].from_w[3] = 167;
#line 1071
  src___1[5].from_w[4] = 0;
#line 1071
  src___1[5].from_w[5] = 534;
#line 1071
  src___1[6].minor = 20;
#line 1071
  src___1[6].m0_sw_to = 104;
#line 1071
  src___1[6].m0_two_bits_o = 16;
#line 1071
  src___1[6].m0_two_bits_val = 3;
#line 1071
  src___1[6].m0_one_bit_start = 18;
#line 1071
  src___1[6].m1_sw_to = 0;
#line 1071
  src___1[6].m1_two_bits_o = 0;
#line 1071
  src___1[6].m1_two_bits_val = 0;
#line 1071
  src___1[6].m1_one_bit_start = 0;
#line 1071
  src___1[6].from_w[0] = 169;
#line 1071
  src___1[6].from_w[1] = 170;
#line 1071
  src___1[6].from_w[2] = 171;
#line 1071
  src___1[6].from_w[3] = 174;
#line 1071
  src___1[6].from_w[4] = 173;
#line 1071
  src___1[6].from_w[5] = 172;
#line 1071
  src___1[7].minor = 20;
#line 1071
  src___1[7].m0_sw_to = 104;
#line 1071
  src___1[7].m0_two_bits_o = 16;
#line 1071
  src___1[7].m0_two_bits_val = 2;
#line 1071
  src___1[7].m0_one_bit_start = 18;
#line 1071
  src___1[7].m1_sw_to = 0;
#line 1071
  src___1[7].m1_two_bits_o = 0;
#line 1071
  src___1[7].m1_two_bits_val = 0;
#line 1071
  src___1[7].m1_one_bit_start = 0;
#line 1071
  src___1[7].from_w[0] = 175;
#line 1071
  src___1[7].from_w[1] = 176;
#line 1071
  src___1[7].from_w[2] = 177;
#line 1071
  src___1[7].from_w[3] = 180;
#line 1071
  src___1[7].from_w[4] = 179;
#line 1071
  src___1[7].from_w[5] = 178;
#line 1071
  src___1[8].minor = 20;
#line 1071
  src___1[8].m0_sw_to = 104;
#line 1071
  src___1[8].m0_two_bits_o = 16;
#line 1071
  src___1[8].m0_two_bits_val = 1;
#line 1071
  src___1[8].m0_one_bit_start = 18;
#line 1071
  src___1[8].m1_sw_to = 0;
#line 1071
  src___1[8].m1_two_bits_o = 0;
#line 1071
  src___1[8].m1_two_bits_val = 0;
#line 1071
  src___1[8].m1_one_bit_start = 0;
#line 1071
  src___1[8].from_w[0] = 181;
#line 1071
  src___1[8].from_w[1] = 182;
#line 1071
  src___1[8].from_w[2] = 183;
#line 1071
  src___1[8].from_w[3] = 1781;
#line 1071
  src___1[8].from_w[4] = 1791;
#line 1071
  src___1[8].from_w[5] = 184;
#line 1071
  src___1[9].minor = 20;
#line 1071
  src___1[9].m0_sw_to = 104;
#line 1071
  src___1[9].m0_two_bits_o = 16;
#line 1071
  src___1[9].m0_two_bits_val = 0;
#line 1071
  src___1[9].m0_one_bit_start = 18;
#line 1071
  src___1[9].m1_sw_to = 0;
#line 1071
  src___1[9].m1_two_bits_o = 0;
#line 1071
  src___1[9].m1_two_bits_val = 0;
#line 1071
  src___1[9].m1_one_bit_start = 0;
#line 1071
  src___1[9].from_w[0] = 510;
#line 1071
  src___1[9].from_w[1] = 534;
#line 1071
  src___1[9].from_w[2] = 525;
#line 1071
  src___1[9].from_w[3] = 167;
#line 1071
  src___1[9].from_w[4] = 0;
#line 1071
  src___1[9].from_w[5] = 517;
#line 1071
  src___1[10].minor = 20;
#line 1071
  src___1[10].m0_sw_to = 105;
#line 1071
  src___1[10].m0_two_bits_o = 46;
#line 1071
  src___1[10].m0_two_bits_val = 3;
#line 1071
  src___1[10].m0_one_bit_start = 40;
#line 1071
  src___1[10].m1_sw_to = 0;
#line 1071
  src___1[10].m1_two_bits_o = 0;
#line 1071
  src___1[10].m1_two_bits_val = 0;
#line 1071
  src___1[10].m1_one_bit_start = 0;
#line 1071
  src___1[10].from_w[0] = 172;
#line 1071
  src___1[10].from_w[1] = 171;
#line 1071
  src___1[10].from_w[2] = 174;
#line 1071
  src___1[10].from_w[3] = 173;
#line 1071
  src___1[10].from_w[4] = 170;
#line 1071
  src___1[10].from_w[5] = 169;
#line 1071
  src___1[11].minor = 20;
#line 1071
  src___1[11].m0_sw_to = 105;
#line 1071
  src___1[11].m0_two_bits_o = 46;
#line 1071
  src___1[11].m0_two_bits_val = 2;
#line 1071
  src___1[11].m0_one_bit_start = 40;
#line 1071
  src___1[11].m1_sw_to = 0;
#line 1071
  src___1[11].m1_two_bits_o = 0;
#line 1071
  src___1[11].m1_two_bits_val = 0;
#line 1071
  src___1[11].m1_one_bit_start = 0;
#line 1071
  src___1[11].from_w[0] = 184;
#line 1071
  src___1[11].from_w[1] = 183;
#line 1071
  src___1[11].from_w[2] = 1781;
#line 1071
  src___1[11].from_w[3] = 1791;
#line 1071
  src___1[11].from_w[4] = 182;
#line 1071
  src___1[11].from_w[5] = 181;
#line 1071
  src___1[12].minor = 20;
#line 1071
  src___1[12].m0_sw_to = 105;
#line 1071
  src___1[12].m0_two_bits_o = 46;
#line 1071
  src___1[12].m0_two_bits_val = 1;
#line 1071
  src___1[12].m0_one_bit_start = 40;
#line 1071
  src___1[12].m1_sw_to = 0;
#line 1071
  src___1[12].m1_two_bits_o = 0;
#line 1071
  src___1[12].m1_two_bits_val = 0;
#line 1071
  src___1[12].m1_one_bit_start = 0;
#line 1071
  src___1[12].from_w[0] = 178;
#line 1071
  src___1[12].from_w[1] = 177;
#line 1071
  src___1[12].from_w[2] = 180;
#line 1071
  src___1[12].from_w[3] = 179;
#line 1071
  src___1[12].from_w[4] = 176;
#line 1071
  src___1[12].from_w[5] = 175;
#line 1071
  src___1[13].minor = 20;
#line 1071
  src___1[13].m0_sw_to = 105;
#line 1071
  src___1[13].m0_two_bits_o = 46;
#line 1071
  src___1[13].m0_two_bits_val = 0;
#line 1071
  src___1[13].m0_one_bit_start = 40;
#line 1071
  src___1[13].m1_sw_to = 0;
#line 1071
  src___1[13].m1_two_bits_o = 0;
#line 1071
  src___1[13].m1_two_bits_val = 0;
#line 1071
  src___1[13].m1_one_bit_start = 0;
#line 1071
  src___1[13].from_w[0] = 517;
#line 1071
  src___1[13].from_w[1] = 525;
#line 1071
  src___1[13].from_w[2] = 167;
#line 1071
  src___1[13].from_w[3] = 0;
#line 1071
  src___1[13].from_w[4] = 534;
#line 1071
  src___1[13].from_w[5] = 510;
#line 1071
  src___1[14].minor = 20;
#line 1071
  src___1[14].m0_sw_to = 102;
#line 1071
  src___1[14].m0_two_bits_o = 54;
#line 1071
  src___1[14].m0_two_bits_val = 3;
#line 1071
  src___1[14].m0_one_bit_start = 48;
#line 1071
  src___1[14].m1_sw_to = 0;
#line 1071
  src___1[14].m1_two_bits_o = 0;
#line 1071
  src___1[14].m1_two_bits_val = 0;
#line 1071
  src___1[14].m1_one_bit_start = 0;
#line 1071
  src___1[14].from_w[0] = 172;
#line 1071
  src___1[14].from_w[1] = 173;
#line 1071
  src___1[14].from_w[2] = 174;
#line 1071
  src___1[14].from_w[3] = 171;
#line 1071
  src___1[14].from_w[4] = 170;
#line 1071
  src___1[14].from_w[5] = 169;
#line 1071
  src___1[15].minor = 20;
#line 1071
  src___1[15].m0_sw_to = 102;
#line 1071
  src___1[15].m0_two_bits_o = 54;
#line 1071
  src___1[15].m0_two_bits_val = 2;
#line 1071
  src___1[15].m0_one_bit_start = 48;
#line 1071
  src___1[15].m1_sw_to = 0;
#line 1071
  src___1[15].m1_two_bits_o = 0;
#line 1071
  src___1[15].m1_two_bits_val = 0;
#line 1071
  src___1[15].m1_one_bit_start = 0;
#line 1071
  src___1[15].from_w[0] = 533;
#line 1071
  src___1[15].from_w[1] = 168;
#line 1071
  src___1[15].from_w[2] = 167;
#line 1071
  src___1[15].from_w[3] = 509;
#line 1071
  src___1[15].from_w[4] = 517;
#line 1071
  src___1[15].from_w[5] = 525;
#line 1071
  src___1[16].minor = 20;
#line 1071
  src___1[16].m0_sw_to = 102;
#line 1071
  src___1[16].m0_two_bits_o = 54;
#line 1071
  src___1[16].m0_two_bits_val = 1;
#line 1071
  src___1[16].m0_one_bit_start = 48;
#line 1071
  src___1[16].m1_sw_to = 0;
#line 1071
  src___1[16].m1_two_bits_o = 0;
#line 1071
  src___1[16].m1_two_bits_val = 0;
#line 1071
  src___1[16].m1_one_bit_start = 0;
#line 1071
  src___1[16].from_w[0] = 1785;
#line 1071
  src___1[16].from_w[1] = 0;
#line 1071
  src___1[16].from_w[2] = 0;
#line 1071
  src___1[16].from_w[3] = 1791;
#line 1071
  src___1[16].from_w[4] = 176;
#line 1071
  src___1[16].from_w[5] = 175;
#line 1071
  src___1[17].minor = 20;
#line 1071
  src___1[17].m0_sw_to = 103;
#line 1071
  src___1[17].m0_two_bits_o = 56;
#line 1071
  src___1[17].m0_two_bits_val = 3;
#line 1071
  src___1[17].m0_one_bit_start = 58;
#line 1071
  src___1[17].m1_sw_to = 0;
#line 1071
  src___1[17].m1_two_bits_o = 0;
#line 1071
  src___1[17].m1_two_bits_val = 0;
#line 1071
  src___1[17].m1_one_bit_start = 0;
#line 1071
  src___1[17].from_w[0] = 169;
#line 1071
  src___1[17].from_w[1] = 170;
#line 1071
  src___1[17].from_w[2] = 173;
#line 1071
  src___1[17].from_w[3] = 174;
#line 1071
  src___1[17].from_w[4] = 171;
#line 1071
  src___1[17].from_w[5] = 172;
#line 1071
  src___1[18].minor = 20;
#line 1071
  src___1[18].m0_sw_to = 103;
#line 1071
  src___1[18].m0_two_bits_o = 56;
#line 1071
  src___1[18].m0_two_bits_val = 2;
#line 1071
  src___1[18].m0_one_bit_start = 58;
#line 1071
  src___1[18].m1_sw_to = 0;
#line 1071
  src___1[18].m1_two_bits_o = 0;
#line 1071
  src___1[18].m1_two_bits_val = 0;
#line 1071
  src___1[18].m1_one_bit_start = 0;
#line 1071
  src___1[18].from_w[0] = 175;
#line 1071
  src___1[18].from_w[1] = 176;
#line 1071
  src___1[18].from_w[2] = 1780;
#line 1071
  src___1[18].from_w[3] = 1524;
#line 1071
  src___1[18].from_w[4] = 0;
#line 1071
  src___1[18].from_w[5] = 0;
#line 1071
  src___1[19].minor = 20;
#line 1071
  src___1[19].m0_sw_to = 103;
#line 1071
  src___1[19].m0_two_bits_o = 56;
#line 1071
  src___1[19].m0_two_bits_val = 1;
#line 1071
  src___1[19].m0_one_bit_start = 58;
#line 1071
  src___1[19].m1_sw_to = 0;
#line 1071
  src___1[19].m1_two_bits_o = 0;
#line 1071
  src___1[19].m1_two_bits_val = 0;
#line 1071
  src___1[19].m1_one_bit_start = 0;
#line 1071
  src___1[19].from_w[0] = 525;
#line 1071
  src___1[19].from_w[1] = 517;
#line 1071
  src___1[19].from_w[2] = 168;
#line 1071
  src___1[19].from_w[3] = 167;
#line 1071
  src___1[19].from_w[4] = 509;
#line 1071
  src___1[19].from_w[5] = 533;
#line 1118
  i = 0;
  {
#line 1118
  while (1) {
    while_continue___32: /* CIL Label */ ;
#line 1118
    if (! ((unsigned long )i < sizeof(src___1) / sizeof(src___1[0]))) {
#line 1118
      goto while_break___32;
    }
#line 1119
    j = 0;
    {
#line 1119
    while (1) {
      while_continue___33: /* CIL Label */ ;
#line 1119
      if (! ((unsigned long )j < sizeof(src___1[0].from_w) / sizeof(src___1[0].from_w[0]))) {
#line 1119
        goto while_break___33;
      }
#line 1120
      if (src___1[i].from_w[j] == 0) {
#line 1120
        goto __Cont;
      }
#line 1122
      if (*num_bitpos >= 4000) {
        {
#line 1122
        while (1) {
          while_continue___34: /* CIL Label */ ;
          {
#line 1122
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
                  1122);
#line 1122
          rc = 22;
          }
#line 1122
          goto fail;
#line 1122
          goto while_break___34;
        }
        while_break___34: /* CIL Label */ ;
        }
      }
#line 1123
      (*bitpos + *num_bitpos)->from = src___1[i].from_w[j];
#line 1124
      (*bitpos + *num_bitpos)->to = src___1[i].m0_sw_to;
#line 1125
      (*bitpos + *num_bitpos)->bidir = 0;
#line 1126
      (*bitpos + *num_bitpos)->minor = 20;
#line 1127
      (*bitpos + *num_bitpos)->two_bits_o = src___1[i].m0_two_bits_o;
#line 1128
      (*bitpos + *num_bitpos)->two_bits_val = src___1[i].m0_two_bits_val;
#line 1129
      (*bitpos + *num_bitpos)->one_bit_o = src___1[i].m0_one_bit_start + j;
#line 1130
      (*num_bitpos) ++;
      __Cont: /* CIL Label */ 
#line 1119
      j ++;
    }
    while_break___33: /* CIL Label */ ;
    }
#line 1118
    i ++;
  }
  while_break___32: /* CIL Label */ ;
  }
#line 1133
  return (0);
  fail: 
#line 1135
  return (rc);
}
}
#line 1138 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
void free_xc6_routing_bitpos(struct xc6_routing_bitpos *bitpos ) 
{ 


  {
  {
#line 1140
  free((void *)bitpos);
  }
#line 1141
  return;
}
}
#line 1145 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
static int const   xc6_lut_wiring[4][16]  = { {        (int const   )17,        (int const   )19,        (int const   )16,        (int const   )18, 
            (int const   )23,        (int const   )21,        (int const   )22,        (int const   )20, 
            (int const   )31,        (int const   )29,        (int const   )30,        (int const   )28, 
            (int const   )25,        (int const   )27,        (int const   )24,        (int const   )26}, 
   {        (int const   )47,        (int const   )45,        (int const   )46,        (int const   )44, 
            (int const   )41,        (int const   )43,        (int const   )40,        (int const   )42, 
            (int const   )33,        (int const   )35,        (int const   )32,        (int const   )34, 
            (int const   )39,        (int const   )37,        (int const   )38,        (int const   )36}, 
   {        (int const   )31,        (int const   )29,        (int const   )30,        (int const   )28, 
            (int const   )27,        (int const   )25,        (int const   )26,        (int const   )24, 
            (int const   )19,        (int const   )17,        (int const   )18,        (int const   )16, 
            (int const   )23,        (int const   )21,        (int const   )22,        (int const   )20}, 
   {        (int const   )33,        (int const   )35,        (int const   )32,        (int const   )34, 
            (int const   )37,        (int const   )39,        (int const   )36,        (int const   )38, 
            (int const   )45,        (int const   )47,        (int const   )44,        (int const   )46, 
            (int const   )41,        (int const   )43,        (int const   )40,        (int const   )42}};
#line 1143 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c"
void xc6_lut_bitmap(int lut_pos , int (*map)[64] , int num_bits ) 
{ 
  int map32[32] ;
  int i ;

  {
#line 1159
  i = 0;
  {
#line 1159
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1159
    if (! (i < 16)) {
#line 1159
      goto while_break;
    }
#line 1160
    map32[i] = (int )xc6_lut_wiring[lut_pos][i];
#line 1161
    if (map32[i] < 32) {
#line 1162
      if (map32[i] < 16) {
        {
#line 1162
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
                1162);
        }
      }
#line 1163
      map32[16 + i] = map32[i] - 16;
    } else {
#line 1165
      if (map32[i] > 47) {
        {
#line 1165
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
                1165);
        }
      }
#line 1166
      map32[16 + i] = map32[i] + 16;
    }
#line 1159
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1170
  i = 0;
  {
#line 1170
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1170
    if (! (i < 32)) {
#line 1170
      goto while_break___0;
    }
#line 1171
    if (num_bits == 32) {
#line 1172
      if (lut_pos == 0) {
#line 1180
        (*map)[i] = map32[i] % 32;
#line 1181
        (*map)[32 + i] = 32 + map32[i] % 32;
      } else
#line 1172
      if (lut_pos == 0) {
#line 1180
        (*map)[i] = map32[i] % 32;
#line 1181
        (*map)[32 + i] = 32 + map32[i] % 32;
      } else
#line 1172
      if (lut_pos == 2) {
#line 1180
        (*map)[i] = map32[i] % 32;
#line 1181
        (*map)[32 + i] = 32 + map32[i] % 32;
      } else
#line 1172
      if (lut_pos == 2) {
#line 1180
        (*map)[i] = map32[i] % 32;
#line 1181
        (*map)[32 + i] = 32 + map32[i] % 32;
      } else
#line 1172
      if (lut_pos == 2) {
#line 1180
        (*map)[i] = map32[i] % 32;
#line 1181
        (*map)[32 + i] = 32 + map32[i] % 32;
      } else
#line 1172
      if (lut_pos == 2) {
#line 1180
        (*map)[i] = map32[i] % 32;
#line 1181
        (*map)[32 + i] = 32 + map32[i] % 32;
      } else
#line 1172
      if (lut_pos == 2) {
#line 1180
        (*map)[i] = map32[i] % 32;
#line 1181
        (*map)[32 + i] = 32 + map32[i] % 32;
      } else
#line 1172
      if (lut_pos == 2) {
#line 1180
        (*map)[i] = map32[i] % 32;
#line 1181
        (*map)[32 + i] = 32 + map32[i] % 32;
      } else {
#line 1183
        (*map)[i] = 32 + map32[i] % 32;
#line 1184
        (*map)[32 + i] = map32[i] % 32;
      }
    } else {
#line 1187
      if (num_bits != 64) {
        {
#line 1187
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/parts.c",
                1187);
        }
      }
#line 1188
      (*map)[i] = map32[i];
#line 1189
      (*map)[32 + i] = ((*map)[i] + 32) % 64;
    }
#line 1170
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1192
  return;
}
}
#line 217 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
int is_aty(int check , struct fpga_model *model , int y ) ;
#line 279
int is_atx(int check , struct fpga_model *model , int x ) ;
#line 775
int init_devices(struct fpga_model *model ) ;
#line 776
void free_devices(struct fpga_model *model ) ;
#line 787
char const   *pf(char const   *fmt  , ...) ;
#line 793
int add_connpt_name(struct fpga_model *model , int y , int x , char const   *connpt_name ,
                    int warn_if_duplicate , uint16_t *name_i , int *conn_point_o ) ;
#line 12 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c"
static int add_dev(struct fpga_model *model , int y , int x , int type , int subtype ) ;
#line 14
static int init_iob(struct fpga_model *model , int y , int x , int idx ) ;
#line 15
static int init_logic(struct fpga_model *model , int y , int x , int idx ) ;
#line 17 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c"
int init_devices(struct fpga_model *model ) 
{ 
  int x ;
  int y ;
  int i ;
  int j ;
  int rc ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;
  int tmp___17 ;
  int tmp___18 ;
  int tmp___19 ;
  int tmp___20 ;

  {
  {
#line 21
  while (1) {
    while_continue: /* CIL Label */ ;
#line 21
    if (model->rc) {
#line 21
      return (model->rc);
    }
#line 21
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 23
  i = 0;
  {
#line 23
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 23
    if (! (i < (int )(model->die)->num_rows)) {
#line 23
      goto while_break___0;
    }
#line 24
    y = 9 + i * 17;
#line 25
    if (y > model->center_y) {
#line 25
      y ++;
    }
#line 26
    x = model->center_x - 1;
#line 27
    if (i % 2) {
      {
#line 28
      rc = add_dev(model, y, x, 17, 0);
      }
#line 28
      if (rc) {
#line 28
        goto fail;
      }
      {
#line 29
      rc = add_dev(model, y, x, 17, 0);
      }
#line 29
      if (rc) {
#line 29
        goto fail;
      }
    } else {
      {
#line 31
      rc = add_dev(model, y, x, 18, 0);
      }
#line 31
      if (rc) {
#line 31
        goto fail;
      }
    }
#line 23
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 35
  y = 2;
#line 36
  x = model->x_width - 4;
#line 37
  rc = add_dev(model, y, x, 16, 0);
  }
#line 37
  if (rc) {
#line 37
    goto fail;
  }
  {
#line 38
  rc = add_dev(model, y, x, 16, 0);
  }
#line 38
  if (rc) {
#line 38
    goto fail;
  }
  {
#line 41
  y = 3;
#line 42
  x = model->x_width - 4;
#line 43
  rc = add_dev(model, y, x, 16, 0);
  }
#line 43
  if (rc) {
#line 43
    goto fail;
  }
  {
#line 44
  rc = add_dev(model, y, x, 16, 0);
  }
#line 44
  if (rc) {
#line 44
    goto fail;
  }
  {
#line 45
  rc = add_dev(model, y, x, 24, 0);
  }
#line 45
  if (rc) {
#line 45
    goto fail;
  }
  {
#line 48
  y = (model->y_height - 2) - 1;
#line 49
  x = model->x_width - 4;
#line 50
  rc = add_dev(model, y, x, 19, 0);
  }
#line 50
  if (rc) {
#line 50
    goto fail;
  }
  {
#line 51
  rc = add_dev(model, y, x, 25, 0);
  }
#line 51
  if (rc) {
#line 51
    goto fail;
  }
  {
#line 52
  rc = add_dev(model, y, x, 24, 0);
  }
#line 52
  if (rc) {
#line 52
    goto fail;
  }
  {
#line 55
  y = (model->y_height - 2) - 2;
#line 56
  x = model->x_width - 4;
#line 57
  rc = add_dev(model, y, x, 21, 0);
  }
#line 57
  if (rc) {
#line 57
    goto fail;
  }
  {
#line 58
  rc = add_dev(model, y, x, 20, 0);
  }
#line 58
  if (rc) {
#line 58
    goto fail;
  }
  {
#line 59
  rc = add_dev(model, y, x, 22, 0);
  }
#line 59
  if (rc) {
#line 59
    goto fail;
  }
  {
#line 60
  rc = add_dev(model, y, x, 23, 0);
  }
#line 60
  if (rc) {
#line 60
    goto fail;
  }
  {
#line 63
  rc = add_dev(model, (int )(model->die)->mcb_ypos, 4, 29, 0);
  }
#line 63
  if (rc) {
#line 63
    goto fail;
  }
  {
#line 64
  rc = add_dev(model, (int )(model->die)->mcb_ypos, model->x_width - 3, 29, 0);
  }
#line 64
  if (rc) {
#line 64
    goto fail;
  }
  {
#line 67
  x = 3;
#line 68
  rc = add_dev(model, 2, x, 24, 0);
  }
#line 68
  if (rc) {
    {
#line 69
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 69
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              69);
#line 69
      rc = rc;
      }
#line 69
      goto fail;
#line 69
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
  {
#line 70
  rc = add_dev(model, 2, x, 24, 0);
  }
#line 70
  if (rc) {
    {
#line 71
    while (1) {
      while_continue___2: /* CIL Label */ ;
      {
#line 71
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              71);
#line 71
      rc = rc;
      }
#line 71
      goto fail;
#line 71
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
  }
  {
#line 72
  rc = add_dev(model, (model->y_height - 2) - 1, x, 24, 0);
  }
#line 72
  if (rc) {
    {
#line 73
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 73
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              73);
#line 73
      rc = rc;
      }
#line 73
      goto fail;
#line 73
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
  }
  {
#line 74
  rc = add_dev(model, (model->y_height - 2) - 1, x, 24, 0);
  }
#line 74
  if (rc) {
    {
#line 75
    while (1) {
      while_continue___4: /* CIL Label */ ;
      {
#line 75
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              75);
#line 75
      rc = rc;
      }
#line 75
      goto fail;
#line 75
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
  }
  {
#line 78
  x = 3;
#line 79
  y = 2;
#line 80
  rc = add_dev(model, y, x, 26, 0);
  }
#line 80
  if (rc) {
    {
#line 80
    while (1) {
      while_continue___5: /* CIL Label */ ;
      {
#line 80
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              80);
#line 80
      rc = rc;
      }
#line 80
      goto fail;
#line 80
      goto while_break___5;
    }
    while_break___5: /* CIL Label */ ;
    }
  }
  {
#line 81
  rc = add_dev(model, y, x, 27, 0);
  }
#line 81
  if (rc) {
    {
#line 81
    while (1) {
      while_continue___6: /* CIL Label */ ;
      {
#line 81
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              81);
#line 81
      rc = rc;
      }
#line 81
      goto fail;
#line 81
      goto while_break___6;
    }
    while_break___6: /* CIL Label */ ;
    }
  }
  {
#line 84
  rc = add_dev(model, model->center_y, 2, 28, 0);
  }
#line 84
  if (rc) {
    {
#line 85
    while (1) {
      while_continue___7: /* CIL Label */ ;
      {
#line 85
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              85);
#line 85
      rc = rc;
      }
#line 85
      goto fail;
#line 85
      goto while_break___7;
    }
    while_break___7: /* CIL Label */ ;
    }
  }
  {
#line 86
  rc = add_dev(model, model->center_y, model->x_width - 4, 28, 0);
  }
#line 86
  if (rc) {
    {
#line 87
    while (1) {
      while_continue___8: /* CIL Label */ ;
      {
#line 87
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              87);
#line 87
      rc = rc;
      }
#line 87
      goto fail;
#line 87
      goto while_break___8;
    }
    while_break___8: /* CIL Label */ ;
    }
  }
#line 90
  y = model->center_y;
#line 91
  x = model->center_x;
#line 92
  i = 0;
  {
#line 92
  while (1) {
    while_continue___9: /* CIL Label */ ;
#line 92
    if (! (i < 16)) {
#line 92
      goto while_break___9;
    }
    {
#line 93
    rc = add_dev(model, y, x, 15, 0);
    }
#line 93
    if (rc) {
#line 93
      goto fail;
    }
#line 92
    i ++;
  }
  while_break___9: /* CIL Label */ ;
  }
  {
#line 96
  y = 0;
#line 97
  x = model->center_x - 1;
#line 98
  rc = add_dev(model, y, x, 13, 0);
  }
#line 98
  if (rc) {
#line 98
    goto fail;
  }
  {
#line 99
  rc = add_dev(model, y, x, 13, 0);
  }
#line 99
  if (rc) {
#line 99
    goto fail;
  }
  {
#line 100
  rc = add_dev(model, y, x, 14, 0);
  }
#line 100
  if (rc) {
#line 100
    goto fail;
  }
#line 101
  j = 0;
  {
#line 101
  while (1) {
    while_continue___10: /* CIL Label */ ;
#line 101
    if (! (j < 8)) {
#line 101
      goto while_break___10;
    }
    {
#line 102
    rc = add_dev(model, y, x, 11, 0);
    }
#line 102
    if (rc) {
#line 102
      goto fail;
    }
    {
#line 103
    rc = add_dev(model, y, x, 12, 0);
    }
#line 103
    if (rc) {
#line 103
      goto fail;
    }
#line 101
    j ++;
  }
  while_break___10: /* CIL Label */ ;
  }
  {
#line 105
  y = model->center_y;
#line 106
  x = 0;
#line 107
  rc = add_dev(model, y, x, 13, 0);
  }
#line 107
  if (rc) {
#line 107
    goto fail;
  }
  {
#line 108
  rc = add_dev(model, y, x, 13, 0);
  }
#line 108
  if (rc) {
#line 108
    goto fail;
  }
  {
#line 109
  rc = add_dev(model, y, x, 14, 0);
  }
#line 109
  if (rc) {
#line 109
    goto fail;
  }
#line 110
  j = 0;
  {
#line 110
  while (1) {
    while_continue___11: /* CIL Label */ ;
#line 110
    if (! (j < 8)) {
#line 110
      goto while_break___11;
    }
    {
#line 111
    rc = add_dev(model, y, x, 11, 0);
    }
#line 111
    if (rc) {
#line 111
      goto fail;
    }
    {
#line 112
    rc = add_dev(model, y, x, 12, 0);
    }
#line 112
    if (rc) {
#line 112
      goto fail;
    }
#line 110
    j ++;
  }
  while_break___11: /* CIL Label */ ;
  }
  {
#line 114
  y = model->center_y;
#line 115
  x = model->x_width - 1;
#line 116
  rc = add_dev(model, y, x, 13, 0);
  }
#line 116
  if (rc) {
#line 116
    goto fail;
  }
  {
#line 117
  rc = add_dev(model, y, x, 13, 0);
  }
#line 117
  if (rc) {
#line 117
    goto fail;
  }
  {
#line 118
  rc = add_dev(model, y, x, 14, 0);
  }
#line 118
  if (rc) {
#line 118
    goto fail;
  }
#line 119
  j = 0;
  {
#line 119
  while (1) {
    while_continue___12: /* CIL Label */ ;
#line 119
    if (! (j < 8)) {
#line 119
      goto while_break___12;
    }
    {
#line 120
    rc = add_dev(model, y, x, 11, 0);
    }
#line 120
    if (rc) {
#line 120
      goto fail;
    }
    {
#line 121
    rc = add_dev(model, y, x, 12, 0);
    }
#line 121
    if (rc) {
#line 121
      goto fail;
    }
#line 119
    j ++;
  }
  while_break___12: /* CIL Label */ ;
  }
  {
#line 123
  y = model->y_height - 1;
#line 124
  x = model->center_x - 1;
#line 125
  rc = add_dev(model, y, x, 13, 0);
  }
#line 125
  if (rc) {
#line 125
    goto fail;
  }
  {
#line 126
  rc = add_dev(model, y, x, 13, 0);
  }
#line 126
  if (rc) {
#line 126
    goto fail;
  }
  {
#line 127
  rc = add_dev(model, y, x, 14, 0);
  }
#line 127
  if (rc) {
#line 127
    goto fail;
  }
#line 128
  j = 0;
  {
#line 128
  while (1) {
    while_continue___13: /* CIL Label */ ;
#line 128
    if (! (j < 8)) {
#line 128
      goto while_break___13;
    }
    {
#line 129
    rc = add_dev(model, y, x, 11, 0);
    }
#line 129
    if (rc) {
#line 129
      goto fail;
    }
    {
#line 130
    rc = add_dev(model, y, x, 12, 0);
    }
#line 130
    if (rc) {
#line 130
      goto fail;
    }
#line 128
    j ++;
  }
  while_break___13: /* CIL Label */ ;
  }
#line 134
  i = 0;
  {
#line 134
  while (1) {
    while_continue___14: /* CIL Label */ ;
#line 134
    if (! (i < (int )(model->die)->num_rows)) {
#line 134
      goto while_break___14;
    }
#line 135
    y = 10 + i * 17;
#line 136
    if (y > model->center_y) {
#line 136
      y ++;
    }
#line 137
    x = model->center_x;
#line 138
    j = 0;
    {
#line 138
    while (1) {
      while_continue___15: /* CIL Label */ ;
#line 138
      if (! (j < 32)) {
#line 138
        goto while_break___15;
      }
      {
#line 139
      rc = add_dev(model, y, x, 10, 0);
      }
#line 139
      if (rc) {
#line 139
        goto fail;
      }
#line 138
      j ++;
    }
    while_break___15: /* CIL Label */ ;
    }
#line 134
    i ++;
  }
  while_break___14: /* CIL Label */ ;
  }
#line 143
  x = 0;
  {
#line 143
  while (1) {
    while_continue___16: /* CIL Label */ ;
#line 143
    if (! (x < model->x_width)) {
#line 143
      goto while_break___16;
    }
    {
#line 144
    tmp = is_atx(8192, model, x);
    }
#line 144
    if (! tmp) {
#line 145
      goto __Cont;
    }
#line 146
    y = 2;
    {
#line 146
    while (1) {
      while_continue___17: /* CIL Label */ ;
#line 146
      if (! (y < model->y_height - 2)) {
#line 146
        goto while_break___17;
      }
#line 147
      if (! ((model->tiles + (y * model->x_width + x))->flags & 256)) {
#line 148
        goto __Cont___0;
      }
      {
#line 149
      rc = add_dev(model, y, x, 8, 0);
      }
#line 149
      if (rc) {
#line 150
        goto fail;
      }
      {
#line 151
      rc = add_dev(model, y, x, 9, 0);
      }
#line 151
      if (rc) {
#line 152
        goto fail;
      }
      {
#line 153
      rc = add_dev(model, y, x, 9, 0);
      }
#line 153
      if (rc) {
#line 154
        goto fail;
      }
      __Cont___0: /* CIL Label */ 
#line 146
      y ++;
    }
    while_break___17: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 143
    x ++;
  }
  while_break___16: /* CIL Label */ ;
  }
#line 159
  x = 0;
  {
#line 159
  while (1) {
    while_continue___18: /* CIL Label */ ;
#line 159
    if (! (x < model->x_width)) {
#line 159
      goto while_break___18;
    }
    {
#line 160
    tmp___0 = is_atx(16384, model, x);
    }
#line 160
    if (! tmp___0) {
#line 161
      goto __Cont___1;
    }
#line 162
    y = 2;
    {
#line 162
    while (1) {
      while_continue___19: /* CIL Label */ ;
#line 162
      if (! (y < model->y_height - 2)) {
#line 162
        goto while_break___19;
      }
#line 163
      if (! ((model->tiles + (y * model->x_width + x))->flags & 512)) {
#line 164
        goto __Cont___2;
      }
      {
#line 165
      rc = add_dev(model, y, x, 3, 0);
      }
#line 165
      if (rc) {
#line 165
        goto fail;
      }
      __Cont___2: /* CIL Label */ 
#line 162
      y ++;
    }
    while_break___19: /* CIL Label */ ;
    }
    __Cont___1: /* CIL Label */ 
#line 159
    x ++;
  }
  while_break___18: /* CIL Label */ ;
  }
#line 170
  x = 5;
  {
#line 170
  while (1) {
    while_continue___20: /* CIL Label */ ;
#line 170
    if (! (x < model->x_width - 5)) {
#line 170
      goto while_break___20;
    }
    {
#line 171
    tmp___1 = is_atx(65920, model, x);
    }
#line 171
    if (tmp___1) {
      {
#line 171
      tmp___2 = is_atx(16, model, x - 1);
      }
#line 171
      if (tmp___2) {
#line 173
        goto __Cont___3;
      }
    } else {
#line 173
      goto __Cont___3;
    }
#line 174
    i = 0;
    {
#line 174
    while (1) {
      while_continue___21: /* CIL Label */ ;
#line 174
      if (! (i <= 1)) {
#line 174
        goto while_break___21;
      }
#line 175
      y = 2 + i;
#line 176
      j = 0;
      {
#line 176
      while (1) {
        while_continue___22: /* CIL Label */ ;
#line 176
        if (! (j <= 1)) {
#line 176
          goto while_break___22;
        }
        {
#line 177
        rc = add_dev(model, y, x, 5, 0);
        }
#line 177
        if (rc) {
#line 178
          goto fail;
        }
        {
#line 179
        rc = add_dev(model, y, x, 6, 0);
        }
#line 179
        if (rc) {
#line 180
          goto fail;
        }
        {
#line 181
        rc = add_dev(model, y, x, 7, 0);
        }
#line 181
        if (rc) {
#line 182
          goto fail;
        }
#line 176
        j ++;
      }
      while_break___22: /* CIL Label */ ;
      }
#line 184
      y = ((model->y_height - 2) - i) - 1;
#line 185
      j = 0;
      {
#line 185
      while (1) {
        while_continue___23: /* CIL Label */ ;
#line 185
        if (! (j <= 1)) {
#line 185
          goto while_break___23;
        }
        {
#line 186
        rc = add_dev(model, y, x, 5, 0);
        }
#line 186
        if (rc) {
#line 187
          goto fail;
        }
        {
#line 188
        rc = add_dev(model, y, x, 6, 0);
        }
#line 188
        if (rc) {
#line 189
          goto fail;
        }
        {
#line 190
        rc = add_dev(model, y, x, 7, 0);
        }
#line 190
        if (rc) {
#line 191
          goto fail;
        }
#line 185
        j ++;
      }
      while_break___23: /* CIL Label */ ;
      }
#line 174
      i ++;
    }
    while_break___21: /* CIL Label */ ;
    }
    __Cont___3: /* CIL Label */ 
#line 170
    x ++;
  }
  while_break___20: /* CIL Label */ ;
  }
#line 195
  y = 2;
  {
#line 195
  while (1) {
    while_continue___24: /* CIL Label */ ;
#line 195
    if (! (y < model->y_height - 2)) {
#line 195
      goto while_break___24;
    }
    {
#line 196
    tmp___3 = is_aty(128, model, y);
    }
#line 196
    if (tmp___3) {
#line 197
      x = 3;
#line 198
      j = 0;
      {
#line 198
      while (1) {
        while_continue___25: /* CIL Label */ ;
#line 198
        if (! (j <= 1)) {
#line 198
          goto while_break___25;
        }
        {
#line 199
        rc = add_dev(model, y, x, 5, 0);
        }
#line 199
        if (rc) {
#line 200
          goto fail;
        }
        {
#line 201
        rc = add_dev(model, y, x, 6, 0);
        }
#line 201
        if (rc) {
#line 202
          goto fail;
        }
        {
#line 203
        rc = add_dev(model, y, x, 7, 0);
        }
#line 203
        if (rc) {
#line 204
          goto fail;
        }
#line 198
        j ++;
      }
      while_break___25: /* CIL Label */ ;
      }
    }
    {
#line 207
    tmp___4 = is_aty(256, model, y);
    }
#line 207
    if (tmp___4) {
#line 208
      x = model->x_width - 4;
#line 209
      j = 0;
      {
#line 209
      while (1) {
        while_continue___26: /* CIL Label */ ;
#line 209
        if (! (j <= 1)) {
#line 209
          goto while_break___26;
        }
        {
#line 210
        rc = add_dev(model, y, x, 5, 0);
        }
#line 210
        if (rc) {
#line 211
          goto fail;
        }
        {
#line 212
        rc = add_dev(model, y, x, 6, 0);
        }
#line 212
        if (rc) {
#line 213
          goto fail;
        }
        {
#line 214
        rc = add_dev(model, y, x, 7, 0);
        }
#line 214
        if (rc) {
#line 215
          goto fail;
        }
#line 209
        j ++;
      }
      while_break___26: /* CIL Label */ ;
      }
    }
#line 195
    y ++;
  }
  while_break___24: /* CIL Label */ ;
  }
#line 220
  x = 0;
  {
#line 220
  while (1) {
    while_continue___27: /* CIL Label */ ;
#line 220
    if (! (x < model->x_width)) {
#line 220
      goto while_break___27;
    }
    {
#line 223
    tmp___6 = is_atx(1, model, x);
    }
#line 223
    if (tmp___6) {
#line 224
      y = 2;
      {
#line 224
      while (1) {
        while_continue___28: /* CIL Label */ ;
#line 224
        if (! (y < model->y_height - 2)) {
#line 224
          goto while_break___28;
        }
        {
#line 225
        tmp___5 = is_aty(128, model, y);
        }
#line 225
        if (! tmp___5) {
#line 226
          goto __Cont___4;
        }
        {
#line 227
        rc = add_dev(model, y, x, 4, 1);
        }
#line 227
        if (rc) {
#line 227
          goto fail;
        }
        {
#line 228
        rc = add_dev(model, y, x, 4, 2);
        }
#line 228
        if (rc) {
#line 228
          goto fail;
        }
        __Cont___4: /* CIL Label */ 
#line 224
        y ++;
      }
      while_break___28: /* CIL Label */ ;
      }
    }
    {
#line 231
    tmp___8 = is_atx(8, model, x);
    }
#line 231
    if (tmp___8) {
#line 232
      y = 2;
      {
#line 232
      while (1) {
        while_continue___29: /* CIL Label */ ;
#line 232
        if (! (y < model->y_height - 2)) {
#line 232
          goto while_break___29;
        }
        {
#line 233
        tmp___7 = is_aty(256, model, y);
        }
#line 233
        if (! tmp___7) {
#line 234
          goto __Cont___5;
        }
        {
#line 235
        rc = add_dev(model, y, x, 4, 1);
        }
#line 235
        if (rc) {
#line 235
          goto fail;
        }
        {
#line 236
        rc = add_dev(model, y, x, 4, 2);
        }
#line 236
        if (rc) {
#line 236
          goto fail;
        }
        __Cont___5: /* CIL Label */ 
#line 232
        y ++;
      }
      while_break___29: /* CIL Label */ ;
      }
    }
    {
#line 239
    tmp___9 = is_atx(32864, model, x);
    }
#line 239
    if (tmp___9) {
      {
#line 239
      tmp___10 = is_atx(16, model, x);
      }
#line 239
      if (! tmp___10) {
        {
#line 241
        y = 0;
#line 242
        rc = add_dev(model, y, x, 4, 1);
        }
#line 242
        if (rc) {
#line 242
          goto fail;
        }
        {
#line 243
        rc = add_dev(model, y, x, 4, 2);
        }
#line 243
        if (rc) {
#line 243
          goto fail;
        }
        {
#line 244
        rc = add_dev(model, y, x, 4, 1);
        }
#line 244
        if (rc) {
#line 244
          goto fail;
        }
        {
#line 245
        rc = add_dev(model, y, x, 4, 2);
        }
#line 245
        if (rc) {
#line 245
          goto fail;
        }
        {
#line 247
        y = model->y_height - 1;
#line 248
        rc = add_dev(model, y, x, 4, 1);
        }
#line 248
        if (rc) {
#line 248
          goto fail;
        }
        {
#line 249
        rc = add_dev(model, y, x, 4, 2);
        }
#line 249
        if (rc) {
#line 249
          goto fail;
        }
        {
#line 250
        rc = add_dev(model, y, x, 4, 2);
        }
#line 250
        if (rc) {
#line 250
          goto fail;
        }
        {
#line 251
        rc = add_dev(model, y, x, 4, 1);
        }
#line 251
        if (rc) {
#line 251
          goto fail;
        }
      }
    }
#line 220
    x ++;
  }
  while_break___27: /* CIL Label */ ;
  }
  {
#line 256
  y = model->center_y;
#line 257
  x = 0;
#line 258
  rc = add_dev(model, y, x, 2, 0);
  }
#line 258
  if (rc) {
#line 258
    goto fail;
  }
  {
#line 259
  y = model->center_y;
#line 260
  x = model->x_width - 1;
#line 261
  rc = add_dev(model, y, x, 2, 0);
  }
#line 261
  if (rc) {
#line 261
    goto fail;
  }
  {
#line 262
  y = 0;
#line 263
  x = model->center_x - 1;
#line 264
  rc = add_dev(model, y, x, 2, 0);
  }
#line 264
  if (rc) {
#line 264
    goto fail;
  }
  {
#line 265
  y = model->y_height - 1;
#line 266
  x = model->center_x - 1;
#line 267
  rc = add_dev(model, y, x, 2, 0);
  }
#line 267
  if (rc) {
#line 267
    goto fail;
  }
#line 269
  x = 0;
  {
#line 269
  while (1) {
    while_continue___30: /* CIL Label */ ;
#line 269
    if (! (x < model->x_width)) {
#line 269
      goto while_break___30;
    }
    {
#line 270
    tmp___12 = is_atx(1048576, model, x);
    }
#line 270
    if (tmp___12) {
#line 271
      y = 2;
      {
#line 271
      while (1) {
        while_continue___31: /* CIL Label */ ;
#line 271
        if (! (y < model->y_height - 2)) {
#line 271
          goto while_break___31;
        }
        {
#line 272
        tmp___11 = is_aty(128, model, y);
        }
#line 272
        if (! tmp___11) {
#line 273
          goto __Cont___6;
        }
        {
#line 274
        rc = add_dev(model, y, x, 2, 0);
        }
#line 274
        if (rc) {
#line 274
          goto fail;
        }
        __Cont___6: /* CIL Label */ 
#line 271
        y ++;
      }
      while_break___31: /* CIL Label */ ;
      }
    }
    {
#line 277
    tmp___14 = is_atx(4194304, model, x);
    }
#line 277
    if (tmp___14) {
#line 278
      y = 2;
      {
#line 278
      while (1) {
        while_continue___32: /* CIL Label */ ;
#line 278
        if (! (y < model->y_height - 2)) {
#line 278
          goto while_break___32;
        }
        {
#line 279
        tmp___13 = is_aty(256, model, y);
        }
#line 279
        if (! tmp___13) {
#line 280
          goto __Cont___7;
        }
        {
#line 281
        rc = add_dev(model, y, x, 2, 0);
        }
#line 281
        if (rc) {
#line 281
          goto fail;
        }
        __Cont___7: /* CIL Label */ 
#line 278
        y ++;
      }
      while_break___32: /* CIL Label */ ;
      }
    }
    {
#line 284
    tmp___15 = is_atx(131072, model, x);
    }
#line 284
    if (tmp___15) {
#line 285
      y = 2;
      {
#line 285
      while (1) {
        while_continue___33: /* CIL Label */ ;
#line 285
        if (! (y < model->y_height - 2)) {
#line 285
          goto while_break___33;
        }
#line 286
        if (! ((model->tiles + (y * model->x_width + x))->flags & 16384)) {
#line 287
          goto __Cont___8;
        }
        {
#line 288
        rc = add_dev(model, y, x, 2, 0);
        }
#line 288
        if (rc) {
#line 288
          goto fail;
        }
        __Cont___8: /* CIL Label */ 
#line 285
        y ++;
      }
      while_break___33: /* CIL Label */ ;
      }
    }
    {
#line 292
    tmp___17 = is_atx(2655840, model, x);
    }
#line 292
    if (tmp___17) {
#line 293
      y = 2;
      {
#line 293
      while (1) {
        while_continue___34: /* CIL Label */ ;
#line 293
        if (! (y < model->y_height - 2)) {
#line 293
          goto while_break___34;
        }
        {
#line 294
        tmp___16 = is_aty(48, model, y);
        }
#line 294
        if (tmp___16) {
#line 296
          goto __Cont___9;
        }
        {
#line 297
        rc = add_dev(model, y, x, 2, 0);
        }
#line 297
        if (rc) {
#line 297
          goto fail;
        }
        __Cont___9: /* CIL Label */ 
#line 293
        y ++;
      }
      while_break___34: /* CIL Label */ ;
      }
    }
    {
#line 300
    tmp___18 = is_atx(65920, model, x);
    }
#line 300
    if (tmp___18) {
      {
#line 300
      tmp___19 = is_atx(16, model, x - 1);
      }
#line 300
      if (! tmp___19) {
#line 302
        i = 0;
        {
#line 302
        while (1) {
          while_continue___35: /* CIL Label */ ;
#line 302
          if (! (i <= 1)) {
#line 302
            goto while_break___35;
          }
          {
#line 303
          y = 2 + i;
#line 304
          rc = add_dev(model, y, x, 2, 0);
          }
#line 304
          if (rc) {
#line 304
            goto fail;
          }
          {
#line 305
          y = ((model->y_height - 2) - i) - 1;
#line 306
          rc = add_dev(model, y, x, 2, 0);
          }
#line 306
          if (rc) {
#line 306
            goto fail;
          }
#line 302
          i ++;
        }
        while_break___35: /* CIL Label */ ;
        }
      }
    }
#line 269
    x ++;
  }
  while_break___30: /* CIL Label */ ;
  }
#line 311
  x = 0;
  {
#line 311
  while (1) {
    while_continue___36: /* CIL Label */ ;
#line 311
    if (! (x < model->x_width)) {
#line 311
      goto while_break___36;
    }
    {
#line 312
    tmp___20 = is_atx(65920, model, x);
    }
#line 312
    if (! tmp___20) {
#line 313
      goto __Cont___10;
    }
#line 314
    y = 2;
    {
#line 314
    while (1) {
      while_continue___37: /* CIL Label */ ;
#line 314
      if (! (y < model->y_height - 2)) {
#line 314
        goto while_break___37;
      }
#line 317
      if ((model->tiles + (y * model->x_width + x))->flags & 2048) {
        {
#line 318
        rc = add_dev(model, y, x, 1, 1);
        }
#line 318
        if (rc) {
#line 318
          goto fail;
        }
        {
#line 319
        rc = add_dev(model, y, x, 1, 3);
        }
#line 319
        if (rc) {
#line 319
          goto fail;
        }
      }
#line 321
      if ((model->tiles + (y * model->x_width + x))->flags & 1024) {
        {
#line 322
        rc = add_dev(model, y, x, 1, 2);
        }
#line 322
        if (rc) {
#line 322
          goto fail;
        }
        {
#line 323
        rc = add_dev(model, y, x, 1, 3);
        }
#line 323
        if (rc) {
#line 323
          goto fail;
        }
      }
#line 314
      y ++;
    }
    while_break___37: /* CIL Label */ ;
    }
    __Cont___10: /* CIL Label */ 
#line 311
    x ++;
  }
  while_break___36: /* CIL Label */ ;
  }
#line 327
  return (0);
  fail: 
#line 329
  return (rc);
}
}
#line 332 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c"
void free_devices(struct fpga_model *model ) 
{ 
  struct fpga_tile *tile ;
  int x ;
  int y ;
  int i ;
  dev_type_idx_t tmp ;

  {
#line 338
  x = 0;
  {
#line 338
  while (1) {
    while_continue: /* CIL Label */ ;
#line 338
    if (! (x < model->x_width)) {
#line 338
      goto while_break;
    }
#line 339
    y = 0;
    {
#line 339
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 339
      if (! (y < model->y_height)) {
#line 339
        goto while_break___0;
      }
#line 340
      tile = model->tiles + (y * model->x_width + x);
#line 341
      if (! tile->num_devs) {
#line 342
        goto __Cont;
      }
#line 343
      if (! tile->devs) {
        {
#line 344
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
                344);
        }
#line 345
        goto __Cont;
      }
#line 347
      i = 0;
      {
#line 347
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 347
        if (! (i < tile->num_devs)) {
#line 347
          goto while_break___1;
        }
        {
#line 348
        tmp = fdev_typeidx(model, y, x, i);
#line 348
        fdev_delete(model, y, x, (int )(tile->devs + i)->type, tmp);
#line 347
        i ++;
        }
      }
      while_break___1: /* CIL Label */ ;
      }
      {
#line 351
      free((void *)tile->devs);
#line 352
      tile->devs = (struct fpga_device *)0;
#line 353
      tile->num_devs = 0;
      }
      __Cont: /* CIL Label */ 
#line 339
      y ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 338
    x ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 356
  return;
}
}
#line 360 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c"
static int add_dev(struct fpga_model *model , int y , int x , int type , int subtype ) 
{ 
  struct fpga_tile *tile ;
  int new_dev_i ;
  int rc ;
  void *new_ptr ;
  void *tmp ;

  {
  {
#line 367
  while (1) {
    while_continue: /* CIL Label */ ;
#line 367
    if (model->rc) {
#line 367
      return (model->rc);
    }
#line 367
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 368
  tile = model->tiles + (y * model->x_width + x);
#line 369
  if (! (tile->num_devs % 4)) {
    {
#line 370
    tmp = realloc((void *)tile->devs, (unsigned long )(tile->num_devs + 4) * sizeof(*(tile->devs)));
#line 370
    new_ptr = tmp;
    }
#line 372
    if (! new_ptr) {
      {
#line 372
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              372);
#line 372
      exit(1);
      }
    }
    {
#line 373
    memset(new_ptr + (unsigned long )tile->num_devs * sizeof(*(tile->devs)), 0, 4UL * sizeof(*(tile->devs)));
#line 375
    tile->devs = (struct fpga_device *)new_ptr;
    }
  }
#line 377
  new_dev_i = tile->num_devs;
#line 378
  (tile->num_devs) ++;
#line 381
  (tile->devs + new_dev_i)->type = (enum fpgadev_type )type;
#line 382
  (tile->devs + new_dev_i)->subtype = subtype;
#line 383
  if (type == 4) {
    {
#line 384
    rc = init_iob(model, y, x, new_dev_i);
    }
#line 385
    if (rc) {
      {
#line 385
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 385
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
                385);
#line 385
        rc = rc;
        }
#line 385
        goto fail;
#line 385
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
  } else
#line 386
  if (type == 1) {
    {
#line 387
    rc = init_logic(model, y, x, new_dev_i);
    }
#line 388
    if (rc) {
      {
#line 388
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 388
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
                388);
#line 388
        rc = rc;
        }
#line 388
        goto fail;
#line 388
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
  }
#line 390
  return (0);
  fail: 
#line 392
  return (rc);
}
}
#line 395 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c"
static int init_iob(struct fpga_model *model , int y , int x , int idx ) 
{ 
  struct fpga_tile *tile ;
  char const   *prefix___0 ;
  int type_idx ;
  int rc ;
  char tmp_str[128] ;
  void *tmp ;

  {
  {
#line 402
  while (1) {
    while_continue: /* CIL Label */ ;
#line 402
    if (model->rc) {
#line 402
      return (model->rc);
    }
#line 402
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 403
  tile = model->tiles + (y * model->x_width + x);
#line 404
  type_idx = fdev_typeidx(model, y, x, idx);
  }
#line 405
  if (! y) {
#line 406
    prefix___0 = "TIOB";
  } else
#line 407
  if (y == model->y_height - 1) {
#line 408
    prefix___0 = "BIOB";
  } else
#line 409
  if (x == 0) {
#line 410
    prefix___0 = "LIOB";
  } else
#line 411
  if (x == model->x_width - 1) {
#line 412
    prefix___0 = "RIOB";
  } else {
    {
#line 414
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 414
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              414);
#line 414
      rc = 22;
      }
#line 414
      goto fail;
#line 414
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 416
  tmp = calloc(8UL * sizeof(*((tile->devs + idx)->pinw + 0)), (size_t )1);
#line 416
  (tile->devs + idx)->pinw = (str16_t *)tmp;
  }
#line 418
  if (! (tile->devs + idx)->pinw) {
    {
#line 418
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 418
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              418);
#line 418
      rc = 12;
      }
#line 418
      goto fail;
#line 418
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
  {
#line 419
  (tile->devs + idx)->num_pinw_total = 8;
#line 420
  (tile->devs + idx)->num_pinw_in = 4;
#line 422
  snprintf((char */* __restrict  */)(tmp_str), sizeof(tmp_str), (char const   */* __restrict  */)"%s_O%i_PINW",
           prefix___0, type_idx);
#line 423
  rc = add_connpt_name(model, y, x, (char const   *)(tmp_str), 1, (tile->devs + idx)->pinw + 0,
                       (int *)0);
  }
#line 425
  if (rc) {
    {
#line 425
    while (1) {
      while_continue___2: /* CIL Label */ ;
      {
#line 425
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              425);
#line 425
      rc = rc;
      }
#line 425
      goto fail;
#line 425
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
  }
  {
#line 426
  snprintf((char */* __restrict  */)(tmp_str), sizeof(tmp_str), (char const   */* __restrict  */)"%s_T%i_PINW",
           prefix___0, type_idx);
#line 427
  rc = add_connpt_name(model, y, x, (char const   *)(tmp_str), 1, (tile->devs + idx)->pinw + 1,
                       (int *)0);
  }
#line 429
  if (rc) {
    {
#line 429
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 429
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              429);
#line 429
      rc = rc;
      }
#line 429
      goto fail;
#line 429
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
  }
  {
#line 430
  snprintf((char */* __restrict  */)(tmp_str), sizeof(tmp_str), (char const   */* __restrict  */)"%s_DIFFI_IN%i",
           prefix___0, type_idx);
#line 431
  rc = add_connpt_name(model, y, x, (char const   *)(tmp_str), 1, (tile->devs + idx)->pinw + 2,
                       (int *)0);
  }
#line 433
  if (rc) {
    {
#line 433
    while (1) {
      while_continue___4: /* CIL Label */ ;
      {
#line 433
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              433);
#line 433
      rc = rc;
      }
#line 433
      goto fail;
#line 433
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
  }
  {
#line 434
  snprintf((char */* __restrict  */)(tmp_str), sizeof(tmp_str), (char const   */* __restrict  */)"%s_DIFFO_IN%i",
           prefix___0, type_idx);
#line 435
  rc = add_connpt_name(model, y, x, (char const   *)(tmp_str), 1, (tile->devs + idx)->pinw + 3,
                       (int *)0);
  }
#line 437
  if (rc) {
    {
#line 437
    while (1) {
      while_continue___5: /* CIL Label */ ;
      {
#line 437
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              437);
#line 437
      rc = rc;
      }
#line 437
      goto fail;
#line 437
      goto while_break___5;
    }
    while_break___5: /* CIL Label */ ;
    }
  }
  {
#line 439
  snprintf((char */* __restrict  */)(tmp_str), sizeof(tmp_str), (char const   */* __restrict  */)"%s_IBUF%i_PINW",
           prefix___0, type_idx);
#line 440
  rc = add_connpt_name(model, y, x, (char const   *)(tmp_str), 1, (tile->devs + idx)->pinw + 4,
                       (int *)0);
  }
#line 442
  if (rc) {
    {
#line 442
    while (1) {
      while_continue___6: /* CIL Label */ ;
      {
#line 442
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              442);
#line 442
      rc = rc;
      }
#line 442
      goto fail;
#line 442
      goto while_break___6;
    }
    while_break___6: /* CIL Label */ ;
    }
  }
  {
#line 443
  snprintf((char */* __restrict  */)(tmp_str), sizeof(tmp_str), (char const   */* __restrict  */)"%s_PADOUT%i",
           prefix___0, type_idx);
#line 444
  rc = add_connpt_name(model, y, x, (char const   *)(tmp_str), 1, (tile->devs + idx)->pinw + 5,
                       (int *)0);
  }
#line 446
  if (rc) {
    {
#line 446
    while (1) {
      while_continue___7: /* CIL Label */ ;
      {
#line 446
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              446);
#line 446
      rc = rc;
      }
#line 446
      goto fail;
#line 446
      goto while_break___7;
    }
    while_break___7: /* CIL Label */ ;
    }
  }
  {
#line 447
  snprintf((char */* __restrict  */)(tmp_str), sizeof(tmp_str), (char const   */* __restrict  */)"%s_DIFFO_OUT%i",
           prefix___0, type_idx);
#line 448
  rc = add_connpt_name(model, y, x, (char const   *)(tmp_str), 1, (tile->devs + idx)->pinw + 7,
                       (int *)0);
  }
#line 450
  if (rc) {
    {
#line 450
    while (1) {
      while_continue___8: /* CIL Label */ ;
      {
#line 450
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              450);
#line 450
      rc = rc;
      }
#line 450
      goto fail;
#line 450
      goto while_break___8;
    }
    while_break___8: /* CIL Label */ ;
    }
  }
#line 452
  if (! x) {
#line 452
    if (y == model->center_y - 3) {
#line 452
      if (type_idx == 1) {
        {
#line 453
        strcpy((char */* __restrict  */)(tmp_str), (char const   */* __restrict  */)"LIOB_TOP_PCI_RDY0");
        }
      } else {
#line 452
        goto _L___4;
      }
    } else {
#line 452
      goto _L___4;
    }
  } else
  _L___4: /* CIL Label */ 
#line 454
  if (! x) {
#line 454
    if (y == model->center_y + 1) {
#line 454
      if (type_idx == 0) {
        {
#line 455
        strcpy((char */* __restrict  */)(tmp_str), (char const   */* __restrict  */)"LIOB_BOT_PCI_RDY0");
        }
      } else {
#line 454
        goto _L___2;
      }
    } else {
#line 454
      goto _L___2;
    }
  } else
  _L___2: /* CIL Label */ 
#line 456
  if (x == model->x_width - 1) {
#line 456
    if (y == model->center_y - 3) {
#line 456
      if (type_idx == 0) {
        {
#line 457
        strcpy((char */* __restrict  */)(tmp_str), (char const   */* __restrict  */)"RIOB_BOT_PCI_RDY0");
        }
      } else {
#line 456
        goto _L___0;
      }
    } else {
#line 456
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 458
  if (x == model->x_width - 1) {
#line 458
    if (y == model->center_y + 1) {
#line 458
      if (type_idx == 1) {
        {
#line 459
        strcpy((char */* __restrict  */)(tmp_str), (char const   */* __restrict  */)"RIOB_TOP_PCI_RDY1");
        }
      } else {
        {
#line 461
        snprintf((char */* __restrict  */)(tmp_str), sizeof(tmp_str), (char const   */* __restrict  */)"%s_PCI_RDY%i",
                 prefix___0, type_idx);
        }
      }
    } else {
      {
#line 461
      snprintf((char */* __restrict  */)(tmp_str), sizeof(tmp_str), (char const   */* __restrict  */)"%s_PCI_RDY%i",
               prefix___0, type_idx);
      }
    }
  } else {
    {
#line 461
    snprintf((char */* __restrict  */)(tmp_str), sizeof(tmp_str), (char const   */* __restrict  */)"%s_PCI_RDY%i",
             prefix___0, type_idx);
    }
  }
  {
#line 464
  rc = add_connpt_name(model, y, x, (char const   *)(tmp_str), 1, (tile->devs + idx)->pinw + 6,
                       (int *)0);
  }
#line 466
  if (rc) {
    {
#line 466
    while (1) {
      while_continue___9: /* CIL Label */ ;
      {
#line 466
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              466);
#line 466
      rc = rc;
      }
#line 466
      goto fail;
#line 466
      goto while_break___9;
    }
    while_break___9: /* CIL Label */ ;
    }
  }
#line 467
  return (0);
  fail: 
#line 469
  return (rc);
}
}
#line 472 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c"
static int init_logic(struct fpga_model *model , int y , int x , int idx ) 
{ 
  struct fpga_tile *tile ;
  char const   *pre ;
  int i ;
  int j ;
  int rc ;
  int tmp___0 ;
  void *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  char const   *tmp___9 ;
  char const   *tmp___10 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;

  {
  {
#line 478
  while (1) {
    while_continue: /* CIL Label */ ;
#line 478
    if (model->rc) {
#line 478
      return (model->rc);
    }
#line 478
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 479
  tile = model->tiles + (y * model->x_width + x);
#line 480
  if ((tile->devs + idx)->subtype == 1) {
#line 481
    pre = "M_";
  } else
#line 482
  if ((tile->devs + idx)->subtype == 2) {
#line 483
    pre = "L_";
  } else
#line 484
  if ((tile->devs + idx)->subtype == 3) {
    {
#line 485
    tmp___0 = is_atx(65792, model, x);
    }
#line 485
    if (tmp___0) {
#line 485
      pre = "XX_";
    } else {
#line 485
      pre = "X_";
    }
  } else {
    {
#line 487
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 487
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              487);
#line 487
      rc = 22;
      }
#line 487
      goto fail;
#line 487
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 489
  tmp___1 = calloc(50UL * sizeof(*((tile->devs + idx)->pinw + 0)), (size_t )1);
#line 489
  (tile->devs + idx)->pinw = (str16_t *)tmp___1;
  }
#line 491
  if (! (tile->devs + idx)->pinw) {
    {
#line 491
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 491
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              491);
#line 491
      rc = 12;
      }
#line 491
      goto fail;
#line 491
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 492
  (tile->devs + idx)->num_pinw_total = 50;
#line 493
  (tile->devs + idx)->num_pinw_in = 37;
#line 495
  i = 0;
  {
#line 495
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 495
    if (! (i < 4)) {
#line 495
      goto while_break___2;
    }
#line 496
    j = 0;
    {
#line 496
    while (1) {
      while_continue___3: /* CIL Label */ ;
#line 496
      if (! (j < 6)) {
#line 496
        goto while_break___3;
      }
      {
#line 497
      tmp___2 = pf("%s%c%i", pre, 65 + i, j + 1);
#line 497
      rc = add_connpt_name(model, y, x, tmp___2, 1, (tile->devs + idx)->pinw + (i * 6 + j),
                           (int *)0);
      }
#line 500
      if (rc) {
        {
#line 500
        while (1) {
          while_continue___4: /* CIL Label */ ;
          {
#line 500
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
                  500);
#line 500
          rc = rc;
          }
#line 500
          goto fail;
#line 500
          goto while_break___4;
        }
        while_break___4: /* CIL Label */ ;
        }
      }
#line 496
      j ++;
    }
    while_break___3: /* CIL Label */ ;
    }
    {
#line 502
    tmp___3 = pf("%s%cX", pre, 65 + i);
#line 502
    rc = add_connpt_name(model, y, x, tmp___3, 1, (tile->devs + idx)->pinw + (24 + i),
                         (int *)0);
    }
#line 505
    if (rc) {
      {
#line 505
      while (1) {
        while_continue___5: /* CIL Label */ ;
        {
#line 505
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
                505);
#line 505
        rc = rc;
        }
#line 505
        goto fail;
#line 505
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
    }
#line 506
    if ((tile->devs + idx)->subtype == 1) {
      {
#line 507
      tmp___4 = pf("%s%cI", pre, 65 + i);
#line 507
      rc = add_connpt_name(model, y, x, tmp___4, 1, (tile->devs + idx)->pinw + (33 + i),
                           (int *)0);
      }
#line 510
      if (rc) {
        {
#line 510
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 510
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
                  510);
#line 510
          rc = rc;
          }
#line 510
          goto fail;
#line 510
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
      }
    } else {
#line 512
      *((tile->devs + idx)->pinw + (33 + i)) = (str16_t )0;
    }
    {
#line 513
    tmp___5 = pf("%s%c", pre, 65 + i);
#line 513
    rc = add_connpt_name(model, y, x, tmp___5, 1, (tile->devs + idx)->pinw + (37 + i),
                         (int *)0);
    }
#line 516
    if (rc) {
      {
#line 516
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 516
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
                516);
#line 516
        rc = rc;
        }
#line 516
        goto fail;
#line 516
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
    }
    {
#line 517
    tmp___6 = pf("%s%cMUX", pre, 65 + i);
#line 517
    rc = add_connpt_name(model, y, x, tmp___6, 1, (tile->devs + idx)->pinw + (41 + i),
                         (int *)0);
    }
#line 520
    if (rc) {
      {
#line 520
      while (1) {
        while_continue___8: /* CIL Label */ ;
        {
#line 520
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
                520);
#line 520
        rc = rc;
        }
#line 520
        goto fail;
#line 520
        goto while_break___8;
      }
      while_break___8: /* CIL Label */ ;
      }
    }
    {
#line 521
    tmp___7 = pf("%s%cQ", pre, 65 + i);
#line 521
    rc = add_connpt_name(model, y, x, tmp___7, 1, (tile->devs + idx)->pinw + (45 + i),
                         (int *)0);
    }
#line 524
    if (rc) {
      {
#line 524
      while (1) {
        while_continue___9: /* CIL Label */ ;
        {
#line 524
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
                524);
#line 524
        rc = rc;
        }
#line 524
        goto fail;
#line 524
        goto while_break___9;
      }
      while_break___9: /* CIL Label */ ;
      }
    }
#line 495
    i ++;
  }
  while_break___2: /* CIL Label */ ;
  }
  {
#line 526
  tmp___8 = pf("%sCLK", pre);
#line 526
  rc = add_connpt_name(model, y, x, tmp___8, 1, (tile->devs + idx)->pinw + 28, (int *)0);
  }
#line 529
  if (rc) {
    {
#line 529
    while (1) {
      while_continue___10: /* CIL Label */ ;
      {
#line 529
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              529);
#line 529
      rc = rc;
      }
#line 529
      goto fail;
#line 529
      goto while_break___10;
    }
    while_break___10: /* CIL Label */ ;
    }
  }
  {
#line 530
  tmp___9 = pf("%sCE", pre);
#line 530
  rc = add_connpt_name(model, y, x, tmp___9, 1, (tile->devs + idx)->pinw + 29, (int *)0);
  }
#line 533
  if (rc) {
    {
#line 533
    while (1) {
      while_continue___11: /* CIL Label */ ;
      {
#line 533
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              533);
#line 533
      rc = rc;
      }
#line 533
      goto fail;
#line 533
      goto while_break___11;
    }
    while_break___11: /* CIL Label */ ;
    }
  }
  {
#line 534
  tmp___10 = pf("%sSR", pre);
#line 534
  rc = add_connpt_name(model, y, x, tmp___10, 1, (tile->devs + idx)->pinw + 30, (int *)0);
  }
#line 537
  if (rc) {
    {
#line 537
    while (1) {
      while_continue___12: /* CIL Label */ ;
      {
#line 537
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
              537);
#line 537
      rc = rc;
      }
#line 537
      goto fail;
#line 537
      goto while_break___12;
    }
    while_break___12: /* CIL Label */ ;
    }
  }
#line 538
  if ((tile->devs + idx)->subtype == 1) {
    {
#line 539
    tmp___11 = pf("%sWE", pre);
#line 539
    rc = add_connpt_name(model, y, x, tmp___11, 1, (tile->devs + idx)->pinw + 32,
                         (int *)0);
    }
#line 542
    if (rc) {
      {
#line 542
      while (1) {
        while_continue___13: /* CIL Label */ ;
        {
#line 542
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
                542);
#line 542
        rc = rc;
        }
#line 542
        goto fail;
#line 542
        goto while_break___13;
      }
      while_break___13: /* CIL Label */ ;
      }
    }
  } else {
#line 544
    *((tile->devs + idx)->pinw + 32) = (str16_t )0;
  }
#line 545
  if ((tile->devs + idx)->subtype != 3) {
    {
#line 550
    tmp___12 = pf("%sCIN", pre);
#line 550
    rc = add_connpt_name(model, y, x, tmp___12, 1, (tile->devs + idx)->pinw + 31,
                         (int *)0);
    }
#line 553
    if (rc) {
      {
#line 553
      while (1) {
        while_continue___14: /* CIL Label */ ;
        {
#line 553
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
                553);
#line 553
        rc = rc;
        }
#line 553
        goto fail;
#line 553
        goto while_break___14;
      }
      while_break___14: /* CIL Label */ ;
      }
    }
  } else {
#line 555
    *((tile->devs + idx)->pinw + 31) = (str16_t )0;
  }
#line 556
  if ((tile->devs + idx)->subtype == 1) {
    {
#line 557
    rc = add_connpt_name(model, y, x, "M_COUT", 1, (tile->devs + idx)->pinw + 49,
                         (int *)0);
    }
#line 560
    if (rc) {
      {
#line 560
      while (1) {
        while_continue___15: /* CIL Label */ ;
        {
#line 560
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
                560);
#line 560
        rc = rc;
        }
#line 560
        goto fail;
#line 560
        goto while_break___15;
      }
      while_break___15: /* CIL Label */ ;
      }
    }
  } else
#line 561
  if ((tile->devs + idx)->subtype == 2) {
    {
#line 562
    rc = add_connpt_name(model, y, x, "XL_COUT", 1, (tile->devs + idx)->pinw + 49,
                         (int *)0);
    }
#line 565
    if (rc) {
      {
#line 565
      while (1) {
        while_continue___16: /* CIL Label */ ;
        {
#line 565
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_devices.c",
                565);
#line 565
        rc = rc;
        }
#line 565
        goto fail;
#line 565
        goto while_break___16;
      }
      while_break___16: /* CIL Label */ ;
      }
    }
  } else {
#line 567
    *((tile->devs + idx)->pinw + 49) = (str16_t )0;
  }
#line 569
  return (0);
  fail: 
#line 571
  return (rc);
}
}
#line 773 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
int init_tiles(struct fpga_model *model ) ;
#line 789
char next_non_whitespace(char const   *s___8 ) ;
#line 790
char last_major(char const   *str___1 , int cur_o ) ;
#line 11 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_tiles.c"
int init_tiles(struct fpga_model *model ) 
{ 
  int tile_rows ;
  int tile_columns ;
  int i ;
  int j ;
  int k ;
  int l ;
  int row_top_y ;
  int left_side ;
  int start ;
  int end ;
  int no_io ;
  int cur_major ;
  char cur_cfgcol ;
  char last_col ;
  struct fpga_tile *tile_i0 ;
  int tmp ;
  void *tmp___0 ;
  void *tmp___1 ;
  char tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  char tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  char tmp___16 ;
  int tmp___17 ;
  int tmp___18 ;
  int tmp___19 ;
  int tmp___20 ;
  int tmp___21 ;
  int tmp___22 ;
  int tmp___23 ;
  int tmp___24 ;
  int tmp___25 ;
  int tmp___26 ;
  int tmp___27 ;
  int tmp___28 ;
  int tmp___29 ;
  int tmp___30 ;
  int tmp___31 ;
  int tmp___32 ;
  int tmp___33 ;
  int tmp___34 ;
  int tmp___35 ;
  int tmp___36 ;
  int tmp___37 ;
  int tmp___38 ;

  {
  {
#line 18
  while (1) {
    while_continue: /* CIL Label */ ;
#line 18
    if (model->rc) {
#line 18
      return (model->rc);
    }
#line 18
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 19
  tile_rows = ((1 + 17 * (int )(model->die)->num_rows) + 2) + 2;
#line 20
  tile_columns = 10;
#line 21
  i = 0;
  {
#line 21
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 21
    if (! ((int const   )*((model->die)->major_str + i) != 0)) {
#line 21
      goto while_break___0;
    }
#line 22
    if ((int const   )*((model->die)->major_str + i) == 76) {
#line 23
      tile_columns += 2;
    } else
#line 22
    if ((int const   )*((model->die)->major_str + i) == 77) {
#line 23
      tile_columns += 2;
    } else
#line 24
    if ((int const   )*((model->die)->major_str + i) == 66) {
#line 25
      tile_columns += 3;
    } else
#line 24
    if ((int const   )*((model->die)->major_str + i) == 68) {
#line 25
      tile_columns += 3;
    } else
#line 26
    if ((int const   )*((model->die)->major_str + i) == 82) {
#line 27
      tile_columns += 4;
    }
#line 21
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 29
  if (tile_columns > tile_rows) {
#line 29
    tmp = tile_columns;
  } else {
#line 29
    tmp = tile_rows;
  }
  {
#line 29
  tmp___0 = malloc((unsigned long )tmp * sizeof(*(model->tmp_str)));
#line 29
  model->tmp_str = (char const   **)tmp___0;
  }
#line 30
  if (! model->tmp_str) {
    {
#line 31
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%i: Out of memory.\n",
            31);
    }
#line 32
    return (-1);
  }
  {
#line 34
  model->x_width = tile_columns;
#line 35
  model->y_height = tile_rows;
#line 36
  model->center_x = -1;
#line 37
  tmp___1 = calloc((size_t )(tile_columns * tile_rows), sizeof(struct fpga_tile ));
#line 37
  model->tiles = (struct fpga_tile *)tmp___1;
  }
#line 38
  if (! model->tiles) {
    {
#line 39
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%i: Out of memory.\n",
            39);
    }
#line 40
    return (-1);
  }
#line 42
  i = 0;
  {
#line 42
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 42
    if (! (i < tile_rows * tile_columns)) {
#line 42
      goto while_break___1;
    }
#line 43
    (model->tiles + i)->type = (enum fpga_tile_type )0;
#line 42
    i ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 44
  if (! (tile_rows % 2)) {
    {
#line 45
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Unexpected even number of tile rows (%i).\n",
            tile_rows);
    }
  }
#line 46
  model->center_y = 2 + (int )(((model->die)->num_rows / 2) * 17);
#line 53
  left_side = 1;
#line 54
  i = 0;
  {
#line 54
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 54
    if (! (i < 5)) {
#line 54
      goto while_break___2;
    }
#line 55
    model->x_major[i] = 1;
#line 54
    i ++;
  }
  while_break___2: /* CIL Label */ ;
  }
#line 56
  cur_major = 2;
#line 58
  j = 0;
  {
#line 58
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 58
    if (! *((model->die)->major_str + j)) {
#line 58
      goto while_break___3;
    }
#line 59
    cur_cfgcol = (char )*((model->die)->major_str + j);
    {
#line 64
    if ((int )cur_cfgcol == 109) {
#line 64
      goto case_109;
    }
#line 64
    if ((int )cur_cfgcol == 77) {
#line 64
      goto case_109;
    }
#line 64
    if ((int )cur_cfgcol == 108) {
#line 64
      goto case_109;
    }
#line 64
    if ((int )cur_cfgcol == 76) {
#line 64
      goto case_109;
    }
#line 155
    if ((int )cur_cfgcol == 66) {
#line 155
      goto case_66;
    }
#line 202
    if ((int )cur_cfgcol == 68) {
#line 202
      goto case_68;
    }
#line 243
    if ((int )cur_cfgcol == 82) {
#line 243
      goto case_82;
    }
#line 350
    if ((int )cur_cfgcol == 110) {
#line 350
      goto case_110;
    }
#line 350
    if ((int )cur_cfgcol == 103) {
#line 350
      goto case_110;
    }
#line 350
    if ((int )cur_cfgcol == 32) {
#line 350
      goto case_110;
    }
#line 352
    goto switch_default;
    case_109: /* CIL Label */ 
    case_77: /* CIL Label */ 
    case_108: /* CIL Label */ 
    case_76: /* CIL Label */ 
    {
#line 65
    tmp___2 = next_non_whitespace((model->die)->major_str + (j + 1));
#line 65
    no_io = (int )tmp___2 == 110;
#line 66
    last_col = last_major((char const   *)(model->die)->major_str, j);
#line 68
    (model->tiles + i)->flags |= 1;
    }
#line 69
    if (no_io) {
#line 69
      (model->tiles + i)->flags |= 128;
    }
#line 70
    if ((int )cur_cfgcol == 76) {
#line 70
      tmp___3 = 4;
    } else
#line 70
    if ((int )cur_cfgcol == 108) {
#line 70
      tmp___3 = 4;
    } else {
#line 70
      tmp___3 = 2;
    }
#line 70
    (model->tiles + (i + 1))->flags |= tmp___3;
#line 74
    k = (int )((model->die)->num_rows - 1);
    {
#line 74
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 74
      if (! (k >= 0)) {
#line 74
        goto while_break___4;
      }
#line 75
      row_top_y = 2 + (int )((((model->die)->num_rows - 1) - (int const   )k) * 17);
#line 76
      if (k < (int )((model->die)->num_rows / 2)) {
#line 76
        row_top_y ++;
      }
#line 77
      if (k == (int )((model->die)->num_rows - 1)) {
#line 77
        if (! no_io) {
#line 77
          start = 2;
        } else {
#line 77
          start = 0;
        }
      } else {
#line 77
        start = 0;
      }
#line 78
      if (k == 0) {
#line 78
        if (! no_io) {
#line 78
          end = 14;
        } else {
#line 78
          end = 16;
        }
      } else {
#line 78
        end = 16;
      }
#line 79
      l = start;
      {
#line 79
      while (1) {
        while_continue___5: /* CIL Label */ ;
#line 79
        if (! (l < end)) {
#line 79
          goto while_break___5;
        }
#line 80
        if (l < 8) {
#line 80
          tmp___4 = l;
        } else {
#line 80
          tmp___4 = l + 1;
        }
#line 80
        tile_i0 = model->tiles + ((row_top_y + tmp___4) * tile_columns + i);
#line 81
        if (l < 15) {
#line 82
          tile_i0->type = (enum fpga_tile_type )1;
        } else
#line 81
        if (! k) {
#line 81
          if (no_io) {
#line 82
            tile_i0->type = (enum fpga_tile_type )1;
          } else {
#line 84
            tile_i0->type = (enum fpga_tile_type )2;
          }
        } else {
#line 84
          tile_i0->type = (enum fpga_tile_type )2;
        }
#line 85
        if ((int )cur_cfgcol == 76) {
#line 86
          (tile_i0 + 1)->flags |= 1024;
#line 87
          (tile_i0 + 1)->type = (enum fpga_tile_type )9;
        } else {
#line 89
          (tile_i0 + 1)->flags |= 2048;
#line 90
          (tile_i0 + 1)->type = (enum fpga_tile_type )8;
        }
#line 79
        l ++;
      }
      while_break___5: /* CIL Label */ ;
      }
#line 93
      if ((int )cur_cfgcol == 76) {
#line 94
        (model->tiles + ((row_top_y + 8) * tile_columns + i))->type = (enum fpga_tile_type )5;
#line 95
        (model->tiles + (((row_top_y + 8) * tile_columns + i) + 1))->type = (enum fpga_tile_type )7;
      } else {
#line 97
        (model->tiles + ((row_top_y + 8) * tile_columns + i))->type = (enum fpga_tile_type )4;
#line 98
        (model->tiles + (((row_top_y + 8) * tile_columns + i) + 1))->type = (enum fpga_tile_type )6;
      }
#line 74
      k --;
    }
    while_break___4: /* CIL Label */ ;
    }
#line 102
    if ((int )last_col == 82) {
#line 103
      (model->tiles + (tile_columns + i))->type = (enum fpga_tile_type )73;
#line 104
      (model->tiles + ((tile_rows - 2) * tile_columns + i))->type = (enum fpga_tile_type )75;
    } else {
#line 106
      (model->tiles + (tile_columns + i))->type = (enum fpga_tile_type )64;
#line 107
      if (! no_io) {
#line 108
        (model->tiles + ((tile_rows - 2) * tile_columns + i))->type = (enum fpga_tile_type )65;
      } else {
#line 110
        (model->tiles + ((tile_rows - 2) * tile_columns + i))->type = (enum fpga_tile_type )77;
      }
    }
#line 112
    if (! no_io) {
#line 113
      (model->tiles + i)->type = (enum fpga_tile_type )62;
#line 114
      (model->tiles + ((tile_rows - 1) * tile_columns + i))->type = (enum fpga_tile_type )63;
#line 115
      (model->tiles + (2 * tile_columns + i))->type = (enum fpga_tile_type )66;
#line 116
      (model->tiles + (3 * tile_columns + i))->type = (enum fpga_tile_type )66;
#line 117
      (model->tiles + ((tile_rows - 4) * tile_columns + i))->type = (enum fpga_tile_type )66;
#line 118
      (model->tiles + ((tile_rows - 3) * tile_columns + i))->type = (enum fpga_tile_type )66;
    }
#line 121
    if ((int )last_col == 82) {
#line 122
      (model->tiles + ((tile_columns + i) + 1))->type = (enum fpga_tile_type )74;
#line 123
      (model->tiles + (((tile_rows - 2) * tile_columns + i) + 1))->type = (enum fpga_tile_type )76;
    } else {
#line 125
      (model->tiles + ((tile_columns + i) + 1))->type = (enum fpga_tile_type )67;
#line 126
      if (! no_io) {
#line 127
        (model->tiles + (((tile_rows - 2) * tile_columns + i) + 1))->type = (enum fpga_tile_type )68;
      } else {
#line 129
        (model->tiles + (((tile_rows - 2) * tile_columns + i) + 1))->type = (enum fpga_tile_type )78;
      }
    }
#line 131
    if (! no_io) {
#line 132
      (model->tiles + ((2 * tile_columns + i) + 1))->type = (enum fpga_tile_type )69;
#line 133
      (model->tiles + ((2 * tile_columns + i) + 1))->flags |= 4096;
#line 134
      (model->tiles + ((3 * tile_columns + i) + 1))->type = (enum fpga_tile_type )70;
#line 135
      (model->tiles + ((3 * tile_columns + i) + 1))->flags |= 4096;
#line 136
      (model->tiles + (((tile_rows - 4) * tile_columns + i) + 1))->type = (enum fpga_tile_type )72;
#line 137
      (model->tiles + (((tile_rows - 4) * tile_columns + i) + 1))->flags |= 4096;
#line 138
      (model->tiles + (((tile_rows - 3) * tile_columns + i) + 1))->type = (enum fpga_tile_type )71;
#line 139
      (model->tiles + (((tile_rows - 3) * tile_columns + i) + 1))->flags |= 4096;
    }
#line 142
    if ((int )cur_cfgcol == 76) {
#line 143
      (model->tiles + (model->center_y * tile_columns + i))->type = (enum fpga_tile_type )11;
#line 144
      (model->tiles + ((model->center_y * tile_columns + i) + 1))->type = (enum fpga_tile_type )13;
    } else {
#line 146
      (model->tiles + (model->center_y * tile_columns + i))->type = (enum fpga_tile_type )10;
#line 147
      (model->tiles + ((model->center_y * tile_columns + i) + 1))->type = (enum fpga_tile_type )12;
    }
#line 150
    k = 0;
    {
#line 150
    while (1) {
      while_continue___6: /* CIL Label */ ;
#line 150
      if (! (k < 2)) {
#line 150
        goto while_break___6;
      }
#line 151
      tmp___5 = i;
#line 151
      i ++;
#line 151
      model->x_major[tmp___5] = cur_major;
#line 150
      k ++;
    }
    while_break___6: /* CIL Label */ ;
    }
#line 152
    cur_major ++;
#line 153
    goto switch_break;
    case_66: /* CIL Label */ 
    {
#line 156
    tmp___6 = next_non_whitespace((model->die)->major_str + (j + 1));
    }
#line 156
    if ((int )tmp___6 == 103) {
#line 157
      if (left_side) {
#line 158
        model->left_gclk_sep_x = i + 2;
      } else {
#line 160
        model->right_gclk_sep_x = i + 2;
      }
    }
#line 162
    (model->tiles + i)->flags |= 1;
#line 163
    (model->tiles + i)->flags |= 128;
#line 164
    (model->tiles + (i + 1))->flags |= 8;
#line 165
    (model->tiles + (i + 2))->flags |= 32;
#line 166
    k = (int )((model->die)->num_rows - 1);
    {
#line 166
    while (1) {
      while_continue___7: /* CIL Label */ ;
#line 166
      if (! (k >= 0)) {
#line 166
        goto while_break___7;
      }
#line 167
      row_top_y = 2 + (int )((((model->die)->num_rows - 1) - (int const   )k) * 17);
#line 168
      if (k < (int )((model->die)->num_rows / 2)) {
#line 168
        row_top_y ++;
      }
#line 169
      l = 0;
      {
#line 169
      while (1) {
        while_continue___8: /* CIL Label */ ;
#line 169
        if (! (l < 16)) {
#line 169
          goto while_break___8;
        }
#line 170
        if (l < 8) {
#line 170
          tmp___7 = l;
        } else {
#line 170
          tmp___7 = l + 1;
        }
#line 170
        tile_i0 = model->tiles + ((row_top_y + tmp___7) * tile_columns + i);
#line 171
        if (l < 15) {
#line 172
          tile_i0->type = (enum fpga_tile_type )14;
        } else {
#line 174
          tile_i0->type = (enum fpga_tile_type )15;
        }
#line 175
        if (l < 8) {
#line 175
          tmp___8 = l;
        } else {
#line 175
          tmp___8 = l + 1;
        }
#line 175
        (model->tiles + (((row_top_y + tmp___8) * tile_columns + i) + 1))->type = (enum fpga_tile_type )3;
#line 176
        if (! (l % 4)) {
#line 177
          if (l < 8) {
#line 177
            tmp___9 = l;
          } else {
#line 177
            tmp___9 = l + 1;
          }
#line 177
          (model->tiles + ((((row_top_y + 3) + tmp___9) * tile_columns + i) + 2))->type = (enum fpga_tile_type )16;
#line 178
          if (l < 8) {
#line 178
            tmp___10 = l;
          } else {
#line 178
            tmp___10 = l + 1;
          }
#line 178
          (model->tiles + ((((row_top_y + 3) + tmp___10) * tile_columns + i) + 2))->flags |= 256;
        }
#line 169
        l ++;
      }
      while_break___8: /* CIL Label */ ;
      }
#line 181
      (model->tiles + ((row_top_y + 8) * tile_columns + i))->type = (enum fpga_tile_type )25;
#line 182
      (model->tiles + (((row_top_y + 8) * tile_columns + i) + 1))->type = (enum fpga_tile_type )26;
#line 183
      (model->tiles + (((row_top_y + 8) * tile_columns + i) + 2))->type = (enum fpga_tile_type )27;
#line 166
      k --;
    }
    while_break___7: /* CIL Label */ ;
    }
#line 186
    (model->tiles + (tile_columns + i))->type = (enum fpga_tile_type )17;
#line 187
    (model->tiles + ((tile_rows - 2) * tile_columns + i))->type = (enum fpga_tile_type )18;
#line 188
    (model->tiles + ((tile_columns + i) + 1))->type = (enum fpga_tile_type )19;
#line 189
    (model->tiles + (((tile_rows - 2) * tile_columns + i) + 1))->type = (enum fpga_tile_type )20;
#line 190
    if (left_side) {
#line 190
      (model->tiles + ((tile_columns + i) + 2))->type = (enum fpga_tile_type )21;
    } else {
#line 190
      (model->tiles + ((tile_columns + i) + 2))->type = (enum fpga_tile_type )22;
    }
#line 191
    if (left_side) {
#line 191
      (model->tiles + (((tile_rows - 2) * tile_columns + i) + 2))->type = (enum fpga_tile_type )23;
    } else {
#line 191
      (model->tiles + (((tile_rows - 2) * tile_columns + i) + 2))->type = (enum fpga_tile_type )24;
    }
#line 193
    (model->tiles + (model->center_y * tile_columns + i))->type = (enum fpga_tile_type )28;
#line 194
    (model->tiles + ((model->center_y * tile_columns + i) + 1))->type = (enum fpga_tile_type )29;
#line 195
    if (left_side) {
#line 195
      (model->tiles + ((model->center_y * tile_columns + i) + 2))->type = (enum fpga_tile_type )30;
    } else {
#line 195
      (model->tiles + ((model->center_y * tile_columns + i) + 2))->type = (enum fpga_tile_type )31;
    }
#line 197
    k = 0;
    {
#line 197
    while (1) {
      while_continue___9: /* CIL Label */ ;
#line 197
      if (! (k < 3)) {
#line 197
        goto while_break___9;
      }
#line 198
      tmp___11 = i;
#line 198
      i ++;
#line 198
      model->x_major[tmp___11] = cur_major;
#line 197
      k ++;
    }
    while_break___9: /* CIL Label */ ;
    }
#line 199
    cur_major ++;
#line 200
    goto switch_break;
    case_68: /* CIL Label */ 
#line 203
    (model->tiles + i)->flags |= 1;
#line 204
    (model->tiles + i)->flags |= 128;
#line 205
    (model->tiles + (i + 1))->flags |= 16;
#line 206
    (model->tiles + (i + 2))->flags |= 64;
#line 207
    k = (int )((model->die)->num_rows - 1);
    {
#line 207
    while (1) {
      while_continue___10: /* CIL Label */ ;
#line 207
      if (! (k >= 0)) {
#line 207
        goto while_break___10;
      }
#line 208
      row_top_y = 2 + (int )((((model->die)->num_rows - 1) - (int const   )k) * 17);
#line 209
      if (k < (int )((model->die)->num_rows / 2)) {
#line 209
        row_top_y ++;
      }
#line 210
      l = 0;
      {
#line 210
      while (1) {
        while_continue___11: /* CIL Label */ ;
#line 210
        if (! (l < 16)) {
#line 210
          goto while_break___11;
        }
#line 211
        if (l < 8) {
#line 211
          tmp___12 = l;
        } else {
#line 211
          tmp___12 = l + 1;
        }
#line 211
        tile_i0 = model->tiles + ((row_top_y + tmp___12) * tile_columns + i);
#line 212
        if (l < 15) {
#line 213
          tile_i0->type = (enum fpga_tile_type )1;
        } else {
#line 215
          tile_i0->type = (enum fpga_tile_type )2;
        }
#line 216
        (tile_i0 + 1)->type = (enum fpga_tile_type )3;
#line 217
        if (! (l % 4)) {
#line 218
          if (l < 8) {
#line 218
            tmp___13 = l;
          } else {
#line 218
            tmp___13 = l + 1;
          }
#line 218
          (model->tiles + ((((row_top_y + 3) + tmp___13) * tile_columns + i) + 2))->type = (enum fpga_tile_type )32;
#line 219
          if (l < 8) {
#line 219
            tmp___14 = l;
          } else {
#line 219
            tmp___14 = l + 1;
          }
#line 219
          (model->tiles + ((((row_top_y + 3) + tmp___14) * tile_columns + i) + 2))->flags |= 512;
        }
#line 210
        l ++;
      }
      while_break___11: /* CIL Label */ ;
      }
#line 222
      (model->tiles + ((row_top_y + 8) * tile_columns + i))->type = (enum fpga_tile_type )33;
#line 223
      (model->tiles + (((row_top_y + 8) * tile_columns + i) + 1))->type = (enum fpga_tile_type )34;
#line 224
      (model->tiles + (((row_top_y + 8) * tile_columns + i) + 2))->type = (enum fpga_tile_type )35;
#line 207
      k --;
    }
    while_break___10: /* CIL Label */ ;
    }
#line 227
    (model->tiles + (tile_columns + i))->type = (enum fpga_tile_type )79;
#line 228
    (model->tiles + ((tile_rows - 2) * tile_columns + i))->type = (enum fpga_tile_type )80;
#line 229
    (model->tiles + ((tile_columns + i) + 1))->type = (enum fpga_tile_type )81;
#line 230
    (model->tiles + (((tile_rows - 2) * tile_columns + i) + 1))->type = (enum fpga_tile_type )68;
#line 231
    if (left_side) {
#line 231
      (model->tiles + ((tile_columns + i) + 2))->type = (enum fpga_tile_type )82;
    } else {
#line 231
      (model->tiles + ((tile_columns + i) + 2))->type = (enum fpga_tile_type )83;
    }
#line 232
    if (left_side) {
#line 232
      (model->tiles + (((tile_rows - 2) * tile_columns + i) + 2))->type = (enum fpga_tile_type )84;
    } else {
#line 232
      (model->tiles + (((tile_rows - 2) * tile_columns + i) + 2))->type = (enum fpga_tile_type )85;
    }
#line 234
    (model->tiles + (model->center_y * tile_columns + i))->type = (enum fpga_tile_type )36;
#line 235
    (model->tiles + ((model->center_y * tile_columns + i) + 1))->type = (enum fpga_tile_type )37;
#line 236
    (model->tiles + ((model->center_y * tile_columns + i) + 2))->type = (enum fpga_tile_type )38;
#line 238
    k = 0;
    {
#line 238
    while (1) {
      while_continue___12: /* CIL Label */ ;
#line 238
      if (! (k < 3)) {
#line 238
        goto while_break___12;
      }
#line 239
      tmp___15 = i;
#line 239
      i ++;
#line 239
      model->x_major[tmp___15] = cur_major;
#line 238
      k ++;
    }
    while_break___12: /* CIL Label */ ;
    }
#line 240
    cur_major ++;
#line 241
    goto switch_break;
    case_82: /* CIL Label */ 
    {
#line 244
    tmp___16 = next_non_whitespace((model->die)->major_str + (j + 1));
    }
#line 244
    if ((int )tmp___16 != 77) {
      {
#line 247
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Expecting LOGIC_XM after center but found \'%c\'\n",
              (int const   )*((model->die)->major_str + (j + 1)));
      }
    }
#line 249
    model->center_x = i + 3;
#line 251
    left_side = 0;
#line 252
    k = (int )((model->die)->num_rows - 1);
    {
#line 252
    while (1) {
      while_continue___13: /* CIL Label */ ;
#line 252
      if (! (k >= 0)) {
#line 252
        goto while_break___13;
      }
#line 253
      row_top_y = 2 + (int )((((model->die)->num_rows - 1) - (int const   )k) * 17);
#line 254
      if (k < (int )((model->die)->num_rows / 2)) {
#line 254
        row_top_y ++;
      }
#line 256
      l = 0;
      {
#line 256
      while (1) {
        while_continue___14: /* CIL Label */ ;
#line 256
        if (! (l < 16)) {
#line 256
          goto while_break___14;
        }
#line 257
        if (l < 8) {
#line 257
          tmp___17 = l;
        } else {
#line 257
          tmp___17 = l + 1;
        }
#line 257
        tile_i0 = model->tiles + ((row_top_y + tmp___17) * tile_columns + i);
#line 259
        if (k < (int )((model->die)->num_rows - 1)) {
#line 259
          goto _L___0;
        } else
#line 259
        if (l >= 2) {
          _L___0: /* CIL Label */ 
#line 259
          if (k) {
#line 259
            goto _L;
          } else
#line 259
          if (l < 14) {
            _L: /* CIL Label */ 
#line 260
            if (l < 15) {
#line 261
              tile_i0->type = (enum fpga_tile_type )1;
            } else {
#line 263
              tile_i0->type = (enum fpga_tile_type )2;
            }
#line 264
            if (l == 7) {
#line 265
              (tile_i0 + 1)->type = (enum fpga_tile_type )87;
            } else
#line 266
            if (l == 8) {
#line 267
              if (k % 2) {
#line 267
                (tile_i0 + 1)->type = (enum fpga_tile_type )89;
              } else {
#line 267
                (tile_i0 + 1)->type = (enum fpga_tile_type )88;
              }
            } else
#line 268
            if (l == 15) {
#line 268
              if (k == (int )((model->die)->num_rows / 2)) {
#line 269
                (tile_i0 + 1)->type = (enum fpga_tile_type )86;
              } else {
#line 271
                (tile_i0 + 1)->type = (enum fpga_tile_type )9;
#line 272
                (tile_i0 + 1)->flags |= 1024;
              }
            } else {
#line 271
              (tile_i0 + 1)->type = (enum fpga_tile_type )9;
#line 272
              (tile_i0 + 1)->flags |= 1024;
            }
          }
        }
#line 275
        if (l == 7) {
#line 277
          tile_i0->type = (enum fpga_tile_type )66;
        } else
#line 275
        if (l == 8) {
#line 275
          if (! (k % 2)) {
#line 277
            tile_i0->type = (enum fpga_tile_type )66;
          }
        }
#line 280
        if (l == 7) {
#line 281
          if (k % 2) {
#line 282
            (model->tiles + (((row_top_y + l) * tile_columns + i) + 2))->flags |= 16384;
#line 283
            if (k < (int )((model->die)->num_rows / 2)) {
#line 283
              (model->tiles + (((row_top_y + l) * tile_columns + i) + 2))->type = (enum fpga_tile_type )41;
            } else {
#line 283
              (model->tiles + (((row_top_y + l) * tile_columns + i) + 2))->type = (enum fpga_tile_type )39;
            }
          } else {
#line 285
            (model->tiles + (((row_top_y + l) * tile_columns + i) + 2))->flags |= 8192;
#line 286
            if (k < (int )((model->die)->num_rows / 2)) {
#line 286
              (model->tiles + (((row_top_y + l) * tile_columns + i) + 2))->type = (enum fpga_tile_type )42;
            } else {
#line 286
              (model->tiles + (((row_top_y + l) * tile_columns + i) + 2))->type = (enum fpga_tile_type )40;
            }
          }
        }
#line 290
        if (l == 15) {
#line 291
          if (k == (int )(((model->die)->num_rows * 3) / 4)) {
#line 292
            (model->tiles + ((((row_top_y + l) + 1) * tile_columns + i) + 3))->type = (enum fpga_tile_type )54;
          } else
#line 293
          if (k == (int )((model->die)->num_rows / 4)) {
#line 294
            (model->tiles + ((((row_top_y + l) + 1) * tile_columns + i) + 3))->flags |= 65536;
#line 295
            (model->tiles + ((((row_top_y + l) + 1) * tile_columns + i) + 3))->type = (enum fpga_tile_type )56;
          } else {
#line 297
            (model->tiles + ((((row_top_y + l) + 1) * tile_columns + i) + 3))->type = (enum fpga_tile_type )51;
          }
        } else
#line 298
        if (l == 0) {
#line 298
          if (k == (int )(((model->die)->num_rows * 3) / 4 - 1)) {
#line 299
            (model->tiles + (((row_top_y + l) * tile_columns + i) + 3))->flags |= 65536;
#line 300
            (model->tiles + (((row_top_y + l) * tile_columns + i) + 3))->type = (enum fpga_tile_type )55;
          } else {
#line 298
            goto _L___2;
          }
        } else
        _L___2: /* CIL Label */ 
#line 301
        if (l == 0) {
#line 301
          if (k == (int )((model->die)->num_rows / 4 - 1)) {
#line 302
            (model->tiles + (((row_top_y + l) * tile_columns + i) + 3))->type = (enum fpga_tile_type )57;
          } else {
#line 301
            goto _L___1;
          }
        } else
        _L___1: /* CIL Label */ 
#line 303
        if (l == 8) {
#line 304
          if (k < (int )((model->die)->num_rows / 2)) {
#line 304
            (model->tiles + ((((row_top_y + l) + 1) * tile_columns + i) + 3))->type = (enum fpga_tile_type )53;
          } else {
#line 304
            (model->tiles + ((((row_top_y + l) + 1) * tile_columns + i) + 3))->type = (enum fpga_tile_type )52;
          }
        } else {
#line 306
          if (l < 8) {
#line 306
            tmp___18 = l;
          } else {
#line 306
            tmp___18 = l + 1;
          }
#line 306
          (model->tiles + (((row_top_y + tmp___18) * tile_columns + i) + 3))->type = (enum fpga_tile_type )50;
        }
#line 256
        l ++;
      }
      while_break___14: /* CIL Label */ ;
      }
#line 308
      (model->tiles + ((row_top_y + 8) * tile_columns + i))->type = (enum fpga_tile_type )5;
#line 309
      (model->tiles + (((row_top_y + 8) * tile_columns + i) + 1))->type = (enum fpga_tile_type )7;
#line 310
      (model->tiles + (((row_top_y + 8) * tile_columns + i) + 3))->type = (enum fpga_tile_type )49;
#line 252
      k --;
    }
    while_break___13: /* CIL Label */ ;
    }
#line 312
    (model->tiles + i)->type = (enum fpga_tile_type )62;
#line 313
    (model->tiles + ((tile_rows - 1) * tile_columns + i))->type = (enum fpga_tile_type )63;
#line 314
    (model->tiles + (tile_columns + i))->type = (enum fpga_tile_type )64;
#line 315
    (model->tiles + ((tile_rows - 2) * tile_columns + i))->type = (enum fpga_tile_type )65;
#line 316
    (model->tiles + (2 * tile_columns + i))->type = (enum fpga_tile_type )66;
#line 317
    (model->tiles + (3 * tile_columns + i))->type = (enum fpga_tile_type )66;
#line 318
    (model->tiles + ((tile_rows - 4) * tile_columns + i))->type = (enum fpga_tile_type )66;
#line 319
    (model->tiles + ((tile_rows - 3) * tile_columns + i))->type = (enum fpga_tile_type )66;
#line 321
    (model->tiles + ((tile_columns + i) + 1))->type = (enum fpga_tile_type )74;
#line 322
    (model->tiles + (((tile_rows - 2) * tile_columns + i) + 1))->type = (enum fpga_tile_type )76;
#line 323
    (model->tiles + ((2 * tile_columns + i) + 1))->type = (enum fpga_tile_type )69;
#line 324
    (model->tiles + ((2 * tile_columns + i) + 1))->flags |= 4096;
#line 325
    (model->tiles + ((3 * tile_columns + i) + 1))->type = (enum fpga_tile_type )70;
#line 326
    (model->tiles + ((3 * tile_columns + i) + 1))->flags |= 4096;
#line 327
    (model->tiles + (((tile_rows - 4) * tile_columns + i) + 1))->type = (enum fpga_tile_type )72;
#line 328
    (model->tiles + (((tile_rows - 4) * tile_columns + i) + 1))->flags |= 4096;
#line 329
    (model->tiles + (((tile_rows - 3) * tile_columns + i) + 1))->type = (enum fpga_tile_type )71;
#line 330
    (model->tiles + (((tile_rows - 3) * tile_columns + i) + 1))->flags |= 4096;
#line 332
    (model->tiles + (i + 2))->type = (enum fpga_tile_type )43;
#line 333
    (model->tiles + ((tile_columns + i) + 2))->type = (enum fpga_tile_type )44;
#line 334
    (model->tiles + (((tile_rows - 2) * tile_columns + i) + 2))->type = (enum fpga_tile_type )45;
#line 335
    (model->tiles + (((tile_rows - 1) * tile_columns + i) + 2))->type = (enum fpga_tile_type )46;
#line 336
    (model->tiles + ((tile_columns + i) + 3))->type = (enum fpga_tile_type )47;
#line 337
    (model->tiles + (((tile_rows - 2) * tile_columns + i) + 3))->type = (enum fpga_tile_type )48;
#line 339
    (model->tiles + (model->center_y * tile_columns + i))->type = (enum fpga_tile_type )58;
#line 340
    (model->tiles + ((model->center_y * tile_columns + i) + 1))->type = (enum fpga_tile_type )59;
#line 341
    (model->tiles + ((model->center_y * tile_columns + i) + 2))->type = (enum fpga_tile_type )60;
#line 342
    (model->tiles + ((model->center_y * tile_columns + i) + 3))->type = (enum fpga_tile_type )61;
#line 344
    k = 0;
    {
#line 344
    while (1) {
      while_continue___15: /* CIL Label */ ;
#line 344
      if (! (k < 4)) {
#line 344
        goto while_break___15;
      }
#line 345
      tmp___19 = i;
#line 345
      i ++;
#line 345
      model->x_major[tmp___19] = cur_major;
#line 344
      k ++;
    }
    while_break___15: /* CIL Label */ ;
    }
#line 346
    cur_major ++;
#line 347
    goto switch_break;
    case_110: /* CIL Label */ 
    case_103: /* CIL Label */ 
    case_32: /* CIL Label */ 
#line 351
    goto switch_break;
    switch_default: /* CIL Label */ 
    {
#line 353
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Ignoring unexpected column identifier \'%c\'\n",
            (int )cur_cfgcol);
    }
#line 355
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
#line 58
    j ++;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 358
  k = 0;
  {
#line 358
  while (1) {
    while_continue___16: /* CIL Label */ ;
#line 358
    if (! (k < 5)) {
#line 358
      goto while_break___16;
    }
#line 359
    tmp___20 = i;
#line 359
    i ++;
#line 359
    model->x_major[tmp___20] = cur_major;
#line 358
    k ++;
  }
  while_break___16: /* CIL Label */ ;
  }
#line 365
  k = (int )((model->die)->num_rows - 1);
  {
#line 365
  while (1) {
    while_continue___17: /* CIL Label */ ;
#line 365
    if (! (k >= 0)) {
#line 365
      goto while_break___17;
    }
#line 366
    row_top_y = 2 + (int )((((model->die)->num_rows - 1) - (int const   )k) * 17);
#line 367
    if (k < (int )((model->die)->num_rows / 2)) {
#line 367
      row_top_y ++;
    }
#line 369
    l = 0;
    {
#line 369
    while (1) {
      while_continue___18: /* CIL Label */ ;
#line 369
      if (! (l < 16)) {
#line 369
        goto while_break___18;
      }
#line 373
      if ((int const   )*((model->die)->left_wiring + ((((model->die)->num_rows - 1) - (int const   )k) * 16 + (int const   )l)) == 87) {
#line 374
        if (l < 8) {
#line 374
          tmp___21 = l;
        } else {
#line 374
          tmp___21 = l + 1;
        }
#line 374
        (model->tiles + (row_top_y + tmp___21) * tile_columns)->flags |= 32768;
#line 375
        if (l < 8) {
#line 375
          tmp___22 = l;
        } else {
#line 375
          tmp___22 = l + 1;
        }
#line 375
        (model->tiles + (row_top_y + tmp___22) * tile_columns)->type = (enum fpga_tile_type )112;
      }
#line 380
      if (k == (int )((model->die)->num_rows - 1)) {
#line 380
        if (! l) {
#line 380
          goto _L___7;
        } else {
#line 380
          goto _L___9;
        }
      } else
      _L___9: /* CIL Label */ 
#line 380
      if (! k) {
#line 380
        if (l == 15) {
          _L___7: /* CIL Label */ 
#line 381
          if (l < 8) {
#line 381
            tmp___23 = l;
          } else {
#line 381
            tmp___23 = l + 1;
          }
#line 381
          (model->tiles + ((row_top_y + tmp___23) * tile_columns + 1))->type = (enum fpga_tile_type )90;
        } else {
#line 380
          goto _L___8;
        }
      } else
      _L___8: /* CIL Label */ 
#line 382
      if (k == (int )((model->die)->num_rows / 2)) {
#line 382
        if (l == 12) {
#line 383
          (model->tiles + (((row_top_y + l) + 1) * tile_columns + 1))->type = (enum fpga_tile_type )92;
        } else {
#line 382
          goto _L___6;
        }
      } else
      _L___6: /* CIL Label */ 
#line 384
      if (k == (int )((model->die)->num_rows / 2)) {
#line 384
        if (l == 13) {
#line 385
          (model->tiles + (((row_top_y + l) + 1) * tile_columns + 1))->type = (enum fpga_tile_type )93;
        } else {
#line 384
          goto _L___5;
        }
      } else
      _L___5: /* CIL Label */ 
#line 386
      if (k == (int )((model->die)->num_rows / 2 - 1)) {
#line 386
        if (! l) {
#line 387
          (model->tiles + ((row_top_y + l) * tile_columns + 1))->type = (enum fpga_tile_type )94;
        } else {
#line 386
          goto _L___4;
        }
      } else
      _L___4: /* CIL Label */ 
#line 388
      if (k == (int )((model->die)->num_rows / 2 - 1)) {
#line 388
        if (l == 1) {
#line 389
          (model->tiles + ((row_top_y + l) * tile_columns + 1))->type = (enum fpga_tile_type )95;
        } else {
#line 388
          goto _L___3;
        }
      } else {
        _L___3: /* CIL Label */ 
#line 391
        if (l < 8) {
#line 391
          tmp___24 = l;
        } else {
#line 391
          tmp___24 = l + 1;
        }
#line 391
        (model->tiles + ((row_top_y + tmp___24) * tile_columns + 1))->type = (enum fpga_tile_type )100;
      }
#line 395
      if ((int const   )*((model->die)->left_wiring + ((((model->die)->num_rows - 1) - (int const   )k) * 16 + (int const   )l)) == 87) {
#line 396
        if (l == 15) {
#line 396
          if (k) {
#line 396
            if (k != (int )((model->die)->num_rows / 2)) {
#line 397
              (model->tiles + (((row_top_y + l) + 1) * tile_columns + 2))->type = (enum fpga_tile_type )123;
            } else {
#line 396
              goto _L___11;
            }
          } else {
#line 396
            goto _L___11;
          }
        } else {
          _L___11: /* CIL Label */ 
#line 399
          if (l < 8) {
#line 399
            tmp___25 = l;
          } else {
#line 399
            tmp___25 = l + 1;
          }
#line 399
          (model->tiles + ((row_top_y + tmp___25) * tile_columns + 2))->type = (enum fpga_tile_type )118;
        }
      } else
#line 401
      if (k) {
#line 401
        if (k != (int )((model->die)->num_rows / 2)) {
#line 401
          if (l == 15) {
#line 402
            (model->tiles + (((row_top_y + l) + 1) * tile_columns + 2))->type = (enum fpga_tile_type )2;
          } else {
#line 401
            goto _L___14;
          }
        } else {
#line 401
          goto _L___14;
        }
      } else
      _L___14: /* CIL Label */ 
#line 403
      if (k == (int )((model->die)->num_rows / 2)) {
#line 403
        if (l == 14) {
#line 404
          (model->tiles + (((row_top_y + l) + 1) * tile_columns + 2))->type = (enum fpga_tile_type )124;
        } else {
#line 403
          goto _L___12;
        }
      } else {
        _L___12: /* CIL Label */ 
#line 406
        if (l < 8) {
#line 406
          tmp___26 = l;
        } else {
#line 406
          tmp___26 = l + 1;
        }
#line 406
        (model->tiles + ((row_top_y + tmp___26) * tile_columns + 2))->type = (enum fpga_tile_type )1;
      }
#line 411
      if ((int const   )*((model->die)->left_wiring + ((((model->die)->num_rows - 1) - (int const   )k) * 16 + (int const   )l)) == 87) {
#line 412
        if (l < 8) {
#line 412
          tmp___27 = l;
        } else {
#line 412
          tmp___27 = l + 1;
        }
#line 412
        (model->tiles + ((row_top_y + tmp___27) * tile_columns + 3))->flags |= 4096;
#line 413
        if (l < 8) {
#line 413
          tmp___28 = l;
        } else {
#line 413
          tmp___28 = l + 1;
        }
#line 413
        (model->tiles + ((row_top_y + tmp___28) * tile_columns + 3))->type = (enum fpga_tile_type )129;
      } else
#line 415
      if (k == (int )((model->die)->num_rows - 1)) {
#line 415
        if (! l) {
#line 416
          (model->tiles + ((row_top_y + l) * tile_columns + 3))->type = (enum fpga_tile_type )133;
        } else {
#line 415
          goto _L___18;
        }
      } else
      _L___18: /* CIL Label */ 
#line 417
      if (! k) {
#line 417
        if (l == 15) {
#line 418
          (model->tiles + (((row_top_y + l) + 1) * tile_columns + 3))->type = (enum fpga_tile_type )134;
        } else {
#line 417
          goto _L___17;
        }
      } else
      _L___17: /* CIL Label */ 
#line 420
      if (k) {
#line 420
        if (k != (int )((model->die)->num_rows / 2)) {
#line 420
          if (l == 15) {
#line 421
            (model->tiles + (((row_top_y + l) + 1) * tile_columns + 3))->type = (enum fpga_tile_type )89;
          } else {
#line 420
            goto _L___16;
          }
        } else {
#line 420
          goto _L___16;
        }
      } else {
        _L___16: /* CIL Label */ 
#line 423
        if (l < 8) {
#line 423
          tmp___29 = l;
        } else {
#line 423
          tmp___29 = l + 1;
        }
#line 423
        (model->tiles + ((row_top_y + tmp___29) * tile_columns + 3))->type = (enum fpga_tile_type )3;
      }
#line 369
      l ++;
    }
    while_break___18: /* CIL Label */ ;
    }
#line 427
    (model->tiles + ((row_top_y + 8) * tile_columns + 1))->type = (enum fpga_tile_type )102;
#line 428
    (model->tiles + ((row_top_y + 8) * tile_columns + 2))->type = (enum fpga_tile_type )119;
#line 429
    if (k >= (int )((model->die)->num_rows / 2)) {
#line 430
      if (k > (int )(((model->die)->num_rows * 3) / 4)) {
#line 431
        (model->tiles + ((row_top_y + 8) * tile_columns + 3))->type = (enum fpga_tile_type )139;
      } else
#line 432
      if (k == (int )(((model->die)->num_rows * 3) / 4)) {
#line 433
        (model->tiles + ((row_top_y + 8) * tile_columns + 3))->type = (enum fpga_tile_type )141;
      } else {
#line 435
        (model->tiles + ((row_top_y + 8) * tile_columns + 3))->type = (enum fpga_tile_type )143;
      }
    } else
#line 437
    if (k < (int )((model->die)->num_rows / 4 - 1)) {
#line 438
      (model->tiles + ((row_top_y + 8) * tile_columns + 3))->type = (enum fpga_tile_type )149;
    } else
#line 439
    if (k == (int )((model->die)->num_rows / 4 - 1)) {
#line 440
      (model->tiles + ((row_top_y + 8) * tile_columns + 3))->type = (enum fpga_tile_type )147;
    } else {
#line 442
      (model->tiles + ((row_top_y + 8) * tile_columns + 3))->type = (enum fpga_tile_type )145;
    }
#line 444
    (model->tiles + ((row_top_y + 8) * tile_columns + 4))->type = (enum fpga_tile_type )128;
#line 365
    k --;
  }
  while_break___17: /* CIL Label */ ;
  }
#line 447
  (model->tiles + (model->center_y - 3) * tile_columns)->type = (enum fpga_tile_type )108;
#line 448
  (model->tiles + (model->center_y - 2) * tile_columns)->type = (enum fpga_tile_type )114;
#line 449
  (model->tiles + (model->center_y - 1) * tile_columns)->type = (enum fpga_tile_type )114;
#line 450
  (model->tiles + model->center_y * tile_columns)->type = (enum fpga_tile_type )106;
#line 451
  (model->tiles + (model->center_y + 1) * tile_columns)->type = (enum fpga_tile_type )110;
#line 453
  (model->tiles + (model->center_y * tile_columns + 1))->type = (enum fpga_tile_type )104;
#line 455
  (model->tiles + (tile_columns + 2))->type = (enum fpga_tile_type )116;
#line 456
  (model->tiles + ((tile_rows - 2) * tile_columns + 2))->type = (enum fpga_tile_type )117;
#line 457
  (model->tiles + (model->center_y * tile_columns + 2))->type = (enum fpga_tile_type )121;
#line 459
  (model->tiles + (tile_columns + 3))->type = (enum fpga_tile_type )131;
#line 460
  (model->tiles + ((tile_rows - 2) * tile_columns + 3))->type = (enum fpga_tile_type )131;
#line 461
  (model->tiles + (model->center_y * tile_columns + 3))->type = (enum fpga_tile_type )125;
#line 462
  (model->tiles + (model->center_y * tile_columns + 4))->type = (enum fpga_tile_type )127;
#line 468
  k = (int )((model->die)->num_rows - 1);
  {
#line 468
  while (1) {
    while_continue___19: /* CIL Label */ ;
#line 468
    if (! (k >= 0)) {
#line 468
      goto while_break___19;
    }
#line 469
    row_top_y = 2 + (int )((((model->die)->num_rows - 1) - (int const   )k) * 17);
#line 470
    if (k < (int )((model->die)->num_rows / 2)) {
#line 470
      row_top_y ++;
    }
#line 472
    l = 0;
    {
#line 472
    while (1) {
      while_continue___20: /* CIL Label */ ;
#line 472
      if (! (l < 16)) {
#line 472
        goto while_break___20;
      }
#line 476
      if ((int const   )*((model->die)->right_wiring + ((((model->die)->num_rows - 1) - (int const   )k) * 16 + (int const   )l)) == 87) {
#line 477
        if (l < 8) {
#line 477
          tmp___30 = l;
        } else {
#line 477
          tmp___30 = l + 1;
        }
#line 477
        (model->tiles + (((row_top_y + tmp___30) * tile_columns + tile_columns) - 1))->flags |= 32768;
      }
#line 479
      if (k == (int )((model->die)->num_rows / 2)) {
#line 479
        if (l == 13) {
#line 480
          (model->tiles + ((((row_top_y + l) + 1) * tile_columns + tile_columns) - 1))->type = (enum fpga_tile_type )111;
        } else {
#line 479
          goto _L___22;
        }
      } else
      _L___22: /* CIL Label */ 
#line 481
      if (k == (int )((model->die)->num_rows / 2)) {
#line 481
        if (l == 14) {
#line 482
          (model->tiles + ((((row_top_y + l) + 1) * tile_columns + tile_columns) - 1))->type = (enum fpga_tile_type )115;
        } else {
#line 481
          goto _L___21;
        }
      } else
      _L___21: /* CIL Label */ 
#line 483
      if (k == (int )((model->die)->num_rows / 2)) {
#line 483
        if (l == 15) {
#line 484
          (model->tiles + ((((row_top_y + l) + 1) * tile_columns + tile_columns) - 1))->type = (enum fpga_tile_type )115;
        } else {
#line 483
          goto _L___20;
        }
      } else
      _L___20: /* CIL Label */ 
#line 485
      if (k == (int )((model->die)->num_rows / 2 - 1)) {
#line 485
        if (! l) {
#line 486
          (model->tiles + (((row_top_y + l) * tile_columns + tile_columns) - 1))->type = (enum fpga_tile_type )109;
        } else {
#line 485
          goto _L___19;
        }
      } else
      _L___19: /* CIL Label */ 
#line 488
      if ((int const   )*((model->die)->right_wiring + ((((model->die)->num_rows - 1) - (int const   )k) * 16 + (int const   )l)) == 87) {
#line 489
        if (l < 8) {
#line 489
          tmp___31 = l;
        } else {
#line 489
          tmp___31 = l + 1;
        }
#line 489
        (model->tiles + (((row_top_y + tmp___31) * tile_columns + tile_columns) - 1))->type = (enum fpga_tile_type )113;
      }
#line 494
      if (k == (int )((model->die)->num_rows - 1)) {
#line 494
        if (! l) {
#line 494
          goto _L___29;
        } else
#line 494
        if (l == 1) {
#line 494
          goto _L___29;
        } else {
#line 494
          goto _L___30;
        }
      } else
      _L___30: /* CIL Label */ 
#line 494
      if (! k) {
#line 494
        if (l == 15) {
#line 494
          goto _L___29;
        } else
#line 494
        if (l == 14) {
          _L___29: /* CIL Label */ 
#line 495
          if (l < 8) {
#line 495
            tmp___32 = l;
          } else {
#line 495
            tmp___32 = l + 1;
          }
#line 495
          (model->tiles + (((row_top_y + tmp___32) * tile_columns + tile_columns) - 2))->type = (enum fpga_tile_type )91;
        } else {
#line 494
          goto _L___28;
        }
      } else
      _L___28: /* CIL Label */ 
#line 496
      if (k == (int )((model->die)->num_rows / 2)) {
#line 496
        if (l == 12) {
#line 497
          (model->tiles + ((((row_top_y + l) + 1) * tile_columns + tile_columns) - 2))->type = (enum fpga_tile_type )96;
        } else {
#line 496
          goto _L___26;
        }
      } else
      _L___26: /* CIL Label */ 
#line 498
      if (k == (int )((model->die)->num_rows / 2)) {
#line 498
        if (l == 13) {
#line 499
          (model->tiles + ((((row_top_y + l) + 1) * tile_columns + tile_columns) - 2))->type = (enum fpga_tile_type )97;
        } else {
#line 498
          goto _L___25;
        }
      } else
      _L___25: /* CIL Label */ 
#line 500
      if (k == (int )((model->die)->num_rows / 2 - 1)) {
#line 500
        if (! l) {
#line 501
          (model->tiles + (((row_top_y + l) * tile_columns + tile_columns) - 2))->type = (enum fpga_tile_type )98;
        } else {
#line 500
          goto _L___24;
        }
      } else
      _L___24: /* CIL Label */ 
#line 502
      if (k == (int )((model->die)->num_rows / 2 - 1)) {
#line 502
        if (l == 1) {
#line 503
          (model->tiles + (((row_top_y + l) * tile_columns + tile_columns) - 2))->type = (enum fpga_tile_type )99;
        } else {
#line 502
          goto _L___23;
        }
      } else {
        _L___23: /* CIL Label */ 
#line 505
        if (l < 8) {
#line 505
          tmp___33 = l;
        } else {
#line 505
          tmp___33 = l + 1;
        }
#line 505
        (model->tiles + (((row_top_y + tmp___33) * tile_columns + tile_columns) - 2))->type = (enum fpga_tile_type )101;
      }
#line 512
      if ((int const   )*((model->die)->right_wiring + ((((model->die)->num_rows - 1) - (int const   )k) * 16 + (int const   )l)) == 87) {
#line 513
        if (l < 8) {
#line 513
          tmp___34 = l;
        } else {
#line 513
          tmp___34 = l + 1;
        }
#line 513
        (model->tiles + (((row_top_y + tmp___34) * tile_columns + tile_columns) - 4))->flags |= 4096;
#line 514
        if (l < 8) {
#line 514
          tmp___35 = l;
        } else {
#line 514
          tmp___35 = l + 1;
        }
#line 514
        (model->tiles + (((row_top_y + tmp___35) * tile_columns + tile_columns) - 4))->type = (enum fpga_tile_type )130;
      } else
#line 516
      if (k == (int )((model->die)->num_rows - 1)) {
#line 516
        if (l == 0) {
#line 517
          (model->tiles + (((row_top_y + l) * tile_columns + tile_columns) - 4))->type = (enum fpga_tile_type )135;
        } else {
#line 516
          goto _L___36;
        }
      } else
      _L___36: /* CIL Label */ 
#line 518
      if (k == (int )((model->die)->num_rows - 1)) {
#line 518
        if (l == 1) {
#line 519
          (model->tiles + (((row_top_y + l) * tile_columns + tile_columns) - 4))->type = (enum fpga_tile_type )136;
        } else {
#line 518
          goto _L___35;
        }
      } else
      _L___35: /* CIL Label */ 
#line 520
      if (k) {
#line 520
        if (k != (int )((model->die)->num_rows / 2)) {
#line 520
          if (l == 15) {
#line 521
            (model->tiles + ((((row_top_y + l) + 1) * tile_columns + tile_columns) - 4))->type = (enum fpga_tile_type )89;
          } else {
#line 520
            goto _L___34;
          }
        } else {
#line 520
          goto _L___34;
        }
      } else
      _L___34: /* CIL Label */ 
#line 522
      if (! k) {
#line 522
        if (l == 14) {
#line 523
          (model->tiles + ((((row_top_y + l) + 1) * tile_columns + tile_columns) - 4))->type = (enum fpga_tile_type )137;
        } else {
#line 522
          goto _L___32;
        }
      } else
      _L___32: /* CIL Label */ 
#line 524
      if (! k) {
#line 524
        if (l == 15) {
#line 525
          (model->tiles + ((((row_top_y + l) + 1) * tile_columns + tile_columns) - 4))->type = (enum fpga_tile_type )138;
        } else {
#line 524
          goto _L___31;
        }
      } else {
        _L___31: /* CIL Label */ 
#line 527
        if (l < 8) {
#line 527
          tmp___36 = l;
        } else {
#line 527
          tmp___36 = l + 1;
        }
#line 527
        (model->tiles + (((row_top_y + tmp___36) * tile_columns + tile_columns) - 4))->type = (enum fpga_tile_type )3;
      }
#line 532
      if ((int const   )*((model->die)->right_wiring + ((((model->die)->num_rows - 1) - (int const   )k) * 16 + (int const   )l)) == 87) {
#line 533
        if (l < 8) {
#line 533
          tmp___37 = l;
        } else {
#line 533
          tmp___37 = l + 1;
        }
#line 533
        (model->tiles + (((row_top_y + tmp___37) * tile_columns + tile_columns) - 5))->type = (enum fpga_tile_type )66;
      } else
#line 535
      if (k) {
#line 535
        if (k != (int )((model->die)->num_rows / 2)) {
#line 535
          if (l == 15) {
#line 536
            (model->tiles + ((((row_top_y + l) + 1) * tile_columns + tile_columns) - 5))->type = (enum fpga_tile_type )2;
          } else {
#line 535
            goto _L___39;
          }
        } else {
#line 535
          goto _L___39;
        }
      } else
      _L___39: /* CIL Label */ 
#line 537
      if (k == (int )((model->die)->num_rows / 2)) {
#line 537
        if (l == 14) {
#line 538
          (model->tiles + ((((row_top_y + l) + 1) * tile_columns + tile_columns) - 5))->type = (enum fpga_tile_type )124;
        } else {
#line 537
          goto _L___37;
        }
      } else {
        _L___37: /* CIL Label */ 
#line 540
        if (l < 8) {
#line 540
          tmp___38 = l;
        } else {
#line 540
          tmp___38 = l + 1;
        }
#line 540
        (model->tiles + (((row_top_y + tmp___38) * tile_columns + tile_columns) - 5))->type = (enum fpga_tile_type )1;
      }
#line 472
      l ++;
    }
    while_break___20: /* CIL Label */ ;
    }
#line 543
    (model->tiles + (((row_top_y + 8) * tile_columns + tile_columns) - 2))->type = (enum fpga_tile_type )103;
#line 544
    (model->tiles + (((row_top_y + 8) * tile_columns + tile_columns) - 3))->type = (enum fpga_tile_type )128;
#line 546
    (model->tiles + (((row_top_y + 8) * tile_columns + tile_columns) - 5))->type = (enum fpga_tile_type )120;
#line 547
    if (k >= (int )((model->die)->num_rows / 2)) {
#line 548
      if (k > (int )(((model->die)->num_rows * 3) / 4)) {
#line 549
        (model->tiles + (((row_top_y + 8) * tile_columns + tile_columns) - 4))->type = (enum fpga_tile_type )140;
      } else
#line 550
      if (k == (int )(((model->die)->num_rows * 3) / 4)) {
#line 551
        (model->tiles + (((row_top_y + 8) * tile_columns + tile_columns) - 4))->type = (enum fpga_tile_type )142;
      } else {
#line 553
        (model->tiles + (((row_top_y + 8) * tile_columns + tile_columns) - 4))->type = (enum fpga_tile_type )144;
      }
    } else
#line 555
    if (k < (int )((model->die)->num_rows / 4 - 1)) {
#line 556
      (model->tiles + (((row_top_y + 8) * tile_columns + tile_columns) - 4))->type = (enum fpga_tile_type )150;
    } else
#line 557
    if (k == (int )((model->die)->num_rows / 4 - 1)) {
#line 558
      (model->tiles + (((row_top_y + 8) * tile_columns + tile_columns) - 4))->type = (enum fpga_tile_type )148;
    } else {
#line 560
      (model->tiles + (((row_top_y + 8) * tile_columns + tile_columns) - 4))->type = (enum fpga_tile_type )146;
    }
#line 468
    k --;
  }
  while_break___19: /* CIL Label */ ;
  }
#line 563
  (model->tiles + ((tile_columns + tile_columns) - 5))->type = (enum fpga_tile_type )116;
#line 564
  (model->tiles + (((tile_rows - 2) * tile_columns + tile_columns) - 5))->type = (enum fpga_tile_type )117;
#line 565
  (model->tiles + ((tile_columns + tile_columns) - 4))->type = (enum fpga_tile_type )132;
#line 566
  (model->tiles + (((tile_rows - 2) * tile_columns + tile_columns) - 4))->type = (enum fpga_tile_type )132;
#line 567
  (model->tiles + ((model->center_y * tile_columns + tile_columns) - 1))->type = (enum fpga_tile_type )107;
#line 568
  (model->tiles + ((model->center_y * tile_columns + tile_columns) - 2))->type = (enum fpga_tile_type )105;
#line 569
  (model->tiles + ((model->center_y * tile_columns + tile_columns) - 3))->type = (enum fpga_tile_type )127;
#line 570
  (model->tiles + ((model->center_y * tile_columns + tile_columns) - 4))->type = (enum fpga_tile_type )126;
#line 571
  (model->tiles + ((model->center_y * tile_columns + tile_columns) - 5))->type = (enum fpga_tile_type )122;
#line 572
  return (0);
}
}
#line 147 "/usr/include/string.h"
extern  __attribute__((__nothrow__)) int ( __attribute__((__nonnull__(1,2), __leaf__)) strncmp)(char const   *__s1 ,
                                                                                                char const   *__s2 ,
                                                                                                size_t __n )  __attribute__((__pure__)) ;
#line 317 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
char const   *logicin_s(int wire , int routing_io ) ;
#line 781
int init_switches(struct fpga_model *model , int routing_sw ) ;
#line 785
int replicate_routing_switches(struct fpga_model *model ) ;
#line 791
int has_connpt(struct fpga_model *model , int y , int x , char const   *name ) ;
#line 799
int has_device(struct fpga_model *model , int y , int x , int dev ) ;
#line 826
int add_switch(struct fpga_model *model , int y , int x , char const   *from , char const   *to ,
               int is_bidirectional ) ;
#line 828
int add_switch_set(struct fpga_model *model , int y , int x , char const   *prefix___0 ,
                   char const   **pairs___6 , int suffix_inc ) ;
#line 834
int replicate_switches_and_names(struct fpga_model *model , int y_from , int x_from ,
                                 int y_to , int x_to ) ;
#line 881
char const   *logicin_str(enum logicin_wire w ) ;
#line 882
char const   *logicout_str(enum logicout_wire w ) ;
#line 935
char const   *wire_base(enum wire_type w ) ;
#line 936
enum wire_type base2wire(char const   *str___1 ) ;
#line 937
enum wire_type rotate_wire(enum wire_type cur , int off ) ;
#line 938
enum wire_type wire_to_len(enum wire_type w , int first_len ) ;
#line 1059
char const   *fpga_wire2str(enum extra_wires wire ) ;
#line 1067
void fdev_bram_inbit(enum extra_wires wire , int *tile0_to_3 , int *wire0_to_62 ) ;
#line 1068
void fdev_bram_outbit(enum extra_wires wire , int *tile0_to_3 , int *wire0_to_23 ) ;
#line 1069
int fdev_is_bram8_inwire(int bi_wire ) ;
#line 1070
int fdev_is_bram8_outwire(int bo_wire ) ;
#line 1072
void fdev_macc_inbit(enum extra_wires wire , int *tile0_to_3 , int *wire0_to_62 ) ;
#line 1073
void fdev_macc_outbit(enum extra_wires wire , int *tile0_to_3 , int *wire0_to_23 ) ;
#line 11 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int centx_gtp(struct fpga_model *model ) ;
#line 12
static int centy_pci_rdy(struct fpga_model *model ) ;
#line 13
static int dev_oct_calibrate(struct fpga_model *model , int y , int x , int idx ) ;
#line 14
static int dev_dna(struct fpga_model *model ) ;
#line 15
static int dev_pmv(struct fpga_model *model ) ;
#line 16
static int dev_icap(struct fpga_model *model ) ;
#line 17
static int dev_spi_access(struct fpga_model *model ) ;
#line 18
static int dev_post_crc(struct fpga_model *model ) ;
#line 19
static int dev_startup(struct fpga_model *model ) ;
#line 20
static int dev_slave_spi(struct fpga_model *model ) ;
#line 21
static int dev_suspend_sync(struct fpga_model *model ) ;
#line 22
static int centy_bram_ckpin(struct fpga_model *model ) ;
#line 23
static int pcice_sw(struct fpga_model *model ) ;
#line 24
static int term_to_io_sw(struct fpga_model *model , enum extra_wires wire ) ;
#line 25
static int init_ce_clk(struct fpga_model *model ) ;
#line 26
static int init_io(struct fpga_model *model ) ;
#line 27
static int init_routing(struct fpga_model *model ) ;
#line 28
static int init_north_south_dirwire_term(struct fpga_model *model ) ;
#line 29
static int init_east_west_dirwire_term(struct fpga_model *model ) ;
#line 30
static int init_iologic(struct fpga_model *model ) ;
#line 31
static int init_logic___0(struct fpga_model *model ) ;
#line 32
static int init_center(struct fpga_model *model ) ;
#line 33
static int init_hclk(struct fpga_model *model ) ;
#line 34
static int init_logicout_fw(struct fpga_model *model ) ;
#line 35
static int init_bram(struct fpga_model *model ) ;
#line 36
static int init_macc(struct fpga_model *model ) ;
#line 37
static int init_topbot_tterm_gclk(struct fpga_model *model ) ;
#line 38
static int init_bufio(struct fpga_model *model ) ;
#line 39
static int init_bscan(struct fpga_model *model ) ;
#line 40
static int init_dcm(struct fpga_model *model ) ;
#line 41
static int init_pll(struct fpga_model *model ) ;
#line 42
static int init_center_hclk(struct fpga_model *model ) ;
#line 43
static int init_center_midbuf(struct fpga_model *model ) ;
#line 44
static int init_center_reg_tblr(struct fpga_model *model ) ;
#line 45
static int init_center_topbot_cfb_dfb(struct fpga_model *model ) ;
#line 47 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
int init_switches(struct fpga_model *model , int routing_sw ) 
{ 


  {
  {
#line 49
  while (1) {
    while_continue: /* CIL Label */ ;
#line 49
    if (model->rc) {
#line 49
      return (model->rc);
    }
#line 49
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 51
  centx_gtp(model);
#line 52
  centy_pci_rdy(model);
#line 54
  dev_oct_calibrate(model, 2, 3, 0);
#line 55
  dev_oct_calibrate(model, 2, 3, 1);
#line 56
  dev_oct_calibrate(model, model->y_height - 3, 3, 0);
#line 57
  dev_oct_calibrate(model, model->y_height - 3, 3, 1);
#line 58
  dev_oct_calibrate(model, 3, model->x_width - 4, 0);
#line 59
  dev_oct_calibrate(model, model->y_height - 3, model->x_width - 4, 0);
#line 61
  dev_dna(model);
#line 62
  dev_pmv(model);
#line 63
  dev_icap(model);
#line 64
  dev_spi_access(model);
#line 65
  dev_post_crc(model);
#line 66
  dev_startup(model);
#line 67
  dev_slave_spi(model);
#line 68
  dev_suspend_sync(model);
#line 69
  centy_bram_ckpin(model);
#line 70
  pcice_sw(model);
#line 71
  term_to_io_sw(model, (enum extra_wires )120);
#line 72
  term_to_io_sw(model, (enum extra_wires )121);
#line 73
  term_to_io_sw(model, (enum extra_wires )122);
#line 74
  term_to_io_sw(model, (enum extra_wires )123);
  }
#line 76
  if (routing_sw) {
    {
#line 77
    init_routing(model);
    }
  }
  {
#line 79
  init_logic___0(model);
#line 80
  init_iologic(model);
#line 81
  init_north_south_dirwire_term(model);
#line 82
  init_east_west_dirwire_term(model);
#line 83
  init_ce_clk(model);
#line 84
  init_io(model);
#line 85
  init_center(model);
#line 86
  init_hclk(model);
#line 87
  init_logicout_fw(model);
#line 88
  init_bram(model);
#line 89
  init_macc(model);
#line 90
  init_topbot_tterm_gclk(model);
#line 91
  init_bufio(model);
#line 92
  init_bscan(model);
#line 93
  init_dcm(model);
#line 94
  init_pll(model);
#line 95
  init_center_hclk(model);
#line 96
  init_center_midbuf(model);
#line 97
  init_center_reg_tblr(model);
#line 98
  init_center_topbot_cfb_dfb(model);
  }
#line 100
  return (model->rc);
}
}
#line 103 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int centx_gtp(struct fpga_model *model ) 
{ 


  {
  {
#line 105
  while (1) {
    while_continue: /* CIL Label */ ;
#line 105
    if (model->rc) {
#line 105
      return (model->rc);
    }
#line 105
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 106
  add_switch(model, 1, model->center_x - 1, "REGT_TTERM_GTP_CLKOUTEW0", "REGT_TTERM_ALTGTP_CLKINEAST0",
             0);
#line 109
  add_switch(model, 1, model->center_x - 1, "REGT_TTERM_ALTGTP_CLKOUTEW0", "REGT_TTERM_GTP_CLKINWEST0",
             0);
#line 112
  add_switch(model, model->y_height - 2, model->center_x - 1, "REGB_BTERM_GTP_CLKOUTEW0",
             "REGB_BTERM_ALTGTP_CLKINEAST0", 0);
#line 115
  add_switch(model, model->y_height - 2, model->center_x - 1, "REGB_BTERM_ALTGTP_CLKOUTEW0",
             "REGB_BTERM_GTP_CLKINWEST0", 0);
  }
#line 118
  return (model->rc);
}
}
#line 121 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int centy_pci_rdy(struct fpga_model *model ) 
{ 


  {
  {
#line 123
  while (1) {
    while_continue: /* CIL Label */ ;
#line 123
    if (model->rc) {
#line 123
      return (model->rc);
    }
#line 123
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 124
  add_switch(model, model->center_y - 3, 0, "LIOB_TOP_PCI_RDY0", "LIOB_PCICE_TRDY_EXT",
             0);
#line 126
  add_switch(model, model->center_y + 1, 0, "LIOB_BOT_PCI_RDY0", "LIOB_PCI_IT_RDY",
             0);
#line 128
  add_switch(model, model->center_y - 3, model->x_width - 1, "RIOB_BOT_PCI_RDY0",
             "RIOB_PCI_IT_RDY", 0);
#line 130
  add_switch(model, model->center_y + 1, model->x_width - 1, "RIOB_TOP_PCI_RDY1",
             "RIOB_PCI_TRDY_EXT", 0);
  }
#line 132
  return (model->rc);
}
}
#line 137 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int const   logicin_wnums[4]  = {      (int const   )29,      (int const   )32,      (int const   )15,      (int const   )7};
#line 135 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int dev_oct_calibrate(struct fpga_model *model , int y , int x , int idx ) 
{ 
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;

  {
  {
#line 139
  while (1) {
    while_continue: /* CIL Label */ ;
#line 139
    if (model->rc) {
#line 139
      return (model->rc);
    }
#line 139
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 140
  if (idx) {
#line 140
    tmp = "1";
  } else {
#line 140
    tmp = "";
  }
  {
#line 140
  tmp___0 = pf("OCT_CALIBRATE%s_SO_PINWIRE", tmp);
#line 140
  tmp___1 = pf("INT_INTERFACE_LOCAL_LOGICBIN%i", logicin_wnums[idx * 2]);
#line 140
  add_switch(model, y, x, tmp___1, tmp___0, 0);
  }
#line 144
  if (idx) {
#line 144
    tmp___2 = "1";
  } else {
#line 144
    tmp___2 = "";
  }
  {
#line 144
  tmp___3 = pf("OCT_CALIBRATE%s_S1_PINWIRE", tmp___2);
#line 144
  tmp___4 = pf("INT_INTERFACE_LOCAL_LOGICBIN%i", logicin_wnums[idx * 2 + 1]);
#line 144
  add_switch(model, y, x, tmp___4, tmp___3, 0);
  }
#line 148
  return (model->rc);
}
}
#line 153 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *pairs[13]  = 
#line 153
  {      "INT_INTERFACE_LOCAL_CLK0",      "DNA_PORT_CLK_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICBIN14",      "DNA_PORT_TEST_PINWIRE", 
        "INT_INTERFACE_LOCAL_LOGICBIN31",      "DNA_PORT_READ_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICBIN39",      "DNA_PORT_DIN_PINWIRE", 
        "INT_INTERFACE_LOCAL_LOGICBIN8",      "DNA_PORT_SHIFT_PINWIRE",      "DNA_PORT_DOUT_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICOUT_23", 
        ""};
#line 151 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int dev_dna(struct fpga_model *model ) 
{ 


  {
  {
#line 162
  while (1) {
    while_continue: /* CIL Label */ ;
#line 162
    if (model->rc) {
#line 162
      return (model->rc);
    }
#line 162
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 163
  add_switch_set(model, 2, 3, (char const   *)0, pairs, 0);
  }
#line 165
  return (model->rc);
}
}
#line 170 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *pairs___0[21]  = 
#line 170
  {      "INT_INTERFACE_LOCAL_LOGICBIN20",      "PMV_ENABLEB_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICBIN54",      "PMV_SELECTB0_PINWIRE", 
        "INT_INTERFACE_LOCAL_LOGICBIN48",      "PMV_SELECTB1_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICBIN23",      "PMV_SELECTB2_PINWIRE", 
        "INT_INTERFACE_LOCAL_LOGICBIN57",      "PMV_SELECTB3_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICBIN44",      "PMV_SELECTB4_PINWIRE", 
        "INT_INTERFACE_LOCAL_LOGICBIN4",      "PMV_SELECTB5_PINWIRE",      "PMV_OUT_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICOUT_0", 
        "PMV_OUT_DIV2_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICOUT_1",      "PMV_OUT_DIV4_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICOUT_2", 
        ""};
#line 168 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int dev_pmv(struct fpga_model *model ) 
{ 


  {
  {
#line 183
  while (1) {
    while_continue: /* CIL Label */ ;
#line 183
    if (model->rc) {
#line 183
      return (model->rc);
    }
#line 183
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 184
  add_switch_set(model, 2, 3, (char const   *)0, pairs___0, 0);
  }
#line 186
  return (model->rc);
}
}
#line 191 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *pairs___1[9]  = 
#line 191
  {      "INT_INTERFACE_LOCAL_CLK1",      "ICAP_CLK_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICBIN7",      "ICAP_CE_PINWIRE", 
        "INT_INTERFACE_LOCAL_LOGICBIN42",      "ICAP_WRITE_PINWIRE",      "ICAP_BUSY_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICOUT_3", 
        ""};
#line 197 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int const   icap_in_wnums[16]  = 
#line 197
  {      (int const   )16,      (int const   )5,      (int const   )12,      (int const   )47, 
        (int const   )20,      (int const   )45,      (int const   )36,      (int const   )17, 
        (int const   )25,      (int const   )34,      (int const   )54,      (int const   )48, 
        (int const   )23,      (int const   )57,      (int const   )44,      (int const   )4};
#line 189 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int dev_icap(struct fpga_model *model ) 
{ 
  int i ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;

  {
  {
#line 201
  while (1) {
    while_continue: /* CIL Label */ ;
#line 201
    if (model->rc) {
#line 201
      return (model->rc);
    }
#line 201
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 202
  add_switch_set(model, model->y_height - 3, model->x_width - 4, (char const   *)0,
                 pairs___1, 0);
#line 204
  i = 0;
  }
  {
#line 204
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 204
    if (! (i <= 15)) {
#line 204
      goto while_break___0;
    }
    {
#line 205
    tmp = pf("ICAP_I%i_PINWIRE", i);
#line 205
    tmp___0 = pf("INT_INTERFACE_LOCAL_LOGICBIN%i", icap_in_wnums[i]);
#line 205
    add_switch(model, model->y_height - 3, model->x_width - 4, tmp___0, tmp, 0);
#line 209
    tmp___1 = pf("INT_INTERFACE_LOCAL_LOGICOUT_%i", 4 + i);
#line 209
    tmp___2 = pf("ICAP_O%i_PINWIRE", i);
#line 209
    add_switch(model, model->y_height - 3, model->x_width - 4, tmp___2, tmp___1, 0);
#line 204
    i ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 215
  return (model->rc);
}
}
#line 220 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *pairs___2[9]  = 
#line 220
  {      "INT_INTERFACE_LOCAL_CLK0",      "SPI_ACCESS_CLK_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICBIN24",      "SPI_ACCESS_CSB_PINWIRE", 
        "INT_INTERFACE_LOCAL_SR0",      "SPI_ACCESS_MOSI_PINWIRE",      "SPI_ACCESS_MISO_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICOUT_1", 
        ""};
#line 218 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int dev_spi_access(struct fpga_model *model ) 
{ 


  {
  {
#line 227
  while (1) {
    while_continue: /* CIL Label */ ;
#line 227
    if (model->rc) {
#line 227
      return (model->rc);
    }
#line 227
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 228
  add_switch_set(model, model->y_height - 3, model->x_width - 4, (char const   *)0,
                 pairs___2, 0);
  }
#line 230
  return (model->rc);
}
}
#line 233 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int dev_post_crc(struct fpga_model *model ) 
{ 


  {
  {
#line 235
  while (1) {
    while_continue: /* CIL Label */ ;
#line 235
    if (model->rc) {
#line 235
      return (model->rc);
    }
#line 235
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 236
  add_switch(model, model->y_height - 4, model->x_width - 4, "POST_CRC_CRCERROR_PINWIRE",
             "INT_INTERFACE_LOCAL_LOGICOUT_8", 0);
  }
#line 241
  return (model->rc);
}
}
#line 245 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *pairs___3[15]  = 
#line 245
  {      "INT_INTERFACE_LOCAL_CLK1",      "STARTUP_CLK_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICBIN1",      "STARTUP_KEYCLEARB_PINWIRE", 
        "INT_INTERFACE_LOCAL_LOGICBIN24",      "STARTUP_GTS_PINWIRE",      "INT_INTERFACE_LOCAL_SR1",      "STARTUP_GSR_PINWIRE", 
        "STARTUP_CFGCLK_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICOUT_2",      "STARTUP_CFGMCLK_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICOUT_1", 
        "STARTUP_EOS_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICOUT_3",      ""};
#line 243 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int dev_startup(struct fpga_model *model ) 
{ 


  {
  {
#line 255
  while (1) {
    while_continue: /* CIL Label */ ;
#line 255
    if (model->rc) {
#line 255
      return (model->rc);
    }
#line 255
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 256
  add_switch_set(model, model->y_height - 4, model->x_width - 4, (char const   *)0,
                 pairs___3, 0);
  }
#line 258
  return (model->rc);
}
}
#line 263 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *pairs___4[11]  = 
#line 263
  {      "INT_INTERFACE_LOCAL_LOGICBIN15",      "SLAVE_SPI_CMPMISO_PINWIRE",      "SLAVE_SPI_CMPACTIVEB_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICOUT_7", 
        "SLAVE_SPI_CMPCLK_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICOUT_4",      "SLAVE_SPI_CMPCSB_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICOUT_5", 
        "SLAVE_SPI_CMPMOSI_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICOUT_6",      ""};
#line 261 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int dev_slave_spi(struct fpga_model *model ) 
{ 


  {
  {
#line 271
  while (1) {
    while_continue: /* CIL Label */ ;
#line 271
    if (model->rc) {
#line 271
      return (model->rc);
    }
#line 271
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 272
  add_switch_set(model, model->y_height - 4, model->x_width - 4, (char const   *)0,
                 pairs___4, 0);
  }
#line 274
  return (model->rc);
}
}
#line 279 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *pairs___5[7]  = {      "INT_INTERFACE_LOCAL_CLK0",      "SUSPEND_SYNC_CLK_PINWIRE",      "INT_INTERFACE_LOCAL_SR0",      "SUSPEND_SYNC_SACK_PINWIRE", 
        "SUSPEND_SYNC_SREQ_PINWIRE",      "INT_INTERFACE_LOCAL_LOGICOUT_0",      ""};
#line 277 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int dev_suspend_sync(struct fpga_model *model ) 
{ 


  {
  {
#line 285
  while (1) {
    while_continue: /* CIL Label */ ;
#line 285
    if (model->rc) {
#line 285
      return (model->rc);
    }
#line 285
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 286
  add_switch_set(model, model->y_height - 4, model->x_width - 4, (char const   *)0,
                 pairs___5, 0);
  }
#line 288
  return (model->rc);
}
}
#line 291 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int centy_bram_ckpin(struct fpga_model *model ) 
{ 
  int x ;
  int i ;
  int tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;

  {
  {
#line 295
  while (1) {
    while_continue: /* CIL Label */ ;
#line 295
    if (model->rc) {
#line 295
      return (model->rc);
    }
#line 295
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 296
  x = 5;
  {
#line 296
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 296
    if (! (x < model->x_width - 5)) {
#line 296
      goto while_break___0;
    }
    {
#line 297
    tmp = is_atx(8192, model, x);
    }
#line 297
    if (! tmp) {
#line 298
      goto __Cont;
    }
#line 299
    i = 0;
    {
#line 299
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 299
      if (! (i <= 7)) {
#line 299
        goto while_break___1;
      }
      {
#line 300
      tmp___0 = pf("REGH_DSP_OUT_CKPIN%i", i);
#line 300
      tmp___1 = pf("REGH_DSP_IN_CKPIN%i", i);
#line 300
      add_switch(model, model->center_y, x, tmp___1, tmp___0, 0);
#line 299
      i ++;
      }
    }
    while_break___1: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 296
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 305
  return (model->rc);
}
}
#line 308 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int pcice_sw(struct fpga_model *model ) 
{ 
  int x ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 312
  while (1) {
    while_continue: /* CIL Label */ ;
#line 312
    if (model->rc) {
#line 312
      return (model->rc);
    }
#line 312
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 313
  x = 5;
  {
#line 313
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 313
    if (! (x < model->x_width - 5)) {
#line 313
      goto while_break___0;
    }
    {
#line 314
    tmp___0 = is_atx(8192, model, x);
    }
#line 314
    if (tmp___0) {
      {
#line 315
      add_switch(model, 1, x, "BRAM_TTERM_PCICE_IN", "BRAM_TTERM_PCICE_OUT", 0);
#line 318
      add_switch(model, model->y_height - 2, x, "BRAM_TTERM_PCICE_IN", "BRAM_TTERM_PCICE_OUT",
                 0);
      }
    } else {
      {
#line 321
      tmp = is_atx(16384, model, x);
      }
#line 321
      if (tmp) {
        {
#line 322
        add_switch(model, 1, x, "MACCSITE2_TTERM_PCICE_IN", "MACCSITE2_TTERM_PCICE_OUT",
                   0);
#line 325
        add_switch(model, model->y_height - 2, x, "MACCSITE2_TTERM_PCICE_IN", "MACCSITE2_TTERM_PCICE_OUT",
                   0);
        }
      }
    }
#line 313
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 330
  return (model->rc);
}
}
#line 333 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int term_to_io_x(struct fpga_model *model , enum extra_wires wire , int x ) 
{ 
  char const   *s1 ;
  int last_inc ;
  int y ;
  int i ;
  int tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;

  {
  {
#line 338
  while (1) {
    while_continue: /* CIL Label */ ;
#line 338
    if (model->rc) {
#line 338
      return (model->rc);
    }
#line 338
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 340
  if ((unsigned int )wire == 120U) {
#line 341
    s1 = "IOCE";
#line 342
    last_inc = 3;
  } else
#line 343
  if ((unsigned int )wire == 121U) {
#line 344
    s1 = "IOCLK";
#line 345
    last_inc = 3;
  } else
#line 346
  if ((unsigned int )wire == 122U) {
#line 347
    s1 = "PLLCE";
#line 348
    last_inc = 1;
  } else
#line 349
  if ((unsigned int )wire == 123U) {
#line 350
    s1 = "PLLCLK";
#line 351
    last_inc = 1;
  } else {
    {
#line 352
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 352
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              352);
      }
#line 352
      if (! model->rc) {
#line 352
        model->rc = 22;
      }
#line 352
      return (model->rc);
#line 352
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 354
  y = 2;
  {
#line 354
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 354
    if (! (y <= model->y_height - 3)) {
#line 354
      goto while_break___1;
    }
    {
#line 355
    tmp = is_aty(32, model, y);
    }
#line 355
    if (! tmp) {
#line 356
      goto __Cont;
    }
#line 358
    i = 1;
    {
#line 358
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 358
      if (! (i <= 8)) {
#line 358
        goto while_break___2;
      }
#line 359
      if (x < model->center_x) {
#line 359
        tmp___2 = 128;
      } else {
#line 359
        tmp___2 = 256;
      }
      {
#line 359
      tmp___3 = is_aty(tmp___2, model, y - i);
      }
#line 359
      if (tmp___3) {
#line 360
        i = 0;
        {
#line 360
        while (1) {
          while_continue___3: /* CIL Label */ ;
#line 360
          if (! (i <= last_inc)) {
#line 360
            goto while_break___3;
          }
          {
#line 361
          tmp___0 = pf("HCLK_IOIL_%s%i_UP", s1, i);
#line 361
          tmp___1 = pf("HCLK_IOIL_%s%i", s1, i);
#line 361
          add_switch(model, y, x, tmp___1, tmp___0, 0);
#line 360
          i ++;
          }
        }
        while_break___3: /* CIL Label */ ;
        }
#line 364
        goto while_break___2;
      }
#line 358
      i ++;
    }
    while_break___2: /* CIL Label */ ;
    }
#line 368
    i = 1;
    {
#line 368
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 368
      if (! (i <= 8)) {
#line 368
        goto while_break___4;
      }
#line 369
      if (x < model->center_x) {
#line 369
        tmp___6 = 128;
      } else {
#line 369
        tmp___6 = 256;
      }
      {
#line 369
      tmp___7 = is_aty(tmp___6, model, y + i);
      }
#line 369
      if (tmp___7) {
#line 370
        i = 0;
        {
#line 370
        while (1) {
          while_continue___5: /* CIL Label */ ;
#line 370
          if (! (i <= last_inc)) {
#line 370
            goto while_break___5;
          }
          {
#line 371
          tmp___4 = pf("HCLK_IOIL_%s%i_DOWN", s1, i);
#line 371
          tmp___5 = pf("HCLK_IOIL_%s%i", s1, i);
#line 371
          add_switch(model, y, x, tmp___5, tmp___4, 0);
#line 370
          i ++;
          }
        }
        while_break___5: /* CIL Label */ ;
        }
#line 374
        goto while_break___4;
      }
#line 368
      i ++;
    }
    while_break___4: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 354
    y ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 378
  return (model->rc);
}
}
#line 381 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int term_to_io_sw(struct fpga_model *model , enum extra_wires wire ) 
{ 


  {
  {
#line 383
  while (1) {
    while_continue: /* CIL Label */ ;
#line 383
    if (model->rc) {
#line 383
      return (model->rc);
    }
#line 383
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 384
  term_to_io_x(model, wire, 3);
#line 385
  term_to_io_x(model, wire, model->x_width - 4);
  }
#line 386
  return (model->rc);
}
}
#line 389 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_logic_tile(struct fpga_model *model , int y , int x ) 
{ 
  int rc ;
  int i ;
  int j ;
  int ml ;
  char const   *xp ;
  int tmp ;
  int tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  char const   *tmp___9 ;
  char const   *tmp___10 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;
  char const   *tmp___13 ;
  char const   *tmp___14 ;
  char const   *tmp___15 ;
  char const   *tmp___16 ;
  char const   *tmp___17 ;
  char const   *tmp___18 ;
  char const   *tmp___19 ;
  char const   *tmp___20 ;
  char const   *tmp___21 ;
  char const   *tmp___22 ;
  char const   *tmp___23 ;
  char const   *tmp___24 ;
  char const   *tmp___25 ;
  char const   *tmp___26 ;
  int tmp___27 ;
  int tmp___28 ;

  {
  {
#line 394
  while (1) {
    while_continue: /* CIL Label */ ;
#line 394
    if (model->rc) {
#line 394
      return (model->rc);
    }
#line 394
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 395
  tmp___0 = has_device_type(model, y, x, 1, 1);
  }
#line 395
  if (tmp___0) {
#line 396
    ml = 'M';
#line 397
    xp = "X";
  } else {
    {
#line 398
    tmp = has_device_type(model, y, x, 1, 2);
    }
#line 398
    if (tmp) {
#line 399
      ml = 'L';
#line 400
      xp = "XX";
    } else {
      {
#line 401
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 401
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                401);
        }
#line 401
        if (! model->rc) {
#line 401
          model->rc = 22;
        }
#line 401
        return (model->rc);
#line 401
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
  }
  {
#line 403
  tmp___1 = pf("%s_CLK", xp);
#line 403
  tmp___2 = pf("CLEX%c_CLK0", ml);
#line 403
  rc = add_switch(model, y, x, tmp___2, tmp___1, 0);
  }
#line 403
  if (rc) {
    {
#line 404
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 404
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              404);
      }
#line 404
      if (! model->rc) {
#line 404
        model->rc = rc;
      }
#line 404
      return (model->rc);
#line 404
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
  {
#line 405
  tmp___3 = pf("%c_CLK", ml);
#line 405
  tmp___4 = pf("CLEX%c_CLK1", ml);
#line 405
  rc = add_switch(model, y, x, tmp___4, tmp___3, 0);
  }
#line 405
  if (rc) {
    {
#line 406
    while (1) {
      while_continue___2: /* CIL Label */ ;
      {
#line 406
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              406);
      }
#line 406
      if (! model->rc) {
#line 406
        model->rc = rc;
      }
#line 406
      return (model->rc);
#line 406
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
  }
  {
#line 407
  tmp___5 = pf("%s_SR", xp);
#line 407
  tmp___6 = pf("CLEX%c_SR0", ml);
#line 407
  rc = add_switch(model, y, x, tmp___6, tmp___5, 0);
  }
#line 407
  if (rc) {
    {
#line 408
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 408
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              408);
      }
#line 408
      if (! model->rc) {
#line 408
        model->rc = rc;
      }
#line 408
      return (model->rc);
#line 408
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
  }
  {
#line 409
  tmp___7 = pf("%c_SR", ml);
#line 409
  tmp___8 = pf("CLEX%c_SR1", ml);
#line 409
  rc = add_switch(model, y, x, tmp___8, tmp___7, 0);
  }
#line 409
  if (rc) {
    {
#line 410
    while (1) {
      while_continue___4: /* CIL Label */ ;
      {
#line 410
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              410);
      }
#line 410
      if (! model->rc) {
#line 410
        model->rc = rc;
      }
#line 410
      return (model->rc);
#line 410
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
  }
#line 411
  i = 0;
  {
#line 411
  while (1) {
    while_continue___5: /* CIL Label */ ;
#line 411
    if (! (i <= 28)) {
#line 411
      goto while_break___5;
    }
    {
#line 412
    tmp___9 = logicin_str((enum logicin_wire )i);
#line 412
    tmp___10 = pf("%s_%s", xp, tmp___9);
#line 412
    tmp___11 = pf("CLEX%c_LOGICIN_B%i", ml, i);
#line 412
    rc = add_switch(model, y, x, tmp___11, tmp___10, 0);
    }
#line 412
    if (rc) {
      {
#line 415
      while (1) {
        while_continue___6: /* CIL Label */ ;
        {
#line 415
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                415);
        }
#line 415
        if (! model->rc) {
#line 415
          model->rc = rc;
        }
#line 415
        return (model->rc);
#line 415
        goto while_break___6;
      }
      while_break___6: /* CIL Label */ ;
      }
    }
#line 411
    i ++;
  }
  while_break___5: /* CIL Label */ ;
  }
#line 417
  i = 29;
  {
#line 417
  while (1) {
    while_continue___7: /* CIL Label */ ;
#line 417
    if (! (i <= 62)) {
#line 417
      goto while_break___7;
    }
#line 418
    if (ml == 76) {
#line 418
      if (i == 36) {
#line 421
        goto __Cont;
      } else
#line 418
      if (i == 44) {
#line 421
        goto __Cont;
      } else
#line 418
      if (i == 53) {
#line 421
        goto __Cont;
      } else
#line 418
      if (i == 61) {
#line 421
        goto __Cont;
      } else
#line 418
      if (i == 62) {
#line 421
        goto __Cont;
      }
    }
    {
#line 422
    tmp___12 = logicin_str((enum logicin_wire )i);
#line 422
    tmp___13 = pf("%c_%s", ml, tmp___12);
#line 422
    tmp___14 = pf("CLEX%c_LOGICIN_B%i", ml, i);
#line 422
    rc = add_switch(model, y, x, tmp___14, tmp___13, 0);
    }
#line 422
    if (rc) {
      {
#line 425
      while (1) {
        while_continue___8: /* CIL Label */ ;
        {
#line 425
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                425);
        }
#line 425
        if (! model->rc) {
#line 425
          model->rc = rc;
        }
#line 425
        return (model->rc);
#line 425
        goto while_break___8;
      }
      while_break___8: /* CIL Label */ ;
      }
    }
    __Cont: /* CIL Label */ 
#line 417
    i ++;
  }
  while_break___7: /* CIL Label */ ;
  }
#line 427
  i = 0;
  {
#line 427
  while (1) {
    while_continue___9: /* CIL Label */ ;
#line 427
    if (! (i <= 11)) {
#line 427
      goto while_break___9;
    }
    {
#line 428
    tmp___15 = pf("CLEX%c_LOGICOUT%i", ml, i);
#line 428
    tmp___16 = logicout_str((enum logicout_wire )i);
#line 428
    tmp___17 = pf("%s_%s", xp, tmp___16);
#line 428
    rc = add_switch(model, y, x, tmp___17, tmp___15, 0);
    }
#line 428
    if (rc) {
      {
#line 431
      while (1) {
        while_continue___10: /* CIL Label */ ;
        {
#line 431
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                431);
        }
#line 431
        if (! model->rc) {
#line 431
          model->rc = rc;
        }
#line 431
        return (model->rc);
#line 431
        goto while_break___10;
      }
      while_break___10: /* CIL Label */ ;
      }
    }
#line 427
    i ++;
  }
  while_break___9: /* CIL Label */ ;
  }
#line 433
  i = 12;
  {
#line 433
  while (1) {
    while_continue___11: /* CIL Label */ ;
#line 433
    if (! (i <= 23)) {
#line 433
      goto while_break___11;
    }
    {
#line 434
    tmp___18 = pf("CLEX%c_LOGICOUT%i", ml, i);
#line 434
    tmp___19 = logicout_str((enum logicout_wire )i);
#line 434
    tmp___20 = pf("%c_%s", ml, tmp___19);
#line 434
    rc = add_switch(model, y, x, tmp___20, tmp___18, 0);
    }
#line 434
    if (rc) {
      {
#line 437
      while (1) {
        while_continue___12: /* CIL Label */ ;
        {
#line 437
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                437);
        }
#line 437
        if (! model->rc) {
#line 437
          model->rc = rc;
        }
#line 437
        return (model->rc);
#line 437
        goto while_break___12;
      }
      while_break___12: /* CIL Label */ ;
      }
    }
#line 433
    i ++;
  }
  while_break___11: /* CIL Label */ ;
  }
#line 439
  i = 'A';
  {
#line 439
  while (1) {
    while_continue___13: /* CIL Label */ ;
#line 439
    if (! (i <= 68)) {
#line 439
      goto while_break___13;
    }
#line 440
    j = 1;
    {
#line 440
    while (1) {
      while_continue___14: /* CIL Label */ ;
#line 440
      if (! (j <= 6)) {
#line 440
        goto while_break___14;
      }
      {
#line 441
      tmp___21 = pf("%c_%c", ml, i);
#line 441
      tmp___22 = pf("%c_%c%i", ml, i, j);
#line 441
      rc = add_switch(model, y, x, tmp___22, tmp___21, 0);
      }
#line 441
      if (rc) {
        {
#line 444
        while (1) {
          while_continue___15: /* CIL Label */ ;
          {
#line 444
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  444);
          }
#line 444
          if (! model->rc) {
#line 444
            model->rc = rc;
          }
#line 444
          return (model->rc);
#line 444
          goto while_break___15;
        }
        while_break___15: /* CIL Label */ ;
        }
      }
      {
#line 445
      tmp___23 = pf("%s_%c", xp, i);
#line 445
      tmp___24 = pf("%s_%c%i", xp, i, j);
#line 445
      rc = add_switch(model, y, x, tmp___24, tmp___23, 0);
      }
#line 445
      if (rc) {
        {
#line 448
        while (1) {
          while_continue___16: /* CIL Label */ ;
          {
#line 448
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  448);
          }
#line 448
          if (! model->rc) {
#line 448
            model->rc = rc;
          }
#line 448
          return (model->rc);
#line 448
          goto while_break___16;
        }
        while_break___16: /* CIL Label */ ;
        }
      }
#line 440
      j ++;
    }
    while_break___14: /* CIL Label */ ;
    }
    {
#line 450
    tmp___25 = pf("%c_%cMUX", ml, i);
#line 450
    tmp___26 = pf("%c_%c", ml, i);
#line 450
    rc = add_switch(model, y, x, tmp___26, tmp___25, 0);
    }
#line 450
    if (rc) {
      {
#line 453
      while (1) {
        while_continue___17: /* CIL Label */ ;
        {
#line 453
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                453);
        }
#line 453
        if (! model->rc) {
#line 453
          model->rc = rc;
        }
#line 453
        return (model->rc);
#line 453
        goto while_break___17;
      }
      while_break___17: /* CIL Label */ ;
      }
    }
#line 439
    i ++;
  }
  while_break___13: /* CIL Label */ ;
  }
#line 455
  if (ml == 76) {
    {
#line 456
    tmp___27 = has_connpt(model, y, x, "XL_COUT_N");
    }
#line 456
    if (tmp___27) {
      {
#line 457
      rc = add_switch(model, y, x, "XL_COUT", "XL_COUT_N", 0);
      }
#line 457
      if (rc) {
        {
#line 459
        while (1) {
          while_continue___18: /* CIL Label */ ;
          {
#line 459
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  459);
          }
#line 459
          if (! model->rc) {
#line 459
            model->rc = rc;
          }
#line 459
          return (model->rc);
#line 459
          goto while_break___18;
        }
        while_break___18: /* CIL Label */ ;
        }
      }
    }
    {
#line 461
    rc = add_switch(model, y, x, "XL_COUT", "L_DMUX", 0);
    }
#line 461
    if (rc) {
      {
#line 462
      while (1) {
        while_continue___19: /* CIL Label */ ;
        {
#line 462
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                462);
        }
#line 462
        if (! model->rc) {
#line 462
          model->rc = rc;
        }
#line 462
        return (model->rc);
#line 462
        goto while_break___19;
      }
      while_break___19: /* CIL Label */ ;
      }
    }
  } else {
    {
#line 464
    tmp___28 = has_connpt(model, y, x, "M_COUT_N");
    }
#line 464
    if (tmp___28) {
      {
#line 465
      rc = add_switch(model, y, x, "M_COUT", "M_COUT_N", 0);
      }
#line 465
      if (rc) {
        {
#line 467
        while (1) {
          while_continue___20: /* CIL Label */ ;
          {
#line 467
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  467);
          }
#line 467
          if (! model->rc) {
#line 467
            model->rc = rc;
          }
#line 467
          return (model->rc);
#line 467
          goto while_break___20;
        }
        while_break___20: /* CIL Label */ ;
        }
      }
    }
    {
#line 469
    rc = add_switch(model, y, x, "M_COUT", "M_DMUX", 0);
    }
#line 469
    if (rc) {
      {
#line 470
      while (1) {
        while_continue___21: /* CIL Label */ ;
        {
#line 470
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                470);
        }
#line 470
        if (! model->rc) {
#line 470
          model->rc = rc;
        }
#line 470
        return (model->rc);
#line 470
        goto while_break___21;
      }
      while_break___21: /* CIL Label */ ;
      }
    }
  }
#line 472
  return (model->rc);
}
}
#line 475 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_logic___0(struct fpga_model *model ) 
{ 
  int x ;
  int y ;
  int rc ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 479
  while (1) {
    while_continue: /* CIL Label */ ;
#line 479
    if (model->rc) {
#line 479
      return (model->rc);
    }
#line 479
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 480
  x = 5;
  {
#line 480
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 480
    if (! (x < model->x_width - 5)) {
#line 480
      goto while_break___0;
    }
    {
#line 481
    tmp = is_atx(65920, model, x);
    }
#line 481
    if (! tmp) {
#line 482
      goto __Cont;
    }
#line 483
    y = 2;
    {
#line 483
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 483
      if (! (y < model->y_height - 2)) {
#line 483
        goto while_break___1;
      }
      {
#line 484
      tmp___0 = has_device(model, y, x, 1);
      }
#line 484
      if (tmp___0) {
        {
#line 485
        rc = init_logic_tile(model, y, x);
        }
#line 486
        if (rc) {
          {
#line 486
          while (1) {
            while_continue___2: /* CIL Label */ ;
            {
#line 486
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    486);
            }
#line 486
            if (! model->rc) {
#line 486
              model->rc = rc;
            }
#line 486
            return (model->rc);
#line 486
            goto while_break___2;
          }
          while_break___2: /* CIL Label */ ;
          }
        }
      }
#line 483
      y ++;
    }
    while_break___1: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 480
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 490
  return (model->rc);
}
}
#line 536
static int init_iologic_tile(struct fpga_model *model , int y , int x ) ;
#line 536 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *logicout_src[16]  = 
#line 536
  {      "FABRICOUT_ILOGIC_SITE",      "Q1_ILOGIC_SITE",      "Q2_ILOGIC_SITE",      "Q3_ILOGIC_SITE", 
        "Q4_ILOGIC_SITE",      "INCDEC_ILOGIC_SITE",      "VALID_ILOGIC_SITE",      "FABRICOUT_ILOGIC_SITE_S", 
        "Q1_ILOGIC_SITE_S",      "Q2_ILOGIC_SITE_S",      "Q3_ILOGIC_SITE_S",      "Q4_ILOGIC_SITE_S", 
        "",      "",      "BUSY_IODELAY_SITE",      "BUSY_IODELAY_SITE_S"};
#line 614 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *iologic_logicin[63]  = 
#line 614
  {      (char const   *)0,      (char const   *)0,      "CAL_IODELAY_SITE",      "CAL_IODELAY_SITE_S", 
        (char const   *)0,      "CE_IODELAY_SITE_S",      (char const   *)0,      "INC_IODELAY_SITE_S", 
        "TRAIN_OLOGIC_SITE",      "TCE_OLOGIC_SITE_S",      (char const   *)0,      (char const   *)0, 
        "T3_OLOGIC_SITE_S",      (char const   *)0,      "REV_OLOGIC_SITE_S",      "D1_OLOGIC_SITE_S", 
        "D2_OLOGIC_SITE_S",      "D3_OLOGIC_SITE_S",      (char const   *)0,      "BITSLIP_ILOGIC_SITE_S", 
        "SR_ILOGIC_SITE_S",      (char const   *)0,      (char const   *)0,      "TCE_OLOGIC_SITE", 
        "T1_OLOGIC_SITE",      "T2_OLOGIC_SITE",      "T3_OLOGIC_SITE",      "T4_OLOGIC_SITE", 
        "TRAIN_OLOGIC_SITE_S",      "REV_OLOGIC_SITE",      "OCE_OLOGIC_SITE",      "D1_OLOGIC_SITE", 
        "D2_OLOGIC_SITE",      (char const   *)0,      "D4_OLOGIC_SITE",      (char const   *)0, 
        "SR_ILOGIC_SITE",      "REV_ILOGIC_SITE",      "CE0_ILOGIC_SITE",      "OCE_OLOGIC_SITE_S", 
        (char const   *)0,      "RST_IODELAY_SITE_S",      "T2_OLOGIC_SITE_S",      (char const   *)0, 
        "D3_OLOGIC_SITE",      "T1_OLOGIC_SITE_S",      (char const   *)0,      "CE_IODELAY_SITE", 
        "D4_OLOGIC_SITE_S",      (char const   *)0,      (char const   *)0,      (char const   *)0, 
        (char const   *)0,      (char const   *)0,      "T4_OLOGIC_SITE_S",      "RST_IODELAY_SITE", 
        (char const   *)0,      "BITSLIP_ILOGIC_SITE",      "INC_IODELAY_SITE",      "REV_ILOGIC_SITE_S", 
        (char const   *)0,      (char const   *)0,      "CE0_ILOGIC_SITE_S"};
#line 667 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *s[3]  = {      "REV_OLOGIC_SITE",      "SR_OLOGIC_SITE",      "TRAIN_OLOGIC_SITE"};
#line 678 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *s___0[2]  = {      "IOCE_ILOGIC_SITE",      "IOCE_OLOGIC_SITE"};
#line 689 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *s___1[3]  = {      "CLKDIV_ILOGIC_SITE",      "CLKDIV_OLOGIC_SITE",      "CLK_IODELAY_SITE"};
#line 706 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *s___2[2]  = {      "SR_ILOGIC_SITE",      "SR_OLOGIC_SITE"};
#line 493 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_iologic_tile(struct fpga_model *model , int y , int x ) 
{ 
  int i ;
  int j ;
  int rc ;
  char const   *io_prefix ;
  char const   *prefix___0 ;
  char const   *prefix2 ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  char const   *tmp___9 ;
  char const   *tmp___10 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;
  char const   *tmp___13 ;
  char const   *tmp___14 ;
  char const   *tmp___15 ;
  char const   *tmp___16 ;
  char const   *tmp___17 ;
  char const   *tmp___18 ;
  char const   *tmp___19 ;
  char const   *tmp___20 ;
  char const   *tmp___21 ;
  char const   *tmp___22 ;
  char const   *tmp___23 ;
  char const   *tmp___24 ;
  char const   *tmp___25 ;
  char const   *tmp___26 ;
  char const   *tmp___27 ;
  char const   *tmp___28 ;
  char const   *tmp___29 ;
  char const   *tmp___30 ;
  char const   *tmp___31 ;
  char const   *tmp___32 ;
  char const   *tmp___33 ;
  char const   *tmp___34 ;
  char const   *tmp___35 ;
  char const   *tmp___36 ;
  char const   *tmp___37 ;
  char const   *tmp___38 ;
  char const   *tmp___39 ;
  char const   *tmp___40 ;
  char const   *tmp___41 ;
  char const   *tmp___42 ;
  char const   *tmp___43 ;
  char const   *tmp___44 ;
  char const   *tmp___45 ;
  char const   *tmp___46 ;
  char const   *tmp___47 ;
  char const   *tmp___48 ;
  char const   *tmp___49 ;
  char const   *tmp___50 ;
  char const   *tmp___51 ;
  char const   *tmp___52 ;
  char const   *tmp___53 ;
  char const   *tmp___54 ;
  char const   *pairs___6[26] ;
  char const   *tmp___55 ;
  char const   *tmp___56 ;
  char const   *tmp___57 ;
  char const   *tmp___58 ;
  char const   *tmp___59 ;
  char const   *tmp___60 ;
  char const   *tmp___61 ;
  char const   *pairs___7[8] ;
  char const   *tmp___62 ;
  char const   *tmp___63 ;
  char const   *tmp___64 ;
  char const   *pairs___8[12] ;
  char const   *pairs___9[18] ;
  char const   *tmp___65 ;
  char const   *tmp___66 ;
  char const   *tmp___67 ;
  char const   *tmp___68 ;
  char const   *pairs___10[12] ;
  char const   *tmp___69 ;
  char const   *tmp___70 ;
  char const   *pairs___11[24] ;

  {
  {
#line 498
  while (1) {
    while_continue: /* CIL Label */ ;
#line 498
    if (model->rc) {
#line 498
      return (model->rc);
    }
#line 498
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 499
  if (x < 5) {
#line 500
    if (x != 3) {
      {
#line 500
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              500);
#line 500
      exit(1);
      }
    }
#line 501
    io_prefix = "IOI_";
#line 502
    prefix___0 = "LIOI_";
#line 503
    prefix2 = "LIOI_IOB_";
  } else
#line 504
  if (x >= model->x_width - 5) {
#line 505
    if (x != model->x_width - 4) {
      {
#line 505
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              505);
#line 505
      exit(1);
      }
    }
#line 506
    io_prefix = "RIOI_";
#line 507
    prefix___0 = "RIOI_";
#line 508
    prefix2 = "RIOI_IOB_";
  } else
#line 510
  if (y == 2) {
#line 511
    io_prefix = "TIOI_";
#line 512
    prefix___0 = "TIOI_";
#line 513
    prefix2 = "TIOI_OUTER_";
  } else
#line 514
  if (y == 3) {
#line 515
    io_prefix = "TIOI_INNER_";
#line 516
    prefix___0 = "TIOI_";
#line 517
    prefix2 = "TIOI_INNER_";
  } else
#line 518
  if (y == model->y_height - 4) {
#line 519
    io_prefix = "BIOI_INNER_";
#line 520
    prefix___0 = "BIOI_";
#line 521
    prefix2 = "BIOI_INNER_";
  } else
#line 522
  if (y == model->y_height - 3) {
#line 523
    io_prefix = "TIOI_";
#line 524
    prefix___0 = "BIOI_";
#line 525
    prefix2 = "BIOI_OUTER_";
  } else {
    {
#line 527
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
            527);
#line 527
    exit(1);
    }
  }
#line 530
  i = 0;
  {
#line 530
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 530
    if (! (i <= 23)) {
#line 530
      goto while_break___0;
    }
    {
#line 531
    tmp = pf("IOI_LOGICOUT%i", i);
#line 531
    tmp___0 = pf("IOI_INTER_LOGICOUT%i", i);
#line 531
    rc = add_switch(model, y, x, tmp___0, tmp, 0);
    }
#line 531
    if (rc) {
      {
#line 533
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 533
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                533);
        }
#line 533
        if (! model->rc) {
#line 533
          model->rc = rc;
        }
#line 533
        return (model->rc);
#line 533
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 530
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 546
  i = 0;
  {
#line 546
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 546
    if (! ((unsigned long )i < sizeof(logicout_src) / sizeof(logicout_src[0]))) {
#line 546
      goto while_break___2;
    }
#line 547
    if (*(logicout_src[i] + 0)) {
      {
#line 548
      tmp___1 = pf("IOI_INTER_LOGICOUT%i", i);
#line 548
      rc = add_switch(model, y, x, logicout_src[i], tmp___1, 0);
      }
#line 548
      if (rc) {
        {
#line 550
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 550
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  550);
          }
#line 550
          if (! model->rc) {
#line 550
            model->rc = rc;
          }
#line 550
          return (model->rc);
#line 550
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
    }
#line 546
    i ++;
  }
  while_break___2: /* CIL Label */ ;
  }
#line 556
  i = 0;
  {
#line 556
  while (1) {
    while_continue___4: /* CIL Label */ ;
#line 556
    if (! (i <= 3)) {
#line 556
      goto while_break___4;
    }
#line 557
    j = 0;
    {
#line 557
    while (1) {
      while_continue___5: /* CIL Label */ ;
#line 557
      if (! (j <= 3)) {
#line 557
        goto while_break___5;
      }
#line 558
      if (i % 2) {
#line 558
        tmp___2 = "_M";
      } else {
#line 558
        tmp___2 = "_S";
      }
      {
#line 558
      tmp___3 = pf("IOI_CLKDIST_IOCE%i%s", i / 2, tmp___2);
#line 558
      tmp___4 = pf("%sIOCE%i", io_prefix, j);
#line 558
      rc = add_switch(model, y, x, tmp___4, tmp___3, 0);
      }
#line 558
      if (rc) {
        {
#line 561
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 561
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  561);
          }
#line 561
          if (! model->rc) {
#line 561
            model->rc = rc;
          }
#line 561
          return (model->rc);
#line 561
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
      }
#line 557
      j ++;
    }
    while_break___5: /* CIL Label */ ;
    }
#line 563
    j = 0;
    {
#line 563
    while (1) {
      while_continue___7: /* CIL Label */ ;
#line 563
      if (! (j <= 1)) {
#line 563
        goto while_break___7;
      }
#line 564
      if (i % 2) {
#line 564
        tmp___5 = "_M";
      } else {
#line 564
        tmp___5 = "_S";
      }
      {
#line 564
      tmp___6 = pf("IOI_CLKDIST_IOCE%i%s", i / 2, tmp___5);
#line 564
      tmp___7 = pf("%sPLLCE%i", io_prefix, j);
#line 564
      rc = add_switch(model, y, x, tmp___7, tmp___6, 0);
      }
#line 564
      if (rc) {
        {
#line 567
        while (1) {
          while_continue___8: /* CIL Label */ ;
          {
#line 567
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  567);
          }
#line 567
          if (! model->rc) {
#line 567
            model->rc = rc;
          }
#line 567
          return (model->rc);
#line 567
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
      }
#line 563
      j ++;
    }
    while_break___7: /* CIL Label */ ;
    }
#line 556
    i ++;
  }
  while_break___4: /* CIL Label */ ;
  }
#line 573
  i = 0;
  {
#line 573
  while (1) {
    while_continue___9: /* CIL Label */ ;
#line 573
    if (! (i < 4)) {
#line 573
      goto while_break___9;
    }
#line 574
    if (i < 2) {
#line 574
      tmp___8 = "_M";
    } else {
#line 574
      tmp___8 = "_S";
    }
    {
#line 574
    tmp___9 = pf("IOI_CLK%iINTER%s", i % 2, tmp___8);
#line 574
    tmp___10 = pf("IOI_CLK%i", i / 2);
#line 574
    rc = add_switch(model, y, x, tmp___10, tmp___9, 0);
    }
#line 574
    if (rc) {
      {
#line 577
      while (1) {
        while_continue___10: /* CIL Label */ ;
        {
#line 577
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                577);
        }
#line 577
        if (! model->rc) {
#line 577
          model->rc = rc;
        }
#line 577
        return (model->rc);
#line 577
        goto while_break___10;
      }
      while_break___10: /* CIL Label */ ;
      }
    }
#line 578
    if (i < 2) {
#line 578
      tmp___11 = "_M";
    } else {
#line 578
      tmp___11 = "_S";
    }
    {
#line 578
    tmp___12 = pf("IOI_CLK%iINTER%s", i % 2, tmp___11);
#line 578
    tmp___13 = pf("IOI_GFAN%i", i / 2);
#line 578
    rc = add_switch(model, y, x, tmp___13, tmp___12, 0);
    }
#line 578
    if (rc) {
      {
#line 581
      while (1) {
        while_continue___11: /* CIL Label */ ;
        {
#line 581
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                581);
        }
#line 581
        if (! model->rc) {
#line 581
          model->rc = rc;
        }
#line 581
        return (model->rc);
#line 581
        goto while_break___11;
      }
      while_break___11: /* CIL Label */ ;
      }
    }
#line 582
    if (i < 2) {
#line 582
      tmp___14 = "_M";
    } else {
#line 582
      tmp___14 = "_S";
    }
    {
#line 582
    tmp___15 = pf("IOI_CLK%iINTER%s", i % 2, tmp___14);
#line 582
    tmp___16 = pf("%sIOCLK%i", io_prefix, i);
#line 582
    rc = add_switch(model, y, x, tmp___16, tmp___15, 0);
    }
#line 582
    if (rc) {
      {
#line 585
      while (1) {
        while_continue___12: /* CIL Label */ ;
        {
#line 585
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                585);
        }
#line 585
        if (! model->rc) {
#line 585
          model->rc = rc;
        }
#line 585
        return (model->rc);
#line 585
        goto while_break___12;
      }
      while_break___12: /* CIL Label */ ;
      }
    }
#line 586
    if (i % 2) {
#line 586
      tmp___17 = "_M";
    } else {
#line 586
      tmp___17 = "_S";
    }
    {
#line 586
    tmp___18 = pf("IOI_CLK%iINTER%s", i / 2, tmp___17);
#line 586
    tmp___19 = pf("%sPLLCLK%i", io_prefix, i / 2);
#line 586
    rc = add_switch(model, y, x, tmp___19, tmp___18, 0);
    }
#line 586
    if (rc) {
      {
#line 589
      while (1) {
        while_continue___13: /* CIL Label */ ;
        {
#line 589
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                589);
        }
#line 589
        if (! model->rc) {
#line 589
          model->rc = rc;
        }
#line 589
        return (model->rc);
#line 589
        goto while_break___13;
      }
      while_break___13: /* CIL Label */ ;
      }
    }
#line 591
    if (i % 2) {
#line 591
      tmp___20 = "_S";
    } else {
#line 591
      tmp___20 = "_M";
    }
    {
#line 591
    tmp___21 = pf("IOI_CLK2INTER%s", tmp___20);
#line 591
    tmp___22 = pf("%sPLLCLK%i", io_prefix, i / 2);
#line 591
    rc = add_switch(model, y, x, tmp___22, tmp___21, 0);
    }
#line 591
    if (rc) {
      {
#line 594
      while (1) {
        while_continue___14: /* CIL Label */ ;
        {
#line 594
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                594);
        }
#line 594
        if (! model->rc) {
#line 594
          model->rc = rc;
        }
#line 594
        return (model->rc);
#line 594
        goto while_break___14;
      }
      while_break___14: /* CIL Label */ ;
      }
    }
#line 596
    if (i < 2) {
#line 596
      tmp___23 = "_M";
    } else {
#line 596
      tmp___23 = "_S";
    }
    {
#line 596
    tmp___24 = pf("IOI_CLKDIST_CLK1%s", tmp___23);
    }
#line 596
    if (i < 2) {
#line 596
      tmp___25 = "_M";
    } else {
#line 596
      tmp___25 = "_S";
    }
    {
#line 596
    tmp___26 = pf("IOI_CLK%iINTER%s", i % 2, tmp___25);
#line 596
    rc = add_switch(model, y, x, tmp___26, tmp___24, 0);
    }
#line 596
    if (rc) {
      {
#line 599
      while (1) {
        while_continue___15: /* CIL Label */ ;
        {
#line 599
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                599);
        }
#line 599
        if (! model->rc) {
#line 599
          model->rc = rc;
        }
#line 599
        return (model->rc);
#line 599
        goto while_break___15;
      }
      while_break___15: /* CIL Label */ ;
      }
    }
#line 573
    i ++;
  }
  while_break___9: /* CIL Label */ ;
  }
#line 602
  i = 0;
  {
#line 602
  while (1) {
    while_continue___16: /* CIL Label */ ;
#line 602
    if (! (i < 6)) {
#line 602
      goto while_break___16;
    }
#line 603
    if (i < 3) {
#line 603
      tmp___27 = "_M";
    } else {
#line 603
      tmp___27 = "_S";
    }
    {
#line 603
    tmp___28 = pf("IOI_CLKDIST_CLK0_ILOGIC%s", tmp___27);
    }
#line 603
    if (i < 3) {
#line 603
      tmp___29 = "_M";
    } else {
#line 603
      tmp___29 = "_S";
    }
    {
#line 603
    tmp___30 = pf("IOI_CLK%iINTER%s", i % 3, tmp___29);
#line 603
    rc = add_switch(model, y, x, tmp___30, tmp___28, 0);
    }
#line 603
    if (rc) {
      {
#line 606
      while (1) {
        while_continue___17: /* CIL Label */ ;
        {
#line 606
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                606);
        }
#line 606
        if (! model->rc) {
#line 606
          model->rc = rc;
        }
#line 606
        return (model->rc);
#line 606
        goto while_break___17;
      }
      while_break___17: /* CIL Label */ ;
      }
    }
#line 607
    if (i < 3) {
#line 607
      tmp___31 = "_M";
    } else {
#line 607
      tmp___31 = "_S";
    }
    {
#line 607
    tmp___32 = pf("IOI_CLKDIST_CLK0_OLOGIC%s", tmp___31);
    }
#line 607
    if (i < 3) {
#line 607
      tmp___33 = "_M";
    } else {
#line 607
      tmp___33 = "_S";
    }
    {
#line 607
    tmp___34 = pf("IOI_CLK%iINTER%s", i % 3, tmp___33);
#line 607
    rc = add_switch(model, y, x, tmp___34, tmp___32, 0);
    }
#line 607
    if (rc) {
      {
#line 610
      while (1) {
        while_continue___18: /* CIL Label */ ;
        {
#line 610
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                610);
        }
#line 610
        if (! model->rc) {
#line 610
          model->rc = rc;
        }
#line 610
        return (model->rc);
#line 610
        goto while_break___18;
      }
      while_break___18: /* CIL Label */ ;
      }
    }
#line 602
    i ++;
  }
  while_break___16: /* CIL Label */ ;
  }
#line 658
  i = 0;
  {
#line 658
  while (1) {
    while_continue___19: /* CIL Label */ ;
#line 658
    if (! ((unsigned long )i < sizeof(iologic_logicin) / sizeof(iologic_logicin[0]))) {
#line 658
      goto while_break___19;
    }
#line 659
    if (! iologic_logicin[i]) {
#line 659
      goto __Cont;
    }
    {
#line 660
    tmp___35 = pf("IOI_LOGICINB%i", i);
#line 660
    rc = add_switch(model, y, x, tmp___35, iologic_logicin[i], 0);
    }
#line 660
    if (rc) {
      {
#line 662
      while (1) {
        while_continue___20: /* CIL Label */ ;
        {
#line 662
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                662);
        }
#line 662
        if (! model->rc) {
#line 662
          model->rc = rc;
        }
#line 662
        return (model->rc);
#line 662
        goto while_break___20;
      }
      while_break___20: /* CIL Label */ ;
      }
    }
    __Cont: /* CIL Label */ 
#line 658
    i ++;
  }
  while_break___19: /* CIL Label */ ;
  }
#line 669
  i = 0;
  {
#line 669
  while (1) {
    while_continue___21: /* CIL Label */ ;
#line 669
    if (! (i < 6)) {
#line 669
      goto while_break___21;
    }
#line 670
    if (i % 2) {
#line 670
      tmp___36 = "";
    } else {
#line 670
      tmp___36 = "_S";
    }
    {
#line 670
    tmp___37 = pf("%s%s", s[i / 2], tmp___36);
#line 670
    tmp___38 = pf("%sGND_TIEOFF", prefix___0);
#line 670
    rc = add_switch(model, y, x, tmp___38, tmp___37, 0);
    }
#line 670
    if (rc) {
      {
#line 673
      while (1) {
        while_continue___22: /* CIL Label */ ;
        {
#line 673
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                673);
        }
#line 673
        if (! model->rc) {
#line 673
          model->rc = rc;
        }
#line 673
        return (model->rc);
#line 673
        goto while_break___22;
      }
      while_break___22: /* CIL Label */ ;
      }
    }
#line 669
    i ++;
  }
  while_break___21: /* CIL Label */ ;
  }
#line 680
  i = 0;
  {
#line 680
  while (1) {
    while_continue___23: /* CIL Label */ ;
#line 680
    if (! (i < 4)) {
#line 680
      goto while_break___23;
    }
#line 681
    if (i % 2) {
#line 681
      tmp___39 = "";
    } else {
#line 681
      tmp___39 = "_S";
    }
    {
#line 681
    tmp___40 = pf("%s%s", s___0[i / 2], tmp___39);
#line 681
    tmp___41 = pf("%sVCC_TIEOFF", prefix___0);
#line 681
    rc = add_switch(model, y, x, tmp___41, tmp___40, 0);
    }
#line 681
    if (rc) {
      {
#line 684
      while (1) {
        while_continue___24: /* CIL Label */ ;
        {
#line 684
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                684);
        }
#line 684
        if (! model->rc) {
#line 684
          model->rc = rc;
        }
#line 684
        return (model->rc);
#line 684
        goto while_break___24;
      }
      while_break___24: /* CIL Label */ ;
      }
    }
#line 680
    i ++;
  }
  while_break___23: /* CIL Label */ ;
  }
#line 691
  i = 0;
  {
#line 691
  while (1) {
    while_continue___25: /* CIL Label */ ;
#line 691
    if (! (i < 6)) {
#line 691
      goto while_break___25;
    }
#line 692
    if (i % 2) {
#line 692
      tmp___42 = "";
    } else {
#line 692
      tmp___42 = "_S";
    }
    {
#line 692
    tmp___43 = pf("%s%s", s___1[i / 2], tmp___42);
#line 692
    tmp___44 = pf("IOI_CLK%i", ! (i % 2));
#line 692
    rc = add_switch(model, y, x, tmp___44, tmp___43, 0);
    }
#line 692
    if (rc) {
      {
#line 695
      while (1) {
        while_continue___26: /* CIL Label */ ;
        {
#line 695
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                695);
        }
#line 695
        if (! model->rc) {
#line 695
          model->rc = rc;
        }
#line 695
        return (model->rc);
#line 695
        goto while_break___26;
      }
      while_break___26: /* CIL Label */ ;
      }
    }
#line 691
    i ++;
  }
  while_break___25: /* CIL Label */ ;
  }
#line 697
  i = 0;
  {
#line 697
  while (1) {
    while_continue___27: /* CIL Label */ ;
#line 697
    if (! (i < 4)) {
#line 697
      goto while_break___27;
    }
#line 698
    if (i % 2) {
#line 698
      tmp___45 = "_S";
    } else {
#line 698
      tmp___45 = "";
    }
    {
#line 698
    tmp___46 = pf("CFB%i_ILOGIC_SITE%s", i / 2, tmp___45);
    }
#line 698
    if (i % 2) {
#line 698
      tmp___47 = "_S";
    } else {
#line 698
      tmp___47 = "";
    }
    {
#line 698
    tmp___48 = pf("CLK%i_ILOGIC_SITE%s", i / 2, tmp___47);
#line 698
    rc = add_switch(model, y, x, tmp___48, tmp___46, 0);
    }
#line 698
    if (rc) {
      {
#line 701
      while (1) {
        while_continue___28: /* CIL Label */ ;
        {
#line 701
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                701);
        }
#line 701
        if (! model->rc) {
#line 701
          model->rc = rc;
        }
#line 701
        return (model->rc);
#line 701
        goto while_break___28;
      }
      while_break___28: /* CIL Label */ ;
      }
    }
#line 697
    i ++;
  }
  while_break___27: /* CIL Label */ ;
  }
#line 708
  i = 0;
  {
#line 708
  while (1) {
    while_continue___29: /* CIL Label */ ;
#line 708
    if (! (i < 4)) {
#line 708
      goto while_break___29;
    }
#line 709
    if (i % 2) {
#line 709
      tmp___49 = "";
    } else {
#line 709
      tmp___49 = "_S";
    }
    {
#line 709
    tmp___50 = pf("%s%s", s___2[i / 2], tmp___49);
#line 709
    tmp___51 = pf("IOI_SR%i", ! (i % 2));
#line 709
    rc = add_switch(model, y, x, tmp___51, tmp___50, 0);
    }
#line 709
    if (rc) {
      {
#line 712
      while (1) {
        while_continue___30: /* CIL Label */ ;
        {
#line 712
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                712);
        }
#line 712
        if (! model->rc) {
#line 712
          model->rc = rc;
        }
#line 712
        return (model->rc);
#line 712
        goto while_break___30;
      }
      while_break___30: /* CIL Label */ ;
      }
    }
#line 708
    i ++;
  }
  while_break___29: /* CIL Label */ ;
  }
#line 717
  i = 0;
  {
#line 717
  while (1) {
    while_continue___31: /* CIL Label */ ;
#line 717
    if (! (i < 4)) {
#line 717
      goto while_break___31;
    }
#line 718
    if (i / 2) {
#line 718
      tmp___52 = "_M";
    } else {
#line 718
      tmp___52 = "_S";
    }
    {
#line 718
    tmp___53 = pf("IOI_CLK%iINTER%s", i % 2, tmp___52);
#line 718
    tmp___54 = pf("%sIOCLK%i", io_prefix, i);
#line 718
    rc = add_switch(model, y, x, tmp___54, tmp___53, 0);
    }
#line 718
    if (rc) {
      {
#line 721
      while (1) {
        while_continue___32: /* CIL Label */ ;
        {
#line 721
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                721);
        }
#line 721
        if (! model->rc) {
#line 721
          model->rc = rc;
        }
#line 721
        return (model->rc);
#line 721
        goto while_break___32;
      }
      while_break___32: /* CIL Label */ ;
      }
    }
#line 717
    i ++;
  }
  while_break___31: /* CIL Label */ ;
  }
#line 725
  pairs___6[0] = "D1_OLOGIC_SITE";
#line 725
  pairs___6[1] = "OQ_OLOGIC_SITE";
#line 725
  pairs___6[2] = "DATAOUT_IODELAY_SITE";
#line 725
  pairs___6[3] = "DDLY_ILOGIC_SITE";
#line 725
  pairs___6[4] = "DDLY2_ILOGIC_SITE";
#line 725
  pairs___6[5] = "FABRICOUT_ILOGIC_SITE";
#line 725
  pairs___6[6] = "DDLY_ILOGIC_SITE";
#line 725
  pairs___6[7] = "DFB_ILOGIC_SITE";
#line 725
  pairs___6[8] = "D_ILOGIC_IDATAIN_IODELAY";
#line 725
  pairs___6[9] = "D_ILOGIC_SITE";
#line 725
  pairs___6[10] = "D_ILOGIC_IDATAIN_IODELAY";
#line 725
  pairs___6[11] = "IDATAIN_IODELAY_SITE";
#line 725
  pairs___6[12] = "D_ILOGIC_SITE";
#line 725
  pairs___6[13] = "DFB_ILOGIC_SITE";
#line 725
  pairs___6[14] = "D_ILOGIC_SITE";
#line 725
  pairs___6[15] = "FABRICOUT_ILOGIC_SITE";
#line 725
  pairs___6[16] = "T1_OLOGIC_SITE";
#line 725
  pairs___6[17] = "TQ_OLOGIC_SITE";
#line 725
  pairs___6[18] = "TQ_OLOGIC_SITE";
#line 725
  pairs___6[19] = "TFB_ILOGIC_SITE";
#line 725
  pairs___6[20] = "TQ_OLOGIC_SITE";
#line 725
  pairs___6[21] = "T_IODELAY_SITE";
#line 725
  pairs___6[22] = "OQ_OLOGIC_SITE";
#line 725
  pairs___6[23] = "ODATAIN_IODELAY_SITE";
#line 725
  pairs___6[24] = "OQ_OLOGIC_SITE";
#line 725
  pairs___6[25] = "OFB_ILOGIC_SITE";
#line 739
  i = 0;
  {
#line 739
  while (1) {
    while_continue___33: /* CIL Label */ ;
#line 739
    if (! ((unsigned long )i < (sizeof(pairs___6) / sizeof(pairs___6[0])) / 2UL)) {
#line 739
      goto while_break___33;
    }
    {
#line 740
    rc = add_switch(model, y, x, pairs___6[i * 2], pairs___6[i * 2 + 1], 0);
    }
#line 740
    if (rc) {
      {
#line 743
      while (1) {
        while_continue___34: /* CIL Label */ ;
        {
#line 743
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                743);
        }
#line 743
        if (! model->rc) {
#line 743
          model->rc = rc;
        }
#line 743
        return (model->rc);
#line 743
        goto while_break___34;
      }
      while_break___34: /* CIL Label */ ;
      }
    }
    {
#line 744
    tmp___55 = pf("%s%s", pairs___6[i * 2 + 1], "_S");
#line 744
    tmp___56 = pf("%s%s", pairs___6[i * 2], "_S");
#line 744
    rc = add_switch(model, y, x, tmp___56, tmp___55, 0);
    }
#line 744
    if (rc) {
      {
#line 747
      while (1) {
        while_continue___35: /* CIL Label */ ;
        {
#line 747
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                747);
        }
#line 747
        if (! model->rc) {
#line 747
          model->rc = rc;
        }
#line 747
        return (model->rc);
#line 747
        goto while_break___35;
      }
      while_break___35: /* CIL Label */ ;
      }
    }
#line 739
    i ++;
  }
  while_break___33: /* CIL Label */ ;
  }
  {
#line 749
  rc = add_switch(model, y, x, "DATAOUT2_IODELAY_SITE", "DDLY2_ILOGIC_SITE", 0);
  }
#line 749
  if (rc) {
    {
#line 751
    while (1) {
      while_continue___36: /* CIL Label */ ;
      {
#line 751
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              751);
      }
#line 751
      if (! model->rc) {
#line 751
        model->rc = rc;
      }
#line 751
      return (model->rc);
#line 751
      goto while_break___36;
    }
    while_break___36: /* CIL Label */ ;
    }
  }
  {
#line 752
  rc = add_switch(model, y, x, "DATAOUT2_IODELAY2_SITE_S", "DDLY2_ILOGIC_SITE_S",
                  0);
  }
#line 752
  if (rc) {
    {
#line 754
    while (1) {
      while_continue___37: /* CIL Label */ ;
      {
#line 754
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              754);
      }
#line 754
      if (! model->rc) {
#line 754
        model->rc = rc;
      }
#line 754
      return (model->rc);
#line 754
      goto while_break___37;
    }
    while_break___37: /* CIL Label */ ;
    }
  }
#line 756
  i = 0;
  {
#line 756
  while (1) {
    while_continue___38: /* CIL Label */ ;
#line 756
    if (! (i < 2)) {
#line 756
      goto while_break___38;
    }
#line 757
    if (i) {
#line 757
      tmp___57 = "_S";
    } else {
#line 757
      tmp___57 = "";
    }
    {
#line 757
    tmp___58 = pf("OCE_OLOGIC_SITE%s", tmp___57);
#line 757
    rc = add_switch(model, y, x, "IOI_PCI_CE", tmp___58, 0);
    }
#line 757
    if (rc) {
      {
#line 759
      while (1) {
        while_continue___39: /* CIL Label */ ;
        {
#line 759
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                759);
        }
#line 759
        if (! model->rc) {
#line 759
          model->rc = rc;
        }
#line 759
        return (model->rc);
#line 759
        goto while_break___39;
      }
      while_break___39: /* CIL Label */ ;
      }
    }
#line 756
    i ++;
  }
  while_break___38: /* CIL Label */ ;
  }
#line 761
  i = 0;
  {
#line 761
  while (1) {
    while_continue___40: /* CIL Label */ ;
#line 761
    if (! (i < 3)) {
#line 761
      goto while_break___40;
    }
#line 763
    if (! (i % 2)) {
#line 763
      tmp___59 = "_S";
    } else {
#line 763
      tmp___59 = "";
    }
    {
#line 763
    tmp___60 = pf("D_ILOGIC_IDATAIN_IODELAY%s", tmp___59);
#line 763
    tmp___61 = pf("%sIBUF%i", prefix2, i / 2);
#line 763
    rc = add_switch(model, y, x, tmp___61, tmp___60, 0);
    }
#line 763
    if (rc) {
      {
#line 766
      while (1) {
        while_continue___41: /* CIL Label */ ;
        {
#line 766
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                766);
        }
#line 766
        if (! model->rc) {
#line 766
          model->rc = rc;
        }
#line 766
        return (model->rc);
#line 766
        goto while_break___41;
      }
      while_break___41: /* CIL Label */ ;
      }
    }
#line 761
    i ++;
  }
  while_break___40: /* CIL Label */ ;
  }
#line 769
  pairs___7[0] = "DOUT_IODELAY_SITE%s";
#line 769
  pairs___7[1] = "%sO%i";
#line 769
  pairs___7[2] = "OQ_OLOGIC_SITE%s";
#line 769
  pairs___7[3] = "%sO%i";
#line 769
  pairs___7[4] = "TOUT_IODELAY_SITE%s";
#line 769
  pairs___7[5] = "%sT%i";
#line 769
  pairs___7[6] = "TQ_OLOGIC_SITE%s";
#line 769
  pairs___7[7] = "%sT%i";
#line 774
  i = 0;
  {
#line 774
  while (1) {
    while_continue___42: /* CIL Label */ ;
#line 774
    if (! (i < 8)) {
#line 774
      goto while_break___42;
    }
    {
#line 775
    tmp___62 = pf(pairs___7[(i / 2) * 2 + 1], prefix2, i % 2);
    }
#line 775
    if (i % 2) {
#line 775
      tmp___63 = "_S";
    } else {
#line 775
      tmp___63 = "";
    }
    {
#line 775
    tmp___64 = pf(pairs___7[(i / 2) * 2], tmp___63);
#line 775
    rc = add_switch(model, y, x, tmp___64, tmp___62, 0);
    }
#line 775
    if (rc) {
      {
#line 778
      while (1) {
        while_continue___43: /* CIL Label */ ;
        {
#line 778
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                778);
        }
#line 778
        if (! model->rc) {
#line 778
          model->rc = rc;
        }
#line 778
        return (model->rc);
#line 778
        goto while_break___43;
      }
      while_break___43: /* CIL Label */ ;
      }
    }
#line 774
    i ++;
  }
  while_break___42: /* CIL Label */ ;
  }
#line 782
  pairs___8[0] = "SHIFTOUT1_OLOGIC_SITE";
#line 782
  pairs___8[1] = "SHIFTIN1_OLOGIC_SITE_S";
#line 782
  pairs___8[2] = "SHIFTOUT2_OLOGIC_SITE";
#line 782
  pairs___8[3] = "SHIFTIN2_OLOGIC_SITE_S";
#line 782
  pairs___8[4] = "SHIFTOUT3_OLOGIC_SITE_S";
#line 782
  pairs___8[5] = "SHIFTIN3_OLOGIC_SITE";
#line 782
  pairs___8[6] = "SHIFTOUT4_OLOGIC_SITE_S";
#line 782
  pairs___8[7] = "SHIFTIN4_OLOGIC_SITE";
#line 782
  pairs___8[8] = "SHIFTOUT_ILOGIC_SITE";
#line 782
  pairs___8[9] = "SHIFTIN_ILOGIC_SITE_S";
#line 782
  pairs___8[10] = "SHIFTOUT_ILOGIC_SITE_S";
#line 782
  pairs___8[11] = "SHIFTIN_ILOGIC_SITE";
#line 789
  i = 0;
  {
#line 789
  while (1) {
    while_continue___44: /* CIL Label */ ;
#line 789
    if (! ((unsigned long )i < (sizeof(pairs___8) / sizeof(pairs___8[0])) / 2UL)) {
#line 789
      goto while_break___44;
    }
    {
#line 790
    rc = add_switch(model, y, x, pairs___8[i * 2], pairs___8[i * 2 + 1], 0);
    }
#line 790
    if (rc) {
      {
#line 792
      while (1) {
        while_continue___45: /* CIL Label */ ;
        {
#line 792
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                792);
        }
#line 792
        if (! model->rc) {
#line 792
          model->rc = rc;
        }
#line 792
        return (model->rc);
#line 792
        goto while_break___45;
      }
      while_break___45: /* CIL Label */ ;
      }
    }
#line 789
    i ++;
  }
  while_break___44: /* CIL Label */ ;
  }
#line 796
  pairs___9[0] = "IOI_CLKDIST_CLK0_ILOGIC%s";
#line 796
  pairs___9[1] = "CLK0_ILOGIC_SITE%s";
#line 796
  pairs___9[2] = "IOI_CLKDIST_CLK0_ILOGIC%s";
#line 796
  pairs___9[3] = "IOCLK_IODELAY_SITE%s";
#line 796
  pairs___9[4] = "IOI_CLKDIST_CLK0_OLOGIC%s";
#line 796
  pairs___9[5] = "CLK0_OLOGIC_SITE%s";
#line 796
  pairs___9[6] = "IOI_CLKDIST_CLK0_OLOGIC%s";
#line 796
  pairs___9[7] = "IOCLK_IODELAY_SITE%s";
#line 796
  pairs___9[8] = "IOI_CLKDIST_CLK1%s";
#line 796
  pairs___9[9] = "CLK1_ILOGIC_SITE%s";
#line 796
  pairs___9[10] = "IOI_CLKDIST_CLK1%s";
#line 796
  pairs___9[11] = "CLK1_OLOGIC_SITE%s";
#line 796
  pairs___9[12] = "IOI_CLKDIST_CLK1%s";
#line 796
  pairs___9[13] = "IOCLK1_IODELAY_SITE%s";
#line 796
  pairs___9[14] = "IOI_CLKDIST_IOCE0%s";
#line 796
  pairs___9[15] = "IOCE_ILOGIC_SITE%s";
#line 796
  pairs___9[16] = "IOI_CLKDIST_IOCE1%s";
#line 796
  pairs___9[17] = "IOCE_OLOGIC_SITE%s";
#line 806
  i = 0;
  {
#line 806
  while (1) {
    while_continue___46: /* CIL Label */ ;
#line 806
    if (! ((unsigned long )i < sizeof(pairs___9) / sizeof(pairs___9[0]))) {
#line 806
      goto while_break___46;
    }
#line 807
    if (i % 2) {
#line 807
      tmp___65 = "_S";
    } else {
#line 807
      tmp___65 = "";
    }
    {
#line 807
    tmp___66 = pf(pairs___9[(i / 2) * 2 + 1], tmp___65);
    }
#line 807
    if (i % 2) {
#line 807
      tmp___67 = "_S";
    } else {
#line 807
      tmp___67 = "_M";
    }
    {
#line 807
    tmp___68 = pf(pairs___9[(i / 2) * 2], tmp___67);
#line 807
    rc = add_switch(model, y, x, tmp___68, tmp___66, 0);
    }
#line 807
    if (rc) {
      {
#line 810
      while (1) {
        while_continue___47: /* CIL Label */ ;
        {
#line 810
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                810);
        }
#line 810
        if (! model->rc) {
#line 810
          model->rc = rc;
        }
#line 810
        return (model->rc);
#line 810
        goto while_break___47;
      }
      while_break___47: /* CIL Label */ ;
      }
    }
#line 806
    i ++;
  }
  while_break___46: /* CIL Label */ ;
  }
#line 814
  pairs___10[0] = "IOI_MCB_DRPADD";
#line 814
  pairs___10[1] = "CAL_IODELAY_SITE%s";
#line 814
  pairs___10[2] = "IOI_MCB_DRPBROADCAST";
#line 814
  pairs___10[3] = "RST_IODELAY_SITE%s";
#line 814
  pairs___10[4] = "IOI_MCB_DRPCLK";
#line 814
  pairs___10[5] = "CLK_IODELAY_SITE%s";
#line 814
  pairs___10[6] = "IOI_MCB_DRPCS";
#line 814
  pairs___10[7] = "INC_IODELAY_SITE%s";
#line 814
  pairs___10[8] = "IOI_MCB_DRPSDO";
#line 814
  pairs___10[9] = "CE_IODELAY_SITE%s";
#line 814
  pairs___10[10] = "IOI_MCB_DRPTRAIN";
#line 814
  pairs___10[11] = "TRAIN_OLOGIC_SITE%s";
#line 821
  i = 0;
  {
#line 821
  while (1) {
    while_continue___48: /* CIL Label */ ;
#line 821
    if (! ((unsigned long )i < sizeof(pairs___10) / sizeof(pairs___10[0]))) {
#line 821
      goto while_break___48;
    }
#line 822
    if (i % 2) {
#line 822
      tmp___69 = "_S";
    } else {
#line 822
      tmp___69 = "";
    }
    {
#line 822
    tmp___70 = pf(pairs___10[(i / 2) * 2 + 1], tmp___69);
#line 822
    rc = add_switch(model, y, x, pairs___10[(i / 2) * 2], tmp___70, 0);
    }
#line 822
    if (rc) {
      {
#line 825
      while (1) {
        while_continue___49: /* CIL Label */ ;
        {
#line 825
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                825);
        }
#line 825
        if (! model->rc) {
#line 825
          model->rc = rc;
        }
#line 825
        return (model->rc);
#line 825
        goto while_break___49;
      }
      while_break___49: /* CIL Label */ ;
      }
    }
#line 821
    i ++;
  }
  while_break___48: /* CIL Label */ ;
  }
#line 829
  pairs___11[0] = "IOI_MCB_OUTN_M";
#line 829
  pairs___11[1] = "D2_OLOGIC_SITE";
#line 829
  pairs___11[2] = "IOI_MCB_OUTN_S";
#line 829
  pairs___11[3] = "D2_OLOGIC_SITE_S";
#line 829
  pairs___11[4] = "IOI_MCB_OUTP_M";
#line 829
  pairs___11[5] = "D1_OLOGIC_SITE";
#line 829
  pairs___11[6] = "IOI_MCB_OUTP_S";
#line 829
  pairs___11[7] = "D1_OLOGIC_SITE_S";
#line 829
  pairs___11[8] = "IOI_MCB_DQIEN_M";
#line 829
  pairs___11[9] = "T2_OLOGIC_SITE";
#line 829
  pairs___11[10] = "IOI_MCB_DQIEN_M";
#line 829
  pairs___11[11] = "T2_OLOGIC_SITE_S";
#line 829
  pairs___11[12] = "IOI_MCB_DQIEN_S";
#line 829
  pairs___11[13] = "T1_OLOGIC_SITE";
#line 829
  pairs___11[14] = "IOI_MCB_DQIEN_S";
#line 829
  pairs___11[15] = "T1_OLOGIC_SITE_S";
#line 829
  pairs___11[16] = "FABRICOUT_ILOGIC_SITE";
#line 829
  pairs___11[17] = "IOI_MCB_INBYP_M";
#line 829
  pairs___11[18] = "FABRICOUT_ILOGIC_SITE_S";
#line 829
  pairs___11[19] = "IOI_MCB_INBYP_S";
#line 829
  pairs___11[20] = "OUTP_IODELAY_SITE";
#line 829
  pairs___11[21] = "IOI_MCB_IN_M";
#line 829
  pairs___11[22] = "STUB_OUTP_IODELAY_S";
#line 829
  pairs___11[23] = "IOI_MCB_IN_S";
#line 842
  i = 0;
  {
#line 842
  while (1) {
    while_continue___50: /* CIL Label */ ;
#line 842
    if (! ((unsigned long )i < (sizeof(pairs___11) / sizeof(pairs___11[0])) / 2UL)) {
#line 842
      goto while_break___50;
    }
    {
#line 843
    rc = add_switch(model, y, x, pairs___11[i * 2], pairs___11[i * 2 + 1], 0);
    }
#line 843
    if (rc) {
      {
#line 845
      while (1) {
        while_continue___51: /* CIL Label */ ;
        {
#line 845
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                845);
        }
#line 845
        if (! model->rc) {
#line 845
          model->rc = rc;
        }
#line 845
        return (model->rc);
#line 845
        goto while_break___51;
      }
      while_break___51: /* CIL Label */ ;
      }
    }
#line 842
    i ++;
  }
  while_break___50: /* CIL Label */ ;
  }
#line 848
  if (x < 5) {
#line 848
    goto _L;
  } else
#line 848
  if (x >= model->x_width - 5) {
    _L: /* CIL Label */ 
    {
#line 850
    rc = add_switch(model, y, x, "AUXSDOIN_IODELAY_M", "AUXSDO_IODELAY_M", 0);
    }
#line 850
    if (rc) {
      {
#line 852
      while (1) {
        while_continue___52: /* CIL Label */ ;
        {
#line 852
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                852);
        }
#line 852
        if (! model->rc) {
#line 852
          model->rc = rc;
        }
#line 852
        return (model->rc);
#line 852
        goto while_break___52;
      }
      while_break___52: /* CIL Label */ ;
      }
    }
    {
#line 853
    rc = add_switch(model, y, x, "AUXSDOIN_IODELAY_S", "AUXSDO_IODELAY_S", 0);
    }
#line 853
    if (rc) {
      {
#line 855
      while (1) {
        while_continue___53: /* CIL Label */ ;
        {
#line 855
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                855);
        }
#line 855
        if (! model->rc) {
#line 855
          model->rc = rc;
        }
#line 855
        return (model->rc);
#line 855
        goto while_break___53;
      }
      while_break___53: /* CIL Label */ ;
      }
    }
  } else {
    {
#line 857
    rc = add_switch(model, y, x, "AUXSDOIN_IODELAY_S_STUB", "AUXSDO_IODELAY_S_STUB",
                    0);
    }
#line 857
    if (rc) {
      {
#line 859
      while (1) {
        while_continue___54: /* CIL Label */ ;
        {
#line 859
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                859);
        }
#line 859
        if (! model->rc) {
#line 859
          model->rc = rc;
        }
#line 859
        return (model->rc);
#line 859
        goto while_break___54;
      }
      while_break___54: /* CIL Label */ ;
      }
    }
    {
#line 860
    rc = add_switch(model, y, x, "AUXSDOIN_IODELAY_STUB", "AUXSDO_IODELAY_STUB", 0);
    }
#line 860
    if (rc) {
      {
#line 862
      while (1) {
        while_continue___55: /* CIL Label */ ;
        {
#line 862
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                862);
        }
#line 862
        if (! model->rc) {
#line 862
          model->rc = rc;
        }
#line 862
        return (model->rc);
#line 862
        goto while_break___55;
      }
      while_break___55: /* CIL Label */ ;
      }
    }
  }
#line 864
  return (model->rc);
}
}
#line 867 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_iologic(struct fpga_model *model ) 
{ 
  int x ;
  int y ;
  int rc ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;

  {
  {
#line 871
  while (1) {
    while_continue: /* CIL Label */ ;
#line 871
    if (model->rc) {
#line 871
      return (model->rc);
    }
#line 871
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 872
  x = 5;
  {
#line 872
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 872
    if (! (x < model->x_width - 5)) {
#line 872
      goto while_break___0;
    }
    {
#line 873
    tmp = has_device(model, 2, x, 5);
    }
#line 873
    if (tmp) {
      {
#line 874
      rc = init_iologic_tile(model, 2, x);
      }
#line 874
      if (rc) {
        {
#line 875
        while (1) {
          while_continue___1: /* CIL Label */ ;
          {
#line 875
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  875);
          }
#line 875
          if (! model->rc) {
#line 875
            model->rc = rc;
          }
#line 875
          return (model->rc);
#line 875
          goto while_break___1;
        }
        while_break___1: /* CIL Label */ ;
        }
      }
    }
    {
#line 877
    tmp___0 = has_device(model, 3, x, 5);
    }
#line 877
    if (tmp___0) {
      {
#line 878
      rc = init_iologic_tile(model, 3, x);
      }
#line 878
      if (rc) {
        {
#line 879
        while (1) {
          while_continue___2: /* CIL Label */ ;
          {
#line 879
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  879);
          }
#line 879
          if (! model->rc) {
#line 879
            model->rc = rc;
          }
#line 879
          return (model->rc);
#line 879
          goto while_break___2;
        }
        while_break___2: /* CIL Label */ ;
        }
      }
    }
    {
#line 881
    tmp___1 = has_device(model, model->y_height - 4, x, 5);
    }
#line 881
    if (tmp___1) {
      {
#line 882
      rc = init_iologic_tile(model, model->y_height - 4, x);
      }
#line 882
      if (rc) {
        {
#line 883
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 883
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  883);
          }
#line 883
          if (! model->rc) {
#line 883
            model->rc = rc;
          }
#line 883
          return (model->rc);
#line 883
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
    }
    {
#line 885
    tmp___2 = has_device(model, model->y_height - 3, x, 5);
    }
#line 885
    if (tmp___2) {
      {
#line 886
      rc = init_iologic_tile(model, model->y_height - 3, x);
      }
#line 886
      if (rc) {
        {
#line 887
        while (1) {
          while_continue___4: /* CIL Label */ ;
          {
#line 887
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  887);
          }
#line 887
          if (! model->rc) {
#line 887
            model->rc = rc;
          }
#line 887
          return (model->rc);
#line 887
          goto while_break___4;
        }
        while_break___4: /* CIL Label */ ;
        }
      }
    }
#line 872
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 890
  y = 2;
  {
#line 890
  while (1) {
    while_continue___5: /* CIL Label */ ;
#line 890
    if (! (y < model->y_height - 2)) {
#line 890
      goto while_break___5;
    }
    {
#line 891
    tmp___3 = has_device(model, y, 3, 5);
    }
#line 891
    if (tmp___3) {
      {
#line 892
      rc = init_iologic_tile(model, y, 3);
      }
#line 892
      if (rc) {
        {
#line 893
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 893
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  893);
          }
#line 893
          if (! model->rc) {
#line 893
            model->rc = rc;
          }
#line 893
          return (model->rc);
#line 893
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
      }
    }
    {
#line 895
    tmp___4 = has_device(model, y, model->x_width - 4, 5);
    }
#line 895
    if (tmp___4) {
      {
#line 896
      rc = init_iologic_tile(model, y, model->x_width - 4);
      }
#line 896
      if (rc) {
        {
#line 897
        while (1) {
          while_continue___7: /* CIL Label */ ;
          {
#line 897
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  897);
          }
#line 897
          if (! model->rc) {
#line 897
            model->rc = rc;
          }
#line 897
          return (model->rc);
#line 897
          goto while_break___7;
        }
        while_break___7: /* CIL Label */ ;
        }
      }
    }
#line 890
    y ++;
  }
  while_break___5: /* CIL Label */ ;
  }
#line 900
  return (model->rc);
}
}
#line 905 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int const   logicin_pairs[8]  = 
#line 905
  {      (int const   )21,      (int const   )20,      (int const   )28,      (int const   )36, 
        (int const   )52,      (int const   )44,      (int const   )60,      (int const   )62};
#line 903 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_north_south_dirwire_term(struct fpga_model *model ) 
{ 
  int x ;
  int i ;
  int rc ;
  int tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *s0_switches[17] ;
  char const   *dir[29] ;
  int tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *n3_switches[17] ;
  char const   *dir___0[29] ;

  {
  {
#line 908
  while (1) {
    while_continue: /* CIL Label */ ;
#line 908
    if (model->rc) {
#line 908
      return (model->rc);
    }
#line 908
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 909
  x = 0;
  {
#line 909
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 909
    if (! (x < model->x_width)) {
#line 909
      goto while_break___0;
    }
    {
#line 910
    tmp = is_atx(2655840, model, x);
    }
#line 910
    if (! tmp) {
#line 911
      goto __Cont;
    }
#line 914
    i = 0;
    {
#line 914
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 914
      if (! (i < 4)) {
#line 914
        goto while_break___1;
      }
      {
#line 915
      tmp___0 = pf("IOI_TTERM_LOGICIN_S%i", logicin_pairs[i * 2 + 1]);
#line 915
      tmp___1 = pf("IOI_TTERM_LOGICIN%i", logicin_pairs[i * 2]);
#line 915
      rc = add_switch(model, 1, x, tmp___1, tmp___0, 0);
      }
#line 920
      if (rc) {
        {
#line 920
        while (1) {
          while_continue___2: /* CIL Label */ ;
          {
#line 920
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  920);
          }
#line 920
          if (! model->rc) {
#line 920
            model->rc = rc;
          }
#line 920
          return (model->rc);
#line 920
          goto while_break___2;
        }
        while_break___2: /* CIL Label */ ;
        }
      }
#line 914
      i ++;
    }
    while_break___1: /* CIL Label */ ;
    }
    {
#line 922
    s0_switches[0] = "ER1E3";
#line 922
    s0_switches[1] = "EL1E_S0";
#line 922
    s0_switches[2] = "SR1E_N3";
#line 922
    s0_switches[3] = "NL1E_S0";
#line 922
    s0_switches[4] = "SS2E_N3";
#line 922
    s0_switches[5] = "NN2E_S0";
#line 922
    s0_switches[6] = "SS4E3";
#line 922
    s0_switches[7] = "NW4E_S0";
#line 922
    s0_switches[8] = "SW2E3";
#line 922
    s0_switches[9] = "NE2E_S0";
#line 922
    s0_switches[10] = "SW4E3";
#line 922
    s0_switches[11] = "WW4E_S0";
#line 922
    s0_switches[12] = "WL1E3";
#line 922
    s0_switches[13] = "WR1E_S0";
#line 922
    s0_switches[14] = "WW2E3";
#line 922
    s0_switches[15] = "NW2E_S0";
#line 922
    s0_switches[16] = "";
#line 931
    rc = add_switch_set(model, 1, x, "IOI_TTERM_", s0_switches, 0);
    }
#line 931
    if (rc) {
      {
#line 932
      while (1) {
        while_continue___3: /* CIL Label */ ;
        {
#line 932
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                932);
        }
#line 932
        if (! model->rc) {
#line 932
          model->rc = rc;
        }
#line 932
        return (model->rc);
#line 932
        goto while_break___3;
      }
      while_break___3: /* CIL Label */ ;
      }
    }
    {
#line 933
    dir[0] = "NN4B";
#line 933
    dir[1] = "SS4A";
#line 933
    dir[2] = "NN4A";
#line 933
    dir[3] = "SS4M";
#line 933
    dir[4] = "NN4M";
#line 933
    dir[5] = "SS4C";
#line 933
    dir[6] = "NN4C";
#line 933
    dir[7] = "SS4E";
#line 933
    dir[8] = "NN2B";
#line 933
    dir[9] = "SS2M";
#line 933
    dir[10] = "NN2M";
#line 933
    dir[11] = "SS2E";
#line 933
    dir[12] = "NE4B";
#line 933
    dir[13] = "SE4A";
#line 933
    dir[14] = "NE4A";
#line 933
    dir[15] = "SE4M";
#line 933
    dir[16] = "NE2B";
#line 933
    dir[17] = "SE2M";
#line 933
    dir[18] = "NW4B";
#line 933
    dir[19] = "SW4A";
#line 933
    dir[20] = "NW4A";
#line 933
    dir[21] = "SW4M";
#line 933
    dir[22] = "NW2B";
#line 933
    dir[23] = "SW2M";
#line 933
    dir[24] = "NL1B";
#line 933
    dir[25] = "SL1E";
#line 933
    dir[26] = "NR1B";
#line 933
    dir[27] = "SR1E";
#line 933
    dir[28] = "";
#line 941
    rc = add_switch_set(model, 1, x, "IOI_TTERM_", dir, 3);
    }
#line 941
    if (rc) {
      {
#line 942
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 942
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                942);
        }
#line 942
        if (! model->rc) {
#line 942
          model->rc = rc;
        }
#line 942
        return (model->rc);
#line 942
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
    }
    {
#line 945
    tmp___2 = is_atx(512, model, x);
    }
#line 945
    if (tmp___2) {
#line 946
      goto __Cont;
    }
#line 947
    i = 0;
    {
#line 947
    while (1) {
      while_continue___5: /* CIL Label */ ;
#line 947
      if (! (i < 4)) {
#line 947
        goto while_break___5;
      }
      {
#line 948
      tmp___3 = pf("IOI_BTERM_LOGICIN_N%i", logicin_pairs[i * 2]);
#line 948
      tmp___4 = pf("IOI_BTERM_LOGICIN%i", logicin_pairs[i * 2 + 1]);
#line 948
      rc = add_switch(model, model->y_height - 2, x, tmp___4, tmp___3, 0);
      }
#line 953
      if (rc) {
        {
#line 953
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 953
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  953);
          }
#line 953
          if (! model->rc) {
#line 953
            model->rc = rc;
          }
#line 953
          return (model->rc);
#line 953
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
      }
#line 947
      i ++;
    }
    while_break___5: /* CIL Label */ ;
    }
    {
#line 955
    n3_switches[0] = "EL1E0";
#line 955
    n3_switches[1] = "ER1E_N3";
#line 955
    n3_switches[2] = "NE2E0";
#line 955
    n3_switches[3] = "SW2E_N3";
#line 955
    n3_switches[4] = "NL1E_S0";
#line 955
    n3_switches[5] = "SR1E_N3";
#line 955
    n3_switches[6] = "NN2E_S0";
#line 955
    n3_switches[7] = "SS2E_N3";
#line 955
    n3_switches[8] = "NW2E0";
#line 955
    n3_switches[9] = "WW2E_N3";
#line 955
    n3_switches[10] = "NW4E0";
#line 955
    n3_switches[11] = "SS4E_N3";
#line 955
    n3_switches[12] = "WR1E0";
#line 955
    n3_switches[13] = "WL1E_N3";
#line 955
    n3_switches[14] = "WW4E0";
#line 955
    n3_switches[15] = "SW4E_N3";
#line 955
    n3_switches[16] = "";
#line 964
    rc = add_switch_set(model, model->y_height - 2, x, "IOI_BTERM_", n3_switches,
                        0);
    }
#line 964
    if (rc) {
      {
#line 965
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 965
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                965);
        }
#line 965
        if (! model->rc) {
#line 965
          model->rc = rc;
        }
#line 965
        return (model->rc);
#line 965
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
    }
    {
#line 966
    dir___0[0] = "SS4B";
#line 966
    dir___0[1] = "NN4A";
#line 966
    dir___0[2] = "SS4A";
#line 966
    dir___0[3] = "NN4M";
#line 966
    dir___0[4] = "SS4M";
#line 966
    dir___0[5] = "NN4C";
#line 966
    dir___0[6] = "SS4C";
#line 966
    dir___0[7] = "NN4E";
#line 966
    dir___0[8] = "SS2B";
#line 966
    dir___0[9] = "NN2M";
#line 966
    dir___0[10] = "SS2M";
#line 966
    dir___0[11] = "NN2E";
#line 966
    dir___0[12] = "SE4B";
#line 966
    dir___0[13] = "NE4A";
#line 966
    dir___0[14] = "SE4A";
#line 966
    dir___0[15] = "NE4M";
#line 966
    dir___0[16] = "SE2B";
#line 966
    dir___0[17] = "NE2M";
#line 966
    dir___0[18] = "SW4B";
#line 966
    dir___0[19] = "NW4A";
#line 966
    dir___0[20] = "SW4A";
#line 966
    dir___0[21] = "NW4M";
#line 966
    dir___0[22] = "SW2B";
#line 966
    dir___0[23] = "NW2M";
#line 966
    dir___0[24] = "NL1E";
#line 966
    dir___0[25] = "SL1B";
#line 966
    dir___0[26] = "SR1B";
#line 966
    dir___0[27] = "NR1E";
#line 966
    dir___0[28] = "";
#line 974
    rc = add_switch_set(model, model->y_height - 2, x, "IOI_BTERM_", dir___0, 3);
    }
#line 974
    if (rc) {
      {
#line 975
      while (1) {
        while_continue___8: /* CIL Label */ ;
        {
#line 975
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                975);
        }
#line 975
        if (! model->rc) {
#line 975
          model->rc = rc;
        }
#line 975
        return (model->rc);
#line 975
        goto while_break___8;
      }
      while_break___8: /* CIL Label */ ;
      }
    }
    __Cont: /* CIL Label */ 
#line 909
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 977
  return (model->rc);
}
}
#line 980 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_east_west_dirwire_term(struct fpga_model *model ) 
{ 
  int y ;
  int rc ;
  int tmp ;
  char const   *s___8[27] ;
  char const   *s___9[3] ;
  char const   *s___10[29] ;

  {
  {
#line 984
  while (1) {
    while_continue: /* CIL Label */ ;
#line 984
    if (model->rc) {
#line 984
      return (model->rc);
    }
#line 984
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 985
  y = 2;
  {
#line 985
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 985
    if (! (y < model->y_height - 2)) {
#line 985
      goto while_break___0;
    }
    {
#line 986
    tmp = is_aty(48, model, y);
    }
#line 986
    if (tmp) {
#line 987
      goto __Cont;
    }
    {
#line 989
    s___8[0] = "NE4C";
#line 989
    s___8[1] = "NW4M";
#line 989
    s___8[2] = "SW4C";
#line 989
    s___8[3] = "SE4E";
#line 989
    s___8[4] = "SW4M";
#line 989
    s___8[5] = "SE4C";
#line 989
    s___8[6] = "WW4A";
#line 989
    s___8[7] = "EE4M";
#line 989
    s___8[8] = "WW4B";
#line 989
    s___8[9] = "EE4A";
#line 989
    s___8[10] = "WW4C";
#line 989
    s___8[11] = "EE4E";
#line 989
    s___8[12] = "WW4M";
#line 989
    s___8[13] = "EE4C";
#line 989
    s___8[14] = "NW4C";
#line 989
    s___8[15] = "NE4E";
#line 989
    s___8[16] = "WW2B";
#line 989
    s___8[17] = "EE2M";
#line 989
    s___8[18] = "WW2M";
#line 989
    s___8[19] = "EE2E";
#line 989
    s___8[20] = "NW2M";
#line 989
    s___8[21] = "NE2E";
#line 989
    s___8[22] = "WL1B";
#line 989
    s___8[23] = "EL1E";
#line 989
    s___8[24] = "WR1B";
#line 989
    s___8[25] = "ER1E";
#line 989
    s___8[26] = "";
#line 995
    rc = add_switch_set(model, y, 1, "LTERM_", s___8, 3);
    }
#line 995
    if (rc) {
      {
#line 996
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 996
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                996);
        }
#line 996
        if (! model->rc) {
#line 996
          model->rc = rc;
        }
#line 996
        return (model->rc);
#line 996
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
    {
#line 997
    s___9[0] = "SW2M";
#line 997
    s___9[1] = "SE2E";
#line 997
    s___9[2] = "";
#line 998
    rc = add_switch_set(model, y, 1, "LTERM_", s___9, 2);
    }
#line 998
    if (rc) {
      {
#line 999
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 999
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                999);
        }
#line 999
        if (! model->rc) {
#line 999
          model->rc = rc;
        }
#line 999
        return (model->rc);
#line 999
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
    {
#line 1000
    rc = add_switch(model, y, 1, "LTERM_SW2M3", "LTERM_SE2M3", 0);
    }
#line 1002
    if (rc) {
      {
#line 1002
      while (1) {
        while_continue___3: /* CIL Label */ ;
        {
#line 1002
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1002);
        }
#line 1002
        if (! model->rc) {
#line 1002
          model->rc = rc;
        }
#line 1002
        return (model->rc);
#line 1002
        goto while_break___3;
      }
      while_break___3: /* CIL Label */ ;
      }
    }
    {
#line 1005
    s___10[0] = "EE4A";
#line 1005
    s___10[1] = "WW4M";
#line 1005
    s___10[2] = "EE4B";
#line 1005
    s___10[3] = "WW4A";
#line 1005
    s___10[4] = "EE4C";
#line 1005
    s___10[5] = "WW4E";
#line 1005
    s___10[6] = "EE4M";
#line 1005
    s___10[7] = "WW4C";
#line 1005
    s___10[8] = "SE4C";
#line 1005
    s___10[9] = "SW4E";
#line 1005
    s___10[10] = "SE4M";
#line 1005
    s___10[11] = "SW4C";
#line 1005
    s___10[12] = "NE4C";
#line 1005
    s___10[13] = "NW4E";
#line 1005
    s___10[14] = "NE4M";
#line 1005
    s___10[15] = "NW4C";
#line 1005
    s___10[16] = "NE2M";
#line 1005
    s___10[17] = "NW2E";
#line 1005
    s___10[18] = "EE2B";
#line 1005
    s___10[19] = "WW2M";
#line 1005
    s___10[20] = "EE2M";
#line 1005
    s___10[21] = "WW2E";
#line 1005
    s___10[22] = "SE2M";
#line 1005
    s___10[23] = "SW2E";
#line 1005
    s___10[24] = "EL1B";
#line 1005
    s___10[25] = "WL1E";
#line 1005
    s___10[26] = "ER1B";
#line 1005
    s___10[27] = "WR1E";
#line 1005
    s___10[28] = "";
#line 1011
    rc = add_switch_set(model, y, model->x_width - 2, "RTERM_", s___10, 3);
    }
#line 1011
    if (rc) {
      {
#line 1012
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 1012
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1012);
        }
#line 1012
        if (! model->rc) {
#line 1012
          model->rc = rc;
        }
#line 1012
        return (model->rc);
#line 1012
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
    }
    __Cont: /* CIL Label */ 
#line 985
    y ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1014
  return (model->rc);
}
}
#line 1017 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_ce_clk(struct fpga_model *model ) 
{ 
  int x ;
  int y ;
  int i ;
  int rc ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  char const   *tmp___9 ;
  char const   *tmp___10 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;
  char const   *tmp___13 ;
  char const   *tmp___14 ;
  int tmp___15 ;
  char const   *tmp___16 ;
  char const   *tmp___17 ;
  char const   *tmp___18 ;
  char const   *tmp___19 ;
  char const   *tmp___20 ;
  char const   *tmp___21 ;
  char const   *tmp___22 ;
  char const   *tmp___23 ;
  char const   *tmp___24 ;
  char const   *tmp___25 ;
  char const   *tmp___26 ;
  char const   *tmp___27 ;
  char const   *tmp___28 ;
  char const   *tmp___29 ;
  char const   *tmp___30 ;
  char const   *tmp___31 ;
  int tmp___32 ;
  int tmp___33 ;

  {
  {
#line 1021
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1021
    if (model->rc) {
#line 1021
      return (model->rc);
    }
#line 1021
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1027
  y = 2;
  {
#line 1027
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1027
    if (! (y < model->y_height - 2)) {
#line 1027
      goto while_break___0;
    }
    {
#line 1028
    tmp___15 = is_aty(32, model, y);
    }
#line 1028
    if (tmp___15) {
#line 1030
      i = 0;
      {
#line 1030
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 1030
        if (! (i <= 3)) {
#line 1030
          goto while_break___1;
        }
        {
#line 1031
        tmp = pf("HCLK_IOI_LTERM_IOCE%i_E", i);
#line 1031
        tmp___0 = pf("HCLK_IOI_LTERM_IOCE%i", i);
#line 1031
        rc = add_switch(model, y, 1, tmp___0, tmp, 0);
        }
#line 1035
        if (rc) {
          {
#line 1035
          while (1) {
            while_continue___2: /* CIL Label */ ;
            {
#line 1035
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1035);
            }
#line 1035
            if (! model->rc) {
#line 1035
              model->rc = rc;
            }
#line 1035
            return (model->rc);
#line 1035
            goto while_break___2;
          }
          while_break___2: /* CIL Label */ ;
          }
        }
        {
#line 1036
        tmp___1 = pf("HCLK_IOI_LTERM_IOCLK%i_E", i);
#line 1036
        tmp___2 = pf("HCLK_IOI_LTERM_IOCLK%i", i);
#line 1036
        rc = add_switch(model, y, 1, tmp___2, tmp___1, 0);
        }
#line 1040
        if (rc) {
          {
#line 1040
          while (1) {
            while_continue___3: /* CIL Label */ ;
            {
#line 1040
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1040);
            }
#line 1040
            if (! model->rc) {
#line 1040
              model->rc = rc;
            }
#line 1040
            return (model->rc);
#line 1040
            goto while_break___3;
          }
          while_break___3: /* CIL Label */ ;
          }
        }
#line 1030
        i ++;
      }
      while_break___1: /* CIL Label */ ;
      }
#line 1042
      i = 0;
      {
#line 1042
      while (1) {
        while_continue___4: /* CIL Label */ ;
#line 1042
        if (! (i <= 1)) {
#line 1042
          goto while_break___4;
        }
        {
#line 1043
        tmp___3 = pf("HCLK_IOI_LTERM_PLLCE%i_E", i);
#line 1043
        tmp___4 = pf("HCLK_IOI_LTERM_PLLCE%i", i);
#line 1043
        rc = add_switch(model, y, 1, tmp___4, tmp___3, 0);
        }
#line 1047
        if (rc) {
          {
#line 1047
          while (1) {
            while_continue___5: /* CIL Label */ ;
            {
#line 1047
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1047);
            }
#line 1047
            if (! model->rc) {
#line 1047
              model->rc = rc;
            }
#line 1047
            return (model->rc);
#line 1047
            goto while_break___5;
          }
          while_break___5: /* CIL Label */ ;
          }
        }
        {
#line 1048
        tmp___5 = pf("HCLK_IOI_LTERM_PLLCLK%i_E", i);
#line 1048
        tmp___6 = pf("HCLK_IOI_LTERM_PLLCLK%i", i);
#line 1048
        rc = add_switch(model, y, 1, tmp___6, tmp___5, 0);
        }
#line 1052
        if (rc) {
          {
#line 1052
          while (1) {
            while_continue___6: /* CIL Label */ ;
            {
#line 1052
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1052);
            }
#line 1052
            if (! model->rc) {
#line 1052
              model->rc = rc;
            }
#line 1052
            return (model->rc);
#line 1052
            goto while_break___6;
          }
          while_break___6: /* CIL Label */ ;
          }
        }
#line 1042
        i ++;
      }
      while_break___4: /* CIL Label */ ;
      }
#line 1055
      i = 0;
      {
#line 1055
      while (1) {
        while_continue___7: /* CIL Label */ ;
#line 1055
        if (! (i <= 3)) {
#line 1055
          goto while_break___7;
        }
        {
#line 1056
        tmp___7 = pf("HCLK_IOI_RTERM_IOCE%i_W", 3 - i);
#line 1056
        tmp___8 = pf("HCLK_IOI_RTERM_IOCE%i", i);
#line 1056
        rc = add_switch(model, y, model->x_width - 2, tmp___8, tmp___7, 0);
        }
#line 1060
        if (rc) {
          {
#line 1060
          while (1) {
            while_continue___8: /* CIL Label */ ;
            {
#line 1060
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1060);
            }
#line 1060
            if (! model->rc) {
#line 1060
              model->rc = rc;
            }
#line 1060
            return (model->rc);
#line 1060
            goto while_break___8;
          }
          while_break___8: /* CIL Label */ ;
          }
        }
        {
#line 1061
        tmp___9 = pf("HCLK_IOI_RTERM_IOCLK%i_W", 3 - i);
#line 1061
        tmp___10 = pf("HCLK_IOI_RTERM_IOCLK%i", i);
#line 1061
        rc = add_switch(model, y, model->x_width - 2, tmp___10, tmp___9, 0);
        }
#line 1065
        if (rc) {
          {
#line 1065
          while (1) {
            while_continue___9: /* CIL Label */ ;
            {
#line 1065
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1065);
            }
#line 1065
            if (! model->rc) {
#line 1065
              model->rc = rc;
            }
#line 1065
            return (model->rc);
#line 1065
            goto while_break___9;
          }
          while_break___9: /* CIL Label */ ;
          }
        }
#line 1055
        i ++;
      }
      while_break___7: /* CIL Label */ ;
      }
#line 1067
      i = 0;
      {
#line 1067
      while (1) {
        while_continue___10: /* CIL Label */ ;
#line 1067
        if (! (i <= 1)) {
#line 1067
          goto while_break___10;
        }
        {
#line 1068
        tmp___11 = pf("HCLK_IOI_RTERM_PLLCEOUT%i_W", i);
#line 1068
        tmp___12 = pf("HCLK_IOI_RTERM_PLLCEOUT%i", i);
#line 1068
        rc = add_switch(model, y, model->x_width - 2, tmp___12, tmp___11, 0);
        }
#line 1072
        if (rc) {
          {
#line 1072
          while (1) {
            while_continue___11: /* CIL Label */ ;
            {
#line 1072
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1072);
            }
#line 1072
            if (! model->rc) {
#line 1072
              model->rc = rc;
            }
#line 1072
            return (model->rc);
#line 1072
            goto while_break___11;
          }
          while_break___11: /* CIL Label */ ;
          }
        }
        {
#line 1073
        tmp___13 = pf("HCLK_IOI_RTERM_PLLCLKOUT%i_W", i);
#line 1073
        tmp___14 = pf("HCLK_IOI_RTERM_PLLCLKOUT%i", i);
#line 1073
        rc = add_switch(model, y, model->x_width - 2, tmp___14, tmp___13, 0);
        }
#line 1077
        if (rc) {
          {
#line 1077
          while (1) {
            while_continue___12: /* CIL Label */ ;
            {
#line 1077
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1077);
            }
#line 1077
            if (! model->rc) {
#line 1077
              model->rc = rc;
            }
#line 1077
            return (model->rc);
#line 1077
            goto while_break___12;
          }
          while_break___12: /* CIL Label */ ;
          }
        }
#line 1067
        i ++;
      }
      while_break___10: /* CIL Label */ ;
      }
    }
#line 1027
    y ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1081
  x = 5;
  {
#line 1081
  while (1) {
    while_continue___13: /* CIL Label */ ;
#line 1081
    if (! (x < model->x_width - 5)) {
#line 1081
      goto while_break___13;
    }
    {
#line 1082
    tmp___32 = is_atx(65920, model, x);
    }
#line 1082
    if (tmp___32) {
      {
#line 1082
      tmp___33 = is_atx(16, model, x - 1);
      }
#line 1082
      if (! tmp___33) {
#line 1085
        i = 0;
        {
#line 1085
        while (1) {
          while_continue___14: /* CIL Label */ ;
#line 1085
          if (! (i <= 3)) {
#line 1085
            goto while_break___14;
          }
          {
#line 1086
          tmp___16 = pf("TTERM_CLB_IOCE%i_S", i);
#line 1086
          tmp___17 = pf("TTERM_CLB_IOCE%i", i);
#line 1086
          rc = add_switch(model, 1, x, tmp___17, tmp___16, 0);
          }
#line 1090
          if (rc) {
            {
#line 1090
            while (1) {
              while_continue___15: /* CIL Label */ ;
              {
#line 1090
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1090);
              }
#line 1090
              if (! model->rc) {
#line 1090
                model->rc = rc;
              }
#line 1090
              return (model->rc);
#line 1090
              goto while_break___15;
            }
            while_break___15: /* CIL Label */ ;
            }
          }
          {
#line 1091
          tmp___18 = pf("TTERM_CLB_IOCLK%i_S", i);
#line 1091
          tmp___19 = pf("TTERM_CLB_IOCLK%i", i);
#line 1091
          rc = add_switch(model, 1, x, tmp___19, tmp___18, 0);
          }
#line 1095
          if (rc) {
            {
#line 1095
            while (1) {
              while_continue___16: /* CIL Label */ ;
              {
#line 1095
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1095);
              }
#line 1095
              if (! model->rc) {
#line 1095
                model->rc = rc;
              }
#line 1095
              return (model->rc);
#line 1095
              goto while_break___16;
            }
            while_break___16: /* CIL Label */ ;
            }
          }
#line 1085
          i ++;
        }
        while_break___14: /* CIL Label */ ;
        }
#line 1097
        i = 0;
        {
#line 1097
        while (1) {
          while_continue___17: /* CIL Label */ ;
#line 1097
          if (! (i <= 1)) {
#line 1097
            goto while_break___17;
          }
          {
#line 1098
          tmp___20 = pf("TTERM_CLB_PLLCE%i_S", i);
#line 1098
          tmp___21 = pf("TTERM_CLB_PLLCE%i", i);
#line 1098
          rc = add_switch(model, 1, x, tmp___21, tmp___20, 0);
          }
#line 1102
          if (rc) {
            {
#line 1102
            while (1) {
              while_continue___18: /* CIL Label */ ;
              {
#line 1102
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1102);
              }
#line 1102
              if (! model->rc) {
#line 1102
                model->rc = rc;
              }
#line 1102
              return (model->rc);
#line 1102
              goto while_break___18;
            }
            while_break___18: /* CIL Label */ ;
            }
          }
          {
#line 1103
          tmp___22 = pf("TTERM_CLB_PLLCLK%i_S", i);
#line 1103
          tmp___23 = pf("TTERM_CLB_PLLCLK%i", i);
#line 1103
          rc = add_switch(model, 1, x, tmp___23, tmp___22, 0);
          }
#line 1107
          if (rc) {
            {
#line 1107
            while (1) {
              while_continue___19: /* CIL Label */ ;
              {
#line 1107
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1107);
              }
#line 1107
              if (! model->rc) {
#line 1107
                model->rc = rc;
              }
#line 1107
              return (model->rc);
#line 1107
              goto while_break___19;
            }
            while_break___19: /* CIL Label */ ;
            }
          }
#line 1097
          i ++;
        }
        while_break___17: /* CIL Label */ ;
        }
        {
#line 1109
        rc = add_switch(model, 1, x, "TTERM_CLB_PCICE", "TTERM_CLB_PCICE_S", 0);
        }
#line 1115
        if (rc) {
          {
#line 1115
          while (1) {
            while_continue___20: /* CIL Label */ ;
            {
#line 1115
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1115);
            }
#line 1115
            if (! model->rc) {
#line 1115
              model->rc = rc;
            }
#line 1115
            return (model->rc);
#line 1115
            goto while_break___20;
          }
          while_break___20: /* CIL Label */ ;
          }
        }
#line 1116
        i = 0;
        {
#line 1116
        while (1) {
          while_continue___21: /* CIL Label */ ;
#line 1116
          if (! (i <= 3)) {
#line 1116
            goto while_break___21;
          }
          {
#line 1117
          tmp___24 = pf("BTERM_CLB_CEOUT%i_N", i);
#line 1117
          tmp___25 = pf("BTERM_CLB_CEOUT%i", i);
#line 1117
          rc = add_switch(model, model->y_height - 2, x, tmp___25, tmp___24, 0);
          }
#line 1121
          if (rc) {
            {
#line 1121
            while (1) {
              while_continue___22: /* CIL Label */ ;
              {
#line 1121
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1121);
              }
#line 1121
              if (! model->rc) {
#line 1121
                model->rc = rc;
              }
#line 1121
              return (model->rc);
#line 1121
              goto while_break___22;
            }
            while_break___22: /* CIL Label */ ;
            }
          }
          {
#line 1122
          tmp___26 = pf("BTERM_CLB_CLKOUT%i_N", i);
#line 1122
          tmp___27 = pf("BTERM_CLB_CLKOUT%i", i);
#line 1122
          rc = add_switch(model, model->y_height - 2, x, tmp___27, tmp___26, 0);
          }
#line 1126
          if (rc) {
            {
#line 1126
            while (1) {
              while_continue___23: /* CIL Label */ ;
              {
#line 1126
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1126);
              }
#line 1126
              if (! model->rc) {
#line 1126
                model->rc = rc;
              }
#line 1126
              return (model->rc);
#line 1126
              goto while_break___23;
            }
            while_break___23: /* CIL Label */ ;
            }
          }
#line 1116
          i ++;
        }
        while_break___21: /* CIL Label */ ;
        }
#line 1128
        i = 0;
        {
#line 1128
        while (1) {
          while_continue___24: /* CIL Label */ ;
#line 1128
          if (! (i <= 1)) {
#line 1128
            goto while_break___24;
          }
          {
#line 1129
          tmp___28 = pf("BTERM_CLB_PLLCEOUT%i_N", i);
#line 1129
          tmp___29 = pf("BTERM_CLB_PLLCEOUT%i", i);
#line 1129
          rc = add_switch(model, model->y_height - 2, x, tmp___29, tmp___28, 0);
          }
#line 1133
          if (rc) {
            {
#line 1133
            while (1) {
              while_continue___25: /* CIL Label */ ;
              {
#line 1133
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1133);
              }
#line 1133
              if (! model->rc) {
#line 1133
                model->rc = rc;
              }
#line 1133
              return (model->rc);
#line 1133
              goto while_break___25;
            }
            while_break___25: /* CIL Label */ ;
            }
          }
          {
#line 1134
          tmp___30 = pf("BTERM_CLB_PLLCLKOUT%i_N", i);
#line 1134
          tmp___31 = pf("BTERM_CLB_PLLCLKOUT%i", i);
#line 1134
          rc = add_switch(model, model->y_height - 2, x, tmp___31, tmp___30, 0);
          }
#line 1138
          if (rc) {
            {
#line 1138
            while (1) {
              while_continue___26: /* CIL Label */ ;
              {
#line 1138
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1138);
              }
#line 1138
              if (! model->rc) {
#line 1138
                model->rc = rc;
              }
#line 1138
              return (model->rc);
#line 1138
              goto while_break___26;
            }
            while_break___26: /* CIL Label */ ;
            }
          }
#line 1128
          i ++;
        }
        while_break___24: /* CIL Label */ ;
        }
        {
#line 1140
        rc = add_switch(model, model->y_height - 2, x, "BTERM_CLB_PCICE", "BTERM_CLB_PCICE_N",
                        0);
        }
#line 1144
        if (rc) {
          {
#line 1144
          while (1) {
            while_continue___27: /* CIL Label */ ;
            {
#line 1144
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1144);
            }
#line 1144
            if (! model->rc) {
#line 1144
              model->rc = rc;
            }
#line 1144
            return (model->rc);
#line 1144
            goto while_break___27;
          }
          while_break___27: /* CIL Label */ ;
          }
        }
      }
    }
#line 1081
    x ++;
  }
  while_break___13: /* CIL Label */ ;
  }
#line 1147
  return (model->rc);
}
}
#line 1150 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_io_tile(struct fpga_model *model , int y , int x ) 
{ 
  char const   *prefix___0 ;
  int i ;
  int num_devs ;
  int rc ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  char const   *tmp___9 ;
  char const   *tmp___10 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;
  char const   *tmp___13 ;
  char const   *tmp___14 ;

  {
  {
#line 1155
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1155
    if (model->rc) {
#line 1155
      return (model->rc);
    }
#line 1155
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1156
  if (! y) {
    {
#line 1157
    prefix___0 = "TIOB";
#line 1158
    tmp = pf("%s_DIFFO_IN3", prefix___0);
#line 1158
    tmp___0 = pf("%s_DIFFO_OUT2", prefix___0);
#line 1158
    rc = add_switch(model, y, x, tmp___0, tmp, 0);
    }
#line 1161
    if (rc) {
      {
#line 1161
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 1161
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1161);
        }
#line 1161
        if (! model->rc) {
#line 1161
          model->rc = rc;
        }
#line 1161
        return (model->rc);
#line 1161
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
#line 1162
    num_devs = 2;
  } else
#line 1163
  if (y == model->y_height - 1) {
    {
#line 1164
    prefix___0 = "BIOB";
#line 1165
    tmp___1 = pf("%s_DIFFO_IN2", prefix___0);
#line 1165
    tmp___2 = pf("%s_DIFFO_OUT3", prefix___0);
#line 1165
    rc = add_switch(model, y, x, tmp___2, tmp___1, 0);
    }
#line 1168
    if (rc) {
      {
#line 1168
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 1168
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1168);
        }
#line 1168
        if (! model->rc) {
#line 1168
          model->rc = rc;
        }
#line 1168
        return (model->rc);
#line 1168
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 1169
    num_devs = 2;
  } else
#line 1170
  if (! x) {
#line 1171
    prefix___0 = "LIOB";
#line 1172
    num_devs = 1;
  } else
#line 1173
  if (x == model->x_width - 1) {
#line 1174
    prefix___0 = "RIOB";
#line 1175
    num_devs = 1;
  } else {
    {
#line 1177
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
            1177);
#line 1177
    exit(1);
    }
  }
#line 1179
  i = 0;
  {
#line 1179
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 1179
    if (! (i < num_devs * 2)) {
#line 1179
      goto while_break___2;
    }
    {
#line 1180
    tmp___3 = pf("%s_IBUF%i", prefix___0, i);
#line 1180
    tmp___4 = pf("%s_IBUF%i_PINW", prefix___0, i);
#line 1180
    rc = add_switch(model, y, x, tmp___4, tmp___3, 0);
    }
#line 1183
    if (rc) {
      {
#line 1183
      while (1) {
        while_continue___3: /* CIL Label */ ;
        {
#line 1183
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1183);
        }
#line 1183
        if (! model->rc) {
#line 1183
          model->rc = rc;
        }
#line 1183
        return (model->rc);
#line 1183
        goto while_break___3;
      }
      while_break___3: /* CIL Label */ ;
      }
    }
    {
#line 1184
    tmp___5 = pf("%s_O%i_PINW", prefix___0, i);
#line 1184
    tmp___6 = pf("%s_O%i", prefix___0, i);
#line 1184
    rc = add_switch(model, y, x, tmp___6, tmp___5, 0);
    }
#line 1187
    if (rc) {
      {
#line 1187
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 1187
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1187);
        }
#line 1187
        if (! model->rc) {
#line 1187
          model->rc = rc;
        }
#line 1187
        return (model->rc);
#line 1187
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
    }
    {
#line 1188
    tmp___7 = pf("%s_T%i_PINW", prefix___0, i);
#line 1188
    tmp___8 = pf("%s_T%i", prefix___0, i);
#line 1188
    rc = add_switch(model, y, x, tmp___8, tmp___7, 0);
    }
#line 1191
    if (rc) {
      {
#line 1191
      while (1) {
        while_continue___5: /* CIL Label */ ;
        {
#line 1191
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1191);
        }
#line 1191
        if (! model->rc) {
#line 1191
          model->rc = rc;
        }
#line 1191
        return (model->rc);
#line 1191
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
    }
#line 1179
    i ++;
  }
  while_break___2: /* CIL Label */ ;
  }
  {
#line 1193
  tmp___9 = pf("%s_DIFFO_IN1", prefix___0);
#line 1193
  tmp___10 = pf("%s_DIFFO_OUT0", prefix___0);
#line 1193
  rc = add_switch(model, y, x, tmp___10, tmp___9, 0);
  }
#line 1196
  if (rc) {
    {
#line 1196
    while (1) {
      while_continue___6: /* CIL Label */ ;
      {
#line 1196
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              1196);
      }
#line 1196
      if (! model->rc) {
#line 1196
        model->rc = rc;
      }
#line 1196
      return (model->rc);
#line 1196
      goto while_break___6;
    }
    while_break___6: /* CIL Label */ ;
    }
  }
#line 1197
  i = 0;
  {
#line 1197
  while (1) {
    while_continue___7: /* CIL Label */ ;
#line 1197
    if (! (i <= 1)) {
#line 1197
      goto while_break___7;
    }
    {
#line 1198
    tmp___11 = pf("%s_DIFFI_IN%i", prefix___0, 1 - i);
#line 1198
    tmp___12 = pf("%s_PADOUT%i", prefix___0, i);
#line 1198
    rc = add_switch(model, y, x, tmp___12, tmp___11, 0);
    }
#line 1202
    if (rc) {
      {
#line 1202
      while (1) {
        while_continue___8: /* CIL Label */ ;
        {
#line 1202
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1202);
        }
#line 1202
        if (! model->rc) {
#line 1202
          model->rc = rc;
        }
#line 1202
        return (model->rc);
#line 1202
        goto while_break___8;
      }
      while_break___8: /* CIL Label */ ;
      }
    }
#line 1197
    i ++;
  }
  while_break___7: /* CIL Label */ ;
  }
#line 1204
  if (num_devs > 1) {
#line 1205
    i = 0;
    {
#line 1205
    while (1) {
      while_continue___9: /* CIL Label */ ;
#line 1205
      if (! (i <= 1)) {
#line 1205
        goto while_break___9;
      }
      {
#line 1206
      tmp___13 = pf("%s_DIFFI_IN%i", prefix___0, 3 - i);
#line 1206
      tmp___14 = pf("%s_PADOUT%i", prefix___0, i + 2);
#line 1206
      rc = add_switch(model, y, x, tmp___14, tmp___13, 0);
      }
#line 1210
      if (rc) {
        {
#line 1210
        while (1) {
          while_continue___10: /* CIL Label */ ;
          {
#line 1210
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1210);
          }
#line 1210
          if (! model->rc) {
#line 1210
            model->rc = rc;
          }
#line 1210
          return (model->rc);
#line 1210
          goto while_break___10;
        }
        while_break___10: /* CIL Label */ ;
        }
      }
#line 1205
      i ++;
    }
    while_break___9: /* CIL Label */ ;
    }
  }
#line 1213
  return (model->rc);
}
}
#line 1216 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_io(struct fpga_model *model ) 
{ 
  int x ;
  int y ;
  int rc ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;

  {
  {
#line 1220
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1220
    if (model->rc) {
#line 1220
      return (model->rc);
    }
#line 1220
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1221
  x = 0;
  {
#line 1221
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1221
    if (! (x < model->x_width)) {
#line 1221
      goto while_break___0;
    }
    {
#line 1222
    tmp = has_device(model, 0, x, 4);
    }
#line 1222
    if (tmp) {
      {
#line 1223
      rc = init_io_tile(model, 0, x);
      }
#line 1224
      if (rc) {
        {
#line 1224
        while (1) {
          while_continue___1: /* CIL Label */ ;
          {
#line 1224
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1224);
          }
#line 1224
          if (! model->rc) {
#line 1224
            model->rc = rc;
          }
#line 1224
          return (model->rc);
#line 1224
          goto while_break___1;
        }
        while_break___1: /* CIL Label */ ;
        }
      }
    }
    {
#line 1226
    tmp___0 = has_device(model, model->y_height - 1, x, 4);
    }
#line 1226
    if (tmp___0) {
      {
#line 1228
      rc = init_io_tile(model, model->y_height - 1, x);
      }
#line 1230
      if (rc) {
        {
#line 1230
        while (1) {
          while_continue___2: /* CIL Label */ ;
          {
#line 1230
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1230);
          }
#line 1230
          if (! model->rc) {
#line 1230
            model->rc = rc;
          }
#line 1230
          return (model->rc);
#line 1230
          goto while_break___2;
        }
        while_break___2: /* CIL Label */ ;
        }
      }
    }
#line 1221
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1233
  y = 0;
  {
#line 1233
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 1233
    if (! (y < model->y_height)) {
#line 1233
      goto while_break___3;
    }
    {
#line 1234
    tmp___1 = has_device(model, y, 0, 4);
    }
#line 1234
    if (tmp___1) {
      {
#line 1235
      rc = init_io_tile(model, y, 0);
      }
#line 1236
      if (rc) {
        {
#line 1236
        while (1) {
          while_continue___4: /* CIL Label */ ;
          {
#line 1236
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1236);
          }
#line 1236
          if (! model->rc) {
#line 1236
            model->rc = rc;
          }
#line 1236
          return (model->rc);
#line 1236
          goto while_break___4;
        }
        while_break___4: /* CIL Label */ ;
        }
      }
    }
    {
#line 1238
    tmp___2 = has_device(model, y, model->x_width - 1, 4);
    }
#line 1238
    if (tmp___2) {
      {
#line 1240
      rc = init_io_tile(model, y, model->x_width - 1);
      }
#line 1242
      if (rc) {
        {
#line 1242
        while (1) {
          while_continue___5: /* CIL Label */ ;
          {
#line 1242
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1242);
          }
#line 1242
          if (! model->rc) {
#line 1242
            model->rc = rc;
          }
#line 1242
          return (model->rc);
#line 1242
          goto while_break___5;
        }
        while_break___5: /* CIL Label */ ;
        }
      }
    }
#line 1233
    y ++;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 1245
  return (model->rc);
}
}
#line 1248 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
char const   *wire_base(enum wire_type w ) 
{ 


  {
  {
#line 1251
  if ((unsigned int )w == 1U) {
#line 1251
    goto case_1;
  }
#line 1252
  if ((unsigned int )w == 2U) {
#line 1252
    goto case_2;
  }
#line 1253
  if ((unsigned int )w == 3U) {
#line 1253
    goto case_3;
  }
#line 1254
  if ((unsigned int )w == 4U) {
#line 1254
    goto case_4;
  }
#line 1255
  if ((unsigned int )w == 5U) {
#line 1255
    goto case_5;
  }
#line 1256
  if ((unsigned int )w == 6U) {
#line 1256
    goto case_6;
  }
#line 1257
  if ((unsigned int )w == 7U) {
#line 1257
    goto case_7;
  }
#line 1258
  if ((unsigned int )w == 8U) {
#line 1258
    goto case_8;
  }
#line 1260
  if ((unsigned int )w == 9U) {
#line 1260
    goto case_9;
  }
#line 1261
  if ((unsigned int )w == 10U) {
#line 1261
    goto case_10;
  }
#line 1262
  if ((unsigned int )w == 11U) {
#line 1262
    goto case_11;
  }
#line 1263
  if ((unsigned int )w == 12U) {
#line 1263
    goto case_12;
  }
#line 1264
  if ((unsigned int )w == 13U) {
#line 1264
    goto case_13;
  }
#line 1265
  if ((unsigned int )w == 14U) {
#line 1265
    goto case_14;
  }
#line 1266
  if ((unsigned int )w == 15U) {
#line 1266
    goto case_15;
  }
#line 1267
  if ((unsigned int )w == 16U) {
#line 1267
    goto case_16;
  }
#line 1269
  if ((unsigned int )w == 17U) {
#line 1269
    goto case_17;
  }
#line 1270
  if ((unsigned int )w == 18U) {
#line 1270
    goto case_18;
  }
#line 1271
  if ((unsigned int )w == 19U) {
#line 1271
    goto case_19;
  }
#line 1272
  if ((unsigned int )w == 20U) {
#line 1272
    goto case_20;
  }
#line 1273
  if ((unsigned int )w == 21U) {
#line 1273
    goto case_21;
  }
#line 1274
  if ((unsigned int )w == 22U) {
#line 1274
    goto case_22;
  }
#line 1275
  if ((unsigned int )w == 23U) {
#line 1275
    goto case_23;
  }
#line 1276
  if ((unsigned int )w == 24U) {
#line 1276
    goto case_24;
  }
#line 1250
  goto switch_break;
  case_1: /* CIL Label */ 
#line 1251
  return ("NL1");
  case_2: /* CIL Label */ 
#line 1252
  return ("NR1");
  case_3: /* CIL Label */ 
#line 1253
  return ("EL1");
  case_4: /* CIL Label */ 
#line 1254
  return ("ER1");
  case_5: /* CIL Label */ 
#line 1255
  return ("SL1");
  case_6: /* CIL Label */ 
#line 1256
  return ("SR1");
  case_7: /* CIL Label */ 
#line 1257
  return ("WL1");
  case_8: /* CIL Label */ 
#line 1258
  return ("WR1");
  case_9: /* CIL Label */ 
#line 1260
  return ("NN2");
  case_10: /* CIL Label */ 
#line 1261
  return ("NE2");
  case_11: /* CIL Label */ 
#line 1262
  return ("EE2");
  case_12: /* CIL Label */ 
#line 1263
  return ("SE2");
  case_13: /* CIL Label */ 
#line 1264
  return ("SS2");
  case_14: /* CIL Label */ 
#line 1265
  return ("SW2");
  case_15: /* CIL Label */ 
#line 1266
  return ("WW2");
  case_16: /* CIL Label */ 
#line 1267
  return ("NW2");
  case_17: /* CIL Label */ 
#line 1269
  return ("NN4");
  case_18: /* CIL Label */ 
#line 1270
  return ("NE4");
  case_19: /* CIL Label */ 
#line 1271
  return ("EE4");
  case_20: /* CIL Label */ 
#line 1272
  return ("SE4");
  case_21: /* CIL Label */ 
#line 1273
  return ("SS4");
  case_22: /* CIL Label */ 
#line 1274
  return ("SW4");
  case_23: /* CIL Label */ 
#line 1275
  return ("WW4");
  case_24: /* CIL Label */ 
#line 1276
  return ("NW4");
  switch_break: /* CIL Label */ ;
  }
  {
#line 1278
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
          1278);
  }
#line 1279
  return ("");
}
}
#line 1282 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
enum wire_type base2wire(char const   *str___1 ) 
{ 
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;
  int tmp___17 ;
  int tmp___18 ;
  int tmp___19 ;
  int tmp___20 ;
  int tmp___21 ;
  int tmp___22 ;

  {
  {
#line 1284
  tmp = strncmp(str___1, "NL1", (size_t )3);
  }
#line 1284
  if (! tmp) {
#line 1284
    return ((enum wire_type )1);
  }
  {
#line 1285
  tmp___0 = strncmp(str___1, "NR1", (size_t )3);
  }
#line 1285
  if (! tmp___0) {
#line 1285
    return ((enum wire_type )2);
  }
  {
#line 1286
  tmp___1 = strncmp(str___1, "EL1", (size_t )3);
  }
#line 1286
  if (! tmp___1) {
#line 1286
    return ((enum wire_type )3);
  }
  {
#line 1287
  tmp___2 = strncmp(str___1, "ER1", (size_t )3);
  }
#line 1287
  if (! tmp___2) {
#line 1287
    return ((enum wire_type )4);
  }
  {
#line 1288
  tmp___3 = strncmp(str___1, "SL1", (size_t )3);
  }
#line 1288
  if (! tmp___3) {
#line 1288
    return ((enum wire_type )5);
  }
  {
#line 1289
  tmp___4 = strncmp(str___1, "SR1", (size_t )3);
  }
#line 1289
  if (! tmp___4) {
#line 1289
    return ((enum wire_type )6);
  }
  {
#line 1290
  tmp___5 = strncmp(str___1, "WL1", (size_t )3);
  }
#line 1290
  if (! tmp___5) {
#line 1290
    return ((enum wire_type )7);
  }
  {
#line 1291
  tmp___6 = strncmp(str___1, "WR1", (size_t )3);
  }
#line 1291
  if (! tmp___6) {
#line 1291
    return ((enum wire_type )8);
  }
  {
#line 1293
  tmp___7 = strncmp(str___1, "NN2", (size_t )3);
  }
#line 1293
  if (! tmp___7) {
#line 1293
    return ((enum wire_type )9);
  }
  {
#line 1294
  tmp___8 = strncmp(str___1, "NE2", (size_t )3);
  }
#line 1294
  if (! tmp___8) {
#line 1294
    return ((enum wire_type )10);
  }
  {
#line 1295
  tmp___9 = strncmp(str___1, "EE2", (size_t )3);
  }
#line 1295
  if (! tmp___9) {
#line 1295
    return ((enum wire_type )11);
  }
  {
#line 1296
  tmp___10 = strncmp(str___1, "SE2", (size_t )3);
  }
#line 1296
  if (! tmp___10) {
#line 1296
    return ((enum wire_type )12);
  }
  {
#line 1297
  tmp___11 = strncmp(str___1, "SS2", (size_t )3);
  }
#line 1297
  if (! tmp___11) {
#line 1297
    return ((enum wire_type )13);
  }
  {
#line 1298
  tmp___12 = strncmp(str___1, "SW2", (size_t )3);
  }
#line 1298
  if (! tmp___12) {
#line 1298
    return ((enum wire_type )14);
  }
  {
#line 1299
  tmp___13 = strncmp(str___1, "WW2", (size_t )3);
  }
#line 1299
  if (! tmp___13) {
#line 1299
    return ((enum wire_type )15);
  }
  {
#line 1300
  tmp___14 = strncmp(str___1, "NW2", (size_t )3);
  }
#line 1300
  if (! tmp___14) {
#line 1300
    return ((enum wire_type )16);
  }
  {
#line 1302
  tmp___15 = strncmp(str___1, "NN4", (size_t )3);
  }
#line 1302
  if (! tmp___15) {
#line 1302
    return ((enum wire_type )17);
  }
  {
#line 1303
  tmp___16 = strncmp(str___1, "NE4", (size_t )3);
  }
#line 1303
  if (! tmp___16) {
#line 1303
    return ((enum wire_type )18);
  }
  {
#line 1304
  tmp___17 = strncmp(str___1, "EE4", (size_t )3);
  }
#line 1304
  if (! tmp___17) {
#line 1304
    return ((enum wire_type )19);
  }
  {
#line 1305
  tmp___18 = strncmp(str___1, "SE4", (size_t )3);
  }
#line 1305
  if (! tmp___18) {
#line 1305
    return ((enum wire_type )20);
  }
  {
#line 1306
  tmp___19 = strncmp(str___1, "SS4", (size_t )3);
  }
#line 1306
  if (! tmp___19) {
#line 1306
    return ((enum wire_type )21);
  }
  {
#line 1307
  tmp___20 = strncmp(str___1, "SW4", (size_t )3);
  }
#line 1307
  if (! tmp___20) {
#line 1307
    return ((enum wire_type )22);
  }
  {
#line 1308
  tmp___21 = strncmp(str___1, "WW4", (size_t )3);
  }
#line 1308
  if (! tmp___21) {
#line 1308
    return ((enum wire_type )23);
  }
  {
#line 1309
  tmp___22 = strncmp(str___1, "NW4", (size_t )3);
  }
#line 1309
  if (! tmp___22) {
#line 1309
    return ((enum wire_type )24);
  }
  {
#line 1311
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E %s:%i base2wire() %s unknown\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
          1311, str___1);
  }
#line 1312
  return ((enum wire_type )0);
}
}
#line 1315 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int rotate_num(int cur , int off , int first , int last ) 
{ 


  {
#line 1317
  if (cur + off > last) {
#line 1318
    return (first + (((cur + off) - last) - 1) % ((last + 1) - first));
  }
#line 1319
  if (cur + off < first) {
#line 1320
    return (last - ((first - (cur + off)) - 1) % ((last + 1) - first));
  }
#line 1321
  return (cur + off);
}
}
#line 1324 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
enum wire_type rotate_wire(enum wire_type cur , int off ) 
{ 
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;

  {
#line 1326
  if ((unsigned int )cur >= 1U) {
#line 1326
    if ((unsigned int )cur <= 8U) {
      {
#line 1327
      tmp = rotate_num((int )cur, off, 1, 8);
      }
#line 1327
      return ((enum wire_type )tmp);
    }
  }
#line 1328
  if ((unsigned int )cur >= 9U) {
#line 1328
    if ((unsigned int )cur <= 16U) {
      {
#line 1329
      tmp___0 = rotate_num((int )cur, off, 9, 16);
      }
#line 1329
      return ((enum wire_type )tmp___0);
    }
  }
#line 1330
  if ((unsigned int )cur >= 17U) {
#line 1330
    if ((unsigned int )cur <= 24U) {
      {
#line 1331
      tmp___1 = rotate_num((int )cur, off, 17, 24);
      }
#line 1331
      return ((enum wire_type )tmp___1);
    }
  }
  {
#line 1332
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
          1332);
#line 1332
  exit(1);
  }
}
}
#line 1335 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
enum wire_type wire_to_len(enum wire_type w , int first_len ) 
{ 


  {
#line 1337
  if ((unsigned int )w >= 1U) {
#line 1337
    if ((unsigned int )w <= 8U) {
#line 1338
      return ((enum wire_type )(((unsigned int )w - 1U) + (unsigned int )first_len));
    }
  }
#line 1339
  if ((unsigned int )w >= 9U) {
#line 1339
    if ((unsigned int )w <= 16U) {
#line 1340
      return ((enum wire_type )(((unsigned int )w - 9U) + (unsigned int )first_len));
    }
  }
#line 1341
  if ((unsigned int )w >= 17U) {
#line 1341
    if ((unsigned int )w <= 24U) {
#line 1342
      return ((enum wire_type )(((unsigned int )w - 17U) + (unsigned int )first_len));
    }
  }
  {
#line 1343
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
          1343);
#line 1343
  exit(1);
  }
}
}
#line 1346 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *routing_wirestr(enum extra_wires wire , int routing_io , int gclk_brk ) 
{ 
  char const   *tmp ;

  {
#line 1349
  if (routing_io) {
#line 1350
    if ((unsigned int )wire == 102U) {
#line 1350
      return ("INT_IOI_GFAN0");
    }
#line 1351
    if ((unsigned int )wire == 103U) {
#line 1351
      return ("INT_IOI_GFAN1");
    }
#line 1352
    if ((unsigned int )wire == 1504U) {
#line 1352
      return ("INT_IOI_LOGICIN_B4");
    }
#line 1353
    if ((unsigned int )wire == 1509U) {
#line 1353
      return ("INT_IOI_LOGICIN_B10");
    }
  }
#line 1355
  if (gclk_brk) {
    {
#line 1357
    if ((unsigned int )wire == 169U) {
#line 1357
      goto case_169;
    }
#line 1358
    if ((unsigned int )wire == 170U) {
#line 1358
      goto case_170;
    }
#line 1359
    if ((unsigned int )wire == 171U) {
#line 1359
      goto case_171;
    }
#line 1360
    if ((unsigned int )wire == 172U) {
#line 1360
      goto case_172;
    }
#line 1361
    if ((unsigned int )wire == 173U) {
#line 1361
      goto case_173;
    }
#line 1362
    if ((unsigned int )wire == 174U) {
#line 1362
      goto case_174;
    }
#line 1363
    if ((unsigned int )wire == 175U) {
#line 1363
      goto case_175;
    }
#line 1364
    if ((unsigned int )wire == 176U) {
#line 1364
      goto case_176;
    }
#line 1365
    if ((unsigned int )wire == 177U) {
#line 1365
      goto case_177;
    }
#line 1366
    if ((unsigned int )wire == 178U) {
#line 1366
      goto case_178;
    }
#line 1367
    if ((unsigned int )wire == 179U) {
#line 1367
      goto case_179;
    }
#line 1368
    if ((unsigned int )wire == 180U) {
#line 1368
      goto case_180;
    }
#line 1369
    if ((unsigned int )wire == 181U) {
#line 1369
      goto case_181;
    }
#line 1370
    if ((unsigned int )wire == 182U) {
#line 1370
      goto case_182;
    }
#line 1371
    if ((unsigned int )wire == 183U) {
#line 1371
      goto case_183;
    }
#line 1372
    if ((unsigned int )wire == 184U) {
#line 1372
      goto case_184;
    }
#line 1373
    goto switch_default;
    case_169: /* CIL Label */ 
#line 1357
    return ("GCLK0_BRK");
    case_170: /* CIL Label */ 
#line 1358
    return ("GCLK1_BRK");
    case_171: /* CIL Label */ 
#line 1359
    return ("GCLK2_BRK");
    case_172: /* CIL Label */ 
#line 1360
    return ("GCLK3_BRK");
    case_173: /* CIL Label */ 
#line 1361
    return ("GCLK4_BRK");
    case_174: /* CIL Label */ 
#line 1362
    return ("GCLK5_BRK");
    case_175: /* CIL Label */ 
#line 1363
    return ("GCLK6_BRK");
    case_176: /* CIL Label */ 
#line 1364
    return ("GCLK7_BRK");
    case_177: /* CIL Label */ 
#line 1365
    return ("GCLK8_BRK");
    case_178: /* CIL Label */ 
#line 1366
    return ("GCLK9_BRK");
    case_179: /* CIL Label */ 
#line 1367
    return ("GCLK10_BRK");
    case_180: /* CIL Label */ 
#line 1368
    return ("GCLK11_BRK");
    case_181: /* CIL Label */ 
#line 1369
    return ("GCLK12_BRK");
    case_182: /* CIL Label */ 
#line 1370
    return ("GCLK13_BRK");
    case_183: /* CIL Label */ 
#line 1371
    return ("GCLK14_BRK");
    case_184: /* CIL Label */ 
#line 1372
    return ("GCLK15_BRK");
    switch_default: /* CIL Label */ ;
    switch_break: /* CIL Label */ ;
    }
  }
  {
#line 1376
  tmp = fpga_wire2str(wire);
  }
#line 1376
  return (tmp);
}
}
#line 1379 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_routing_tile(struct fpga_model *model , int y , int x ) 
{ 
  int i ;
  int routing_io ;
  int gclk_brk ;
  int from_wire ;
  int to_wire ;
  int is_bidir ;
  int rc ;
  struct fpga_tile *tile ;
  int tmp ;
  int tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  int logicin_b[8] ;
  char const   *tmp___9 ;
  char const   *tmp___10 ;

  {
  {
#line 1384
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1384
    if (model->rc) {
#line 1384
      return (model->rc);
    }
#line 1384
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1385
  tile = model->tiles + (y * model->x_width + x);
#line 1386
  if ((unsigned int )tile->type == 66U) {
#line 1386
    tmp = 1;
  } else
#line 1386
  if ((unsigned int )tile->type == 118U) {
#line 1386
    tmp = 1;
  } else {
#line 1386
    tmp = 0;
  }
#line 1386
  routing_io = tmp;
#line 1387
  if ((unsigned int )tile->type == 2U) {
#line 1387
    tmp___0 = 1;
  } else
#line 1387
  if ((unsigned int )tile->type == 15U) {
#line 1387
    tmp___0 = 1;
  } else {
#line 1387
    tmp___0 = 0;
  }
#line 1387
  gclk_brk = tmp___0;
#line 1390
  i = 0;
  {
#line 1390
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1390
    if (! (i <= 62)) {
#line 1390
      goto while_break___0;
    }
    {
#line 1391
    tmp___1 = logicin_s(i, routing_io);
#line 1391
    rc = add_switch(model, y, x, "KEEP1_WIRE", tmp___1, 0);
    }
#line 1393
    if (rc) {
      {
#line 1393
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 1393
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1393);
        }
#line 1393
        if (! model->rc) {
#line 1393
          model->rc = rc;
        }
#line 1393
        return (model->rc);
#line 1393
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 1390
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 1395
  rc = add_switch(model, y, x, "KEEP1_WIRE", "FAN_B", 0);
  }
#line 1396
  if (rc) {
    {
#line 1396
    while (1) {
      while_continue___2: /* CIL Label */ ;
      {
#line 1396
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              1396);
      }
#line 1396
      if (! model->rc) {
#line 1396
        model->rc = rc;
      }
#line 1396
      return (model->rc);
#line 1396
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
  }
#line 1397
  i = 0;
  {
#line 1397
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 1397
    if (! (i <= 1)) {
#line 1397
      goto while_break___3;
    }
    {
#line 1398
    tmp___2 = pf("CLK%i", i);
#line 1398
    rc = add_switch(model, y, x, "KEEP1_WIRE", tmp___2, 0);
    }
#line 1400
    if (rc) {
      {
#line 1400
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 1400
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1400);
        }
#line 1400
        if (! model->rc) {
#line 1400
          model->rc = rc;
        }
#line 1400
        return (model->rc);
#line 1400
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
    }
    {
#line 1401
    tmp___3 = pf("SR%i", i);
#line 1401
    rc = add_switch(model, y, x, "KEEP1_WIRE", tmp___3, 0);
    }
#line 1403
    if (rc) {
      {
#line 1403
      while (1) {
        while_continue___5: /* CIL Label */ ;
        {
#line 1403
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1403);
        }
#line 1403
        if (! model->rc) {
#line 1403
          model->rc = rc;
        }
#line 1403
        return (model->rc);
#line 1403
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
    }
    {
#line 1404
    tmp___4 = routing_wirestr((enum extra_wires )(102 + i), routing_io, gclk_brk);
#line 1404
    rc = add_switch(model, y, x, "KEEP1_WIRE", tmp___4, 0);
    }
#line 1406
    if (rc) {
      {
#line 1406
      while (1) {
        while_continue___6: /* CIL Label */ ;
        {
#line 1406
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1406);
        }
#line 1406
        if (! model->rc) {
#line 1406
          model->rc = rc;
        }
#line 1406
        return (model->rc);
#line 1406
        goto while_break___6;
      }
      while_break___6: /* CIL Label */ ;
      }
    }
#line 1397
    i ++;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 1409
  i = 0;
  {
#line 1409
  while (1) {
    while_continue___7: /* CIL Label */ ;
#line 1409
    if (! (i < model->num_bitpos)) {
#line 1409
      goto while_break___7;
    }
#line 1410
    from_wire = (model->sw_bitpos + i)->from;
#line 1411
    to_wire = (model->sw_bitpos + i)->to;
#line 1412
    is_bidir = (model->sw_bitpos + i)->bidir;
#line 1413
    if (routing_io) {
#line 1414
      if (from_wire == 102) {
#line 1415
        from_wire = 167;
#line 1416
        is_bidir = 0;
      } else
#line 1414
      if (from_wire == 103) {
#line 1415
        from_wire = 167;
#line 1416
        is_bidir = 0;
      } else
#line 1417
      if (to_wire == 102) {
#line 1418
        is_bidir = 0;
      } else
#line 1417
      if (to_wire == 103) {
#line 1418
        is_bidir = 0;
      }
    }
    {
#line 1420
    tmp___5 = routing_wirestr((enum extra_wires )to_wire, routing_io, gclk_brk);
#line 1420
    tmp___6 = routing_wirestr((enum extra_wires )from_wire, routing_io, gclk_brk);
#line 1420
    rc = add_switch(model, y, x, tmp___6, tmp___5, is_bidir);
    }
#line 1424
    if (rc) {
      {
#line 1424
      while (1) {
        while_continue___8: /* CIL Label */ ;
        {
#line 1424
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1424);
        }
#line 1424
        if (! model->rc) {
#line 1424
          model->rc = rc;
        }
#line 1424
        return (model->rc);
#line 1424
        goto while_break___8;
      }
      while_break___8: /* CIL Label */ ;
      }
    }
#line 1425
    if (is_bidir) {
      {
#line 1426
      tmp___7 = routing_wirestr((enum extra_wires )from_wire, routing_io, gclk_brk);
#line 1426
      tmp___8 = routing_wirestr((enum extra_wires )to_wire, routing_io, gclk_brk);
#line 1426
      rc = add_switch(model, y, x, tmp___8, tmp___7, 1);
      }
#line 1430
      if (rc) {
        {
#line 1430
        while (1) {
          while_continue___9: /* CIL Label */ ;
          {
#line 1430
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1430);
          }
#line 1430
          if (! model->rc) {
#line 1430
            model->rc = rc;
          }
#line 1430
          return (model->rc);
#line 1430
          goto while_break___9;
        }
        while_break___9: /* CIL Label */ ;
        }
      }
    }
#line 1409
    i ++;
  }
  while_break___7: /* CIL Label */ ;
  }
#line 1433
  if (routing_io) {
    {
#line 1438
    rc = add_switch(model, y, x, "LOGICIN_B6", "INT_IOI_GFAN0", 0);
    }
#line 1439
    if (rc) {
      {
#line 1439
      while (1) {
        while_continue___10: /* CIL Label */ ;
        {
#line 1439
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1439);
        }
#line 1439
        if (! model->rc) {
#line 1439
          model->rc = rc;
        }
#line 1439
        return (model->rc);
#line 1439
        goto while_break___10;
      }
      while_break___10: /* CIL Label */ ;
      }
    }
    {
#line 1440
    rc = add_switch(model, y, x, "LOGICIN_B35", "INT_IOI_GFAN0", 0);
    }
#line 1441
    if (rc) {
      {
#line 1441
      while (1) {
        while_continue___11: /* CIL Label */ ;
        {
#line 1441
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1441);
        }
#line 1441
        if (! model->rc) {
#line 1441
          model->rc = rc;
        }
#line 1441
        return (model->rc);
#line 1441
        goto while_break___11;
      }
      while_break___11: /* CIL Label */ ;
      }
    }
    {
#line 1442
    rc = add_switch(model, y, x, "LOGICIN_B51", "INT_IOI_GFAN1", 0);
    }
#line 1443
    if (rc) {
      {
#line 1443
      while (1) {
        while_continue___12: /* CIL Label */ ;
        {
#line 1443
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1443);
        }
#line 1443
        if (! model->rc) {
#line 1443
          model->rc = rc;
        }
#line 1443
        return (model->rc);
#line 1443
        goto while_break___12;
      }
      while_break___12: /* CIL Label */ ;
      }
    }
    {
#line 1444
    rc = add_switch(model, y, x, "LOGICIN_B53", "INT_IOI_GFAN1", 0);
    }
#line 1445
    if (rc) {
      {
#line 1445
      while (1) {
        while_continue___13: /* CIL Label */ ;
        {
#line 1445
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1445);
        }
#line 1445
        if (! model->rc) {
#line 1445
          model->rc = rc;
        }
#line 1445
        return (model->rc);
#line 1445
        goto while_break___13;
      }
      while_break___13: /* CIL Label */ ;
      }
    }
  }
#line 1447
  logicin_b[0] = 20;
#line 1447
  logicin_b[1] = 21;
#line 1447
  logicin_b[2] = 28;
#line 1447
  logicin_b[3] = 36;
#line 1447
  logicin_b[4] = 44;
#line 1447
  logicin_b[5] = 52;
#line 1447
  logicin_b[6] = 60;
#line 1447
  logicin_b[7] = 62;
#line 1448
  i = 0;
  {
#line 1448
  while (1) {
    while_continue___14: /* CIL Label */ ;
#line 1448
    if (! ((unsigned long )i < sizeof(logicin_b) / sizeof(logicin_b[0]))) {
#line 1448
      goto while_break___14;
    }
    {
#line 1449
    tmp___9 = pf("LOGICIN%i", logicin_b[i]);
#line 1449
    tmp___10 = pf("LOGICIN_B%i", logicin_b[i]);
#line 1449
    rc = add_switch(model, y, x, tmp___10, tmp___9, 0);
    }
#line 1453
    if (rc) {
      {
#line 1453
      while (1) {
        while_continue___15: /* CIL Label */ ;
        {
#line 1453
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1453);
        }
#line 1453
        if (! model->rc) {
#line 1453
          model->rc = rc;
        }
#line 1453
        return (model->rc);
#line 1453
        goto while_break___15;
      }
      while_break___15: /* CIL Label */ ;
      }
    }
#line 1448
    i ++;
  }
  while_break___14: /* CIL Label */ ;
  }
#line 1455
  return (model->rc);
}
}
#line 1458 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_routing(struct fpga_model *model ) 
{ 
  int x ;
  int y ;
  int rc ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 1462
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1462
    if (model->rc) {
#line 1462
      return (model->rc);
    }
#line 1462
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1463
  x = 0;
  {
#line 1463
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1463
    if (! (x < model->x_width)) {
#line 1463
      goto while_break___0;
    }
    {
#line 1464
    tmp = is_atx(2655840, model, x);
    }
#line 1464
    if (! tmp) {
#line 1465
      goto __Cont;
    }
#line 1466
    y = 2;
    {
#line 1466
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 1466
      if (! (y < model->y_height - 2)) {
#line 1466
        goto while_break___1;
      }
      {
#line 1467
      tmp___0 = is_aty(48, model, y);
      }
#line 1467
      if (tmp___0) {
#line 1469
        goto __Cont___0;
      }
      {
#line 1470
      rc = init_routing_tile(model, y, x);
      }
#line 1471
      if (rc) {
        {
#line 1471
        while (1) {
          while_continue___2: /* CIL Label */ ;
          {
#line 1471
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1471);
          }
#line 1471
          if (! model->rc) {
#line 1471
            model->rc = rc;
          }
#line 1471
          return (model->rc);
#line 1471
          goto while_break___2;
        }
        while_break___2: /* CIL Label */ ;
        }
      }
      __Cont___0: /* CIL Label */ 
#line 1466
      y ++;
    }
    while_break___1: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 1463
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1474
  return (model->rc);
}
}
#line 1477 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
int replicate_routing_switches(struct fpga_model *model ) 
{ 
  struct fpga_tile *tile ;
  int x ;
  int y ;
  int first_y ;
  int first_x ;
  int rc ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 1482
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1482
    if (model->rc) {
#line 1482
      return (model->rc);
    }
#line 1482
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1483
  first_y = -1;
#line 1484
  x = 0;
  {
#line 1484
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1484
    if (! (x < model->x_width)) {
#line 1484
      goto while_break___0;
    }
    {
#line 1485
    tmp = is_atx(2655840, model, x);
    }
#line 1485
    if (! tmp) {
#line 1486
      goto __Cont;
    }
#line 1487
    y = 2;
    {
#line 1487
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 1487
      if (! (y < model->y_height - 2)) {
#line 1487
        goto while_break___1;
      }
      {
#line 1488
      tmp___0 = is_aty(48, model, y);
      }
#line 1488
      if (tmp___0) {
#line 1490
        goto __Cont___0;
      }
#line 1491
      tile = model->tiles + (y * model->x_width + x);
#line 1494
      if ((unsigned int )tile->type == 66U) {
#line 1494
        goto _L;
      } else
#line 1494
      if ((unsigned int )tile->type == 118U) {
#line 1494
        goto _L;
      } else
#line 1494
      if ((unsigned int )tile->type == 2U) {
#line 1494
        goto _L;
      } else
#line 1494
      if ((unsigned int )tile->type == 15U) {
        _L: /* CIL Label */ 
        {
#line 1496
        rc = init_routing_tile(model, y, x);
        }
#line 1497
        if (rc) {
          {
#line 1497
          while (1) {
            while_continue___2: /* CIL Label */ ;
            {
#line 1497
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1497);
            }
#line 1497
            if (! model->rc) {
#line 1497
              model->rc = rc;
            }
#line 1497
            return (model->rc);
#line 1497
            goto while_break___2;
          }
          while_break___2: /* CIL Label */ ;
          }
        }
#line 1498
        goto __Cont___0;
      }
#line 1500
      if (first_y == -1) {
        {
#line 1501
        first_y = y;
#line 1502
        first_x = x;
#line 1503
        rc = init_routing_tile(model, y, x);
        }
#line 1504
        if (rc) {
          {
#line 1504
          while (1) {
            while_continue___3: /* CIL Label */ ;
            {
#line 1504
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1504);
            }
#line 1504
            if (! model->rc) {
#line 1504
              model->rc = rc;
            }
#line 1504
            return (model->rc);
#line 1504
            goto while_break___3;
          }
          while_break___3: /* CIL Label */ ;
          }
        }
#line 1505
        goto __Cont___0;
      }
      {
#line 1507
      rc = replicate_switches_and_names(model, first_y, first_x, y, x);
      }
#line 1509
      if (rc) {
        {
#line 1509
        while (1) {
          while_continue___4: /* CIL Label */ ;
          {
#line 1509
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1509);
          }
#line 1509
          if (! model->rc) {
#line 1509
            model->rc = rc;
          }
#line 1509
          return (model->rc);
#line 1509
          goto while_break___4;
        }
        while_break___4: /* CIL Label */ ;
        }
      }
      __Cont___0: /* CIL Label */ 
#line 1487
      y ++;
    }
    while_break___1: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 1484
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1512
  return (model->rc);
}
}
#line 1515 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_center(struct fpga_model *model ) 
{ 
  int i ;
  int j ;
  int rc ;
  char const   *pairs___6[14] ;
  int i_dest[2][16] ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *to[4] ;
  char const   *from[4] ;
  char const   *pairs___7[8] ;
  char const   *to___0[6] ;
  char const   *tmp___5 ;
  char const   *to___1[6] ;
  char const   *tmp___6 ;

  {
  {
#line 1519
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1519
    if (model->rc) {
#line 1519
      return (model->rc);
    }
#line 1519
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1520
  pairs___6[0] = "CLKC_CKLR%i";
#line 1520
  pairs___6[1] = "CLKC_GCLK%i";
#line 1520
  pairs___6[2] = "CLKC_CKTB%i";
#line 1520
  pairs___6[3] = "CLKC_GCLK%i";
#line 1520
  pairs___6[4] = "CLKC_PLL_L%i";
#line 1520
  pairs___6[5] = "CLKC_GCLK%i";
#line 1520
  pairs___6[6] = "CLKC_PLL_U%i";
#line 1520
  pairs___6[7] = "CLKC_GCLK%i";
#line 1520
  pairs___6[8] = "CLKC_SEL%i_PLL";
#line 1520
  pairs___6[9] = "S_GCLK_SITE%i";
#line 1520
  pairs___6[10] = "I0_GCLK_SITE%i";
#line 1520
  pairs___6[11] = "O_GCLK_SITE%i";
#line 1520
  pairs___6[12] = "O_GCLK_SITE%i";
#line 1520
  pairs___6[13] = "CLKC_GCLK_MAIN%i";
#line 1528
  i_dest[0][0] = 0;
#line 1528
  i_dest[0][1] = 1;
#line 1528
  i_dest[0][2] = 2;
#line 1528
  i_dest[0][3] = 4;
#line 1528
  i_dest[0][4] = 3;
#line 1528
  i_dest[0][5] = 5;
#line 1528
  i_dest[0][6] = 6;
#line 1528
  i_dest[0][7] = 7;
#line 1528
  i_dest[0][8] = 8;
#line 1528
  i_dest[0][9] = 9;
#line 1528
  i_dest[0][10] = 10;
#line 1528
  i_dest[0][11] = 12;
#line 1528
  i_dest[0][12] = 11;
#line 1528
  i_dest[0][13] = 13;
#line 1528
  i_dest[0][14] = 14;
#line 1528
  i_dest[0][15] = 15;
#line 1528
  i_dest[1][0] = 1;
#line 1528
  i_dest[1][1] = 0;
#line 1528
  i_dest[1][2] = 3;
#line 1528
  i_dest[1][3] = 5;
#line 1528
  i_dest[1][4] = 2;
#line 1528
  i_dest[1][5] = 4;
#line 1528
  i_dest[1][6] = 7;
#line 1528
  i_dest[1][7] = 6;
#line 1528
  i_dest[1][8] = 9;
#line 1528
  i_dest[1][9] = 8;
#line 1528
  i_dest[1][10] = 11;
#line 1528
  i_dest[1][11] = 13;
#line 1528
  i_dest[1][12] = 10;
#line 1528
  i_dest[1][13] = 12;
#line 1528
  i_dest[1][14] = 15;
#line 1528
  i_dest[1][15] = 14;
#line 1532
  i = 0;
  {
#line 1532
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1532
    if (! ((unsigned long )i < (sizeof(pairs___6) / sizeof(pairs___6[0])) / 2UL)) {
#line 1532
      goto while_break___0;
    }
#line 1533
    j = 0;
    {
#line 1533
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 1533
      if (! (j <= 15)) {
#line 1533
        goto while_break___1;
      }
      {
#line 1534
      tmp = pf(pairs___6[i * 2 + 1], j);
#line 1534
      tmp___0 = pf(pairs___6[i * 2], j);
#line 1534
      rc = add_switch(model, model->center_y, model->center_x, tmp___0, tmp, 0);
      }
#line 1534
      if (rc) {
        {
#line 1536
        while (1) {
          while_continue___2: /* CIL Label */ ;
          {
#line 1536
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1536);
          }
#line 1536
          if (! model->rc) {
#line 1536
            model->rc = rc;
          }
#line 1536
          return (model->rc);
#line 1536
          goto while_break___2;
        }
        while_break___2: /* CIL Label */ ;
        }
      }
#line 1533
      j ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 1532
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1539
  j = 0;
  {
#line 1539
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 1539
    if (! (j <= 15)) {
#line 1539
      goto while_break___3;
    }
    {
#line 1540
    tmp___1 = pf("I0_GCLK_SITE%i", i_dest[0][j]);
#line 1540
    tmp___2 = pf("CLKC_GCLK%i", j);
#line 1540
    rc = add_switch(model, model->center_y, model->center_x, tmp___2, tmp___1, 0);
    }
#line 1540
    if (rc) {
      {
#line 1542
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 1542
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1542);
        }
#line 1542
        if (! model->rc) {
#line 1542
          model->rc = rc;
        }
#line 1542
        return (model->rc);
#line 1542
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
    }
    {
#line 1543
    tmp___3 = pf("I1_GCLK_SITE%i", i_dest[1][j]);
#line 1543
    tmp___4 = pf("CLKC_GCLK%i", j);
#line 1543
    rc = add_switch(model, model->center_y, model->center_x, tmp___4, tmp___3, 0);
    }
#line 1543
    if (rc) {
      {
#line 1545
      while (1) {
        while_continue___5: /* CIL Label */ ;
        {
#line 1545
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1545);
        }
#line 1545
        if (! model->rc) {
#line 1545
          model->rc = rc;
        }
#line 1545
        return (model->rc);
#line 1545
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
    }
#line 1539
    j ++;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 1548
  to[0] = "CLK_PLL_LOCK_LT0";
#line 1548
  to[1] = "CLK_PLL_LOCK_LT1";
#line 1548
  to[2] = "CLK_PLL_LOCK_RT0";
#line 1548
  to[3] = "CLK_PLL_LOCK_RT1";
#line 1551
  from[0] = "PLL_LOCK_BOT0";
#line 1551
  from[1] = "PLL_LOCK_BOT1";
#line 1551
  from[2] = "PLL_LOCK_TOP0";
#line 1551
  from[3] = "PLL_LOCK_TOP1";
#line 1554
  i = 0;
  {
#line 1554
  while (1) {
    while_continue___6: /* CIL Label */ ;
#line 1554
    if (! ((unsigned long )i < sizeof(to) / sizeof(to[0]))) {
#line 1554
      goto while_break___6;
    }
#line 1555
    j = 0;
    {
#line 1555
    while (1) {
      while_continue___7: /* CIL Label */ ;
#line 1555
      if (! ((unsigned long )j < sizeof(from) / sizeof(from[0]))) {
#line 1555
        goto while_break___7;
      }
      {
#line 1556
      rc = add_switch(model, model->center_y, model->center_x - 1, from[j], to[i],
                      0);
      }
#line 1556
      if (rc) {
        {
#line 1558
        while (1) {
          while_continue___8: /* CIL Label */ ;
          {
#line 1558
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1558);
          }
#line 1558
          if (! model->rc) {
#line 1558
            model->rc = rc;
          }
#line 1558
          return (model->rc);
#line 1558
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
      }
#line 1555
      j ++;
    }
    while_break___7: /* CIL Label */ ;
    }
#line 1554
    i ++;
  }
  while_break___6: /* CIL Label */ ;
  }
#line 1562
  pairs___7[0] = "PLL_LOCK_BOT0";
#line 1562
  pairs___7[1] = "PLL_LOCK_TOP2";
#line 1562
  pairs___7[2] = "PLL_LOCK_BOT1";
#line 1562
  pairs___7[3] = "PLL_LOCK_TOP2";
#line 1562
  pairs___7[4] = "PLL_LOCK_TOP0";
#line 1562
  pairs___7[5] = "PLL_LOCK_BOT2";
#line 1562
  pairs___7[6] = "PLL_LOCK_TOP1";
#line 1562
  pairs___7[7] = "PLL_LOCK_BOT2";
#line 1568
  i = 0;
  {
#line 1568
  while (1) {
    while_continue___9: /* CIL Label */ ;
#line 1568
    if (! ((unsigned long )i < (sizeof(pairs___7) / sizeof(pairs___7[0])) / 2UL)) {
#line 1568
      goto while_break___9;
    }
    {
#line 1569
    rc = add_switch(model, model->center_y, model->center_x - 1, pairs___7[i * 2],
                    pairs___7[i * 2 + 1], 0);
    }
#line 1569
    if (rc) {
      {
#line 1572
      while (1) {
        while_continue___10: /* CIL Label */ ;
        {
#line 1572
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1572);
        }
#line 1572
        if (! model->rc) {
#line 1572
          model->rc = rc;
        }
#line 1572
        return (model->rc);
#line 1572
        goto while_break___10;
      }
      while_break___10: /* CIL Label */ ;
      }
    }
#line 1568
    i ++;
  }
  while_break___9: /* CIL Label */ ;
  }
#line 1575
  to___0[0] = "REGC_CLKPLL_IO_LT0";
#line 1575
  to___0[1] = "REGC_CLKPLL_IO_LT1";
#line 1575
  to___0[2] = "REGC_CLKPLL_IO_RT0";
#line 1575
  to___0[3] = "REGC_CLKPLL_IO_RT1";
#line 1575
  to___0[4] = "REGC_PLLCLK_UP_OUT0";
#line 1575
  to___0[5] = "REGC_PLLCLK_UP_OUT1";
#line 1579
  i = 0;
  {
#line 1579
  while (1) {
    while_continue___11: /* CIL Label */ ;
#line 1579
    if (! (i <= 3)) {
#line 1579
      goto while_break___11;
    }
#line 1580
    j = 0;
    {
#line 1580
    while (1) {
      while_continue___12: /* CIL Label */ ;
#line 1580
      if (! ((unsigned long )j < sizeof(to___0) / sizeof(to___0[0]))) {
#line 1580
        goto while_break___12;
      }
      {
#line 1581
      tmp___5 = pf("REGC_PLLCLK_DN_IN%i", i);
#line 1581
      rc = add_switch(model, model->center_y, model->center_x - 1, tmp___5, to___0[j],
                      0);
      }
#line 1581
      if (rc) {
        {
#line 1584
        while (1) {
          while_continue___13: /* CIL Label */ ;
          {
#line 1584
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1584);
          }
#line 1584
          if (! model->rc) {
#line 1584
            model->rc = rc;
          }
#line 1584
          return (model->rc);
#line 1584
          goto while_break___13;
        }
        while_break___13: /* CIL Label */ ;
        }
      }
#line 1580
      j ++;
    }
    while_break___12: /* CIL Label */ ;
    }
#line 1579
    i ++;
  }
  while_break___11: /* CIL Label */ ;
  }
#line 1587
  to___1[0] = "REGC_CLKPLL_IO_LT0";
#line 1587
  to___1[1] = "REGC_CLKPLL_IO_LT1";
#line 1587
  to___1[2] = "REGC_CLKPLL_IO_RT0";
#line 1587
  to___1[3] = "REGC_CLKPLL_IO_RT1";
#line 1587
  to___1[4] = "REGC_PLLCLK_DN_OUT0";
#line 1587
  to___1[5] = "REGC_PLLCLK_DN_OUT1";
#line 1591
  i = 0;
  {
#line 1591
  while (1) {
    while_continue___14: /* CIL Label */ ;
#line 1591
    if (! (i <= 3)) {
#line 1591
      goto while_break___14;
    }
#line 1592
    j = 0;
    {
#line 1592
    while (1) {
      while_continue___15: /* CIL Label */ ;
#line 1592
      if (! ((unsigned long )j < sizeof(to___1) / sizeof(to___1[0]))) {
#line 1592
        goto while_break___15;
      }
      {
#line 1593
      tmp___6 = pf("REGC_PLLCLK_UP_IN%i", i);
#line 1593
      rc = add_switch(model, model->center_y, model->center_x - 1, tmp___6, to___1[j],
                      0);
      }
#line 1593
      if (rc) {
        {
#line 1596
        while (1) {
          while_continue___16: /* CIL Label */ ;
          {
#line 1596
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1596);
          }
#line 1596
          if (! model->rc) {
#line 1596
            model->rc = rc;
          }
#line 1596
          return (model->rc);
#line 1596
          goto while_break___16;
        }
        while_break___16: /* CIL Label */ ;
        }
      }
#line 1592
      j ++;
    }
    while_break___15: /* CIL Label */ ;
    }
#line 1591
    i ++;
  }
  while_break___14: /* CIL Label */ ;
  }
#line 1599
  return (model->rc);
}
}
#line 1602 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_hclk(struct fpga_model *model ) 
{ 
  int x ;
  int y ;
  int i ;
  int rc ;
  int tmp ;
  int tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;

  {
  {
#line 1606
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1606
    if (model->rc) {
#line 1606
      return (model->rc);
    }
#line 1606
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1607
  x = 0;
  {
#line 1607
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1607
    if (! (x < model->x_width)) {
#line 1607
      goto while_break___0;
    }
    {
#line 1608
    tmp = is_atx(2655840, model, x);
    }
#line 1608
    if (! tmp) {
#line 1609
      goto __Cont;
    }
#line 1610
    y = 2;
    {
#line 1610
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 1610
      if (! (y < model->y_height - 2)) {
#line 1610
        goto while_break___1;
      }
      {
#line 1611
      tmp___0 = is_aty(32, model, y);
      }
#line 1611
      if (! tmp___0) {
#line 1612
        goto __Cont___0;
      }
#line 1613
      i = 0;
      {
#line 1613
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 1613
        if (! (i <= 15)) {
#line 1613
          goto while_break___2;
        }
        {
#line 1614
        tmp___1 = pf("HCLK_GCLK%i", i);
#line 1614
        tmp___2 = pf("HCLK_GCLK%i_INT", i);
#line 1614
        rc = add_switch(model, y, x, tmp___2, tmp___1, 0);
        }
#line 1614
        if (rc) {
          {
#line 1616
          while (1) {
            while_continue___3: /* CIL Label */ ;
            {
#line 1616
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1616);
            }
#line 1616
            if (! model->rc) {
#line 1616
              model->rc = rc;
            }
#line 1616
            return (model->rc);
#line 1616
            goto while_break___3;
          }
          while_break___3: /* CIL Label */ ;
          }
        }
        {
#line 1617
        tmp___3 = pf("HCLK_GCLK_UP%i", i);
#line 1617
        tmp___4 = pf("HCLK_GCLK%i_INT", i);
#line 1617
        rc = add_switch(model, y, x, tmp___4, tmp___3, 0);
        }
#line 1617
        if (rc) {
          {
#line 1619
          while (1) {
            while_continue___4: /* CIL Label */ ;
            {
#line 1619
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1619);
            }
#line 1619
            if (! model->rc) {
#line 1619
              model->rc = rc;
            }
#line 1619
            return (model->rc);
#line 1619
            goto while_break___4;
          }
          while_break___4: /* CIL Label */ ;
          }
        }
#line 1613
        i ++;
      }
      while_break___2: /* CIL Label */ ;
      }
      __Cont___0: /* CIL Label */ 
#line 1610
      y ++;
    }
    while_break___1: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 1607
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1623
  return (model->rc);
}
}
#line 1626 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_logicout_fw(struct fpga_model *model ) 
{ 
  int i ;
  int x ;
  int y ;
  int rc ;
  int tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;
  int tmp___13 ;
  char const   *tmp___14 ;
  char const   *tmp___15 ;
  int tmp___16 ;
  int tmp___17 ;
  int tmp___18 ;
  char const   *tmp___19 ;
  char const   *tmp___20 ;
  int tmp___21 ;
  int tmp___22 ;
  int tmp___23 ;
  char const   *tmp___24 ;
  char const   *tmp___25 ;
  int tmp___26 ;

  {
  {
#line 1630
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1630
    if (model->rc) {
#line 1630
      return (model->rc);
    }
#line 1630
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1631
  x = 0;
  {
#line 1631
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1631
    if (! (x < model->x_width)) {
#line 1631
      goto while_break___0;
    }
    {
#line 1632
    tmp___2 = is_atx(6144, model, x);
    }
#line 1632
    if (tmp___2) {
#line 1633
      y = 2;
      {
#line 1633
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 1633
        if (! (y < model->y_height - 2)) {
#line 1633
          goto while_break___1;
        }
        {
#line 1634
        tmp = is_aty(48, model, y);
        }
#line 1634
        if (tmp) {
#line 1635
          goto __Cont;
        }
#line 1636
        i = 0;
        {
#line 1636
        while (1) {
          while_continue___2: /* CIL Label */ ;
#line 1636
          if (! (i <= 23)) {
#line 1636
            goto while_break___2;
          }
          {
#line 1637
          tmp___0 = pf("INT_INTERFACE_LOGICOUT%i", i);
#line 1637
          tmp___1 = pf("INT_INTERFACE_LOGICOUT_%i", i);
#line 1637
          rc = add_switch(model, y, x, tmp___1, tmp___0, 0);
          }
#line 1637
          if (rc) {
            {
#line 1639
            while (1) {
              while_continue___3: /* CIL Label */ ;
              {
#line 1639
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1639);
              }
#line 1639
              if (! model->rc) {
#line 1639
                model->rc = rc;
              }
#line 1639
              return (model->rc);
#line 1639
              goto while_break___3;
            }
            while_break___3: /* CIL Label */ ;
            }
          }
#line 1636
          i ++;
        }
        while_break___2: /* CIL Label */ ;
        }
        __Cont: /* CIL Label */ 
#line 1633
        y ++;
      }
      while_break___1: /* CIL Label */ ;
      }
#line 1642
      goto __Cont___0;
    }
    {
#line 1644
    tmp___8 = is_atx(32768, model, x);
    }
#line 1644
    if (tmp___8) {
#line 1645
      y = 2;
      {
#line 1645
      while (1) {
        while_continue___4: /* CIL Label */ ;
#line 1645
        if (! (y < model->y_height - 2)) {
#line 1645
          goto while_break___4;
        }
        {
#line 1646
        tmp___3 = is_aty(32, model, y);
        }
#line 1646
        if (! tmp___3) {
#line 1647
          goto __Cont___1;
        }
#line 1648
        i = 0;
        {
#line 1648
        while (1) {
          while_continue___5: /* CIL Label */ ;
#line 1648
          if (! (i <= 23)) {
#line 1648
            goto while_break___5;
          }
          {
#line 1649
          tmp___4 = pf("INT_INTERFACE_LOGICOUT%i", i);
#line 1649
          tmp___5 = pf("INT_INTERFACE_LOGICOUT_%i", i);
#line 1649
          rc = add_switch(model, y - 1, model->center_x - 2, tmp___5, tmp___4, 0);
          }
#line 1649
          if (rc) {
            {
#line 1651
            while (1) {
              while_continue___6: /* CIL Label */ ;
              {
#line 1651
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1651);
              }
#line 1651
              if (! model->rc) {
#line 1651
                model->rc = rc;
              }
#line 1651
              return (model->rc);
#line 1651
              goto while_break___6;
            }
            while_break___6: /* CIL Label */ ;
            }
          }
          {
#line 1652
          tmp___6 = pf("INT_INTERFACE_LOGICOUT%i", i);
#line 1652
          tmp___7 = pf("INT_INTERFACE_LOGICOUT_%i", i);
#line 1652
          rc = add_switch(model, y + 1, model->center_x - 2, tmp___7, tmp___6, 0);
          }
#line 1652
          if (rc) {
            {
#line 1654
            while (1) {
              while_continue___7: /* CIL Label */ ;
              {
#line 1654
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1654);
              }
#line 1654
              if (! model->rc) {
#line 1654
                model->rc = rc;
              }
#line 1654
              return (model->rc);
#line 1654
              goto while_break___7;
            }
            while_break___7: /* CIL Label */ ;
            }
          }
#line 1648
          i ++;
        }
        while_break___5: /* CIL Label */ ;
        }
        __Cont___1: /* CIL Label */ 
#line 1645
        y ++;
      }
      while_break___4: /* CIL Label */ ;
      }
#line 1657
      goto __Cont___0;
    }
    {
#line 1659
    tmp___16 = is_atx(1048576, model, x);
    }
#line 1659
    if (tmp___16) {
#line 1660
      y = 2;
      {
#line 1660
      while (1) {
        while_continue___8: /* CIL Label */ ;
#line 1660
        if (! (y < model->y_height - 2)) {
#line 1660
          goto while_break___8;
        }
        {
#line 1661
        tmp___9 = is_aty(48, model, y);
        }
#line 1661
        if (tmp___9) {
#line 1663
          goto __Cont___2;
        } else {
          {
#line 1661
          tmp___10 = has_device(model, y, 3, 5);
          }
#line 1661
          if (tmp___10) {
#line 1663
            goto __Cont___2;
          }
        }
        {
#line 1664
        tmp___13 = has_device(model, y, 3, 24);
        }
#line 1664
        if (tmp___13) {
#line 1665
          i = 0;
          {
#line 1665
          while (1) {
            while_continue___9: /* CIL Label */ ;
#line 1665
            if (! (i <= 23)) {
#line 1665
              goto while_break___9;
            }
            {
#line 1666
            tmp___11 = pf("INT_INTERFACE_LOCAL_LOGICOUT%i", i);
#line 1666
            tmp___12 = pf("INT_INTERFACE_LOCAL_LOGICOUT_%i", i);
#line 1666
            rc = add_switch(model, y, x, tmp___12, tmp___11, 0);
            }
#line 1666
            if (rc) {
              {
#line 1668
              while (1) {
                while_continue___10: /* CIL Label */ ;
                {
#line 1668
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                        1668);
                }
#line 1668
                if (! model->rc) {
#line 1668
                  model->rc = rc;
                }
#line 1668
                return (model->rc);
#line 1668
                goto while_break___10;
              }
              while_break___10: /* CIL Label */ ;
              }
            }
#line 1665
            i ++;
          }
          while_break___9: /* CIL Label */ ;
          }
#line 1670
          goto __Cont___2;
        }
#line 1673
        if (y == model->center_y - 1) {
#line 1676
          goto __Cont___2;
        } else
#line 1673
        if (y == model->center_y - 2) {
#line 1676
          goto __Cont___2;
        } else
#line 1673
        if (y < 10) {
#line 1676
          goto __Cont___2;
        } else
#line 1673
        if (y == model->y_height - 4) {
#line 1676
          goto __Cont___2;
        }
#line 1677
        i = 0;
        {
#line 1677
        while (1) {
          while_continue___11: /* CIL Label */ ;
#line 1677
          if (! (i <= 23)) {
#line 1677
            goto while_break___11;
          }
          {
#line 1678
          tmp___14 = pf("INT_INTERFACE_LOGICOUT%i", i);
#line 1678
          tmp___15 = pf("INT_INTERFACE_LOGICOUT_%i", i);
#line 1678
          rc = add_switch(model, y, x, tmp___15, tmp___14, 0);
          }
#line 1678
          if (rc) {
            {
#line 1680
            while (1) {
              while_continue___12: /* CIL Label */ ;
              {
#line 1680
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1680);
              }
#line 1680
              if (! model->rc) {
#line 1680
                model->rc = rc;
              }
#line 1680
              return (model->rc);
#line 1680
              goto while_break___12;
            }
            while_break___12: /* CIL Label */ ;
            }
          }
#line 1677
          i ++;
        }
        while_break___11: /* CIL Label */ ;
        }
        __Cont___2: /* CIL Label */ 
#line 1660
        y ++;
      }
      while_break___8: /* CIL Label */ ;
      }
#line 1683
      goto __Cont___0;
    }
    {
#line 1685
    tmp___26 = is_atx(4194304, model, x);
    }
#line 1685
    if (tmp___26) {
#line 1686
      y = 2;
      {
#line 1686
      while (1) {
        while_continue___13: /* CIL Label */ ;
#line 1686
        if (! (y < model->y_height - 2)) {
#line 1686
          goto while_break___13;
        }
        {
#line 1687
        tmp___17 = is_aty(48, model, y);
        }
#line 1687
        if (tmp___17) {
#line 1689
          goto __Cont___3;
        } else {
          {
#line 1687
          tmp___18 = has_device(model, y, model->x_width - 4, 5);
          }
#line 1687
          if (tmp___18) {
#line 1689
            goto __Cont___3;
          }
        }
        {
#line 1690
        tmp___21 = has_device(model, y, model->x_width - 4, 16);
        }
#line 1690
        if (tmp___21) {
#line 1690
          goto _L;
        } else {
          {
#line 1690
          tmp___22 = has_device(model, y, model->x_width - 4, 19);
          }
#line 1690
          if (tmp___22) {
#line 1690
            goto _L;
          } else {
            {
#line 1690
            tmp___23 = has_device(model, y, model->x_width - 4, 22);
            }
#line 1690
            if (tmp___23) {
              _L: /* CIL Label */ 
#line 1693
              i = 0;
              {
#line 1693
              while (1) {
                while_continue___14: /* CIL Label */ ;
#line 1693
                if (! (i <= 23)) {
#line 1693
                  goto while_break___14;
                }
                {
#line 1694
                tmp___19 = pf("INT_INTERFACE_LOCAL_LOGICOUT%i", i);
#line 1694
                tmp___20 = pf("INT_INTERFACE_LOCAL_LOGICOUT_%i", i);
#line 1694
                rc = add_switch(model, y, x, tmp___20, tmp___19, 0);
                }
#line 1694
                if (rc) {
                  {
#line 1696
                  while (1) {
                    while_continue___15: /* CIL Label */ ;
                    {
#line 1696
                    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                            1696);
                    }
#line 1696
                    if (! model->rc) {
#line 1696
                      model->rc = rc;
                    }
#line 1696
                    return (model->rc);
#line 1696
                    goto while_break___15;
                  }
                  while_break___15: /* CIL Label */ ;
                  }
                }
#line 1693
                i ++;
              }
              while_break___14: /* CIL Label */ ;
              }
#line 1698
              goto __Cont___3;
            }
          }
        }
#line 1701
        if (y == model->center_y - 1) {
#line 1703
          goto __Cont___3;
        } else
#line 1701
        if (y == model->center_y - 2) {
#line 1703
          goto __Cont___3;
        } else
#line 1701
        if (y < 10) {
#line 1703
          goto __Cont___3;
        }
#line 1704
        i = 0;
        {
#line 1704
        while (1) {
          while_continue___16: /* CIL Label */ ;
#line 1704
          if (! (i <= 23)) {
#line 1704
            goto while_break___16;
          }
          {
#line 1705
          tmp___24 = pf("INT_INTERFACE_LOGICOUT%i", i);
#line 1705
          tmp___25 = pf("INT_INTERFACE_LOGICOUT_%i", i);
#line 1705
          rc = add_switch(model, y, x, tmp___25, tmp___24, 0);
          }
#line 1705
          if (rc) {
            {
#line 1707
            while (1) {
              while_continue___17: /* CIL Label */ ;
              {
#line 1707
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1707);
              }
#line 1707
              if (! model->rc) {
#line 1707
                model->rc = rc;
              }
#line 1707
              return (model->rc);
#line 1707
              goto while_break___17;
            }
            while_break___17: /* CIL Label */ ;
            }
          }
#line 1704
          i ++;
        }
        while_break___16: /* CIL Label */ ;
        }
        __Cont___3: /* CIL Label */ 
#line 1686
        y ++;
      }
      while_break___13: /* CIL Label */ ;
      }
#line 1710
      goto __Cont___0;
    }
    __Cont___0: /* CIL Label */ 
#line 1631
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1713
  return (model->rc);
}
}
#line 1716 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_bram(struct fpga_model *model ) 
{ 
  int i ;
  int x ;
  int y ;
  int tile0_to_3 ;
  int wire_num ;
  int rc ;
  int tmp ;
  int tmp___0 ;
  char const   *pairs___6[6] ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *s___8[12] ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  char const   *tmp___9 ;
  char const   *tmp___10 ;
  int tmp___11 ;
  char const   *tmp___12 ;
  char const   *tmp___13 ;
  char const   *tmp___14 ;
  char const   *tmp___15 ;
  char const   *tmp___16 ;
  char const   *tmp___17 ;
  int tmp___18 ;

  {
  {
#line 1720
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1720
    if (model->rc) {
#line 1720
      return (model->rc);
    }
#line 1720
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1721
  x = 0;
  {
#line 1721
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1721
    if (! (x < model->x_width)) {
#line 1721
      goto while_break___0;
    }
    {
#line 1722
    tmp = is_atx(8192, model, x);
    }
#line 1722
    if (! tmp) {
#line 1723
      goto __Cont;
    }
#line 1724
    y = 2;
    {
#line 1724
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 1724
      if (! (y < model->y_height - 2)) {
#line 1724
        goto while_break___1;
      }
      {
#line 1725
      tmp___0 = has_device(model, y, x, 8);
      }
#line 1725
      if (! tmp___0) {
#line 1726
        goto __Cont___0;
      }
#line 1727
      pairs___6[0] = "BRAM_CLK%c_INT1";
#line 1727
      pairs___6[1] = "RAMB16BWER_CLK%c";
#line 1727
      pairs___6[2] = "BRAM_CLK%c_INT1";
#line 1727
      pairs___6[3] = "RAMB8BWER_0_CLK%c";
#line 1727
      pairs___6[4] = "BRAM_CLK%c_INT2";
#line 1727
      pairs___6[5] = "RAMB8BWER_1_CLK%c";
#line 1731
      i = 0;
      {
#line 1731
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 1731
        if (! ((unsigned long )i < (sizeof(pairs___6) / sizeof(pairs___6[0])) / 2UL)) {
#line 1731
          goto while_break___2;
        }
        {
#line 1732
        tmp___1 = pf(pairs___6[i * 2 + 1], 65);
#line 1732
        tmp___2 = pf(pairs___6[i * 2], 48);
#line 1732
        rc = add_switch(model, y, x, tmp___2, tmp___1, 0);
        }
#line 1732
        if (rc) {
          {
#line 1734
          while (1) {
            while_continue___3: /* CIL Label */ ;
            {
#line 1734
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1734);
            }
#line 1734
            if (! model->rc) {
#line 1734
              model->rc = rc;
            }
#line 1734
            return (model->rc);
#line 1734
            goto while_break___3;
          }
          while_break___3: /* CIL Label */ ;
          }
        }
        {
#line 1735
        tmp___3 = pf(pairs___6[i * 2 + 1], 66);
#line 1735
        tmp___4 = pf(pairs___6[i * 2], 49);
#line 1735
        rc = add_switch(model, y, x, tmp___4, tmp___3, 0);
        }
#line 1735
        if (rc) {
          {
#line 1737
          while (1) {
            while_continue___4: /* CIL Label */ ;
            {
#line 1737
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1737);
            }
#line 1737
            if (! model->rc) {
#line 1737
              model->rc = rc;
            }
#line 1737
            return (model->rc);
#line 1737
            goto while_break___4;
          }
          while_break___4: /* CIL Label */ ;
          }
        }
#line 1731
        i ++;
      }
      while_break___2: /* CIL Label */ ;
      }
#line 1739
      s___8[0] = "BRAM_SR0_INT1";
#line 1739
      s___8[1] = "RAMB16BWER_RSTA";
#line 1739
      s___8[2] = "BRAM_SR0_INT1";
#line 1739
      s___8[3] = "RAMB8BWER_0_RSTA";
#line 1739
      s___8[4] = "BRAM_SR0_INT2";
#line 1739
      s___8[5] = "RAMB8BWER_1_RSTA";
#line 1739
      s___8[6] = "BRAM_SR1_INT1";
#line 1739
      s___8[7] = "RAMB16BWER_RSTB";
#line 1739
      s___8[8] = "BRAM_SR1_INT1";
#line 1739
      s___8[9] = "RAMB8BWER_0_RSTB";
#line 1739
      s___8[10] = "BRAM_SR1_INT2";
#line 1739
      s___8[11] = "RAMB8BWER_1_RSTB";
#line 1746
      i = 0;
      {
#line 1746
      while (1) {
        while_continue___5: /* CIL Label */ ;
#line 1746
        if (! ((unsigned long )i < (sizeof(s___8) / sizeof(s___8[0])) / 2UL)) {
#line 1746
          goto while_break___5;
        }
        {
#line 1747
        rc = add_switch(model, y, x, s___8[i * 2], s___8[i * 2 + 1], 0);
        }
#line 1747
        if (rc) {
          {
#line 1748
          while (1) {
            while_continue___6: /* CIL Label */ ;
            {
#line 1748
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1748);
            }
#line 1748
            if (! model->rc) {
#line 1748
              model->rc = rc;
            }
#line 1748
            return (model->rc);
#line 1748
            goto while_break___6;
          }
          while_break___6: /* CIL Label */ ;
          }
        }
#line 1746
        i ++;
      }
      while_break___5: /* CIL Label */ ;
      }
#line 1750
      i = 0;
      {
#line 1750
      while (1) {
        while_continue___7: /* CIL Label */ ;
#line 1750
        if (! (i <= 111)) {
#line 1750
          goto while_break___7;
        }
        {
#line 1751
        fdev_bram_inbit((enum extra_wires )(2000 + i), & tile0_to_3, & wire_num);
        }
#line 1752
        if (tile0_to_3 == -1) {
          {
#line 1752
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1752);
          }
#line 1752
          goto __Cont___1;
        }
        {
#line 1753
        tmp___5 = fpga_wire2str((enum extra_wires )(2000 + i));
#line 1753
        tmp___6 = pf("BRAM_LOGICINB%i_INT%i", wire_num, tile0_to_3);
#line 1753
        rc = add_switch(model, y, x, tmp___6, tmp___5, 0);
        }
#line 1753
        if (rc) {
          {
#line 1756
          while (1) {
            while_continue___8: /* CIL Label */ ;
            {
#line 1756
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1756);
            }
#line 1756
            if (! model->rc) {
#line 1756
              model->rc = rc;
            }
#line 1756
            return (model->rc);
#line 1756
            goto while_break___8;
          }
          while_break___8: /* CIL Label */ ;
          }
        }
        {
#line 1757
        tmp___11 = fdev_is_bram8_inwire(i);
        }
#line 1757
        if (tmp___11) {
          {
#line 1758
          fdev_bram_inbit((enum extra_wires )(2000 + (256 | i)), & tile0_to_3, & wire_num);
          }
#line 1759
          if (tile0_to_3 == -1) {
            {
#line 1759
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1759);
            }
#line 1759
            goto __Cont___1;
          }
          {
#line 1760
          tmp___7 = fpga_wire2str((enum extra_wires )(2000 + (256 | i)));
#line 1760
          tmp___8 = pf("BRAM_LOGICINB%i_INT%i", wire_num, tile0_to_3);
#line 1760
          rc = add_switch(model, y, x, tmp___8, tmp___7, 0);
          }
#line 1760
          if (rc) {
            {
#line 1763
            while (1) {
              while_continue___9: /* CIL Label */ ;
              {
#line 1763
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1763);
              }
#line 1763
              if (! model->rc) {
#line 1763
                model->rc = rc;
              }
#line 1763
              return (model->rc);
#line 1763
              goto while_break___9;
            }
            while_break___9: /* CIL Label */ ;
            }
          }
          {
#line 1765
          fdev_bram_inbit((enum extra_wires )(2000 + (512 | i)), & tile0_to_3, & wire_num);
          }
#line 1766
          if (tile0_to_3 == -1) {
            {
#line 1766
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1766);
            }
#line 1766
            goto __Cont___1;
          }
          {
#line 1767
          tmp___9 = fpga_wire2str((enum extra_wires )(2000 + (512 | i)));
#line 1767
          tmp___10 = pf("BRAM_LOGICINB%i_INT%i", wire_num, tile0_to_3);
#line 1767
          rc = add_switch(model, y, x, tmp___10, tmp___9, 0);
          }
#line 1767
          if (rc) {
            {
#line 1770
            while (1) {
              while_continue___10: /* CIL Label */ ;
              {
#line 1770
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1770);
              }
#line 1770
              if (! model->rc) {
#line 1770
                model->rc = rc;
              }
#line 1770
              return (model->rc);
#line 1770
              goto while_break___10;
            }
            while_break___10: /* CIL Label */ ;
            }
          }
        }
        __Cont___1: /* CIL Label */ 
#line 1750
        i ++;
      }
      while_break___7: /* CIL Label */ ;
      }
#line 1773
      i = 112;
      {
#line 1773
      while (1) {
        while_continue___11: /* CIL Label */ ;
#line 1773
        if (! (i <= 183)) {
#line 1773
          goto while_break___11;
        }
        {
#line 1774
        fdev_bram_outbit((enum extra_wires )(2000 + i), & tile0_to_3, & wire_num);
        }
#line 1775
        if (tile0_to_3 == -1) {
          {
#line 1775
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1775);
          }
#line 1775
          goto __Cont___2;
        }
        {
#line 1776
        tmp___12 = pf("BRAM_LOGICOUT%i_INT%i", wire_num, tile0_to_3);
#line 1776
        tmp___13 = fpga_wire2str((enum extra_wires )(2000 + i));
#line 1776
        rc = add_switch(model, y, x, tmp___13, tmp___12, 0);
        }
#line 1776
        if (rc) {
          {
#line 1779
          while (1) {
            while_continue___12: /* CIL Label */ ;
            {
#line 1779
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1779);
            }
#line 1779
            if (! model->rc) {
#line 1779
              model->rc = rc;
            }
#line 1779
            return (model->rc);
#line 1779
            goto while_break___12;
          }
          while_break___12: /* CIL Label */ ;
          }
        }
        {
#line 1780
        tmp___18 = fdev_is_bram8_outwire(i);
        }
#line 1780
        if (tmp___18) {
          {
#line 1781
          fdev_bram_outbit((enum extra_wires )(2000 + (256 | i)), & tile0_to_3, & wire_num);
          }
#line 1782
          if (tile0_to_3 == -1) {
            {
#line 1782
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1782);
            }
#line 1782
            goto __Cont___2;
          }
          {
#line 1783
          tmp___14 = pf("BRAM_LOGICOUT%i_INT%i", wire_num, tile0_to_3);
#line 1783
          tmp___15 = fpga_wire2str((enum extra_wires )(2000 + (256 | i)));
#line 1783
          rc = add_switch(model, y, x, tmp___15, tmp___14, 0);
          }
#line 1783
          if (rc) {
            {
#line 1786
            while (1) {
              while_continue___13: /* CIL Label */ ;
              {
#line 1786
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1786);
              }
#line 1786
              if (! model->rc) {
#line 1786
                model->rc = rc;
              }
#line 1786
              return (model->rc);
#line 1786
              goto while_break___13;
            }
            while_break___13: /* CIL Label */ ;
            }
          }
          {
#line 1788
          fdev_bram_outbit((enum extra_wires )(2000 + (512 | i)), & tile0_to_3, & wire_num);
          }
#line 1789
          if (tile0_to_3 == -1) {
            {
#line 1789
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1789);
            }
#line 1789
            goto __Cont___2;
          }
          {
#line 1790
          tmp___16 = pf("BRAM_LOGICOUT%i_INT%i", wire_num, tile0_to_3);
#line 1790
          tmp___17 = fpga_wire2str((enum extra_wires )(2000 + (512 | i)));
#line 1790
          rc = add_switch(model, y, x, tmp___17, tmp___16, 0);
          }
#line 1790
          if (rc) {
            {
#line 1793
            while (1) {
              while_continue___14: /* CIL Label */ ;
              {
#line 1793
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1793);
              }
#line 1793
              if (! model->rc) {
#line 1793
                model->rc = rc;
              }
#line 1793
              return (model->rc);
#line 1793
              goto while_break___14;
            }
            while_break___14: /* CIL Label */ ;
            }
          }
        }
        __Cont___2: /* CIL Label */ 
#line 1773
        i ++;
      }
      while_break___11: /* CIL Label */ ;
      }
      __Cont___0: /* CIL Label */ 
#line 1724
      y ++;
    }
    while_break___1: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 1721
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1798
  return (model->rc);
}
}
#line 1801 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_macc(struct fpga_model *model ) 
{ 
  int i ;
  int x ;
  int y ;
  int tile0_to_3 ;
  int wire_num ;
  int rc ;
  int tmp ;
  int tmp___0 ;
  char const   *s___8[18] ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;

  {
  {
#line 1805
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1805
    if (model->rc) {
#line 1805
      return (model->rc);
    }
#line 1805
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1806
  x = 0;
  {
#line 1806
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1806
    if (! (x < model->x_width)) {
#line 1806
      goto while_break___0;
    }
    {
#line 1807
    tmp = is_atx(16384, model, x);
    }
#line 1807
    if (! tmp) {
#line 1808
      goto __Cont;
    }
#line 1809
    y = 2;
    {
#line 1809
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 1809
      if (! (y < model->y_height - 2)) {
#line 1809
        goto while_break___1;
      }
      {
#line 1810
      tmp___0 = has_device(model, y, x, 3);
      }
#line 1810
      if (! tmp___0) {
#line 1811
        goto __Cont___0;
      }
#line 1812
      s___8[0] = "MACC_SR0_INT0";
#line 1812
      s___8[1] = "RSTD_DSP48A1_SITE";
#line 1812
      s___8[2] = "MACC_SR0_INT1";
#line 1812
      s___8[3] = "RSTP_DSP48A1_SITE";
#line 1812
      s___8[4] = "MACC_SR0_INT2";
#line 1812
      s___8[5] = "RSTC_DSP48A1_SITE";
#line 1812
      s___8[6] = "MACC_SR0_INT3";
#line 1812
      s___8[7] = "RSTA_DSP48A1_SITE";
#line 1812
      s___8[8] = "MACC_SR1_INT0";
#line 1812
      s___8[9] = "RSTCARRYIN_DSP48A1_SITE";
#line 1812
      s___8[10] = "MACC_SR1_INT1";
#line 1812
      s___8[11] = "RSTOPMODE_DSP48A1_SITE";
#line 1812
      s___8[12] = "MACC_SR1_INT2";
#line 1812
      s___8[13] = "RSTM_DSP48A1_SITE";
#line 1812
      s___8[14] = "MACC_SR1_INT3";
#line 1812
      s___8[15] = "RSTB_DSP48A1_SITE";
#line 1812
      s___8[16] = "MACC_CLK0_INT2";
#line 1812
      s___8[17] = "CLK_DSP48A1_SITE";
#line 1822
      i = 0;
      {
#line 1822
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 1822
        if (! ((unsigned long )i < (sizeof(s___8) / sizeof(s___8[0])) / 2UL)) {
#line 1822
          goto while_break___2;
        }
        {
#line 1823
        rc = add_switch(model, y, x, s___8[i * 2], s___8[i * 2 + 1], 0);
        }
#line 1823
        if (rc) {
          {
#line 1824
          while (1) {
            while_continue___3: /* CIL Label */ ;
            {
#line 1824
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1824);
            }
#line 1824
            if (! model->rc) {
#line 1824
              model->rc = rc;
            }
#line 1824
            return (model->rc);
#line 1824
            goto while_break___3;
          }
          while_break___3: /* CIL Label */ ;
          }
        }
#line 1822
        i ++;
      }
      while_break___2: /* CIL Label */ ;
      }
#line 1826
      i = 0;
      {
#line 1826
      while (1) {
        while_continue___4: /* CIL Label */ ;
#line 1826
        if (! (i <= 117)) {
#line 1826
          goto while_break___4;
        }
        {
#line 1827
        fdev_macc_inbit((enum extra_wires )(3000 + i), & tile0_to_3, & wire_num);
        }
#line 1828
        if (tile0_to_3 == -1) {
          {
#line 1828
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1828);
          }
#line 1828
          goto __Cont___1;
        }
        {
#line 1829
        tmp___1 = fpga_wire2str((enum extra_wires )(3000 + i));
#line 1829
        tmp___2 = pf("MACC_LOGICINB%i_INT%i", wire_num, tile0_to_3);
#line 1829
        rc = add_switch(model, y, x, tmp___2, tmp___1, 0);
        }
#line 1829
        if (rc) {
          {
#line 1832
          while (1) {
            while_continue___5: /* CIL Label */ ;
            {
#line 1832
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1832);
            }
#line 1832
            if (! model->rc) {
#line 1832
              model->rc = rc;
            }
#line 1832
            return (model->rc);
#line 1832
            goto while_break___5;
          }
          while_break___5: /* CIL Label */ ;
          }
        }
        __Cont___1: /* CIL Label */ 
#line 1826
        i ++;
      }
      while_break___4: /* CIL Label */ ;
      }
#line 1834
      i = 118;
      {
#line 1834
      while (1) {
        while_continue___6: /* CIL Label */ ;
#line 1834
        if (! (i <= 202)) {
#line 1834
          goto while_break___6;
        }
        {
#line 1835
        fdev_macc_outbit((enum extra_wires )(3000 + i), & tile0_to_3, & wire_num);
        }
#line 1836
        if (tile0_to_3 == -1) {
          {
#line 1836
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1836);
          }
#line 1836
          goto __Cont___2;
        }
        {
#line 1837
        tmp___3 = pf("MACC_LOGICOUT%i_INT%i", wire_num, tile0_to_3);
#line 1837
        tmp___4 = fpga_wire2str((enum extra_wires )(3000 + i));
#line 1837
        rc = add_switch(model, y, x, tmp___4, tmp___3, 0);
        }
#line 1837
        if (rc) {
          {
#line 1840
          while (1) {
            while_continue___7: /* CIL Label */ ;
            {
#line 1840
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1840);
            }
#line 1840
            if (! model->rc) {
#line 1840
              model->rc = rc;
            }
#line 1840
            return (model->rc);
#line 1840
            goto while_break___7;
          }
          while_break___7: /* CIL Label */ ;
          }
        }
        __Cont___2: /* CIL Label */ 
#line 1834
        i ++;
      }
      while_break___6: /* CIL Label */ ;
      }
#line 1842
      if (y != 5) {
        {
#line 1843
        rc = add_switch(model, y, x, "CARRYOUT_DSP48A1_SITE", "CARRYOUT_DSP48A1_B_SITE",
                        0);
        }
#line 1843
        if (rc) {
          {
#line 1845
          while (1) {
            while_continue___8: /* CIL Label */ ;
            {
#line 1845
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    1845);
            }
#line 1845
            if (! model->rc) {
#line 1845
              model->rc = rc;
            }
#line 1845
            return (model->rc);
#line 1845
            goto while_break___8;
          }
          while_break___8: /* CIL Label */ ;
          }
        }
#line 1846
        i = 0;
        {
#line 1846
        while (1) {
          while_continue___9: /* CIL Label */ ;
#line 1846
          if (! (i <= 17)) {
#line 1846
            goto while_break___9;
          }
          {
#line 1847
          tmp___5 = pf("BCOUT%i_DSP48A1_B_SITE", i);
#line 1847
          tmp___6 = pf("BCOUT%i_DSP48A1_SITE", i);
#line 1847
          rc = add_switch(model, y, x, tmp___6, tmp___5, 0);
          }
#line 1847
          if (rc) {
            {
#line 1849
            while (1) {
              while_continue___10: /* CIL Label */ ;
              {
#line 1849
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1849);
              }
#line 1849
              if (! model->rc) {
#line 1849
                model->rc = rc;
              }
#line 1849
              return (model->rc);
#line 1849
              goto while_break___10;
            }
            while_break___10: /* CIL Label */ ;
            }
          }
#line 1846
          i ++;
        }
        while_break___9: /* CIL Label */ ;
        }
#line 1851
        i = 0;
        {
#line 1851
        while (1) {
          while_continue___11: /* CIL Label */ ;
#line 1851
          if (! (i <= 47)) {
#line 1851
            goto while_break___11;
          }
          {
#line 1852
          tmp___7 = pf("PCOUT%i_DSP48A1_B_SITE", i);
#line 1852
          tmp___8 = pf("PCOUT%i_DSP48A1_SITE", i);
#line 1852
          rc = add_switch(model, y, x, tmp___8, tmp___7, 0);
          }
#line 1852
          if (rc) {
            {
#line 1854
            while (1) {
              while_continue___12: /* CIL Label */ ;
              {
#line 1854
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      1854);
              }
#line 1854
              if (! model->rc) {
#line 1854
                model->rc = rc;
              }
#line 1854
              return (model->rc);
#line 1854
              goto while_break___12;
            }
            while_break___12: /* CIL Label */ ;
            }
          }
#line 1851
          i ++;
        }
        while_break___11: /* CIL Label */ ;
        }
      }
      __Cont___0: /* CIL Label */ 
#line 1809
      y ++;
    }
    while_break___1: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 1806
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1859
  return (model->rc);
}
}
#line 1862 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_topbot_tterm_gclk(struct fpga_model *model ) 
{ 
  int i ;
  int rc ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;

  {
  {
#line 1866
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1866
    if (model->rc) {
#line 1866
      return (model->rc);
    }
#line 1866
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1867
  i = 0;
  {
#line 1867
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1867
    if (! (i <= 15)) {
#line 1867
      goto while_break___0;
    }
    {
#line 1868
    tmp = pf("IOI_TTERM_GCLK%i", i);
#line 1868
    rc = add_switch(model, 1, model->center_x + 1, tmp, "BUFPLL_TOP_GCLK0", 0);
    }
#line 1868
    if (rc) {
      {
#line 1869
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 1869
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1869);
        }
#line 1869
        if (! model->rc) {
#line 1869
          model->rc = rc;
        }
#line 1869
        return (model->rc);
#line 1869
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
    {
#line 1870
    tmp___0 = pf("IOI_TTERM_GCLK%i", i);
#line 1870
    rc = add_switch(model, 1, model->center_x + 1, tmp___0, "BUFPLL_TOP_GCLK1", 0);
    }
#line 1870
    if (rc) {
      {
#line 1871
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 1871
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1871);
        }
#line 1871
        if (! model->rc) {
#line 1871
          model->rc = rc;
        }
#line 1871
        return (model->rc);
#line 1871
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
    {
#line 1872
    tmp___1 = pf("IOI_BTERM_GCLK%i", i);
#line 1872
    rc = add_switch(model, model->y_height - 2, model->center_x + 1, tmp___1, "BUFPLL_BOT_GCLK0",
                    0);
    }
#line 1872
    if (rc) {
      {
#line 1873
      while (1) {
        while_continue___3: /* CIL Label */ ;
        {
#line 1873
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1873);
        }
#line 1873
        if (! model->rc) {
#line 1873
          model->rc = rc;
        }
#line 1873
        return (model->rc);
#line 1873
        goto while_break___3;
      }
      while_break___3: /* CIL Label */ ;
      }
    }
    {
#line 1874
    tmp___2 = pf("IOI_BTERM_GCLK%i", i);
#line 1874
    rc = add_switch(model, model->y_height - 2, model->center_x + 1, tmp___2, "BUFPLL_BOT_GCLK1",
                    0);
    }
#line 1874
    if (rc) {
      {
#line 1875
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 1875
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1875);
        }
#line 1875
        if (! model->rc) {
#line 1875
          model->rc = rc;
        }
#line 1875
        return (model->rc);
#line 1875
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
    }
#line 1867
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1877
  return (model->rc);
}
}
#line 1885
static int init_bufio_tile(struct fpga_model *model , int y , int x , char const   *s1 ,
                           char const   *s2 ) ;
#line 1885 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *s___3[6]  = {      "I_BUFIO2_%s_SITE%i",      "O_BUFIO2_%s_SITE%i",      "I_BUFIO2_%s_SITE%i",      "ODIV_BUFIO2_%s_SITE%i", 
        "IFB_BUFIO2FB_%s_SITE%i",      "OFB_BUFIO2FB_%s_SITE%i"};
#line 1895 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *s___4[8]  = 
#line 1895
  {      "O_BUFIO2_%s_SITE%i",      "%s_IOCLKOUT%i",      "ODIV_BUFIO2_%s_SITE%i",      "%s_CKPIN_OUT%i", 
        "OE_BUFIO2_%s_SITE%i",      "%s_IOCEOUT%i",      "OFB_BUFIO2FB_%s_SITE%i",      "%s_CLK_FEEDBACK%i"};
#line 1906 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *s___5[14]  = 
#line 1906
  {      "%s_CFB%i",      "IFB_BUFIO2FB_%s_SITE%i",      "%s_CFB1_%i",      "IB_BUFIO2FB_%s_SITE%i", 
        "%s_DFB%i",      "IFB_BUFIO2FB_%s_SITE%i",      "%s_DFB%i",      "I_BUFIO2_%s_SITE%i", 
        "%s_GTPFB%i",      "IFB_BUFIO2FB_%s_SITE%i",      "%s_CLKPIN%i",      "IB_BUFIO2_%s_SITE%i", 
        "%s_CLKPIN%i",      "I_BUFIO2_%s_SITE%i"};
#line 1880 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_bufio_tile(struct fpga_model *model , int y , int x , char const   *s1 ,
                           char const   *s2 ) 
{ 
  int i ;
  int j ;
  int rc ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  int n___0[8] ;
  char const   *s___8[4] ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  int n1[8] ;
  int n2[8] ;
  int n3[8] ;
  char const   *s___9[4] ;
  char const   *tmp___9 ;
  char const   *tmp___10 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;
  char const   *tmp___13 ;
  char const   *tmp___14 ;

  {
  {
#line 1884
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1884
    if (model->rc) {
#line 1884
      return (model->rc);
    }
#line 1884
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1889
  i = 0;
  {
#line 1889
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1889
    if (! ((unsigned long )i < (sizeof(s___3) / sizeof(s___3[0])) / 2UL)) {
#line 1889
      goto while_break___0;
    }
#line 1890
    j = 0;
    {
#line 1890
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 1890
      if (! (j <= 7)) {
#line 1890
        goto while_break___1;
      }
      {
#line 1891
      tmp = pf(s___3[i * 2 + 1], s2, j);
#line 1891
      tmp___0 = pf(s___3[i * 2], s2, j);
#line 1891
      rc = add_switch(model, y, x, tmp___0, tmp, 0);
      }
#line 1891
      if (rc) {
        {
#line 1892
        while (1) {
          while_continue___2: /* CIL Label */ ;
          {
#line 1892
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1892);
          }
#line 1892
          if (! model->rc) {
#line 1892
            model->rc = rc;
          }
#line 1892
          return (model->rc);
#line 1892
          goto while_break___2;
        }
        while_break___2: /* CIL Label */ ;
        }
      }
#line 1890
      j ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 1889
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1900
  i = 0;
  {
#line 1900
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 1900
    if (! ((unsigned long )i < (sizeof(s___4) / sizeof(s___4[0])) / 2UL)) {
#line 1900
      goto while_break___3;
    }
#line 1901
    j = 0;
    {
#line 1901
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 1901
      if (! (j <= 7)) {
#line 1901
        goto while_break___4;
      }
      {
#line 1902
      tmp___1 = pf(s___4[i * 2 + 1], s1, j);
#line 1902
      tmp___2 = pf(s___4[i * 2], s2, j);
#line 1902
      rc = add_switch(model, y, x, tmp___2, tmp___1, 0);
      }
#line 1902
      if (rc) {
        {
#line 1903
        while (1) {
          while_continue___5: /* CIL Label */ ;
          {
#line 1903
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1903);
          }
#line 1903
          if (! model->rc) {
#line 1903
            model->rc = rc;
          }
#line 1903
          return (model->rc);
#line 1903
          goto while_break___5;
        }
        while_break___5: /* CIL Label */ ;
        }
      }
#line 1901
      j ++;
    }
    while_break___4: /* CIL Label */ ;
    }
#line 1900
    i ++;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 1914
  i = 0;
  {
#line 1914
  while (1) {
    while_continue___6: /* CIL Label */ ;
#line 1914
    if (! ((unsigned long )i < (sizeof(s___5) / sizeof(s___5[0])) / 2UL)) {
#line 1914
      goto while_break___6;
    }
#line 1915
    j = 0;
    {
#line 1915
    while (1) {
      while_continue___7: /* CIL Label */ ;
#line 1915
      if (! (j <= 7)) {
#line 1915
        goto while_break___7;
      }
      {
#line 1916
      tmp___3 = pf(s___5[i * 2 + 1], s2, j);
#line 1916
      tmp___4 = pf(s___5[i * 2], s1, j);
#line 1916
      rc = add_switch(model, y, x, tmp___4, tmp___3, 0);
      }
#line 1916
      if (rc) {
        {
#line 1917
        while (1) {
          while_continue___8: /* CIL Label */ ;
          {
#line 1917
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1917);
          }
#line 1917
          if (! model->rc) {
#line 1917
            model->rc = rc;
          }
#line 1917
          return (model->rc);
#line 1917
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
      }
#line 1915
      j ++;
    }
    while_break___7: /* CIL Label */ ;
    }
#line 1914
    i ++;
  }
  while_break___6: /* CIL Label */ ;
  }
#line 1920
  j = 0;
  {
#line 1920
  while (1) {
    while_continue___9: /* CIL Label */ ;
#line 1920
    if (! (j <= 7)) {
#line 1920
      goto while_break___9;
    }
    {
#line 1921
    tmp___5 = pf("IB_BUFIO2_%s_SITE%i", s2, j);
#line 1921
    tmp___6 = pf("%s_VCC", s1);
#line 1921
    rc = add_switch(model, y, x, tmp___6, tmp___5, 0);
    }
#line 1921
    if (rc) {
      {
#line 1923
      while (1) {
        while_continue___10: /* CIL Label */ ;
        {
#line 1923
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1923);
        }
#line 1923
        if (! model->rc) {
#line 1923
          model->rc = rc;
        }
#line 1923
        return (model->rc);
#line 1923
        goto while_break___10;
      }
      while_break___10: /* CIL Label */ ;
      }
    }
#line 1920
    j ++;
  }
  while_break___9: /* CIL Label */ ;
  }
#line 1925
  n___0[0] = 1;
#line 1925
  n___0[1] = 0;
#line 1925
  n___0[2] = 3;
#line 1925
  n___0[3] = 2;
#line 1925
  n___0[4] = 5;
#line 1925
  n___0[5] = 4;
#line 1925
  n___0[6] = 7;
#line 1925
  n___0[7] = 6;
#line 1926
  s___8[0] = "%s_CLKPIN%i";
#line 1926
  s___8[1] = "IFB_BUFIO2FB_%s_SITE%i";
#line 1926
  s___8[2] = "%s_DFB%i";
#line 1926
  s___8[3] = "IB_BUFIO2_%s_SITE%i";
#line 1929
  i = 0;
  {
#line 1929
  while (1) {
    while_continue___11: /* CIL Label */ ;
#line 1929
    if (! ((unsigned long )i < (sizeof(s___8) / sizeof(s___8[0])) / 2UL)) {
#line 1929
      goto while_break___11;
    }
#line 1930
    j = 0;
    {
#line 1930
    while (1) {
      while_continue___12: /* CIL Label */ ;
#line 1930
      if (! (j <= 7)) {
#line 1930
        goto while_break___12;
      }
      {
#line 1931
      tmp___7 = pf(s___8[i * 2 + 1], s2, n___0[j]);
#line 1931
      tmp___8 = pf(s___8[i * 2], s1, j);
#line 1931
      rc = add_switch(model, y, x, tmp___8, tmp___7, 0);
      }
#line 1931
      if (rc) {
        {
#line 1933
        while (1) {
          while_continue___13: /* CIL Label */ ;
          {
#line 1933
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1933);
          }
#line 1933
          if (! model->rc) {
#line 1933
            model->rc = rc;
          }
#line 1933
          return (model->rc);
#line 1933
          goto while_break___13;
        }
        while_break___13: /* CIL Label */ ;
        }
      }
#line 1930
      j ++;
    }
    while_break___12: /* CIL Label */ ;
    }
#line 1929
    i ++;
  }
  while_break___11: /* CIL Label */ ;
  }
#line 1936
  n1[0] = 1;
#line 1936
  n1[1] = 0;
#line 1936
  n1[2] = 3;
#line 1936
  n1[3] = 2;
#line 1936
  n1[4] = 0;
#line 1936
  n1[5] = 0;
#line 1936
  n1[6] = 2;
#line 1936
  n1[7] = 2;
#line 1937
  n2[0] = 4;
#line 1937
  n2[1] = 4;
#line 1937
  n2[2] = 6;
#line 1937
  n2[3] = 6;
#line 1937
  n2[4] = 1;
#line 1937
  n2[5] = 1;
#line 1937
  n2[6] = 3;
#line 1937
  n2[7] = 3;
#line 1938
  n3[0] = 5;
#line 1938
  n3[1] = 5;
#line 1938
  n3[2] = 7;
#line 1938
  n3[3] = 7;
#line 1938
  n3[4] = 5;
#line 1938
  n3[5] = 4;
#line 1938
  n3[6] = 7;
#line 1938
  n3[7] = 6;
#line 1939
  s___9[0] = "%s_CLKPIN%i";
#line 1939
  s___9[1] = "IB_BUFIO2_%s_SITE%i";
#line 1939
  s___9[2] = "%s_CLKPIN%i";
#line 1939
  s___9[3] = "I_BUFIO2_%s_SITE%i";
#line 1942
  i = 0;
  {
#line 1942
  while (1) {
    while_continue___14: /* CIL Label */ ;
#line 1942
    if (! ((unsigned long )i < (sizeof(s___9) / sizeof(s___9[0])) / 2UL)) {
#line 1942
      goto while_break___14;
    }
#line 1943
    j = 0;
    {
#line 1943
    while (1) {
      while_continue___15: /* CIL Label */ ;
#line 1943
      if (! (j <= 7)) {
#line 1943
        goto while_break___15;
      }
      {
#line 1944
      tmp___9 = pf(s___9[i * 2 + 1], s2, n1[j]);
#line 1944
      tmp___10 = pf(s___9[i * 2], s1, j);
#line 1944
      rc = add_switch(model, y, x, tmp___10, tmp___9, 0);
      }
#line 1944
      if (rc) {
        {
#line 1946
        while (1) {
          while_continue___16: /* CIL Label */ ;
          {
#line 1946
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1946);
          }
#line 1946
          if (! model->rc) {
#line 1946
            model->rc = rc;
          }
#line 1946
          return (model->rc);
#line 1946
          goto while_break___16;
        }
        while_break___16: /* CIL Label */ ;
        }
      }
      {
#line 1947
      tmp___11 = pf(s___9[i * 2 + 1], s2, n2[j]);
#line 1947
      tmp___12 = pf(s___9[i * 2], s1, j);
#line 1947
      rc = add_switch(model, y, x, tmp___12, tmp___11, 0);
      }
#line 1947
      if (rc) {
        {
#line 1949
        while (1) {
          while_continue___17: /* CIL Label */ ;
          {
#line 1949
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1949);
          }
#line 1949
          if (! model->rc) {
#line 1949
            model->rc = rc;
          }
#line 1949
          return (model->rc);
#line 1949
          goto while_break___17;
        }
        while_break___17: /* CIL Label */ ;
        }
      }
      {
#line 1950
      tmp___13 = pf(s___9[i * 2 + 1], s2, n3[j]);
#line 1950
      tmp___14 = pf(s___9[i * 2], s1, j);
#line 1950
      rc = add_switch(model, y, x, tmp___14, tmp___13, 0);
      }
#line 1950
      if (rc) {
        {
#line 1952
        while (1) {
          while_continue___18: /* CIL Label */ ;
          {
#line 1952
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  1952);
          }
#line 1952
          if (! model->rc) {
#line 1952
            model->rc = rc;
          }
#line 1952
          return (model->rc);
#line 1952
          goto while_break___18;
        }
        while_break___18: /* CIL Label */ ;
        }
      }
#line 1943
      j ++;
    }
    while_break___15: /* CIL Label */ ;
    }
#line 1942
    i ++;
  }
  while_break___14: /* CIL Label */ ;
  }
#line 1955
  return (model->rc);
}
}
#line 1958 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_bufio(struct fpga_model *model ) 
{ 
  int y ;
  int x ;
  int j ;
  int rc ;
  char const   *s1 ;
  char const   *s2 ;
  int lr_n[8] ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;

  {
#line 1962
  lr_n[0] = 0;
#line 1962
  lr_n[1] = 0;
#line 1962
  lr_n[2] = 2;
#line 1962
  lr_n[3] = 2;
#line 1962
  lr_n[4] = 4;
#line 1962
  lr_n[5] = 5;
#line 1962
  lr_n[6] = 6;
#line 1962
  lr_n[7] = 7;
  {
#line 1964
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1964
    if (model->rc) {
#line 1964
      return (model->rc);
    }
#line 1964
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1966
  y = 0;
#line 1967
  x = model->center_x - 1;
#line 1968
  s1 = "REGT";
#line 1969
  s2 = "TOP";
#line 1970
  rc = init_bufio_tile(model, y, x, s1, s2);
  }
#line 1971
  if (rc) {
    {
#line 1971
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1971
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              1971);
      }
#line 1971
      if (! model->rc) {
#line 1971
        model->rc = rc;
      }
#line 1971
      return (model->rc);
#line 1971
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 1972
  j = 0;
  {
#line 1972
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 1972
    if (! (j <= 7)) {
#line 1972
      goto while_break___1;
    }
    {
#line 1973
    tmp = pf("I_BUFIO2_%s_SITE%i", s2, j);
#line 1973
    tmp___0 = pf("%s_GTPCLK%i", s1, j);
#line 1973
    rc = add_switch(model, y, x, tmp___0, tmp, 0);
    }
#line 1973
    if (rc) {
      {
#line 1974
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 1974
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1974);
        }
#line 1974
        if (! model->rc) {
#line 1974
          model->rc = rc;
        }
#line 1974
        return (model->rc);
#line 1974
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 1972
    j ++;
  }
  while_break___1: /* CIL Label */ ;
  }
  {
#line 1977
  y = model->center_y;
#line 1978
  x = 0;
#line 1979
  s1 = "REGL";
#line 1980
  s2 = "LEFT";
#line 1981
  rc = init_bufio_tile(model, y, x, s1, s2);
  }
#line 1982
  if (rc) {
    {
#line 1982
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 1982
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              1982);
      }
#line 1982
      if (! model->rc) {
#line 1982
        model->rc = rc;
      }
#line 1982
      return (model->rc);
#line 1982
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
  }
#line 1983
  j = 0;
  {
#line 1983
  while (1) {
    while_continue___4: /* CIL Label */ ;
#line 1983
    if (! (j <= 7)) {
#line 1983
      goto while_break___4;
    }
    {
#line 1984
    tmp___1 = pf("I_BUFIO2_%s_SITE%i", s2, j);
#line 1984
    tmp___2 = pf("%s_GTPCLK%i", s1, lr_n[j]);
#line 1984
    rc = add_switch(model, y, x, tmp___2, tmp___1, 0);
    }
#line 1984
    if (rc) {
      {
#line 1985
      while (1) {
        while_continue___5: /* CIL Label */ ;
        {
#line 1985
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1985);
        }
#line 1985
        if (! model->rc) {
#line 1985
          model->rc = rc;
        }
#line 1985
        return (model->rc);
#line 1985
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
    }
#line 1983
    j ++;
  }
  while_break___4: /* CIL Label */ ;
  }
  {
#line 1988
  y = model->center_y;
#line 1989
  x = model->x_width - 1;
#line 1990
  s1 = "REGR";
#line 1991
  s2 = "RIGHT";
#line 1992
  rc = init_bufio_tile(model, y, x, s1, s2);
  }
#line 1993
  if (rc) {
    {
#line 1993
    while (1) {
      while_continue___6: /* CIL Label */ ;
      {
#line 1993
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              1993);
      }
#line 1993
      if (! model->rc) {
#line 1993
        model->rc = rc;
      }
#line 1993
      return (model->rc);
#line 1993
      goto while_break___6;
    }
    while_break___6: /* CIL Label */ ;
    }
  }
#line 1994
  j = 0;
  {
#line 1994
  while (1) {
    while_continue___7: /* CIL Label */ ;
#line 1994
    if (! (j <= 7)) {
#line 1994
      goto while_break___7;
    }
    {
#line 1995
    tmp___3 = pf("I_BUFIO2_%s_SITE%i", s2, j);
#line 1995
    tmp___4 = pf("%s_GTPCLK%i", s1, lr_n[j]);
#line 1995
    rc = add_switch(model, y, x, tmp___4, tmp___3, 0);
    }
#line 1995
    if (rc) {
      {
#line 1996
      while (1) {
        while_continue___8: /* CIL Label */ ;
        {
#line 1996
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                1996);
        }
#line 1996
        if (! model->rc) {
#line 1996
          model->rc = rc;
        }
#line 1996
        return (model->rc);
#line 1996
        goto while_break___8;
      }
      while_break___8: /* CIL Label */ ;
      }
    }
#line 1994
    j ++;
  }
  while_break___7: /* CIL Label */ ;
  }
  {
#line 1999
  y = model->y_height - 1;
#line 2000
  x = model->center_x - 1;
#line 2001
  s1 = "REGB";
#line 2002
  s2 = "BOT";
#line 2003
  rc = init_bufio_tile(model, y, x, s1, s2);
  }
#line 2004
  if (rc) {
    {
#line 2004
    while (1) {
      while_continue___9: /* CIL Label */ ;
      {
#line 2004
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              2004);
      }
#line 2004
      if (! model->rc) {
#line 2004
        model->rc = rc;
      }
#line 2004
      return (model->rc);
#line 2004
      goto while_break___9;
    }
    while_break___9: /* CIL Label */ ;
    }
  }
#line 2005
  j = 0;
  {
#line 2005
  while (1) {
    while_continue___10: /* CIL Label */ ;
#line 2005
    if (! (j <= 7)) {
#line 2005
      goto while_break___10;
    }
    {
#line 2006
    tmp___5 = pf("I_BUFIO2_%s_SITE%i", s2, j);
#line 2006
    tmp___6 = pf("%s_GTPCLK%i", s1, j);
#line 2006
    rc = add_switch(model, y, x, tmp___6, tmp___5, 0);
    }
#line 2006
    if (rc) {
      {
#line 2007
      while (1) {
        while_continue___11: /* CIL Label */ ;
        {
#line 2007
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2007);
        }
#line 2007
        if (! model->rc) {
#line 2007
          model->rc = rc;
        }
#line 2007
        return (model->rc);
#line 2007
        goto while_break___11;
      }
      while_break___11: /* CIL Label */ ;
      }
    }
#line 2005
    j ++;
  }
  while_break___10: /* CIL Label */ ;
  }
#line 2009
  return (model->rc);
}
}
#line 2012 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_bscan(struct fpga_model *model ) 
{ 
  int y ;
  int x ;
  int num_bscan_devs ;
  int i ;
  int j ;
  int rc ;
  char const   *s___8[10] ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;

  {
#line 2015
  s___8[0] = "BSCAN%i_CAPTURE_PINWIRE";
#line 2015
  s___8[1] = "BSCAN%i_DRCK_PINWIRE";
#line 2015
  s___8[2] = "BSCAN%i_RESET_PINWIRE";
#line 2015
  s___8[3] = "BSCAN%i_RUNTEST_PINWIRE";
#line 2015
  s___8[4] = "BSCAN%i_SHIFT_PINWIRE";
#line 2015
  s___8[5] = "BSCAN%i_TCK_PINWIRE";
#line 2015
  s___8[6] = "BSCAN%i_TDI_PINWIRE";
#line 2015
  s___8[7] = "BSCAN%i_TMS_PINWIRE";
#line 2015
  s___8[8] = "BSCAN%i_UPDATE_PINWIRE";
#line 2015
  s___8[9] = "BSCAN%i_SEL_PINWIRE";
  {
#line 2027
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2027
    if (model->rc) {
#line 2027
      return (model->rc);
    }
#line 2027
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2028
  x = model->x_width - 4;
#line 2029
  y = 2;
  {
#line 2029
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2029
    if (! (y < model->y_height - 2)) {
#line 2029
      goto while_break___0;
    }
    {
#line 2030
    num_bscan_devs = has_device(model, y, x, 16);
    }
#line 2031
    if (! num_bscan_devs) {
#line 2031
      goto __Cont;
    }
#line 2032
    if (num_bscan_devs != 2) {
      {
#line 2033
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              2033);
      }
#line 2034
      goto __Cont;
    }
#line 2036
    i = 0;
    {
#line 2036
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2036
      if (! (i <= 1)) {
#line 2036
        goto while_break___1;
      }
#line 2037
      j = 0;
      {
#line 2037
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 2037
        if (! ((unsigned long )j < sizeof(s___8) / sizeof(s___8[0]))) {
#line 2037
          goto while_break___2;
        }
        {
#line 2038
        tmp = pf("INT_INTERFACE_LOCAL_LOGICOUT_%i", i * 10 + j);
#line 2038
        tmp___0 = pf(s___8[j], i + 1);
#line 2038
        rc = add_switch(model, y, x, tmp___0, tmp, 0);
        }
#line 2038
        if (rc) {
          {
#line 2039
          while (1) {
            while_continue___3: /* CIL Label */ ;
            {
#line 2039
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2039);
            }
#line 2039
            if (! model->rc) {
#line 2039
              model->rc = rc;
            }
#line 2039
            return (model->rc);
#line 2039
            goto while_break___3;
          }
          while_break___3: /* CIL Label */ ;
          }
        }
#line 2037
        j ++;
      }
      while_break___2: /* CIL Label */ ;
      }
      {
#line 2041
      tmp___1 = pf("BSCAN%i_TDO_PINWIRE", i + 1);
#line 2041
      tmp___2 = pf("INT_INTERFACE_LOCAL_LOGICBIN%i", i + 1);
#line 2041
      rc = add_switch(model, y, x, tmp___2, tmp___1, 0);
      }
#line 2041
      if (rc) {
        {
#line 2042
        while (1) {
          while_continue___4: /* CIL Label */ ;
          {
#line 2042
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2042);
          }
#line 2042
          if (! model->rc) {
#line 2042
            model->rc = rc;
          }
#line 2042
          return (model->rc);
#line 2042
          goto while_break___4;
        }
        while_break___4: /* CIL Label */ ;
        }
      }
#line 2036
      i ++;
    }
    while_break___1: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 2029
    y ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2045
  return (model->rc);
}
}
#line 2048 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_dcm(struct fpga_model *model ) 
{ 
  int y ;
  int x ;
  int i ;
  int j ;
  int k ;
  int num_devs ;
  int rc ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  char const   *tmp___9 ;
  char const   *tmp___10 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;
  char const   *tmp___13 ;
  char const   *tmp___14 ;
  char const   *tmp___15 ;
  char const   *tmp___16 ;
  char const   *tmp___17 ;
  char const   *tmp___18 ;
  char const   *tmp___19 ;
  char const   *tmp___20 ;
  char const   *clb1_in0_to_62[63] ;
  char const   *clb2_in0_to_62[63] ;
  char const   *tmp___21 ;
  char const   *tmp___22 ;
  char const   *tmp___23 ;
  char const   *tmp___24 ;
  char const   *tmp___25 ;
  char const   *tmp___26 ;
  char const   *s___8[10] ;
  char const   *tmp___27 ;
  char const   *tmp___28 ;
  char const   *tmp___29 ;
  char const   *tmp___30 ;
  char const   *tmp___31 ;
  char const   *tmp___32 ;
  int tmp___33 ;
  char const   *tmp___34 ;
  char const   *tmp___35 ;
  char const   *s___9[28] ;
  char const   *s___10[10] ;
  char const   *tmp___36 ;
  char const   *tmp___37 ;
  char const   *s___11[6] ;
  char const   *s___12[6] ;

  {
  {
#line 2052
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2052
    if (model->rc) {
#line 2052
      return (model->rc);
    }
#line 2052
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2053
  x = model->center_x - 1;
#line 2054
  y = 2;
  {
#line 2054
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2054
    if (! (y < model->y_height - 2)) {
#line 2054
      goto while_break___0;
    }
    {
#line 2055
    num_devs = has_device(model, y, x, 17);
    }
#line 2056
    if (! num_devs) {
#line 2056
      goto __Cont;
    }
#line 2057
    if (num_devs != 2) {
      {
#line 2058
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              2058);
      }
#line 2059
      goto __Cont;
    }
#line 2061
    i = 0;
    {
#line 2061
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2061
      if (! (i <= 1)) {
#line 2061
        goto while_break___1;
      }
#line 2062
      j = 0;
      {
#line 2062
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 2062
        if (! (j <= 9)) {
#line 2062
          goto while_break___2;
        }
#line 2063
        k = 0;
        {
#line 2063
        while (1) {
          while_continue___3: /* CIL Label */ ;
#line 2063
          if (! (k <= 15)) {
#line 2063
            goto while_break___3;
          }
          {
#line 2064
          tmp = pf("DCM_HCLK%i", k);
#line 2064
          tmp___0 = pf("DCM%i_CLKOUT%i", i + 1, j);
#line 2064
          rc = add_switch(model, y, x, tmp___0, tmp, 0);
          }
#line 2064
          if (rc) {
            {
#line 2067
            while (1) {
              while_continue___4: /* CIL Label */ ;
              {
#line 2067
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                      2067);
              }
#line 2067
              if (! model->rc) {
#line 2067
                model->rc = rc;
              }
#line 2067
              return (model->rc);
#line 2067
              goto while_break___4;
            }
            while_break___4: /* CIL Label */ ;
            }
          }
#line 2063
          k ++;
        }
        while_break___3: /* CIL Label */ ;
        }
#line 2062
        j ++;
      }
      while_break___2: /* CIL Label */ ;
      }
#line 2061
      i ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 2071
    k = 0;
    {
#line 2071
    while (1) {
      while_continue___5: /* CIL Label */ ;
#line 2071
      if (! (k <= 15)) {
#line 2071
        goto while_break___5;
      }
      {
#line 2072
      tmp___1 = pf("DCM_HCLK%i", k);
#line 2072
      tmp___2 = pf("DCM_FABRIC_CLK%i", k);
#line 2072
      rc = add_switch(model, y, x, tmp___2, tmp___1, 0);
      }
#line 2072
      if (rc) {
        {
#line 2074
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 2074
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2074);
          }
#line 2074
          if (! model->rc) {
#line 2074
            model->rc = rc;
          }
#line 2074
          return (model->rc);
#line 2074
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
      }
      {
#line 2075
      tmp___3 = pf("DCM_HCLK%i_N", k);
#line 2075
      tmp___4 = pf("DCM_HCLK%i", k);
#line 2075
      rc = add_switch(model, y, x, tmp___4, tmp___3, 0);
      }
#line 2075
      if (rc) {
        {
#line 2077
        while (1) {
          while_continue___7: /* CIL Label */ ;
          {
#line 2077
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2077);
          }
#line 2077
          if (! model->rc) {
#line 2077
            model->rc = rc;
          }
#line 2077
          return (model->rc);
#line 2077
          goto while_break___7;
        }
        while_break___7: /* CIL Label */ ;
        }
      }
#line 2078
      if (y > model->center_y) {
        {
#line 2079
        tmp___5 = pf("PLL_CLK_CASC_TOP%i", k);
#line 2079
        tmp___6 = pf("DCM_HCLK%i_N", k);
#line 2079
        rc = add_switch(model, y, x, tmp___6, tmp___5, 0);
        }
#line 2079
        if (rc) {
          {
#line 2081
          while (1) {
            while_continue___8: /* CIL Label */ ;
            {
#line 2081
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2081);
            }
#line 2081
            if (! model->rc) {
#line 2081
              model->rc = rc;
            }
#line 2081
            return (model->rc);
#line 2081
            goto while_break___8;
          }
          while_break___8: /* CIL Label */ ;
          }
        }
        {
#line 2082
        tmp___7 = pf("PLL_CLK_CASC_TOP%i", k);
#line 2082
        tmp___8 = pf("PLL_CLK_CASC_BOT%i", k);
#line 2082
        rc = add_switch(model, y, x, tmp___8, tmp___7, 0);
        }
#line 2082
        if (rc) {
          {
#line 2084
          while (1) {
            while_continue___9: /* CIL Label */ ;
            {
#line 2084
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2084);
            }
#line 2084
            if (! model->rc) {
#line 2084
              model->rc = rc;
            }
#line 2084
            return (model->rc);
#line 2084
            goto while_break___9;
          }
          while_break___9: /* CIL Label */ ;
          }
        }
      } else {
        {
#line 2086
        tmp___9 = pf("PLL_CLK_CASC_BOT%i", k);
#line 2086
        tmp___10 = pf("DCM_HCLK%i_N", k);
#line 2086
        rc = add_switch(model, y, x, tmp___10, tmp___9, 0);
        }
#line 2086
        if (rc) {
          {
#line 2088
          while (1) {
            while_continue___10: /* CIL Label */ ;
            {
#line 2088
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2088);
            }
#line 2088
            if (! model->rc) {
#line 2088
              model->rc = rc;
            }
#line 2088
            return (model->rc);
#line 2088
            goto while_break___10;
          }
          while_break___10: /* CIL Label */ ;
          }
        }
        {
#line 2089
        tmp___11 = pf("PLL_CLK_CASC_BOT%i", k);
#line 2089
        tmp___12 = pf("PLL_CLK_CASC_TOP%i", k);
#line 2089
        rc = add_switch(model, y, x, tmp___12, tmp___11, 0);
        }
#line 2089
        if (rc) {
          {
#line 2091
          while (1) {
            while_continue___11: /* CIL Label */ ;
            {
#line 2091
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2091);
            }
#line 2091
            if (! model->rc) {
#line 2091
              model->rc = rc;
            }
#line 2091
            return (model->rc);
#line 2091
            goto while_break___11;
          }
          while_break___11: /* CIL Label */ ;
          }
        }
      }
#line 2071
      k ++;
    }
    while_break___5: /* CIL Label */ ;
    }
#line 2094
    i = 0;
    {
#line 2094
    while (1) {
      while_continue___12: /* CIL Label */ ;
#line 2094
      if (! (i <= 7)) {
#line 2094
        goto while_break___12;
      }
#line 2095
      j = 1;
      {
#line 2095
      while (1) {
        while_continue___13: /* CIL Label */ ;
#line 2095
        if (! (j <= 2)) {
#line 2095
          goto while_break___13;
        }
        {
#line 2096
        tmp___13 = pf("DCM%i_CLKFB", j);
#line 2096
        tmp___14 = pf("DCM_CLK_FEEDBACK_LR_TOP%i", i);
#line 2096
        rc = add_switch(model, y, x, tmp___14, tmp___13, 0);
        }
#line 2096
        if (rc) {
          {
#line 2098
          while (1) {
            while_continue___14: /* CIL Label */ ;
            {
#line 2098
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2098);
            }
#line 2098
            if (! model->rc) {
#line 2098
              model->rc = rc;
            }
#line 2098
            return (model->rc);
#line 2098
            goto while_break___14;
          }
          while_break___14: /* CIL Label */ ;
          }
        }
        {
#line 2099
        tmp___15 = pf("DCM%i_CLKFB", j);
#line 2099
        tmp___16 = pf("DCM_CLK_FEEDBACK_TB_BOT%i", i);
#line 2099
        rc = add_switch(model, y, x, tmp___16, tmp___15, 0);
        }
#line 2099
        if (rc) {
          {
#line 2101
          while (1) {
            while_continue___15: /* CIL Label */ ;
            {
#line 2101
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2101);
            }
#line 2101
            if (! model->rc) {
#line 2101
              model->rc = rc;
            }
#line 2101
            return (model->rc);
#line 2101
            goto while_break___15;
          }
          while_break___15: /* CIL Label */ ;
          }
        }
        {
#line 2102
        tmp___17 = pf("DCM%i_CLKIN", j);
#line 2102
        tmp___18 = pf("DCM_CLK_INDIRECT_LR_TOP%i", i);
#line 2102
        rc = add_switch(model, y, x, tmp___18, tmp___17, 0);
        }
#line 2102
        if (rc) {
          {
#line 2104
          while (1) {
            while_continue___16: /* CIL Label */ ;
            {
#line 2104
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2104);
            }
#line 2104
            if (! model->rc) {
#line 2104
              model->rc = rc;
            }
#line 2104
            return (model->rc);
#line 2104
            goto while_break___16;
          }
          while_break___16: /* CIL Label */ ;
          }
        }
        {
#line 2105
        tmp___19 = pf("DCM%i_CLKIN", j);
#line 2105
        tmp___20 = pf("DCM_CLK_INDIRECT_TB_BOT%i", i);
#line 2105
        rc = add_switch(model, y, x, tmp___20, tmp___19, 0);
        }
#line 2105
        if (rc) {
          {
#line 2107
          while (1) {
            while_continue___17: /* CIL Label */ ;
            {
#line 2107
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2107);
            }
#line 2107
            if (! model->rc) {
#line 2107
              model->rc = rc;
            }
#line 2107
            return (model->rc);
#line 2107
            goto while_break___17;
          }
          while_break___17: /* CIL Label */ ;
          }
        }
#line 2095
        j ++;
      }
      while_break___13: /* CIL Label */ ;
      }
#line 2094
      i ++;
    }
    while_break___12: /* CIL Label */ ;
    }
#line 2111
    clb1_in0_to_62[0] = (char const   *)0;
#line 2111
    clb1_in0_to_62[1] = (char const   *)0;
#line 2111
    clb1_in0_to_62[2] = (char const   *)0;
#line 2111
    clb1_in0_to_62[3] = (char const   *)0;
#line 2111
    clb1_in0_to_62[4] = (char const   *)0;
#line 2111
    clb1_in0_to_62[5] = "DCM2_STSADRS3";
#line 2111
    clb1_in0_to_62[6] = (char const   *)0;
#line 2111
    clb1_in0_to_62[7] = (char const   *)0;
#line 2111
    clb1_in0_to_62[8] = (char const   *)0;
#line 2111
    clb1_in0_to_62[9] = (char const   *)0;
#line 2111
    clb1_in0_to_62[10] = (char const   *)0;
#line 2111
    clb1_in0_to_62[11] = (char const   *)0;
#line 2111
    clb1_in0_to_62[12] = "DCM2_STSADRS2";
#line 2111
    clb1_in0_to_62[13] = (char const   *)0;
#line 2111
    clb1_in0_to_62[14] = (char const   *)0;
#line 2111
    clb1_in0_to_62[15] = "DCM2_PSINCDEC";
#line 2111
    clb1_in0_to_62[16] = "DCM2_STSADRS0";
#line 2111
    clb1_in0_to_62[17] = (char const   *)0;
#line 2111
    clb1_in0_to_62[18] = (char const   *)0;
#line 2111
    clb1_in0_to_62[19] = (char const   *)0;
#line 2111
    clb1_in0_to_62[20] = (char const   *)0;
#line 2111
    clb1_in0_to_62[21] = (char const   *)0;
#line 2111
    clb1_in0_to_62[22] = (char const   *)0;
#line 2111
    clb1_in0_to_62[23] = (char const   *)0;
#line 2111
    clb1_in0_to_62[24] = "DCM2_PSEN";
#line 2111
    clb1_in0_to_62[25] = "DCM2_SE_CLK_IN1";
#line 2111
    clb1_in0_to_62[26] = (char const   *)0;
#line 2111
    clb1_in0_to_62[27] = (char const   *)0;
#line 2111
    clb1_in0_to_62[28] = (char const   *)0;
#line 2111
    clb1_in0_to_62[29] = (char const   *)0;
#line 2111
    clb1_in0_to_62[30] = (char const   *)0;
#line 2111
    clb1_in0_to_62[31] = (char const   *)0;
#line 2111
    clb1_in0_to_62[32] = (char const   *)0;
#line 2111
    clb1_in0_to_62[33] = (char const   *)0;
#line 2111
    clb1_in0_to_62[34] = "DCM2_CTLOSC2";
#line 2111
    clb1_in0_to_62[35] = (char const   *)0;
#line 2111
    clb1_in0_to_62[36] = "DCM2_STSADRS4";
#line 2111
    clb1_in0_to_62[37] = (char const   *)0;
#line 2111
    clb1_in0_to_62[38] = (char const   *)0;
#line 2111
    clb1_in0_to_62[39] = (char const   *)0;
#line 2111
    clb1_in0_to_62[40] = (char const   *)0;
#line 2111
    clb1_in0_to_62[41] = (char const   *)0;
#line 2111
    clb1_in0_to_62[42] = "DCM2_FREEZEDFS";
#line 2111
    clb1_in0_to_62[43] = (char const   *)0;
#line 2111
    clb1_in0_to_62[44] = (char const   *)0;
#line 2111
    clb1_in0_to_62[45] = (char const   *)0;
#line 2111
    clb1_in0_to_62[46] = (char const   *)0;
#line 2111
    clb1_in0_to_62[47] = "DCM2_RST";
#line 2111
    clb1_in0_to_62[48] = (char const   *)0;
#line 2111
    clb1_in0_to_62[49] = (char const   *)0;
#line 2111
    clb1_in0_to_62[50] = (char const   *)0;
#line 2111
    clb1_in0_to_62[51] = (char const   *)0;
#line 2111
    clb1_in0_to_62[52] = (char const   *)0;
#line 2111
    clb1_in0_to_62[53] = (char const   *)0;
#line 2111
    clb1_in0_to_62[54] = "DCM2_CTLOSC1";
#line 2111
    clb1_in0_to_62[55] = (char const   *)0;
#line 2111
    clb1_in0_to_62[56] = (char const   *)0;
#line 2111
    clb1_in0_to_62[57] = "DCM2_SE_CLK_IN0";
#line 2111
    clb1_in0_to_62[58] = (char const   *)0;
#line 2111
    clb1_in0_to_62[59] = (char const   *)0;
#line 2111
    clb1_in0_to_62[60] = (char const   *)0;
#line 2111
    clb1_in0_to_62[61] = (char const   *)0;
#line 2111
    clb1_in0_to_62[62] = "DCM2_STSADRS1";
#line 2120
    clb2_in0_to_62[0] = (char const   *)0;
#line 2120
    clb2_in0_to_62[1] = (char const   *)0;
#line 2120
    clb2_in0_to_62[2] = "DCM_FABRIC_CLK13";
#line 2120
    clb2_in0_to_62[3] = "DCM_FABRIC_CLK5";
#line 2120
    clb2_in0_to_62[4] = (char const   *)0;
#line 2120
    clb2_in0_to_62[5] = "DCM1_STSADRS3";
#line 2120
    clb2_in0_to_62[6] = (char const   *)0;
#line 2120
    clb2_in0_to_62[7] = (char const   *)0;
#line 2120
    clb2_in0_to_62[8] = "DCM_FABRIC_CLK15";
#line 2120
    clb2_in0_to_62[9] = (char const   *)0;
#line 2120
    clb2_in0_to_62[10] = (char const   *)0;
#line 2120
    clb2_in0_to_62[11] = (char const   *)0;
#line 2120
    clb2_in0_to_62[12] = "DCM1_STSADRS2";
#line 2120
    clb2_in0_to_62[13] = (char const   *)0;
#line 2120
    clb2_in0_to_62[14] = (char const   *)0;
#line 2120
    clb2_in0_to_62[15] = "DCM1_PSINCDEC";
#line 2120
    clb2_in0_to_62[16] = "DCM1_STSADRS0";
#line 2120
    clb2_in0_to_62[17] = (char const   *)0;
#line 2120
    clb2_in0_to_62[18] = (char const   *)0;
#line 2120
    clb2_in0_to_62[19] = "DCM_FABRIC_CLK7";
#line 2120
    clb2_in0_to_62[20] = (char const   *)0;
#line 2120
    clb2_in0_to_62[21] = (char const   *)0;
#line 2120
    clb2_in0_to_62[22] = (char const   *)0;
#line 2120
    clb2_in0_to_62[23] = (char const   *)0;
#line 2120
    clb2_in0_to_62[24] = "DCM1_PSEN";
#line 2120
    clb2_in0_to_62[25] = "DCM1_SE_CLK_IN1";
#line 2120
    clb2_in0_to_62[26] = "DCM_FABRIC_CLK2";
#line 2120
    clb2_in0_to_62[27] = (char const   *)0;
#line 2120
    clb2_in0_to_62[28] = "DCM_FABRIC_CLK8";
#line 2120
    clb2_in0_to_62[29] = "DCM_FABRIC_CLK9";
#line 2120
    clb2_in0_to_62[30] = "DCM_FABRIC_CLK3";
#line 2120
    clb2_in0_to_62[31] = (char const   *)0;
#line 2120
    clb2_in0_to_62[32] = "DCM_FABRIC_CLK10";
#line 2120
    clb2_in0_to_62[33] = (char const   *)0;
#line 2120
    clb2_in0_to_62[34] = "DCM1_CTLOSC2";
#line 2120
    clb2_in0_to_62[35] = (char const   *)0;
#line 2120
    clb2_in0_to_62[36] = "DCM1_STSADRS4";
#line 2120
    clb2_in0_to_62[37] = (char const   *)0;
#line 2120
    clb2_in0_to_62[38] = (char const   *)0;
#line 2120
    clb2_in0_to_62[39] = "DCM_FABRIC_CLK14";
#line 2120
    clb2_in0_to_62[40] = (char const   *)0;
#line 2120
    clb2_in0_to_62[41] = "DCM_FABRIC_CLK4";
#line 2120
    clb2_in0_to_62[42] = "DCM1_FREEZEDFS";
#line 2120
    clb2_in0_to_62[43] = (char const   *)0;
#line 2120
    clb2_in0_to_62[44] = "DCM_FABRIC_CLK0";
#line 2120
    clb2_in0_to_62[45] = (char const   *)0;
#line 2120
    clb2_in0_to_62[46] = (char const   *)0;
#line 2120
    clb2_in0_to_62[47] = "DCM1_RST";
#line 2120
    clb2_in0_to_62[48] = (char const   *)0;
#line 2120
    clb2_in0_to_62[49] = (char const   *)0;
#line 2120
    clb2_in0_to_62[50] = (char const   *)0;
#line 2120
    clb2_in0_to_62[51] = (char const   *)0;
#line 2120
    clb2_in0_to_62[52] = "DCM_FABRIC_CLK12";
#line 2120
    clb2_in0_to_62[53] = (char const   *)0;
#line 2120
    clb2_in0_to_62[54] = "DCM1_CTLOSC1";
#line 2120
    clb2_in0_to_62[55] = "DCM_FABRIC_CLK1";
#line 2120
    clb2_in0_to_62[56] = (char const   *)0;
#line 2120
    clb2_in0_to_62[57] = "DCM1_SE_CLK_IN0";
#line 2120
    clb2_in0_to_62[58] = "DCM_FABRIC_CLK6";
#line 2120
    clb2_in0_to_62[59] = "DCM_FABRIC_CLK11";
#line 2120
    clb2_in0_to_62[60] = (char const   *)0;
#line 2120
    clb2_in0_to_62[61] = (char const   *)0;
#line 2120
    clb2_in0_to_62[62] = "DCM1_STSADRS1";
#line 2129
    i = 0;
    {
#line 2129
    while (1) {
      while_continue___18: /* CIL Label */ ;
#line 2129
      if (! (i < 63)) {
#line 2129
        goto while_break___18;
      }
#line 2130
      if (clb1_in0_to_62[i]) {
        {
#line 2131
        tmp___21 = pf("DCM_CLB1_LOGICINB%i", i);
#line 2131
        rc = add_switch(model, y, x, tmp___21, clb1_in0_to_62[i], 0);
        }
#line 2131
        if (rc) {
          {
#line 2133
          while (1) {
            while_continue___19: /* CIL Label */ ;
            {
#line 2133
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2133);
            }
#line 2133
            if (! model->rc) {
#line 2133
              model->rc = rc;
            }
#line 2133
            return (model->rc);
#line 2133
            goto while_break___19;
          }
          while_break___19: /* CIL Label */ ;
          }
        }
      }
#line 2134
      if (clb2_in0_to_62[i]) {
        {
#line 2135
        tmp___22 = pf("DCM_CLB2_LOGICINB%i", i);
#line 2135
        rc = add_switch(model, y, x, tmp___22, clb2_in0_to_62[i], 0);
        }
#line 2135
        if (rc) {
          {
#line 2137
          while (1) {
            while_continue___20: /* CIL Label */ ;
            {
#line 2137
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2137);
            }
#line 2137
            if (! model->rc) {
#line 2137
              model->rc = rc;
            }
#line 2137
            return (model->rc);
#line 2137
            goto while_break___20;
          }
          while_break___20: /* CIL Label */ ;
          }
        }
      }
#line 2129
      i ++;
    }
    while_break___18: /* CIL Label */ ;
    }
#line 2140
    i = 0;
    {
#line 2140
    while (1) {
      while_continue___21: /* CIL Label */ ;
#line 2140
      if (! (i <= 7)) {
#line 2140
        goto while_break___21;
      }
      {
#line 2141
      tmp___23 = pf("DCM_CLB2_LOGICOUT%i", 16 + i);
#line 2141
      tmp___24 = pf("DCM1_STATUS%i", i);
#line 2141
      rc = add_switch(model, y, x, tmp___24, tmp___23, 0);
      }
#line 2141
      if (rc) {
        {
#line 2143
        while (1) {
          while_continue___22: /* CIL Label */ ;
          {
#line 2143
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2143);
          }
#line 2143
          if (! model->rc) {
#line 2143
            model->rc = rc;
          }
#line 2143
          return (model->rc);
#line 2143
          goto while_break___22;
        }
        while_break___22: /* CIL Label */ ;
        }
      }
      {
#line 2144
      tmp___25 = pf("DCM_CLB1_LOGICOUT%i", 16 + i);
#line 2144
      tmp___26 = pf("DCM2_STATUS%i", i);
#line 2144
      rc = add_switch(model, y, x, tmp___26, tmp___25, 0);
      }
#line 2144
      if (rc) {
        {
#line 2146
        while (1) {
          while_continue___23: /* CIL Label */ ;
          {
#line 2146
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2146);
          }
#line 2146
          if (! model->rc) {
#line 2146
            model->rc = rc;
          }
#line 2146
          return (model->rc);
#line 2146
          goto while_break___23;
        }
        while_break___23: /* CIL Label */ ;
        }
      }
#line 2140
      i ++;
    }
    while_break___21: /* CIL Label */ ;
    }
    {
#line 2148
    rc = add_switch(model, y, x, "DCM1_LOCKED", "DCM_CLB2_LOGICOUT14", 0);
    }
#line 2148
    if (rc) {
      {
#line 2149
      while (1) {
        while_continue___24: /* CIL Label */ ;
        {
#line 2149
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2149);
        }
#line 2149
        if (! model->rc) {
#line 2149
          model->rc = rc;
        }
#line 2149
        return (model->rc);
#line 2149
        goto while_break___24;
      }
      while_break___24: /* CIL Label */ ;
      }
    }
    {
#line 2150
    rc = add_switch(model, y, x, "DCM1_PSDONE", "DCM_CLB2_LOGICOUT15", 0);
    }
#line 2150
    if (rc) {
      {
#line 2151
      while (1) {
        while_continue___25: /* CIL Label */ ;
        {
#line 2151
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2151);
        }
#line 2151
        if (! model->rc) {
#line 2151
          model->rc = rc;
        }
#line 2151
        return (model->rc);
#line 2151
        goto while_break___25;
      }
      while_break___25: /* CIL Label */ ;
      }
    }
    {
#line 2152
    rc = add_switch(model, y, x, "DCM2_LOCKED", "DCM_CLB1_LOGICOUT14", 0);
    }
#line 2152
    if (rc) {
      {
#line 2153
      while (1) {
        while_continue___26: /* CIL Label */ ;
        {
#line 2153
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2153);
        }
#line 2153
        if (! model->rc) {
#line 2153
          model->rc = rc;
        }
#line 2153
        return (model->rc);
#line 2153
        goto while_break___26;
      }
      while_break___26: /* CIL Label */ ;
      }
    }
    {
#line 2154
    rc = add_switch(model, y, x, "DCM2_PSDONE", "DCM_CLB1_LOGICOUT15", 0);
    }
#line 2154
    if (rc) {
      {
#line 2155
      while (1) {
        while_continue___27: /* CIL Label */ ;
        {
#line 2155
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2155);
        }
#line 2155
        if (! model->rc) {
#line 2155
          model->rc = rc;
        }
#line 2155
        return (model->rc);
#line 2155
        goto while_break___27;
      }
      while_break___27: /* CIL Label */ ;
      }
    }
#line 2157
    s___8[0] = "CLK0";
#line 2157
    s___8[1] = "CLK90";
#line 2157
    s___8[2] = "CLK180";
#line 2157
    s___8[3] = "CLK270";
#line 2157
    s___8[4] = "CLK2X";
#line 2157
    s___8[5] = "CLK2X180";
#line 2157
    s___8[6] = "CLKDV";
#line 2157
    s___8[7] = "CLKFX";
#line 2157
    s___8[8] = "CLKFX180";
#line 2157
    s___8[9] = "CONCUR";
#line 2160
    i = 0;
    {
#line 2160
    while (1) {
      while_continue___28: /* CIL Label */ ;
#line 2160
      if (! ((unsigned long )i < sizeof(s___8) / sizeof(s___8[0]))) {
#line 2160
        goto while_break___28;
      }
#line 2161
      j = 1;
      {
#line 2161
      while (1) {
        while_continue___29: /* CIL Label */ ;
#line 2161
        if (! (j <= 2)) {
#line 2161
          goto while_break___29;
        }
        {
#line 2162
        tmp___27 = pf("DCM%i_CLKOUT%i", j, i);
#line 2162
        tmp___28 = pf("DCM%i_%s", j, s___8[i]);
#line 2162
        rc = add_switch(model, y, x, tmp___28, tmp___27, 0);
        }
#line 2162
        if (rc) {
          {
#line 2163
          while (1) {
            while_continue___30: /* CIL Label */ ;
            {
#line 2163
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2163);
            }
#line 2163
            if (! model->rc) {
#line 2163
              model->rc = rc;
            }
#line 2163
            return (model->rc);
#line 2163
            goto while_break___30;
          }
          while_break___30: /* CIL Label */ ;
          }
        }
        {
#line 2164
        tmp___29 = pf("DCM%i_CLK_TO_PLL", j);
#line 2164
        tmp___30 = pf("DCM%i_%s", j, s___8[i]);
#line 2164
        rc = add_switch(model, y, x, tmp___30, tmp___29, 0);
        }
#line 2164
        if (rc) {
          {
#line 2165
          while (1) {
            while_continue___31: /* CIL Label */ ;
            {
#line 2165
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2165);
            }
#line 2165
            if (! model->rc) {
#line 2165
              model->rc = rc;
            }
#line 2165
            return (model->rc);
#line 2165
            goto while_break___31;
          }
          while_break___31: /* CIL Label */ ;
          }
        }
        {
#line 2166
        tmp___31 = pf("DCM%i_%s_TEST", j, s___8[i]);
#line 2166
        tmp___32 = pf("DCM%i_%s", j, s___8[i]);
#line 2166
        rc = add_switch(model, y, x, tmp___32, tmp___31, 0);
        }
#line 2166
        if (rc) {
          {
#line 2167
          while (1) {
            while_continue___32: /* CIL Label */ ;
            {
#line 2167
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2167);
            }
#line 2167
            if (! model->rc) {
#line 2167
              model->rc = rc;
            }
#line 2167
            return (model->rc);
#line 2167
            goto while_break___32;
          }
          while_break___32: /* CIL Label */ ;
          }
        }
#line 2168
        if (j == 1) {
#line 2168
          tmp___33 = 1;
        } else {
#line 2168
          tmp___33 = 0;
        }
        {
#line 2168
        tmp___34 = pf("DCM_%i_TESTCLK_PINWIRE", tmp___33);
#line 2168
        tmp___35 = pf("DCM%i_%s_TEST", j, s___8[i]);
#line 2168
        rc = add_switch(model, y, x, tmp___35, tmp___34, 0);
        }
#line 2168
        if (rc) {
          {
#line 2169
          while (1) {
            while_continue___33: /* CIL Label */ ;
            {
#line 2169
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2169);
            }
#line 2169
            if (! model->rc) {
#line 2169
              model->rc = rc;
            }
#line 2169
            return (model->rc);
#line 2169
            goto while_break___33;
          }
          while_break___33: /* CIL Label */ ;
          }
        }
#line 2161
        j ++;
      }
      while_break___29: /* CIL Label */ ;
      }
#line 2160
      i ++;
    }
    while_break___28: /* CIL Label */ ;
    }
#line 2173
    s___9[0] = "CMT_DCM_LOCK_UP0";
#line 2173
    s___9[1] = "CMT_DCM_LOCK_DN0";
#line 2173
    s___9[2] = "CMT_DCM_LOCK_UP1";
#line 2173
    s___9[3] = "CMT_DCM_LOCK_DN1";
#line 2173
    s___9[4] = "DCM_IOCLK_UP0";
#line 2173
    s___9[5] = "DCM_IOCLK_DOWN0";
#line 2173
    s___9[6] = "DCM_IOCLK_UP1";
#line 2173
    s___9[7] = "DCM_IOCLK_DOWN1";
#line 2173
    s___9[8] = "DCM_IOCLK_UP2";
#line 2173
    s___9[9] = "DCM_IOCLK_DOWN2";
#line 2173
    s___9[10] = "DCM_IOCLK_UP3";
#line 2173
    s___9[11] = "DCM_IOCLK_DOWN3";
#line 2173
    s___9[12] = "DCM1_CLK_TO_PLL";
#line 2173
    s___9[13] = "DCM_1_MUXED_CLK_PINWIRE";
#line 2173
    s___9[14] = "DCM2_CLK_TO_PLL";
#line 2173
    s___9[15] = "DCM_0_MUXED_CLK_PINWIRE";
#line 2173
    s___9[16] = "DCM_CLB1_CLK0";
#line 2173
    s___9[17] = "DCM2_CLK_FROM_BUFG0";
#line 2173
    s___9[18] = "DCM_CLB1_CLK1";
#line 2173
    s___9[19] = "DCM2_CLK_FROM_BUFG1";
#line 2173
    s___9[20] = "DCM_CLB2_CLK0";
#line 2173
    s___9[21] = "DCM1_CLK_FROM_BUFG0";
#line 2173
    s___9[22] = "DCM_CLB2_CLK1";
#line 2173
    s___9[23] = "DCM1_CLK_FROM_BUFG1";
#line 2173
    s___9[24] = "DCM1_GFAN1";
#line 2173
    s___9[25] = "DCM2_PSCLK";
#line 2173
    s___9[26] = "DCM2_GFAN1";
#line 2173
    s___9[27] = "DCM1_PSCLK";
#line 2188
    i = 0;
    {
#line 2188
    while (1) {
      while_continue___34: /* CIL Label */ ;
#line 2188
      if (! ((unsigned long )i < (sizeof(s___9) / sizeof(s___9[0])) / 2UL)) {
#line 2188
        goto while_break___34;
      }
      {
#line 2189
      rc = add_switch(model, y, x, s___9[i * 2], s___9[i * 2 + 1], 0);
      }
#line 2189
      if (rc) {
        {
#line 2190
        while (1) {
          while_continue___35: /* CIL Label */ ;
          {
#line 2190
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2190);
          }
#line 2190
          if (! model->rc) {
#line 2190
            model->rc = rc;
          }
#line 2190
          return (model->rc);
#line 2190
          goto while_break___35;
        }
        while_break___35: /* CIL Label */ ;
        }
      }
#line 2188
      i ++;
    }
    while_break___34: /* CIL Label */ ;
    }
#line 2192
    s___10[0] = "DCM%i_CLK_FROM_BUFG0";
#line 2192
    s___10[1] = "DCM%i_CLKFB";
#line 2192
    s___10[2] = "DCM%i_CLK_FROM_BUFG1";
#line 2192
    s___10[3] = "DCM%i_CLKIN";
#line 2192
    s___10[4] = "DCM%i_CLK_FROM_PLL";
#line 2192
    s___10[5] = "DCM%i_CLKIN";
#line 2192
    s___10[6] = "DCM%i_SE_CLK_IN0";
#line 2192
    s___10[7] = "DCM%i_CLKFB";
#line 2192
    s___10[8] = "DCM%i_SE_CLK_IN1";
#line 2192
    s___10[9] = "DCM%i_CLKIN";
#line 2198
    j = 1;
    {
#line 2198
    while (1) {
      while_continue___36: /* CIL Label */ ;
#line 2198
      if (! (j <= 2)) {
#line 2198
        goto while_break___36;
      }
#line 2199
      i = 0;
      {
#line 2199
      while (1) {
        while_continue___37: /* CIL Label */ ;
#line 2199
        if (! ((unsigned long )i < (sizeof(s___10) / sizeof(s___10[0])) / 2UL)) {
#line 2199
          goto while_break___37;
        }
        {
#line 2200
        tmp___36 = pf(s___10[i * 2 + 1], j);
#line 2200
        tmp___37 = pf(s___10[i * 2], j);
#line 2200
        rc = add_switch(model, y, x, tmp___37, tmp___36, 0);
        }
#line 2200
        if (rc) {
          {
#line 2201
          while (1) {
            while_continue___38: /* CIL Label */ ;
            {
#line 2201
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2201);
            }
#line 2201
            if (! model->rc) {
#line 2201
              model->rc = rc;
            }
#line 2201
            return (model->rc);
#line 2201
            goto while_break___38;
          }
          while_break___38: /* CIL Label */ ;
          }
        }
#line 2199
        i ++;
      }
      while_break___37: /* CIL Label */ ;
      }
#line 2198
      j ++;
    }
    while_break___36: /* CIL Label */ ;
    }
#line 2204
    if (y > model->center_y) {
#line 2205
      s___11[0] = "CMT_DCM_LOCK_UP2";
#line 2205
      s___11[1] = "CMT_DCM_LOCK_DN2";
#line 2205
      s___11[2] = "DCM_IOCLK_UP4";
#line 2205
      s___11[3] = "DCM_IOCLK_DOWN4";
#line 2205
      s___11[4] = "DCM_IOCLK_UP5";
#line 2205
      s___11[5] = "DCM_IOCLK_DOWN5";
#line 2209
      i = 0;
      {
#line 2209
      while (1) {
        while_continue___39: /* CIL Label */ ;
#line 2209
        if (! ((unsigned long )i < (sizeof(s___11) / sizeof(s___11[0])) / 2UL)) {
#line 2209
          goto while_break___39;
        }
        {
#line 2210
        rc = add_switch(model, y, x, s___11[i * 2], s___11[i * 2 + 1], 0);
        }
#line 2210
        if (rc) {
          {
#line 2211
          while (1) {
            while_continue___40: /* CIL Label */ ;
            {
#line 2211
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2211);
            }
#line 2211
            if (! model->rc) {
#line 2211
              model->rc = rc;
            }
#line 2211
            return (model->rc);
#line 2211
            goto while_break___40;
          }
          while_break___40: /* CIL Label */ ;
          }
        }
#line 2209
        i ++;
      }
      while_break___39: /* CIL Label */ ;
      }
    } else {
#line 2214
      s___12[0] = "CMT_DCM_LOCK_DN2";
#line 2214
      s___12[1] = "CMT_DCM_LOCK_UP2";
#line 2214
      s___12[2] = "DCM_IOCLK_DOWN4";
#line 2214
      s___12[3] = "DCM_IOCLK_UP4";
#line 2214
      s___12[4] = "DCM_IOCLK_DOWN5";
#line 2214
      s___12[5] = "DCM_IOCLK_UP5";
#line 2218
      i = 0;
      {
#line 2218
      while (1) {
        while_continue___41: /* CIL Label */ ;
#line 2218
        if (! ((unsigned long )i < (sizeof(s___12) / sizeof(s___12[0])) / 2UL)) {
#line 2218
          goto while_break___41;
        }
        {
#line 2219
        rc = add_switch(model, y, x, s___12[i * 2], s___12[i * 2 + 1], 0);
        }
#line 2219
        if (rc) {
          {
#line 2220
          while (1) {
            while_continue___42: /* CIL Label */ ;
            {
#line 2220
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2220);
            }
#line 2220
            if (! model->rc) {
#line 2220
              model->rc = rc;
            }
#line 2220
            return (model->rc);
#line 2220
            goto while_break___42;
          }
          while_break___42: /* CIL Label */ ;
          }
        }
#line 2218
        i ++;
      }
      while_break___41: /* CIL Label */ ;
      }
    }
    __Cont: /* CIL Label */ 
#line 2054
    y ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2224
  return (model->rc);
}
}
#line 2227 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_pll(struct fpga_model *model ) 
{ 
  int y ;
  int x ;
  int i ;
  int j ;
  int num_devs ;
  int rc ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  char const   *tmp___9 ;
  char const   *tmp___10 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;
  char const   *tmp___13 ;
  char const   *tmp___14 ;
  char const   *to ;
  char const   *tmp___15 ;
  char const   *tmp___16 ;
  char const   *tmp___17 ;
  char const   *tmp___18 ;
  char const   *tmp___19 ;
  char const   *s___8[70] ;
  char const   *clb1_in0_to_62[63] ;
  char const   *clb2_in0_to_62[63] ;
  char const   *tmp___20 ;
  char const   *tmp___21 ;
  char const   *tmp___22 ;
  char const   *tmp___23 ;
  char const   *tmp___24 ;

  {
  {
#line 2231
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2231
    if (model->rc) {
#line 2231
      return (model->rc);
    }
#line 2231
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2232
  x = model->center_x - 1;
#line 2233
  y = 2;
  {
#line 2233
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2233
    if (! (y < model->y_height - 2)) {
#line 2233
      goto while_break___0;
    }
    {
#line 2234
    num_devs = has_device(model, y, x, 18);
    }
#line 2235
    if (! num_devs) {
#line 2235
      goto __Cont;
    }
#line 2236
    if (num_devs != 1) {
      {
#line 2237
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              2237);
      }
#line 2238
      goto __Cont;
    }
#line 2240
    i = 0;
    {
#line 2240
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2240
      if (! (i <= 5)) {
#line 2240
        goto while_break___1;
      }
#line 2241
      j = 0;
      {
#line 2241
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 2241
        if (! (j <= 15)) {
#line 2241
          goto while_break___2;
        }
        {
#line 2242
        tmp = pf("CMT_PLL_HCLK%i", j);
#line 2242
        tmp___0 = pf("CMT_PLL_CLKOUT%i", i);
#line 2242
        rc = add_switch(model, y, x, tmp___0, tmp, 0);
        }
#line 2242
        if (rc) {
          {
#line 2245
          while (1) {
            while_continue___3: /* CIL Label */ ;
            {
#line 2245
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2245);
            }
#line 2245
            if (! model->rc) {
#line 2245
              model->rc = rc;
            }
#line 2245
            return (model->rc);
#line 2245
            goto while_break___3;
          }
          while_break___3: /* CIL Label */ ;
          }
        }
#line 2241
        j ++;
      }
      while_break___2: /* CIL Label */ ;
      }
#line 2240
      i ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 2248
    i = 0;
    {
#line 2248
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 2248
      if (! (i <= 15)) {
#line 2248
        goto while_break___4;
      }
      {
#line 2249
      tmp___1 = pf("CMT_PLL_HCLK%i", i);
#line 2249
      rc = add_switch(model, y, x, "CMT_CLKFB", tmp___1, 0);
      }
#line 2249
      if (rc) {
        {
#line 2252
        while (1) {
          while_continue___5: /* CIL Label */ ;
          {
#line 2252
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2252);
          }
#line 2252
          if (! model->rc) {
#line 2252
            model->rc = rc;
          }
#line 2252
          return (model->rc);
#line 2252
          goto while_break___5;
        }
        while_break___5: /* CIL Label */ ;
        }
      }
      {
#line 2253
      tmp___2 = pf("CMT_PLL_HCLK%i", i);
#line 2253
      rc = add_switch(model, y, x, "CMT_SE_CLK_OUT", tmp___2, 0);
      }
#line 2253
      if (rc) {
        {
#line 2256
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 2256
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2256);
          }
#line 2256
          if (! model->rc) {
#line 2256
            model->rc = rc;
          }
#line 2256
          return (model->rc);
#line 2256
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
      }
      {
#line 2257
      tmp___3 = pf("CMT_PLL_HCLK%i", i);
#line 2257
      tmp___4 = pf("CMT_FABRIC_CLK%i", i);
#line 2257
      rc = add_switch(model, y, x, tmp___4, tmp___3, 0);
      }
#line 2257
      if (rc) {
        {
#line 2260
        while (1) {
          while_continue___7: /* CIL Label */ ;
          {
#line 2260
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2260);
          }
#line 2260
          if (! model->rc) {
#line 2260
            model->rc = rc;
          }
#line 2260
          return (model->rc);
#line 2260
          goto while_break___7;
        }
        while_break___7: /* CIL Label */ ;
        }
      }
      {
#line 2261
      tmp___5 = pf("CMT_PLL_HCLK%i_E", i);
#line 2261
      tmp___6 = pf("CMT_PLL_HCLK%i", i);
#line 2261
      rc = add_switch(model, y, x, tmp___6, tmp___5, 0);
      }
#line 2261
      if (rc) {
        {
#line 2264
        while (1) {
          while_continue___8: /* CIL Label */ ;
          {
#line 2264
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2264);
          }
#line 2264
          if (! model->rc) {
#line 2264
            model->rc = rc;
          }
#line 2264
          return (model->rc);
#line 2264
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
      }
#line 2265
      if (y < model->center_y) {
        {
#line 2266
        tmp___7 = pf("CLK_PLLCASC_OUT%i", i);
#line 2266
        tmp___8 = pf("CMT_PLL_HCLK%i_E", i);
#line 2266
        rc = add_switch(model, y, x, tmp___8, tmp___7, 0);
        }
#line 2266
        if (rc) {
          {
#line 2269
          while (1) {
            while_continue___9: /* CIL Label */ ;
            {
#line 2269
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2269);
            }
#line 2269
            if (! model->rc) {
#line 2269
              model->rc = rc;
            }
#line 2269
            return (model->rc);
#line 2269
            goto while_break___9;
          }
          while_break___9: /* CIL Label */ ;
          }
        }
        {
#line 2270
        tmp___9 = pf("CLK_PLLCASC_OUT%i", i);
#line 2270
        tmp___10 = pf("PLL_CLK_CASC_IN%i", i);
#line 2270
        rc = add_switch(model, y, x, tmp___10, tmp___9, 0);
        }
#line 2270
        if (rc) {
          {
#line 2273
          while (1) {
            while_continue___10: /* CIL Label */ ;
            {
#line 2273
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2273);
            }
#line 2273
            if (! model->rc) {
#line 2273
              model->rc = rc;
            }
#line 2273
            return (model->rc);
#line 2273
            goto while_break___10;
          }
          while_break___10: /* CIL Label */ ;
          }
        }
      } else {
        {
#line 2275
        tmp___11 = pf("PLL_CLK_CASC_IN%i", i);
#line 2275
        tmp___12 = pf("CMT_PLL_HCLK%i_E", i);
#line 2275
        rc = add_switch(model, y, x, tmp___12, tmp___11, 0);
        }
#line 2275
        if (rc) {
          {
#line 2278
          while (1) {
            while_continue___11: /* CIL Label */ ;
            {
#line 2278
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2278);
            }
#line 2278
            if (! model->rc) {
#line 2278
              model->rc = rc;
            }
#line 2278
            return (model->rc);
#line 2278
            goto while_break___11;
          }
          while_break___11: /* CIL Label */ ;
          }
        }
      }
#line 2248
      i ++;
    }
    while_break___4: /* CIL Label */ ;
    }
#line 2281
    i = 0;
    {
#line 2281
    while (1) {
      while_continue___12: /* CIL Label */ ;
#line 2281
      if (! (i <= 7)) {
#line 2281
        goto while_break___12;
      }
      {
#line 2282
      tmp___13 = pf("CMT_PLL_CLK_FEEDBACK_LRBOT%i", i);
#line 2282
      rc = add_switch(model, y, x, tmp___13, "CMT_CLKMUX_CLKFB", 0);
      }
#line 2282
      if (rc) {
        {
#line 2285
        while (1) {
          while_continue___13: /* CIL Label */ ;
          {
#line 2285
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2285);
          }
#line 2285
          if (! model->rc) {
#line 2285
            model->rc = rc;
          }
#line 2285
          return (model->rc);
#line 2285
          goto while_break___13;
        }
        while_break___13: /* CIL Label */ ;
        }
      }
      {
#line 2286
      tmp___14 = pf("PLL_CLK_FEEDBACK_TB%i", i);
#line 2286
      rc = add_switch(model, y, x, tmp___14, "CMT_CLKMUX_CLKFB", 0);
      }
#line 2286
      if (rc) {
        {
#line 2289
        while (1) {
          while_continue___14: /* CIL Label */ ;
          {
#line 2289
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2289);
          }
#line 2289
          if (! model->rc) {
#line 2289
            model->rc = rc;
          }
#line 2289
          return (model->rc);
#line 2289
          goto while_break___14;
        }
        while_break___14: /* CIL Label */ ;
        }
      }
#line 2281
      i ++;
    }
    while_break___12: /* CIL Label */ ;
    }
#line 2291
    i = 0;
    {
#line 2291
    while (1) {
      while_continue___15: /* CIL Label */ ;
#line 2291
      if (! (i <= 7)) {
#line 2291
        goto while_break___15;
      }
#line 2292
      if (i < 4) {
#line 2292
        tmp___15 = "CMT_CLKMUX_CLKREF";
      } else {
#line 2292
        tmp___15 = "CMT_CLKMUX_CLKIN2";
      }
      {
#line 2292
      to = tmp___15;
#line 2293
      tmp___16 = pf("CMT_PLL_CLK_INDIRECT_LRBOT%i", i);
#line 2293
      rc = add_switch(model, y, x, tmp___16, to, 0);
      }
#line 2293
      if (rc) {
        {
#line 2295
        while (1) {
          while_continue___16: /* CIL Label */ ;
          {
#line 2295
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2295);
          }
#line 2295
          if (! model->rc) {
#line 2295
            model->rc = rc;
          }
#line 2295
          return (model->rc);
#line 2295
          goto while_break___16;
        }
        while_break___16: /* CIL Label */ ;
        }
      }
      {
#line 2296
      tmp___17 = pf("PLL_CLK_INDIRECT_TB%i", i);
#line 2296
      rc = add_switch(model, y, x, tmp___17, to, 0);
      }
#line 2296
      if (rc) {
        {
#line 2298
        while (1) {
          while_continue___17: /* CIL Label */ ;
          {
#line 2298
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2298);
          }
#line 2298
          if (! model->rc) {
#line 2298
            model->rc = rc;
          }
#line 2298
          return (model->rc);
#line 2298
          goto while_break___17;
        }
        while_break___17: /* CIL Label */ ;
        }
      }
#line 2291
      i ++;
    }
    while_break___15: /* CIL Label */ ;
    }
#line 2300
    i = 0;
    {
#line 2300
    while (1) {
      while_continue___18: /* CIL Label */ ;
#line 2300
      if (! (i <= 5)) {
#line 2300
        goto while_break___18;
      }
      {
#line 2301
      tmp___18 = pf("CMT_PLL_CLKOUTDCM%i", i);
#line 2301
      rc = add_switch(model, y, x, tmp___18, "CMT_CLK_TO_DCM1", 0);
      }
#line 2301
      if (rc) {
        {
#line 2304
        while (1) {
          while_continue___19: /* CIL Label */ ;
          {
#line 2304
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2304);
          }
#line 2304
          if (! model->rc) {
#line 2304
            model->rc = rc;
          }
#line 2304
          return (model->rc);
#line 2304
          goto while_break___19;
        }
        while_break___19: /* CIL Label */ ;
        }
      }
      {
#line 2305
      tmp___19 = pf("CMT_PLL_CLKOUTDCM%i", i);
#line 2305
      rc = add_switch(model, y, x, tmp___19, "CMT_CLK_TO_DCM2", 0);
      }
#line 2305
      if (rc) {
        {
#line 2308
        while (1) {
          while_continue___20: /* CIL Label */ ;
          {
#line 2308
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2308);
          }
#line 2308
          if (! model->rc) {
#line 2308
            model->rc = rc;
          }
#line 2308
          return (model->rc);
#line 2308
          goto while_break___20;
        }
        while_break___20: /* CIL Label */ ;
        }
      }
#line 2300
      i ++;
    }
    while_break___18: /* CIL Label */ ;
    }
#line 2310
    s___8[0] = "CMT_CLKFB";
#line 2310
    s___8[1] = "CMT_CLKMUX_CLKFB";
#line 2310
    s___8[2] = "CMT_CLK_FROM_BUFG0";
#line 2310
    s___8[3] = "CMT_CLKMUX_CLKREF";
#line 2310
    s___8[4] = "CMT_CLK_FROM_BUFG1";
#line 2310
    s___8[5] = "CMT_CLKMUX_CLKIN2";
#line 2310
    s___8[6] = "CMT_CLK_FROM_BUFG2";
#line 2310
    s___8[7] = "CMT_CLKMUX_CLKFB";
#line 2310
    s___8[8] = "CMT_CLK_FROM_DCM1";
#line 2310
    s___8[9] = "CMT_CLKMUX_CLKIN2";
#line 2310
    s___8[10] = "CMT_CLK_FROM_DCM2";
#line 2310
    s___8[11] = "CMT_CLKMUX_CLKIN2";
#line 2310
    s___8[12] = "CMT_CLKMUX_CLKFB";
#line 2310
    s___8[13] = "CMT_CLKMUX_CLKFB_TEST";
#line 2310
    s___8[14] = "CMT_CLKMUX_CLKFB";
#line 2310
    s___8[15] = "CMT_PLL_CLKFBIN";
#line 2310
    s___8[16] = "CMT_CLKMUX_CLKIN2";
#line 2310
    s___8[17] = "CMT_PLL_CLKIN2";
#line 2310
    s___8[18] = "CMT_CLKMUX_CLKREF";
#line 2310
    s___8[19] = "CMT_CLKMUX_CLKREF_TEST";
#line 2310
    s___8[20] = "CMT_CLKMUX_CLKREF";
#line 2310
    s___8[21] = "CMT_PLL_CLKIN1";
#line 2310
    s___8[22] = "CMT_CLK_TO_DCM1";
#line 2310
    s___8[23] = "CMT_PLL_SKEWCLKIN1";
#line 2310
    s___8[24] = "CMT_CLK_TO_DCM2";
#line 2310
    s___8[25] = "CMT_PLL_SKEWCLKIN2";
#line 2310
    s___8[26] = "CMT_PLL_CLKFB";
#line 2310
    s___8[27] = "CMT_CLKFB";
#line 2310
    s___8[28] = "CMT_PLL_CLKFBDCM";
#line 2310
    s___8[29] = "CMT_CLKMUX_CLKFB";
#line 2310
    s___8[30] = "CMT_PLL_CLKFBDCM";
#line 2310
    s___8[31] = "CMT_PLL_CLKFBDCM_TEST";
#line 2310
    s___8[32] = "CMT_PLL_CLKOUT0";
#line 2310
    s___8[33] = "CMT_CLKMUX_CLKFB";
#line 2310
    s___8[34] = "CMT_PLL_CLKOUT0";
#line 2310
    s___8[35] = "PLLCASC_CLKOUT0";
#line 2310
    s___8[36] = "CMT_PLL_CLKOUT1";
#line 2310
    s___8[37] = "PLLCASC_CLKOUT1";
#line 2310
    s___8[38] = "CMT_PLL_LOCKED";
#line 2310
    s___8[39] = "CMT_PLL_LOCK_DN1";
#line 2310
    s___8[40] = "CMT_PLL_LOCKED";
#line 2310
    s___8[41] = "CMT_PLL_LOCK_UP1";
#line 2310
    s___8[42] = "CMT_SE_CLKIN0";
#line 2310
    s___8[43] = "CMT_CLKMUX_CLKIN2";
#line 2310
    s___8[44] = "CMT_SE_CLKIN1";
#line 2310
    s___8[45] = "CMT_CLKMUX_CLKFB";
#line 2310
    s___8[46] = "CMT_TEST_CLK";
#line 2310
    s___8[47] = "CMT_SE_CLK_OUT";
#line 2310
    s___8[48] = "PLLCASC_CLKOUT0";
#line 2310
    s___8[49] = "PLL_IOCLK_DN2";
#line 2310
    s___8[50] = "PLLCASC_CLKOUT0";
#line 2310
    s___8[51] = "PLL_IOCLK_UP2";
#line 2310
    s___8[52] = "PLLCASC_CLKOUT1";
#line 2310
    s___8[53] = "PLL_IOCLK_DN3";
#line 2310
    s___8[54] = "PLLCASC_CLKOUT1";
#line 2310
    s___8[55] = "PLL_IOCLK_UP3";
#line 2310
    s___8[56] = "PLL_LOCKED";
#line 2310
    s___8[57] = "CMT_PLL_LOCKED";
#line 2310
    s___8[58] = "PLL_LOCKED";
#line 2310
    s___8[59] = "PLL_CLB1_LOGICOUT18";
#line 2310
    s___8[60] = "PLL_VCC";
#line 2310
    s___8[61] = "PLL_REL";
#line 2310
    s___8[62] = "PLL_CLB1_CLK0";
#line 2310
    s___8[63] = "CMT_CLK_FROM_BUFG0";
#line 2310
    s___8[64] = "PLL_CLB1_CLK1";
#line 2310
    s___8[65] = "CMT_CLK_FROM_BUFG1";
#line 2310
    s___8[66] = "PLL_CLB2_CLK0";
#line 2310
    s___8[67] = "CMT_CLK_FROM_BUFG2";
#line 2310
    s___8[68] = "PLL_CLB2_GFAN1";
#line 2310
    s___8[69] = "PLL_DCLK";
#line 2346
    i = 0;
    {
#line 2346
    while (1) {
      while_continue___21: /* CIL Label */ ;
#line 2346
      if (! ((unsigned long )i < (sizeof(s___8) / sizeof(s___8[0])) / 2UL)) {
#line 2346
        goto while_break___21;
      }
      {
#line 2347
      rc = add_switch(model, y, x, s___8[i * 2], s___8[i * 2 + 1], 0);
      }
#line 2347
      if (rc) {
        {
#line 2348
        while (1) {
          while_continue___22: /* CIL Label */ ;
          {
#line 2348
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2348);
          }
#line 2348
          if (! model->rc) {
#line 2348
            model->rc = rc;
          }
#line 2348
          return (model->rc);
#line 2348
          goto while_break___22;
        }
        while_break___22: /* CIL Label */ ;
        }
      }
#line 2346
      i ++;
    }
    while_break___21: /* CIL Label */ ;
    }
#line 2351
    clb1_in0_to_62[0] = (char const   *)0;
#line 2351
    clb1_in0_to_62[1] = (char const   *)0;
#line 2351
    clb1_in0_to_62[2] = "13";
#line 2351
    clb1_in0_to_62[3] = "6";
#line 2351
    clb1_in0_to_62[4] = "1";
#line 2351
    clb1_in0_to_62[5] = (char const   *)0;
#line 2351
    clb1_in0_to_62[6] = (char const   *)0;
#line 2351
    clb1_in0_to_62[7] = (char const   *)0;
#line 2351
    clb1_in0_to_62[8] = "15";
#line 2351
    clb1_in0_to_62[9] = (char const   *)0;
#line 2351
    clb1_in0_to_62[10] = (char const   *)0;
#line 2351
    clb1_in0_to_62[11] = (char const   *)0;
#line 2351
    clb1_in0_to_62[12] = (char const   *)0;
#line 2351
    clb1_in0_to_62[13] = (char const   *)0;
#line 2351
    clb1_in0_to_62[14] = (char const   *)0;
#line 2351
    clb1_in0_to_62[15] = (char const   *)0;
#line 2351
    clb1_in0_to_62[16] = (char const   *)0;
#line 2351
    clb1_in0_to_62[17] = (char const   *)0;
#line 2351
    clb1_in0_to_62[18] = (char const   *)0;
#line 2351
    clb1_in0_to_62[19] = "7";
#line 2351
    clb1_in0_to_62[20] = (char const   *)0;
#line 2351
    clb1_in0_to_62[21] = (char const   *)0;
#line 2351
    clb1_in0_to_62[22] = (char const   *)0;
#line 2351
    clb1_in0_to_62[23] = (char const   *)0;
#line 2351
    clb1_in0_to_62[24] = (char const   *)0;
#line 2351
    clb1_in0_to_62[25] = (char const   *)0;
#line 2351
    clb1_in0_to_62[26] = "3";
#line 2351
    clb1_in0_to_62[27] = (char const   *)0;
#line 2351
    clb1_in0_to_62[28] = "8";
#line 2351
    clb1_in0_to_62[29] = "9";
#line 2351
    clb1_in0_to_62[30] = "4";
#line 2351
    clb1_in0_to_62[31] = (char const   *)0;
#line 2351
    clb1_in0_to_62[32] = "10";
#line 2351
    clb1_in0_to_62[33] = (char const   *)0;
#line 2351
    clb1_in0_to_62[34] = (char const   *)0;
#line 2351
    clb1_in0_to_62[35] = (char const   *)0;
#line 2351
    clb1_in0_to_62[36] = (char const   *)0;
#line 2351
    clb1_in0_to_62[37] = (char const   *)0;
#line 2351
    clb1_in0_to_62[38] = (char const   *)0;
#line 2351
    clb1_in0_to_62[39] = "14";
#line 2351
    clb1_in0_to_62[40] = (char const   *)0;
#line 2351
    clb1_in0_to_62[41] = "5";
#line 2351
    clb1_in0_to_62[42] = (char const   *)0;
#line 2351
    clb1_in0_to_62[43] = (char const   *)0;
#line 2351
    clb1_in0_to_62[44] = "0";
#line 2351
    clb1_in0_to_62[45] = (char const   *)0;
#line 2351
    clb1_in0_to_62[46] = (char const   *)0;
#line 2351
    clb1_in0_to_62[47] = (char const   *)0;
#line 2351
    clb1_in0_to_62[48] = (char const   *)0;
#line 2351
    clb1_in0_to_62[49] = (char const   *)0;
#line 2351
    clb1_in0_to_62[50] = (char const   *)0;
#line 2351
    clb1_in0_to_62[51] = (char const   *)0;
#line 2351
    clb1_in0_to_62[52] = "12";
#line 2351
    clb1_in0_to_62[53] = (char const   *)0;
#line 2351
    clb1_in0_to_62[54] = (char const   *)0;
#line 2351
    clb1_in0_to_62[55] = "2";
#line 2351
    clb1_in0_to_62[56] = (char const   *)0;
#line 2351
    clb1_in0_to_62[57] = (char const   *)0;
#line 2351
    clb1_in0_to_62[58] = (char const   *)0;
#line 2351
    clb1_in0_to_62[59] = "11";
#line 2351
    clb1_in0_to_62[60] = (char const   *)0;
#line 2351
    clb1_in0_to_62[61] = (char const   *)0;
#line 2351
    clb1_in0_to_62[62] = (char const   *)0;
#line 2360
    clb2_in0_to_62[0] = (char const   *)0;
#line 2360
    clb2_in0_to_62[1] = "PLL_DI14";
#line 2360
    clb2_in0_to_62[2] = (char const   *)0;
#line 2360
    clb2_in0_to_62[3] = (char const   *)0;
#line 2360
    clb2_in0_to_62[4] = (char const   *)0;
#line 2360
    clb2_in0_to_62[5] = "PLL_DADDR3";
#line 2360
    clb2_in0_to_62[6] = (char const   *)0;
#line 2360
    clb2_in0_to_62[7] = "PLL_DADDR1";
#line 2360
    clb2_in0_to_62[8] = (char const   *)0;
#line 2360
    clb2_in0_to_62[9] = (char const   *)0;
#line 2360
    clb2_in0_to_62[10] = (char const   *)0;
#line 2360
    clb2_in0_to_62[11] = (char const   *)0;
#line 2360
    clb2_in0_to_62[12] = "PLL_DI0";
#line 2360
    clb2_in0_to_62[13] = (char const   *)0;
#line 2360
    clb2_in0_to_62[14] = (char const   *)0;
#line 2360
    clb2_in0_to_62[15] = "PLL_DADDR0";
#line 2360
    clb2_in0_to_62[16] = (char const   *)0;
#line 2360
    clb2_in0_to_62[17] = "PLL_DI4";
#line 2360
    clb2_in0_to_62[18] = (char const   *)0;
#line 2360
    clb2_in0_to_62[19] = "PLL_DI12";
#line 2360
    clb2_in0_to_62[20] = (char const   *)0;
#line 2360
    clb2_in0_to_62[21] = (char const   *)0;
#line 2360
    clb2_in0_to_62[22] = (char const   *)0;
#line 2360
    clb2_in0_to_62[23] = (char const   *)0;
#line 2360
    clb2_in0_to_62[24] = "PLL_DEN";
#line 2360
    clb2_in0_to_62[25] = "PLL_DI2";
#line 2360
    clb2_in0_to_62[26] = "PLL_DI8";
#line 2360
    clb2_in0_to_62[27] = "PLL_DI13";
#line 2360
    clb2_in0_to_62[28] = "CMT_SE_CLKIN0";
#line 2360
    clb2_in0_to_62[29] = (char const   *)0;
#line 2360
    clb2_in0_to_62[30] = "PLL_DI10";
#line 2360
    clb2_in0_to_62[31] = (char const   *)0;
#line 2360
    clb2_in0_to_62[32] = "PLL_DI15";
#line 2360
    clb2_in0_to_62[33] = (char const   *)0;
#line 2360
    clb2_in0_to_62[34] = "PLL_DI1";
#line 2360
    clb2_in0_to_62[35] = (char const   *)0;
#line 2360
    clb2_in0_to_62[36] = "PLL_DADDR4";
#line 2360
    clb2_in0_to_62[37] = "PLL_CLKINSEL";
#line 2360
    clb2_in0_to_62[38] = "PLL_DI3";
#line 2360
    clb2_in0_to_62[39] = (char const   *)0;
#line 2360
    clb2_in0_to_62[40] = (char const   *)0;
#line 2360
    clb2_in0_to_62[41] = "PLL_DI11";
#line 2360
    clb2_in0_to_62[42] = "PLL_DADDR2";
#line 2360
    clb2_in0_to_62[43] = (char const   *)0;
#line 2360
    clb2_in0_to_62[44] = "PLL_DI5";
#line 2360
    clb2_in0_to_62[45] = (char const   *)0;
#line 2360
    clb2_in0_to_62[46] = (char const   *)0;
#line 2360
    clb2_in0_to_62[47] = (char const   *)0;
#line 2360
    clb2_in0_to_62[48] = "PLL_DI9";
#line 2360
    clb2_in0_to_62[49] = (char const   *)0;
#line 2360
    clb2_in0_to_62[50] = (char const   *)0;
#line 2360
    clb2_in0_to_62[51] = (char const   *)0;
#line 2360
    clb2_in0_to_62[52] = "PLL_RST";
#line 2360
    clb2_in0_to_62[53] = (char const   *)0;
#line 2360
    clb2_in0_to_62[54] = (char const   *)0;
#line 2360
    clb2_in0_to_62[55] = "PLL_DI6";
#line 2360
    clb2_in0_to_62[56] = (char const   *)0;
#line 2360
    clb2_in0_to_62[57] = "PLL_DI7";
#line 2360
    clb2_in0_to_62[58] = "PLL_DWE";
#line 2360
    clb2_in0_to_62[59] = "CMT_SE_CLKIN1";
#line 2360
    clb2_in0_to_62[60] = (char const   *)0;
#line 2360
    clb2_in0_to_62[61] = (char const   *)0;
#line 2360
    clb2_in0_to_62[62] = (char const   *)0;
#line 2369
    i = 0;
    {
#line 2369
    while (1) {
      while_continue___23: /* CIL Label */ ;
#line 2369
      if (! (i < 63)) {
#line 2369
        goto while_break___23;
      }
#line 2370
      if (clb1_in0_to_62[i]) {
        {
#line 2371
        tmp___20 = pf("CMT_FABRIC_CLK%s", clb1_in0_to_62[i]);
#line 2371
        tmp___21 = pf("PLL_CLB1_LOGICINB%i", i);
#line 2371
        rc = add_switch(model, y, x, tmp___21, tmp___20, 0);
        }
#line 2371
        if (rc) {
          {
#line 2374
          while (1) {
            while_continue___24: /* CIL Label */ ;
            {
#line 2374
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2374);
            }
#line 2374
            if (! model->rc) {
#line 2374
              model->rc = rc;
            }
#line 2374
            return (model->rc);
#line 2374
            goto while_break___24;
          }
          while_break___24: /* CIL Label */ ;
          }
        }
      }
#line 2375
      if (clb2_in0_to_62[i]) {
        {
#line 2376
        tmp___22 = pf("PLL_CLB2_LOGICINB%i", i);
#line 2376
        rc = add_switch(model, y, x, tmp___22, clb2_in0_to_62[i], 0);
        }
#line 2376
        if (rc) {
          {
#line 2378
          while (1) {
            while_continue___25: /* CIL Label */ ;
            {
#line 2378
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2378);
            }
#line 2378
            if (! model->rc) {
#line 2378
              model->rc = rc;
            }
#line 2378
            return (model->rc);
#line 2378
            goto while_break___25;
          }
          while_break___25: /* CIL Label */ ;
          }
        }
      }
#line 2369
      i ++;
    }
    while_break___23: /* CIL Label */ ;
    }
#line 2381
    i = 0;
    {
#line 2381
    while (1) {
      while_continue___26: /* CIL Label */ ;
#line 2381
      if (! (i <= 15)) {
#line 2381
        goto while_break___26;
      }
      {
#line 2382
      tmp___23 = pf("PLL_CLB1_LOGICOUT%i", i);
#line 2382
      tmp___24 = pf("PLL_DO%i", i);
#line 2382
      rc = add_switch(model, y, x, tmp___24, tmp___23, 0);
      }
#line 2382
      if (rc) {
        {
#line 2385
        while (1) {
          while_continue___27: /* CIL Label */ ;
          {
#line 2385
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2385);
          }
#line 2385
          if (! model->rc) {
#line 2385
            model->rc = rc;
          }
#line 2385
          return (model->rc);
#line 2385
          goto while_break___27;
        }
        while_break___27: /* CIL Label */ ;
        }
      }
#line 2381
      i ++;
    }
    while_break___26: /* CIL Label */ ;
    }
    {
#line 2387
    rc = add_switch(model, y, x, "PLL_DRDY", "PLL_CLB1_LOGICOUT16", 0);
    }
#line 2387
    if (rc) {
      {
#line 2388
      while (1) {
        while_continue___28: /* CIL Label */ ;
        {
#line 2388
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2388);
        }
#line 2388
        if (! model->rc) {
#line 2388
          model->rc = rc;
        }
#line 2388
        return (model->rc);
#line 2388
        goto while_break___28;
      }
      while_break___28: /* CIL Label */ ;
      }
    }
    __Cont: /* CIL Label */ 
#line 2233
    y ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2390
  return (model->rc);
}
}
#line 2393 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_center_hclk(struct fpga_model *model ) 
{ 
  int y ;
  int x ;
  int i ;
  int rc ;
  int tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  char const   *tmp___9 ;
  char const   *tmp___10 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;
  char const   *tmp___13 ;
  char const   *tmp___14 ;
  char const   *tmp___15 ;
  char const   *tmp___16 ;
  char const   *tmp___17 ;
  char const   *tmp___18 ;
  char const   *tmp___19 ;

  {
  {
#line 2397
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2397
    if (model->rc) {
#line 2397
      return (model->rc);
    }
#line 2397
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2398
  x = model->center_x;
#line 2399
  y = 2;
  {
#line 2399
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2399
    if (! (y < model->y_height - 2)) {
#line 2399
      goto while_break___0;
    }
    {
#line 2400
    tmp = is_aty(32, model, y);
    }
#line 2400
    if (! tmp) {
#line 2401
      goto __Cont;
    }
#line 2402
    i = 0;
    {
#line 2402
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2402
      if (! (i <= 15)) {
#line 2402
        goto while_break___1;
      }
      {
#line 2403
      tmp___0 = pf("I_BUFH_LEFT_SITE%i", i);
#line 2403
      tmp___1 = pf("CLKV_GCLKH_L%i", i);
#line 2403
      rc = add_switch(model, y, x, tmp___1, tmp___0, 0);
      }
#line 2403
      if (rc) {
        {
#line 2406
        while (1) {
          while_continue___2: /* CIL Label */ ;
          {
#line 2406
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2406);
          }
#line 2406
          if (! model->rc) {
#line 2406
            model->rc = rc;
          }
#line 2406
          return (model->rc);
#line 2406
          goto while_break___2;
        }
        while_break___2: /* CIL Label */ ;
        }
      }
      {
#line 2407
      tmp___2 = pf("I_BUFH_RIGHT_SITE%i", i);
#line 2407
      tmp___3 = pf("CLKV_GCLKH_R%i", i);
#line 2407
      rc = add_switch(model, y, x, tmp___3, tmp___2, 0);
      }
#line 2407
      if (rc) {
        {
#line 2410
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 2410
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2410);
          }
#line 2410
          if (! model->rc) {
#line 2410
            model->rc = rc;
          }
#line 2410
          return (model->rc);
#line 2410
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
      {
#line 2411
      tmp___4 = pf("CLKV_GCLKH_L%i", i);
#line 2411
      tmp___5 = pf("CLKV_GCLKH_MAIN%i_FOLD", i);
#line 2411
      rc = add_switch(model, y, x, tmp___5, tmp___4, 0);
      }
#line 2411
      if (rc) {
        {
#line 2414
        while (1) {
          while_continue___4: /* CIL Label */ ;
          {
#line 2414
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2414);
          }
#line 2414
          if (! model->rc) {
#line 2414
            model->rc = rc;
          }
#line 2414
          return (model->rc);
#line 2414
          goto while_break___4;
        }
        while_break___4: /* CIL Label */ ;
        }
      }
      {
#line 2415
      tmp___6 = pf("CLKV_GCLKH_R%i", i);
#line 2415
      tmp___7 = pf("CLKV_GCLKH_MAIN%i_FOLD", i);
#line 2415
      rc = add_switch(model, y, x, tmp___7, tmp___6, 0);
      }
#line 2415
      if (rc) {
        {
#line 2418
        while (1) {
          while_continue___5: /* CIL Label */ ;
          {
#line 2418
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2418);
          }
#line 2418
          if (! model->rc) {
#line 2418
            model->rc = rc;
          }
#line 2418
          return (model->rc);
#line 2418
          goto while_break___5;
        }
        while_break___5: /* CIL Label */ ;
        }
      }
      {
#line 2419
      tmp___8 = pf("O_BUFH_LEFT_SITE%i", i);
#line 2419
      tmp___9 = pf("I_BUFH_LEFT_SITE%i", i);
#line 2419
      rc = add_switch(model, y, x, tmp___9, tmp___8, 0);
      }
#line 2419
      if (rc) {
        {
#line 2422
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 2422
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2422);
          }
#line 2422
          if (! model->rc) {
#line 2422
            model->rc = rc;
          }
#line 2422
          return (model->rc);
#line 2422
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
      }
      {
#line 2423
      tmp___10 = pf("O_BUFH_RIGHT_SITE%i", i);
#line 2423
      tmp___11 = pf("I_BUFH_RIGHT_SITE%i", i);
#line 2423
      rc = add_switch(model, y, x, tmp___11, tmp___10, 0);
      }
#line 2423
      if (rc) {
        {
#line 2426
        while (1) {
          while_continue___7: /* CIL Label */ ;
          {
#line 2426
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2426);
          }
#line 2426
          if (! model->rc) {
#line 2426
            model->rc = rc;
          }
#line 2426
          return (model->rc);
#line 2426
          goto while_break___7;
        }
        while_break___7: /* CIL Label */ ;
        }
      }
      {
#line 2427
      tmp___12 = pf("CLKV_BUFH_LEFT_L%i", i);
#line 2427
      tmp___13 = pf("O_BUFH_LEFT_SITE%i", i);
#line 2427
      rc = add_switch(model, y, x, tmp___13, tmp___12, 0);
      }
#line 2427
      if (rc) {
        {
#line 2430
        while (1) {
          while_continue___8: /* CIL Label */ ;
          {
#line 2430
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2430);
          }
#line 2430
          if (! model->rc) {
#line 2430
            model->rc = rc;
          }
#line 2430
          return (model->rc);
#line 2430
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
      }
      {
#line 2431
      tmp___14 = pf("CLKV_BUFH_RIGHT_R%i", i);
#line 2431
      tmp___15 = pf("O_BUFH_RIGHT_SITE%i", i);
#line 2431
      rc = add_switch(model, y, x, tmp___15, tmp___14, 0);
      }
#line 2431
      if (rc) {
        {
#line 2434
        while (1) {
          while_continue___9: /* CIL Label */ ;
          {
#line 2434
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2434);
          }
#line 2434
          if (! model->rc) {
#line 2434
            model->rc = rc;
          }
#line 2434
          return (model->rc);
#line 2434
          goto while_break___9;
        }
        while_break___9: /* CIL Label */ ;
        }
      }
      {
#line 2435
      tmp___16 = pf("CLKV_GCLKH_L%i", i);
#line 2435
      tmp___17 = pf("REGV_PLL_HCLK%i", i);
#line 2435
      rc = add_switch(model, y, x, tmp___17, tmp___16, 0);
      }
#line 2435
      if (rc) {
        {
#line 2438
        while (1) {
          while_continue___10: /* CIL Label */ ;
          {
#line 2438
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2438);
          }
#line 2438
          if (! model->rc) {
#line 2438
            model->rc = rc;
          }
#line 2438
          return (model->rc);
#line 2438
          goto while_break___10;
        }
        while_break___10: /* CIL Label */ ;
        }
      }
      {
#line 2439
      tmp___18 = pf("CLKV_GCLKH_R%i", i);
#line 2439
      tmp___19 = pf("REGV_PLL_HCLK%i", i);
#line 2439
      rc = add_switch(model, y, x, tmp___19, tmp___18, 0);
      }
#line 2439
      if (rc) {
        {
#line 2442
        while (1) {
          while_continue___11: /* CIL Label */ ;
          {
#line 2442
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2442);
          }
#line 2442
          if (! model->rc) {
#line 2442
            model->rc = rc;
          }
#line 2442
          return (model->rc);
#line 2442
          goto while_break___11;
        }
        while_break___11: /* CIL Label */ ;
        }
      }
#line 2402
      i ++;
    }
    while_break___1: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 2399
    y ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2445
  return (model->rc);
}
}
#line 2448 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_center_midbuf(struct fpga_model *model ) 
{ 
  int y ;
  int x ;
  int i ;
  int rc ;
  int tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;

  {
  {
#line 2452
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2452
    if (model->rc) {
#line 2452
      return (model->rc);
    }
#line 2452
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2453
  x = model->center_x;
#line 2454
  y = 2;
  {
#line 2454
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2454
    if (! (y < model->y_height - 2)) {
#line 2454
      goto while_break___0;
    }
    {
#line 2455
    tmp = is_atyx(128, model, y, x);
    }
#line 2455
    if (! tmp) {
#line 2456
      goto __Cont;
    }
#line 2457
    if (y < model->center_y) {
#line 2458
      i = 0;
      {
#line 2458
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 2458
        if (! (i <= 7)) {
#line 2458
          goto while_break___1;
        }
        {
#line 2459
        tmp___0 = pf("CLKV_MIDBUF_TOP_CKPIN%i", i);
#line 2459
        tmp___1 = pf("CLKV_CKPIN_BUF%i", i);
#line 2459
        rc = add_switch(model, y - 1, x, tmp___1, tmp___0, 0);
        }
#line 2459
        if (rc) {
          {
#line 2462
          while (1) {
            while_continue___2: /* CIL Label */ ;
            {
#line 2462
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2462);
            }
#line 2462
            if (! model->rc) {
#line 2462
              model->rc = rc;
            }
#line 2462
            return (model->rc);
#line 2462
            goto while_break___2;
          }
          while_break___2: /* CIL Label */ ;
          }
        }
#line 2458
        i ++;
      }
      while_break___1: /* CIL Label */ ;
      }
    } else {
#line 2465
      i = 0;
      {
#line 2465
      while (1) {
        while_continue___3: /* CIL Label */ ;
#line 2465
        if (! (i <= 7)) {
#line 2465
          goto while_break___3;
        }
        {
#line 2466
        tmp___2 = pf("CLKV_CKPIN_BOT_BUF%i", i);
#line 2466
        tmp___3 = pf("CLKV_MIDBUF_BOT_CKPIN%i", i);
#line 2466
        rc = add_switch(model, y + 1, x, tmp___3, tmp___2, 0);
        }
#line 2466
        if (rc) {
          {
#line 2469
          while (1) {
            while_continue___4: /* CIL Label */ ;
            {
#line 2469
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2469);
            }
#line 2469
            if (! model->rc) {
#line 2469
              model->rc = rc;
            }
#line 2469
            return (model->rc);
#line 2469
            goto while_break___4;
          }
          while_break___4: /* CIL Label */ ;
          }
        }
#line 2465
        i ++;
      }
      while_break___3: /* CIL Label */ ;
      }
    }
#line 2472
    i = 0;
    {
#line 2472
    while (1) {
      while_continue___5: /* CIL Label */ ;
#line 2472
      if (! (i <= 15)) {
#line 2472
        goto while_break___5;
      }
      {
#line 2473
      tmp___4 = pf("CLKV_MIDBUF_GCLK%i", i);
#line 2473
      tmp___5 = pf("CLKV_GCLK_MAIN%i", i);
#line 2473
      rc = add_switch(model, y, x, tmp___5, tmp___4, 0);
      }
#line 2473
      if (rc) {
        {
#line 2476
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 2476
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2476);
          }
#line 2476
          if (! model->rc) {
#line 2476
            model->rc = rc;
          }
#line 2476
          return (model->rc);
#line 2476
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
      }
      {
#line 2477
      tmp___6 = pf("CLKV_GCLK_MAIN%i_BUF", i);
#line 2477
      tmp___7 = pf("CLKV_MIDBUF_GCLK%i", i);
#line 2477
      rc = add_switch(model, y, x, tmp___7, tmp___6, 0);
      }
#line 2477
      if (rc) {
        {
#line 2480
        while (1) {
          while_continue___7: /* CIL Label */ ;
          {
#line 2480
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2480);
          }
#line 2480
          if (! model->rc) {
#line 2480
            model->rc = rc;
          }
#line 2480
          return (model->rc);
#line 2480
          goto while_break___7;
        }
        while_break___7: /* CIL Label */ ;
        }
      }
#line 2472
      i ++;
    }
    while_break___5: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 2454
    y ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2483
  return (model->rc);
}
}
#line 2491
static int init_center_reg_tile(struct fpga_model *model , int y , int x , char const   *s1 ,
                                char const   *s2 ) ;
#line 2491 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static char const   *s___6[12]  = 
#line 2491
  {      "%s_CKPIN_OUT%i",      "%s_CKPIN%i",      "%s_CKPIN_OUT%i",      "%s_CLK_INDIRECT%i", 
        "%s_GND",      "%s_IOCLKOUT%i",      "%s_VCC",      "%s_CKPIN%i", 
        "%s_VCC",      "%s_CLK_FEEDBACK%i",      "%s_VCC",      "%s_CLK_INDIRECT%i"};
#line 2486 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_center_reg_tile(struct fpga_model *model , int y , int x , char const   *s1 ,
                                char const   *s2 ) 
{ 
  int i ;
  int j ;
  int rc ;
  char const   *tmp ;
  char const   *tmp___0 ;

  {
  {
#line 2490
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2490
    if (model->rc) {
#line 2490
      return (model->rc);
    }
#line 2490
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2498
  i = 0;
  {
#line 2498
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2498
    if (! ((unsigned long )i < (sizeof(s___6) / sizeof(s___6[0])) / 2UL)) {
#line 2498
      goto while_break___0;
    }
#line 2499
    j = 0;
    {
#line 2499
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2499
      if (! (j <= 7)) {
#line 2499
        goto while_break___1;
      }
      {
#line 2500
      tmp = pf(s___6[i * 2 + 1], s1, j);
#line 2500
      tmp___0 = pf(s___6[i * 2], s1, j);
#line 2500
      rc = add_switch(model, y, x, tmp___0, tmp, 0);
      }
#line 2500
      if (rc) {
        {
#line 2501
        while (1) {
          while_continue___2: /* CIL Label */ ;
          {
#line 2501
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2501);
          }
#line 2501
          if (! model->rc) {
#line 2501
            model->rc = rc;
          }
#line 2501
          return (model->rc);
#line 2501
          goto while_break___2;
        }
        while_break___2: /* CIL Label */ ;
        }
      }
#line 2499
      j ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 2498
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2504
  return (model->rc);
}
}
#line 2507 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_center_reg_tblr(struct fpga_model *model ) 
{ 
  int y ;
  int x ;
  int i ;
  int j ;
  int rc ;
  char const   *s1 ;
  char const   *s2 ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *s___8[20] ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *s___9[8] ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  char const   *s___10[36] ;
  char const   *tmp___9 ;
  char const   *tmp___10 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;
  char const   *s___11[8] ;
  char const   *tmp___13 ;
  char const   *tmp___14 ;
  char const   *s___12[36] ;
  char const   *tmp___15 ;
  char const   *tmp___16 ;
  char const   *tmp___17 ;
  char const   *tmp___18 ;
  char const   *s___13[8] ;
  char const   *tmp___19 ;
  char const   *tmp___20 ;
  char const   *tmp___21 ;
  char const   *tmp___22 ;
  char const   *tmp___23 ;
  char const   *tmp___24 ;
  char const   *s___14[20] ;
  char const   *tmp___25 ;
  char const   *tmp___26 ;
  char const   *tmp___27 ;
  char const   *tmp___28 ;
  char const   *s___15[8] ;
  char const   *tmp___29 ;
  char const   *tmp___30 ;

  {
  {
#line 2512
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2512
    if (model->rc) {
#line 2512
      return (model->rc);
    }
#line 2512
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2518
  y = 0;
#line 2519
  x = model->center_x - 1;
#line 2520
  s1 = "REGT";
#line 2521
  s2 = "TOP";
#line 2522
  rc = init_center_reg_tile(model, y, x, s1, s2);
  }
#line 2523
  if (rc) {
    {
#line 2523
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 2523
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              2523);
      }
#line 2523
      if (! model->rc) {
#line 2523
        model->rc = rc;
      }
#line 2523
      return (model->rc);
#line 2523
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 2524
  i = 0;
  {
#line 2524
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 2524
    if (! (i <= 5)) {
#line 2524
      goto while_break___1;
    }
#line 2525
    j = 0;
    {
#line 2525
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 2525
      if (! (j <= 1)) {
#line 2525
        goto while_break___2;
      }
      {
#line 2526
      tmp = pf("PLLIN_BUFPLL%i_TOP_SITE", j);
#line 2526
      tmp___0 = pf("REGT_PLL_IOCLK_UP%i", i);
#line 2526
      rc = add_switch(model, y, x, tmp___0, tmp, 0);
      }
#line 2526
      if (rc) {
        {
#line 2527
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 2527
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2527);
          }
#line 2527
          if (! model->rc) {
#line 2527
            model->rc = rc;
          }
#line 2527
          return (model->rc);
#line 2527
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
#line 2528
      if (i < 3) {
        {
#line 2529
        tmp___1 = pf("LOCKED_BUFPLL%i_TOP_SITE", j);
#line 2529
        tmp___2 = pf("REGT_LOCKIN%i", i);
#line 2529
        rc = add_switch(model, y, x, tmp___2, tmp___1, 0);
        }
#line 2529
        if (rc) {
          {
#line 2530
          while (1) {
            while_continue___4: /* CIL Label */ ;
            {
#line 2530
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2530);
            }
#line 2530
            if (! model->rc) {
#line 2530
              model->rc = rc;
            }
#line 2530
            return (model->rc);
#line 2530
            goto while_break___4;
          }
          while_break___4: /* CIL Label */ ;
          }
        }
      }
#line 2525
      j ++;
    }
    while_break___2: /* CIL Label */ ;
    }
#line 2524
    i ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 2534
  s___8[0] = "REGT_VCC";
#line 2534
  s___8[1] = "REGT_PLLCLK0";
#line 2534
  s___8[2] = "REGT_VCC";
#line 2534
  s___8[3] = "REGT_PLLCLK1";
#line 2534
  s___8[4] = "IOCLK_BUFPLL0_TOP_SITE";
#line 2534
  s___8[5] = "REGT_PLLCLK0";
#line 2534
  s___8[6] = "IOCLK_BUFPLL1_TOP_SITE";
#line 2534
  s___8[7] = "REGT_PLLCLK1";
#line 2534
  s___8[8] = "LOCK_BUFPLL0_TOP_SITE";
#line 2534
  s___8[9] = "REGT_LOCK0";
#line 2534
  s___8[10] = "LOCK_BUFPLL1_TOP_SITE";
#line 2534
  s___8[11] = "REGT_LOCK1";
#line 2534
  s___8[12] = "REGT_GCLK0";
#line 2534
  s___8[13] = "GCLK_BUFPLL0_TOP_SITE";
#line 2534
  s___8[14] = "REGT_GCLK1";
#line 2534
  s___8[15] = "GCLK_BUFPLL1_TOP_SITE";
#line 2534
  s___8[16] = "SERDESSTROBE_BUFPLL0_TOP_SITE";
#line 2534
  s___8[17] = "REGT_CEOUT0";
#line 2534
  s___8[18] = "SERDESSTROBE_BUFPLL1_TOP_SITE";
#line 2534
  s___8[19] = "REGT_CEOUT1";
#line 2545
  i = 0;
  {
#line 2545
  while (1) {
    while_continue___5: /* CIL Label */ ;
#line 2545
    if (! ((unsigned long )i < (sizeof(s___8) / sizeof(s___8[0])) / 2UL)) {
#line 2545
      goto while_break___5;
    }
    {
#line 2546
    tmp___3 = pf(s___8[i * 2 + 1]);
#line 2546
    tmp___4 = pf(s___8[i * 2]);
#line 2546
    rc = add_switch(model, y, x, tmp___4, tmp___3, 0);
    }
#line 2546
    if (rc) {
      {
#line 2547
      while (1) {
        while_continue___6: /* CIL Label */ ;
        {
#line 2547
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2547);
        }
#line 2547
        if (! model->rc) {
#line 2547
          model->rc = rc;
        }
#line 2547
        return (model->rc);
#line 2547
        goto while_break___6;
      }
      while_break___6: /* CIL Label */ ;
      }
    }
#line 2545
    i ++;
  }
  while_break___5: /* CIL Label */ ;
  }
#line 2550
  i = 0;
  {
#line 2550
  while (1) {
    while_continue___7: /* CIL Label */ ;
#line 2550
    if (! (i <= 7)) {
#line 2550
      goto while_break___7;
    }
    {
#line 2551
    tmp___5 = pf("REGT_TTERM_CKPIN%i", i);
#line 2551
    tmp___6 = pf("REGT_TTERM_CLKPIN%i", i);
#line 2551
    rc = add_switch(model, y + 1, x, tmp___6, tmp___5, 0);
    }
#line 2551
    if (rc) {
      {
#line 2552
      while (1) {
        while_continue___8: /* CIL Label */ ;
        {
#line 2552
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2552);
        }
#line 2552
        if (! model->rc) {
#line 2552
          model->rc = rc;
        }
#line 2552
        return (model->rc);
#line 2552
        goto while_break___8;
      }
      while_break___8: /* CIL Label */ ;
      }
    }
#line 2550
    i ++;
  }
  while_break___7: /* CIL Label */ ;
  }
#line 2554
  s___9[0] = "REGT_TTERM_PLL_CEOUT0_N";
#line 2554
  s___9[1] = "REGT_TTERM_PLL_CEOUT0";
#line 2554
  s___9[2] = "REGT_TTERM_PLL_CEOUT1_N";
#line 2554
  s___9[3] = "REGT_TTERM_PLL_CEOUT1";
#line 2554
  s___9[4] = "REGT_TTERM_PLL_CLKOUT0_N";
#line 2554
  s___9[5] = "REGT_TTERM_PLL_CLKOUT0";
#line 2554
  s___9[6] = "REGT_TTERM_PLL_CLKOUT1_N";
#line 2554
  s___9[7] = "REGT_TTERM_PLL_CLKOUT1";
#line 2559
  i = 0;
  {
#line 2559
  while (1) {
    while_continue___9: /* CIL Label */ ;
#line 2559
    if (! ((unsigned long )i < (sizeof(s___9) / sizeof(s___9[0])) / 2UL)) {
#line 2559
      goto while_break___9;
    }
    {
#line 2560
    tmp___7 = pf(s___9[i * 2 + 1]);
#line 2560
    tmp___8 = pf(s___9[i * 2]);
#line 2560
    rc = add_switch(model, y + 1, x, tmp___8, tmp___7, 0);
    }
#line 2560
    if (rc) {
      {
#line 2561
      while (1) {
        while_continue___10: /* CIL Label */ ;
        {
#line 2561
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2561);
        }
#line 2561
        if (! model->rc) {
#line 2561
          model->rc = rc;
        }
#line 2561
        return (model->rc);
#line 2561
        goto while_break___10;
      }
      while_break___10: /* CIL Label */ ;
      }
    }
#line 2559
    i ++;
  }
  while_break___9: /* CIL Label */ ;
  }
  {
#line 2568
  y = model->center_y;
#line 2569
  x = 0;
#line 2570
  s1 = "REGL";
#line 2571
  s2 = "LEFT";
#line 2572
  rc = init_center_reg_tile(model, y, x, s1, s2);
  }
#line 2573
  if (rc) {
    {
#line 2573
    while (1) {
      while_continue___11: /* CIL Label */ ;
      {
#line 2573
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              2573);
      }
#line 2573
      if (! model->rc) {
#line 2573
        model->rc = rc;
      }
#line 2573
      return (model->rc);
#line 2573
      goto while_break___11;
    }
    while_break___11: /* CIL Label */ ;
    }
  }
#line 2574
  s___10[0] = "REGL_VCC";
#line 2574
  s___10[1] = "REGL_PLL_CLKOUT0_LEFT";
#line 2574
  s___10[2] = "REGL_VCC";
#line 2574
  s___10[3] = "REGL_PLL_CLKOUT1_LEFT";
#line 2574
  s___10[4] = "IOCLK_BUFPLL0_LEFT_SITE";
#line 2574
  s___10[5] = "REGL_PLL_CLKOUT0_LEFT";
#line 2574
  s___10[6] = "IOCLK_BUFPLL1_LEFT_SITE";
#line 2574
  s___10[7] = "REGL_PLL_CLKOUT1_LEFT";
#line 2574
  s___10[8] = "LOCK_BUFPLL0_LEFT_SITE";
#line 2574
  s___10[9] = "REGL_LOCK0";
#line 2574
  s___10[10] = "LOCK_BUFPLL1_LEFT_SITE";
#line 2574
  s___10[11] = "REGL_LOCK1";
#line 2574
  s___10[12] = "REGL_CLKPLL0";
#line 2574
  s___10[13] = "PLLIN_BUFPLL0_LEFT_SITE";
#line 2574
  s___10[14] = "REGL_CLKPLL1";
#line 2574
  s___10[15] = "PLLIN_BUFPLL1_LEFT_SITE";
#line 2574
  s___10[16] = "REGL_GCLK0";
#line 2574
  s___10[17] = "GCLK_BUFPLL0_LEFT_SITE";
#line 2574
  s___10[18] = "REGL_GCLK1";
#line 2574
  s___10[19] = "GCLK_BUFPLL1_LEFT_SITE";
#line 2574
  s___10[20] = "REGL_GCLK2";
#line 2574
  s___10[21] = "PLLIN_BUFPLL0_LEFT_SITE";
#line 2574
  s___10[22] = "REGL_GCLK3";
#line 2574
  s___10[23] = "PLLIN_BUFPLL1_LEFT_SITE";
#line 2574
  s___10[24] = "REGL_LOCKED0";
#line 2574
  s___10[25] = "LOCKED_BUFPLL0_LEFT_SITE";
#line 2574
  s___10[26] = "REGL_LOCKED1";
#line 2574
  s___10[27] = "LOCKED_BUFPLL1_LEFT_SITE";
#line 2574
  s___10[28] = "REGL_PCI_IRDY_IOB";
#line 2574
  s___10[29] = "REGL_PCI_IRDY_PINW";
#line 2574
  s___10[30] = "REGL_PCI_TRDY_IOB";
#line 2574
  s___10[31] = "REGL_PCI_TRDY_PINW";
#line 2574
  s___10[32] = "SERDESSTROBE_BUFPLL0_LEFT_SITE";
#line 2574
  s___10[33] = "REGL_PLL_CEOUT0_LEFT";
#line 2574
  s___10[34] = "SERDESSTROBE_BUFPLL1_LEFT_SITE";
#line 2574
  s___10[35] = "REGL_PLL_CEOUT1_LEFT";
#line 2593
  i = 0;
  {
#line 2593
  while (1) {
    while_continue___12: /* CIL Label */ ;
#line 2593
    if (! ((unsigned long )i < (sizeof(s___10) / sizeof(s___10[0])) / 2UL)) {
#line 2593
      goto while_break___12;
    }
    {
#line 2594
    tmp___9 = pf(s___10[i * 2 + 1]);
#line 2594
    tmp___10 = pf(s___10[i * 2]);
#line 2594
    rc = add_switch(model, y, x, tmp___10, tmp___9, 0);
    }
#line 2594
    if (rc) {
      {
#line 2595
      while (1) {
        while_continue___13: /* CIL Label */ ;
        {
#line 2595
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2595);
        }
#line 2595
        if (! model->rc) {
#line 2595
          model->rc = rc;
        }
#line 2595
        return (model->rc);
#line 2595
        goto while_break___13;
      }
      while_break___13: /* CIL Label */ ;
      }
    }
#line 2593
    i ++;
  }
  while_break___12: /* CIL Label */ ;
  }
#line 2598
  i = 0;
  {
#line 2598
  while (1) {
    while_continue___14: /* CIL Label */ ;
#line 2598
    if (! (i <= 7)) {
#line 2598
      goto while_break___14;
    }
    {
#line 2599
    tmp___11 = pf("REGH_LTERM_CKPIN%i", i);
#line 2599
    tmp___12 = pf("REGH_LTERM_CLKPIN%i", i);
#line 2599
    rc = add_switch(model, y, x + 1, tmp___12, tmp___11, 0);
    }
#line 2599
    if (rc) {
      {
#line 2600
      while (1) {
        while_continue___15: /* CIL Label */ ;
        {
#line 2600
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2600);
        }
#line 2600
        if (! model->rc) {
#line 2600
          model->rc = rc;
        }
#line 2600
        return (model->rc);
#line 2600
        goto while_break___15;
      }
      while_break___15: /* CIL Label */ ;
      }
    }
#line 2598
    i ++;
  }
  while_break___14: /* CIL Label */ ;
  }
#line 2602
  s___11[0] = "REGH_LTERM_PLL_CEOUT0_W";
#line 2602
  s___11[1] = "REGH_LTERM_PLL_CEOUT0";
#line 2602
  s___11[2] = "REGH_LTERM_PLL_CEOUT1_W";
#line 2602
  s___11[3] = "REGH_LTERM_PLL_CEOUT1";
#line 2602
  s___11[4] = "REGH_LTERM_PLL_CLKOUT0_W";
#line 2602
  s___11[5] = "REGH_LTERM_PLL_CLKOUT0";
#line 2602
  s___11[6] = "REGH_LTERM_PLL_CLKOUT1_W";
#line 2602
  s___11[7] = "REGH_LTERM_PLL_CLKOUT1";
#line 2607
  i = 0;
  {
#line 2607
  while (1) {
    while_continue___16: /* CIL Label */ ;
#line 2607
    if (! ((unsigned long )i < (sizeof(s___11) / sizeof(s___11[0])) / 2UL)) {
#line 2607
      goto while_break___16;
    }
    {
#line 2608
    tmp___13 = pf(s___11[i * 2 + 1]);
#line 2608
    tmp___14 = pf(s___11[i * 2]);
#line 2608
    rc = add_switch(model, y, x + 1, tmp___14, tmp___13, 0);
    }
#line 2608
    if (rc) {
      {
#line 2609
      while (1) {
        while_continue___17: /* CIL Label */ ;
        {
#line 2609
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2609);
        }
#line 2609
        if (! model->rc) {
#line 2609
          model->rc = rc;
        }
#line 2609
        return (model->rc);
#line 2609
        goto while_break___17;
      }
      while_break___17: /* CIL Label */ ;
      }
    }
#line 2607
    i ++;
  }
  while_break___16: /* CIL Label */ ;
  }
  {
#line 2616
  y = model->center_y;
#line 2617
  x = model->x_width - 1;
#line 2618
  s1 = "REGR";
#line 2619
  s2 = "RIGHT";
#line 2620
  rc = init_center_reg_tile(model, y, x, s1, s2);
  }
#line 2621
  if (rc) {
    {
#line 2621
    while (1) {
      while_continue___18: /* CIL Label */ ;
      {
#line 2621
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              2621);
      }
#line 2621
      if (! model->rc) {
#line 2621
        model->rc = rc;
      }
#line 2621
      return (model->rc);
#line 2621
      goto while_break___18;
    }
    while_break___18: /* CIL Label */ ;
    }
  }
#line 2622
  s___12[0] = "REGR_VCC";
#line 2622
  s___12[1] = "REGR_PLLCLK0";
#line 2622
  s___12[2] = "REGR_VCC";
#line 2622
  s___12[3] = "REGR_PLLCLK1";
#line 2622
  s___12[4] = "IOCLK_BUFPLL0_RIGHT_SITE";
#line 2622
  s___12[5] = "REGR_PLLCLK0";
#line 2622
  s___12[6] = "IOCLK_BUFPLL1_RIGHT_SITE";
#line 2622
  s___12[7] = "REGR_PLLCLK1";
#line 2622
  s___12[8] = "LOCK_BUFPLL0_RIGHT_SITE";
#line 2622
  s___12[9] = "REGR_LOCK0";
#line 2622
  s___12[10] = "LOCK_BUFPLL1_RIGHT_SITE";
#line 2622
  s___12[11] = "REGR_LOCK1";
#line 2622
  s___12[12] = "REGR_CLKPLL0";
#line 2622
  s___12[13] = "PLLIN_BUFPLL0_RIGHT_SITE";
#line 2622
  s___12[14] = "REGR_CLKPLL1";
#line 2622
  s___12[15] = "PLLIN_BUFPLL1_RIGHT_SITE";
#line 2622
  s___12[16] = "REGR_GCLK0";
#line 2622
  s___12[17] = "GCLK_BUFPLL0_RIGHT_SITE";
#line 2622
  s___12[18] = "REGR_GCLK1";
#line 2622
  s___12[19] = "GCLK_BUFPLL1_RIGHT_SITE";
#line 2622
  s___12[20] = "REGR_GCLK2";
#line 2622
  s___12[21] = "PLLIN_BUFPLL0_RIGHT_SITE";
#line 2622
  s___12[22] = "REGR_GCLK3";
#line 2622
  s___12[23] = "PLLIN_BUFPLL1_RIGHT_SITE";
#line 2622
  s___12[24] = "REGR_LOCKED0";
#line 2622
  s___12[25] = "LOCKED_BUFPLL0_RIGHT_SITE";
#line 2622
  s___12[26] = "REGR_LOCKED1";
#line 2622
  s___12[27] = "LOCKED_BUFPLL1_RIGHT_SITE";
#line 2622
  s___12[28] = "REGR_PCI_IRDY_IOB";
#line 2622
  s___12[29] = "REGR_PCI_IRDY_PINW";
#line 2622
  s___12[30] = "REGR_PCI_TRDY_IOB";
#line 2622
  s___12[31] = "REGR_PCI_TRDY_PINW";
#line 2622
  s___12[32] = "SERDESSTROBE_BUFPLL0_RIGHT_SITE";
#line 2622
  s___12[33] = "REGR_CEOUT0";
#line 2622
  s___12[34] = "SERDESSTROBE_BUFPLL1_RIGHT_SITE";
#line 2622
  s___12[35] = "REGR_CEOUT1";
#line 2641
  i = 0;
  {
#line 2641
  while (1) {
    while_continue___19: /* CIL Label */ ;
#line 2641
    if (! ((unsigned long )i < (sizeof(s___12) / sizeof(s___12[0])) / 2UL)) {
#line 2641
      goto while_break___19;
    }
    {
#line 2642
    tmp___15 = pf(s___12[i * 2 + 1]);
#line 2642
    tmp___16 = pf(s___12[i * 2]);
#line 2642
    rc = add_switch(model, y, x, tmp___16, tmp___15, 0);
    }
#line 2642
    if (rc) {
      {
#line 2643
      while (1) {
        while_continue___20: /* CIL Label */ ;
        {
#line 2643
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2643);
        }
#line 2643
        if (! model->rc) {
#line 2643
          model->rc = rc;
        }
#line 2643
        return (model->rc);
#line 2643
        goto while_break___20;
      }
      while_break___20: /* CIL Label */ ;
      }
    }
#line 2641
    i ++;
  }
  while_break___19: /* CIL Label */ ;
  }
#line 2646
  i = 0;
  {
#line 2646
  while (1) {
    while_continue___21: /* CIL Label */ ;
#line 2646
    if (! (i <= 7)) {
#line 2646
      goto while_break___21;
    }
    {
#line 2647
    tmp___17 = pf("REGH_RTERM_CKPIN%i", i);
#line 2647
    tmp___18 = pf("REGH_RTERM_CLKPIN%i", i);
#line 2647
    rc = add_switch(model, y, x - 1, tmp___18, tmp___17, 0);
    }
#line 2647
    if (rc) {
      {
#line 2648
      while (1) {
        while_continue___22: /* CIL Label */ ;
        {
#line 2648
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2648);
        }
#line 2648
        if (! model->rc) {
#line 2648
          model->rc = rc;
        }
#line 2648
        return (model->rc);
#line 2648
        goto while_break___22;
      }
      while_break___22: /* CIL Label */ ;
      }
    }
#line 2646
    i ++;
  }
  while_break___21: /* CIL Label */ ;
  }
#line 2650
  s___13[0] = "REGH_RTERM_PLL_CEOUT0_E";
#line 2650
  s___13[1] = "REGH_RTERM_PLL_CEOUT0";
#line 2650
  s___13[2] = "REGH_RTERM_PLL_CEOUT1_E";
#line 2650
  s___13[3] = "REGH_RTERM_PLL_CEOUT1";
#line 2650
  s___13[4] = "REGH_RTERM_PLL_CLKOUT0_E";
#line 2650
  s___13[5] = "REGH_RTERM_PLL_CLKOUT0";
#line 2650
  s___13[6] = "REGH_RTERM_PLL_CLKOUT1_E";
#line 2650
  s___13[7] = "REGH_RTERM_PLL_CLKOUT1";
#line 2655
  i = 0;
  {
#line 2655
  while (1) {
    while_continue___23: /* CIL Label */ ;
#line 2655
    if (! ((unsigned long )i < (sizeof(s___13) / sizeof(s___13[0])) / 2UL)) {
#line 2655
      goto while_break___23;
    }
    {
#line 2656
    tmp___19 = pf(s___13[i * 2 + 1]);
#line 2656
    tmp___20 = pf(s___13[i * 2]);
#line 2656
    rc = add_switch(model, y, x - 1, tmp___20, tmp___19, 0);
    }
#line 2656
    if (rc) {
      {
#line 2657
      while (1) {
        while_continue___24: /* CIL Label */ ;
        {
#line 2657
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2657);
        }
#line 2657
        if (! model->rc) {
#line 2657
          model->rc = rc;
        }
#line 2657
        return (model->rc);
#line 2657
        goto while_break___24;
      }
      while_break___24: /* CIL Label */ ;
      }
    }
#line 2655
    i ++;
  }
  while_break___23: /* CIL Label */ ;
  }
  {
#line 2664
  y = model->y_height - 1;
#line 2665
  x = model->center_x - 1;
#line 2666
  s1 = "REGB";
#line 2667
  s2 = "BOT";
#line 2668
  rc = init_center_reg_tile(model, y, x, s1, s2);
  }
#line 2669
  if (rc) {
    {
#line 2669
    while (1) {
      while_continue___25: /* CIL Label */ ;
      {
#line 2669
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
              2669);
      }
#line 2669
      if (! model->rc) {
#line 2669
        model->rc = rc;
      }
#line 2669
      return (model->rc);
#line 2669
      goto while_break___25;
    }
    while_break___25: /* CIL Label */ ;
    }
  }
#line 2670
  i = 0;
  {
#line 2670
  while (1) {
    while_continue___26: /* CIL Label */ ;
#line 2670
    if (! (i <= 5)) {
#line 2670
      goto while_break___26;
    }
#line 2671
    j = 0;
    {
#line 2671
    while (1) {
      while_continue___27: /* CIL Label */ ;
#line 2671
      if (! (j <= 1)) {
#line 2671
        goto while_break___27;
      }
      {
#line 2672
      tmp___21 = pf("PLLIN_BUFPLL%i_BOT_SITE", j);
#line 2672
      tmp___22 = pf("REGB_PLL_IOCLK_DOWN%i", i);
#line 2672
      rc = add_switch(model, y, x, tmp___22, tmp___21, 0);
      }
#line 2672
      if (rc) {
        {
#line 2673
        while (1) {
          while_continue___28: /* CIL Label */ ;
          {
#line 2673
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2673);
          }
#line 2673
          if (! model->rc) {
#line 2673
            model->rc = rc;
          }
#line 2673
          return (model->rc);
#line 2673
          goto while_break___28;
        }
        while_break___28: /* CIL Label */ ;
        }
      }
#line 2674
      if (i < 3) {
        {
#line 2675
        tmp___23 = pf("LOCKED_BUFPLL%i_BOT_SITE", j);
#line 2675
        tmp___24 = pf("REGB_LOCKIN%i", i);
#line 2675
        rc = add_switch(model, y, x, tmp___24, tmp___23, 0);
        }
#line 2675
        if (rc) {
          {
#line 2676
          while (1) {
            while_continue___29: /* CIL Label */ ;
            {
#line 2676
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                    2676);
            }
#line 2676
            if (! model->rc) {
#line 2676
              model->rc = rc;
            }
#line 2676
            return (model->rc);
#line 2676
            goto while_break___29;
          }
          while_break___29: /* CIL Label */ ;
          }
        }
      }
#line 2671
      j ++;
    }
    while_break___27: /* CIL Label */ ;
    }
#line 2670
    i ++;
  }
  while_break___26: /* CIL Label */ ;
  }
#line 2680
  s___14[0] = "REGB_VCC";
#line 2680
  s___14[1] = "REGB_PLLCLK0";
#line 2680
  s___14[2] = "REGB_VCC";
#line 2680
  s___14[3] = "REGB_PLLCLK1";
#line 2680
  s___14[4] = "IOCLK_BUFPLL0_BOT_SITE";
#line 2680
  s___14[5] = "REGB_PLLCLK0";
#line 2680
  s___14[6] = "IOCLK_BUFPLL1_BOT_SITE";
#line 2680
  s___14[7] = "REGB_PLLCLK1";
#line 2680
  s___14[8] = "LOCK_BUFPLL0_BOT_SITE";
#line 2680
  s___14[9] = "REGB_LOCK0";
#line 2680
  s___14[10] = "LOCK_BUFPLL1_BOT_SITE";
#line 2680
  s___14[11] = "REGB_LOCK1";
#line 2680
  s___14[12] = "REGB_GCLK0";
#line 2680
  s___14[13] = "GCLK_BUFPLL0_BOT_SITE";
#line 2680
  s___14[14] = "REGB_GCLK1";
#line 2680
  s___14[15] = "GCLK_BUFPLL1_BOT_SITE";
#line 2680
  s___14[16] = "SERDESSTROBE_BUFPLL0_BOT_SITE";
#line 2680
  s___14[17] = "REGB_CEOUT0";
#line 2680
  s___14[18] = "SERDESSTROBE_BUFPLL1_BOT_SITE";
#line 2680
  s___14[19] = "REGB_CEOUT1";
#line 2691
  i = 0;
  {
#line 2691
  while (1) {
    while_continue___30: /* CIL Label */ ;
#line 2691
    if (! ((unsigned long )i < (sizeof(s___14) / sizeof(s___14[0])) / 2UL)) {
#line 2691
      goto while_break___30;
    }
    {
#line 2692
    tmp___25 = pf(s___14[i * 2 + 1]);
#line 2692
    tmp___26 = pf(s___14[i * 2]);
#line 2692
    rc = add_switch(model, y, x, tmp___26, tmp___25, 0);
    }
#line 2692
    if (rc) {
      {
#line 2693
      while (1) {
        while_continue___31: /* CIL Label */ ;
        {
#line 2693
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2693);
        }
#line 2693
        if (! model->rc) {
#line 2693
          model->rc = rc;
        }
#line 2693
        return (model->rc);
#line 2693
        goto while_break___31;
      }
      while_break___31: /* CIL Label */ ;
      }
    }
#line 2691
    i ++;
  }
  while_break___30: /* CIL Label */ ;
  }
#line 2696
  i = 0;
  {
#line 2696
  while (1) {
    while_continue___32: /* CIL Label */ ;
#line 2696
    if (! (i <= 7)) {
#line 2696
      goto while_break___32;
    }
    {
#line 2697
    tmp___27 = pf("REGB_BTERM_CKPIN%i", i);
#line 2697
    tmp___28 = pf("REGB_BTERM_CLKPIN%i", i);
#line 2697
    rc = add_switch(model, y - 1, x, tmp___28, tmp___27, 0);
    }
#line 2697
    if (rc) {
      {
#line 2698
      while (1) {
        while_continue___33: /* CIL Label */ ;
        {
#line 2698
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2698);
        }
#line 2698
        if (! model->rc) {
#line 2698
          model->rc = rc;
        }
#line 2698
        return (model->rc);
#line 2698
        goto while_break___33;
      }
      while_break___33: /* CIL Label */ ;
      }
    }
#line 2696
    i ++;
  }
  while_break___32: /* CIL Label */ ;
  }
#line 2700
  s___15[0] = "REGB_BTERM_PLL_CEOUT0_S";
#line 2700
  s___15[1] = "REGB_BTERM_PLL_CEOUT0";
#line 2700
  s___15[2] = "REGB_BTERM_PLL_CEOUT1_S";
#line 2700
  s___15[3] = "REGB_BTERM_PLL_CEOUT1";
#line 2700
  s___15[4] = "REGB_BTERM_PLL_CLKOUT0_S";
#line 2700
  s___15[5] = "REGB_BTERM_PLL_CLKOUT0";
#line 2700
  s___15[6] = "REGB_BTERM_PLL_CLKOUT1_S";
#line 2700
  s___15[7] = "REGB_BTERM_PLL_CLKOUT1";
#line 2705
  i = 0;
  {
#line 2705
  while (1) {
    while_continue___34: /* CIL Label */ ;
#line 2705
    if (! ((unsigned long )i < (sizeof(s___15) / sizeof(s___15[0])) / 2UL)) {
#line 2705
      goto while_break___34;
    }
    {
#line 2706
    tmp___29 = pf(s___15[i * 2 + 1]);
#line 2706
    tmp___30 = pf(s___15[i * 2]);
#line 2706
    rc = add_switch(model, y - 1, x, tmp___30, tmp___29, 0);
    }
#line 2706
    if (rc) {
      {
#line 2707
      while (1) {
        while_continue___35: /* CIL Label */ ;
        {
#line 2707
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                2707);
        }
#line 2707
        if (! model->rc) {
#line 2707
          model->rc = rc;
        }
#line 2707
        return (model->rc);
#line 2707
        goto while_break___35;
      }
      while_break___35: /* CIL Label */ ;
      }
    }
#line 2705
    i ++;
  }
  while_break___34: /* CIL Label */ ;
  }
#line 2709
  return (model->rc);
}
}
#line 2712 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c"
static int init_center_topbot_cfb_dfb(struct fpga_model *model ) 
{ 
  int x_enum[2] ;
  int y ;
  int i ;
  int x_i ;
  int rc ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  char const   *tmp___9 ;
  char const   *tmp___10 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;
  char const   *tmp___13 ;
  char const   *tmp___14 ;
  char const   *tmp___15 ;
  char const   *tmp___16 ;
  char const   *tmp___17 ;
  char const   *tmp___18 ;
  char const   *tmp___19 ;
  char const   *tmp___20 ;
  char const   *tmp___21 ;
  char const   *tmp___22 ;
  char const   *tmp___23 ;
  char const   *tmp___24 ;
  char const   *tmp___25 ;
  char const   *tmp___26 ;
  char const   *tmp___27 ;
  char const   *tmp___28 ;
  char const   *tmp___29 ;
  char const   *tmp___30 ;
  char const   *tmp___31 ;
  char const   *tmp___32 ;

  {
#line 2714
  x_enum[0] = model->center_x - 2;
#line 2714
  x_enum[1] = model->center_x + 2;
  {
#line 2718
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2718
    if (model->rc) {
#line 2718
      return (model->rc);
    }
#line 2718
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2719
  y = 1;
#line 2720
  x_i = 0;
  {
#line 2720
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2720
    if (! ((unsigned long )x_i < sizeof(x_enum) / sizeof(x_enum[0]))) {
#line 2720
      goto while_break___0;
    }
#line 2721
    i = 0;
    {
#line 2721
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2721
      if (! (i <= 1)) {
#line 2721
        goto while_break___1;
      }
      {
#line 2722
      tmp = pf("IOI_REGT_CFB1_M%i", i + 1);
#line 2722
      tmp___0 = pf("IOI_REGT_CFB1_M%i_S", i + 1);
#line 2722
      rc = add_switch(model, y, x_enum[x_i], tmp___0, tmp, 0);
      }
#line 2722
      if (rc) {
        {
#line 2723
        while (1) {
          while_continue___2: /* CIL Label */ ;
          {
#line 2723
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2723);
          }
#line 2723
          if (! model->rc) {
#line 2723
            model->rc = rc;
          }
#line 2723
          return (model->rc);
#line 2723
          goto while_break___2;
        }
        while_break___2: /* CIL Label */ ;
        }
      }
      {
#line 2724
      tmp___1 = pf("IOI_REGT_CFB1_S%i", i + 1);
#line 2724
      tmp___2 = pf("IOI_REGT_CFB1_S%i_S", i + 1);
#line 2724
      rc = add_switch(model, y, x_enum[x_i], tmp___2, tmp___1, 0);
      }
#line 2724
      if (rc) {
        {
#line 2725
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 2725
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2725);
          }
#line 2725
          if (! model->rc) {
#line 2725
            model->rc = rc;
          }
#line 2725
          return (model->rc);
#line 2725
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
      {
#line 2726
      tmp___3 = pf("IOI_REGT_CFB_M%i", i + 1);
#line 2726
      tmp___4 = pf("IOI_REGT_CFB_M%i_S", i + 1);
#line 2726
      rc = add_switch(model, y, x_enum[x_i], tmp___4, tmp___3, 0);
      }
#line 2726
      if (rc) {
        {
#line 2727
        while (1) {
          while_continue___4: /* CIL Label */ ;
          {
#line 2727
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2727);
          }
#line 2727
          if (! model->rc) {
#line 2727
            model->rc = rc;
          }
#line 2727
          return (model->rc);
#line 2727
          goto while_break___4;
        }
        while_break___4: /* CIL Label */ ;
        }
      }
      {
#line 2728
      tmp___5 = pf("IOI_REGT_CFB_S%i", i + 1);
#line 2728
      tmp___6 = pf("IOI_REGT_CFB_S%i_S", i + 1);
#line 2728
      rc = add_switch(model, y, x_enum[x_i], tmp___6, tmp___5, 0);
      }
#line 2728
      if (rc) {
        {
#line 2729
        while (1) {
          while_continue___5: /* CIL Label */ ;
          {
#line 2729
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2729);
          }
#line 2729
          if (! model->rc) {
#line 2729
            model->rc = rc;
          }
#line 2729
          return (model->rc);
#line 2729
          goto while_break___5;
        }
        while_break___5: /* CIL Label */ ;
        }
      }
      {
#line 2730
      tmp___7 = pf("IOI_REGT_DFB_M%i", i + 1);
#line 2730
      tmp___8 = pf("IOI_REGT_DFB_M%i_S", i + 1);
#line 2730
      rc = add_switch(model, y, x_enum[x_i], tmp___8, tmp___7, 0);
      }
#line 2730
      if (rc) {
        {
#line 2731
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 2731
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2731);
          }
#line 2731
          if (! model->rc) {
#line 2731
            model->rc = rc;
          }
#line 2731
          return (model->rc);
#line 2731
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
      }
      {
#line 2732
      tmp___9 = pf("IOI_REGT_DFB_S%i", i + 1);
#line 2732
      tmp___10 = pf("IOI_REGT_DFB_S%i_S", i + 1);
#line 2732
      rc = add_switch(model, y, x_enum[x_i], tmp___10, tmp___9, 0);
      }
#line 2732
      if (rc) {
        {
#line 2733
        while (1) {
          while_continue___7: /* CIL Label */ ;
          {
#line 2733
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2733);
          }
#line 2733
          if (! model->rc) {
#line 2733
            model->rc = rc;
          }
#line 2733
          return (model->rc);
#line 2733
          goto while_break___7;
        }
        while_break___7: /* CIL Label */ ;
        }
      }
      {
#line 2734
      tmp___11 = pf("IOI_REGT_DQSN%i", i);
#line 2734
      tmp___12 = pf("IOI_REGT_DQSN%i_S", i);
#line 2734
      rc = add_switch(model, y, x_enum[x_i], tmp___12, tmp___11, 0);
      }
#line 2734
      if (rc) {
        {
#line 2735
        while (1) {
          while_continue___8: /* CIL Label */ ;
          {
#line 2735
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2735);
          }
#line 2735
          if (! model->rc) {
#line 2735
            model->rc = rc;
          }
#line 2735
          return (model->rc);
#line 2735
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
      }
      {
#line 2736
      tmp___13 = pf("IOI_REGT_DQSP%i", i);
#line 2736
      tmp___14 = pf("IOI_REGT_DQSP%i_S", i);
#line 2736
      rc = add_switch(model, y, x_enum[x_i], tmp___14, tmp___13, 0);
      }
#line 2736
      if (rc) {
        {
#line 2737
        while (1) {
          while_continue___9: /* CIL Label */ ;
          {
#line 2737
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2737);
          }
#line 2737
          if (! model->rc) {
#line 2737
            model->rc = rc;
          }
#line 2737
          return (model->rc);
#line 2737
          goto while_break___9;
        }
        while_break___9: /* CIL Label */ ;
        }
      }
      {
#line 2738
      tmp___15 = pf("IOI_REGT_CLKPIN%i", i + 2);
#line 2738
      tmp___16 = pf("TTERM_IOIBOT_IBUF%i", i);
#line 2738
      rc = add_switch(model, y, x_enum[x_i], tmp___16, tmp___15, 0);
      }
#line 2738
      if (rc) {
        {
#line 2739
        while (1) {
          while_continue___10: /* CIL Label */ ;
          {
#line 2739
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2739);
          }
#line 2739
          if (! model->rc) {
#line 2739
            model->rc = rc;
          }
#line 2739
          return (model->rc);
#line 2739
          goto while_break___10;
        }
        while_break___10: /* CIL Label */ ;
        }
      }
      {
#line 2740
      tmp___17 = pf("IOI_REGT_CLKPIN%i", i);
#line 2740
      tmp___18 = pf("TTERM_IOIUP_IBUF%i", i);
#line 2740
      rc = add_switch(model, y, x_enum[x_i], tmp___18, tmp___17, 0);
      }
#line 2740
      if (rc) {
        {
#line 2741
        while (1) {
          while_continue___11: /* CIL Label */ ;
          {
#line 2741
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2741);
          }
#line 2741
          if (! model->rc) {
#line 2741
            model->rc = rc;
          }
#line 2741
          return (model->rc);
#line 2741
          goto while_break___11;
        }
        while_break___11: /* CIL Label */ ;
        }
      }
#line 2721
      i ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 2720
    x_i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2745
  y = model->y_height - 2;
#line 2746
  x_i = 0;
  {
#line 2746
  while (1) {
    while_continue___12: /* CIL Label */ ;
#line 2746
    if (! ((unsigned long )x_i < sizeof(x_enum) / sizeof(x_enum[0]))) {
#line 2746
      goto while_break___12;
    }
#line 2747
    i = 0;
    {
#line 2747
    while (1) {
      while_continue___13: /* CIL Label */ ;
#line 2747
      if (! (i <= 3)) {
#line 2747
        goto while_break___13;
      }
      {
#line 2748
      tmp___19 = pf("BTERM_CLB_CFB1_%i", i + 4);
#line 2748
      tmp___20 = pf("BTERM_CLB_CFB1_%i_N", i + 4);
#line 2748
      rc = add_switch(model, y, x_enum[x_i], tmp___20, tmp___19, 0);
      }
#line 2748
      if (rc) {
        {
#line 2749
        while (1) {
          while_continue___14: /* CIL Label */ ;
          {
#line 2749
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2749);
          }
#line 2749
          if (! model->rc) {
#line 2749
            model->rc = rc;
          }
#line 2749
          return (model->rc);
#line 2749
          goto while_break___14;
        }
        while_break___14: /* CIL Label */ ;
        }
      }
      {
#line 2750
      tmp___21 = pf("BTERM_CLB_CFB%i", i + 4);
#line 2750
      tmp___22 = pf("BTERM_CLB_CFB%i_N", i + 4);
#line 2750
      rc = add_switch(model, y, x_enum[x_i], tmp___22, tmp___21, 0);
      }
#line 2750
      if (rc) {
        {
#line 2751
        while (1) {
          while_continue___15: /* CIL Label */ ;
          {
#line 2751
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2751);
          }
#line 2751
          if (! model->rc) {
#line 2751
            model->rc = rc;
          }
#line 2751
          return (model->rc);
#line 2751
          goto while_break___15;
        }
        while_break___15: /* CIL Label */ ;
        }
      }
      {
#line 2752
      tmp___23 = pf("BTERM_CLB_DFB%i", i + 4);
#line 2752
      tmp___24 = pf("BTERM_CLB_DFB%i_N", i + 4);
#line 2752
      rc = add_switch(model, y, x_enum[x_i], tmp___24, tmp___23, 0);
      }
#line 2752
      if (rc) {
        {
#line 2753
        while (1) {
          while_continue___16: /* CIL Label */ ;
          {
#line 2753
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2753);
          }
#line 2753
          if (! model->rc) {
#line 2753
            model->rc = rc;
          }
#line 2753
          return (model->rc);
#line 2753
          goto while_break___16;
        }
        while_break___16: /* CIL Label */ ;
        }
      }
#line 2747
      i ++;
    }
    while_break___13: /* CIL Label */ ;
    }
#line 2755
    i = 0;
    {
#line 2755
    while (1) {
      while_continue___17: /* CIL Label */ ;
#line 2755
      if (! (i <= 1)) {
#line 2755
        goto while_break___17;
      }
      {
#line 2756
      tmp___25 = pf("BTERM_CLB_DQSN%i", i + 2);
#line 2756
      tmp___26 = pf("BTERM_CLB_DQSN%i_N", i + 2);
#line 2756
      rc = add_switch(model, y, x_enum[x_i], tmp___26, tmp___25, 0);
      }
#line 2756
      if (rc) {
        {
#line 2757
        while (1) {
          while_continue___18: /* CIL Label */ ;
          {
#line 2757
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2757);
          }
#line 2757
          if (! model->rc) {
#line 2757
            model->rc = rc;
          }
#line 2757
          return (model->rc);
#line 2757
          goto while_break___18;
        }
        while_break___18: /* CIL Label */ ;
        }
      }
      {
#line 2758
      tmp___27 = pf("BTERM_CLB_DQSP%i", i + 2);
#line 2758
      tmp___28 = pf("BTERM_CLB_DQSP%i_N", i + 2);
#line 2758
      rc = add_switch(model, y, x_enum[x_i], tmp___28, tmp___27, 0);
      }
#line 2758
      if (rc) {
        {
#line 2759
        while (1) {
          while_continue___19: /* CIL Label */ ;
          {
#line 2759
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2759);
          }
#line 2759
          if (! model->rc) {
#line 2759
            model->rc = rc;
          }
#line 2759
          return (model->rc);
#line 2759
          goto while_break___19;
        }
        while_break___19: /* CIL Label */ ;
        }
      }
      {
#line 2760
      tmp___29 = pf("BTERM_CLB_CLKPIN%i", i + 4);
#line 2760
      tmp___30 = pf("BTERM_IOIBOT_IBUF%i", i);
#line 2760
      rc = add_switch(model, y, x_enum[x_i], tmp___30, tmp___29, 0);
      }
#line 2760
      if (rc) {
        {
#line 2761
        while (1) {
          while_continue___20: /* CIL Label */ ;
          {
#line 2761
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2761);
          }
#line 2761
          if (! model->rc) {
#line 2761
            model->rc = rc;
          }
#line 2761
          return (model->rc);
#line 2761
          goto while_break___20;
        }
        while_break___20: /* CIL Label */ ;
        }
      }
      {
#line 2762
      tmp___31 = pf("BTERM_CLB_CLKPIN%i", i + 6);
#line 2762
      tmp___32 = pf("BTERM_IOIUP_IBUF%i", i);
#line 2762
      rc = add_switch(model, y, x_enum[x_i], tmp___32, tmp___31, 0);
      }
#line 2762
      if (rc) {
        {
#line 2763
        while (1) {
          while_continue___21: /* CIL Label */ ;
          {
#line 2763
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_switches.c",
                  2763);
          }
#line 2763
          if (! model->rc) {
#line 2763
            model->rc = rc;
          }
#line 2763
          return (model->rc);
#line 2763
          goto while_break___21;
        }
        while_break___21: /* CIL Label */ ;
        }
      }
#line 2755
      i ++;
    }
    while_break___17: /* CIL Label */ ;
    }
#line 2746
    x_i ++;
  }
  while_break___12: /* CIL Label */ ;
  }
#line 2766
  return (model->rc);
}
}
#line 311 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
int regular_row_pos(int y , struct fpga_model *model ) ;
#line 779
int init_conns(struct fpga_model *model ) ;
#line 812
int add_conn_bi(struct fpga_model *model , int y1 , int x1 , char const   *name1 ,
                int y2 , int x2 , char const   *name2 ) ;
#line 815
int add_conn_bi_pref(struct fpga_model *model , int y1 , int x1 , char const   *name1 ,
                     int y2 , int x2 , char const   *name2 ) ;
#line 818
int add_conn_range(struct fpga_model *model , int (*add_conn_func)(struct fpga_model *model ,
                                                                   int y1 , int x1 ,
                                                                   char const   *name1 ,
                                                                   int y2 , int x2 ,
                                                                   char const   *name2 ) ,
                   int y1 , int x1 , char const   *name1 , int start1 , int last1 ,
                   int y2 , int x2 , char const   *name2 , int start2 ) ;
#line 843
void seed_strx(struct fpga_model *model , struct seed_data  const  *data ) ;
#line 844
void seed_stry(struct fpga_model *model , struct seed_data  const  *data ) ;
#line 1057
char const   *fpga_connpt_str(struct fpga_model *model , enum extra_wires wire , int y ,
                              int x , int dest_y , int dest_x ) ;
#line 1090
int add_conn_net_i(struct fpga_model *model , struct w_net_i  const  *net ) ;
#line 1124
int add_conn_net(struct fpga_model *model , int add_pref , struct w_net  const  *net ) ;
#line 11 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int bufpll(struct fpga_model *model ) ;
#line 12
static int reg_ioclk(struct fpga_model *model ) ;
#line 13
static int reg_lock(struct fpga_model *model ) ;
#line 14
static int reg_pll_dcm(struct fpga_model *model ) ;
#line 15
static int gtp(struct fpga_model *model ) ;
#line 16
static int pci(struct fpga_model *model ) ;
#line 17
static int macc(struct fpga_model *model ) ;
#line 18
static int clkc(struct fpga_model *model ) ;
#line 19
static int mui(struct fpga_model *model ) ;
#line 20
static int cfb_dfb_clkpin_dqsn_dqsp(struct fpga_model *model ) ;
#line 21
static int pcice(struct fpga_model *model ) ;
#line 22
static int term_topbot(struct fpga_model *model ) ;
#line 23
static int term_leftright(struct fpga_model *model ) ;
#line 24
static int term_to_io(struct fpga_model *model , enum extra_wires wire ) ;
#line 25
static int clkpll(struct fpga_model *model ) ;
#line 26
static int ckpin(struct fpga_model *model ) ;
#line 27
static int clkindirect_feedback(struct fpga_model *model , enum extra_wires wire ) ;
#line 28
static int run_gclk(struct fpga_model *model ) ;
#line 29
static int run_gclk_horiz_regs(struct fpga_model *model ) ;
#line 30
static int run_gclk_vert_regs(struct fpga_model *model ) ;
#line 31
static int run_logic_inout(struct fpga_model *model ) ;
#line 32
static int run_io_wires(struct fpga_model *model ) ;
#line 33
static int run_gfan(struct fpga_model *model ) ;
#line 34
static int connect_clk_sr(struct fpga_model *model , char const   *clk_sr ) ;
#line 35
static int connect_logic_carry(struct fpga_model *model ) ;
#line 36
static int run_dirwires(struct fpga_model *model ) ;
#line 38 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
int init_conns(struct fpga_model *model ) 
{ 


  {
  {
#line 40
  while (1) {
    while_continue: /* CIL Label */ ;
#line 40
    if (model->rc) {
#line 40
      return (model->rc);
    }
#line 40
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 42
  bufpll(model);
#line 43
  reg_ioclk(model);
#line 44
  reg_lock(model);
#line 45
  reg_pll_dcm(model);
#line 46
  gtp(model);
#line 47
  macc(model);
#line 48
  clkc(model);
#line 49
  mui(model);
#line 50
  cfb_dfb_clkpin_dqsn_dqsp(model);
#line 51
  pci(model);
#line 52
  pcice(model);
#line 53
  term_topbot(model);
#line 54
  term_leftright(model);
#line 56
  term_to_io(model, (enum extra_wires )120);
#line 57
  term_to_io(model, (enum extra_wires )121);
#line 58
  term_to_io(model, (enum extra_wires )122);
#line 59
  term_to_io(model, (enum extra_wires )123);
#line 61
  clkpll(model);
#line 62
  ckpin(model);
#line 63
  clkindirect_feedback(model, (enum extra_wires )126);
#line 64
  clkindirect_feedback(model, (enum extra_wires )125);
#line 66
  run_gclk(model);
#line 67
  run_gclk_horiz_regs(model);
#line 68
  run_gclk_vert_regs(model);
#line 70
  connect_logic_carry(model);
#line 71
  connect_clk_sr(model, "CLK");
#line 72
  connect_clk_sr(model, "SR");
#line 73
  run_gfan(model);
#line 74
  run_io_wires(model);
#line 75
  run_logic_inout(model);
#line 78
  run_dirwires(model);
  }
#line 80
  return (model->rc);
}
}
#line 83 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int bufpll_x(struct fpga_model *model , int x ) 
{ 


  {
  {
#line 85
  while (1) {
    while_continue: /* CIL Label */ ;
#line 85
    if (model->rc) {
#line 85
      return (model->rc);
    }
#line 85
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 86
  add_switch(model, model->center_y - 2, x, "CLK0", "INT_BUFPLL_GCLK2", 0);
#line 88
  add_switch(model, model->center_y - 2, x, "CLK1", "INT_BUFPLL_GCLK3", 0);
#line 90
  add_switch(model, model->center_y - 1, x, "CLK0", "INT_BUFPLL_GCLK0", 0);
#line 92
  add_switch(model, model->center_y - 1, x, "CLK1", "INT_BUFPLL_GCLK1", 0);
  }
#line 94
  return (model->rc);
}
}
#line 96 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int bufpll(struct fpga_model *model ) 
{ 


  {
  {
#line 98
  while (1) {
    while_continue: /* CIL Label */ ;
#line 98
    if (model->rc) {
#line 98
      return (model->rc);
    }
#line 98
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 99
  bufpll_x(model, 2);
#line 100
  bufpll_x(model, model->x_width - 5);
  }
#line 101
  return (model->rc);
}
}
#line 104 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int find_pll_dcm_y(struct fpga_model *model , int *top_pll_y , int *top_dcm_y ,
                          int *bot_pll_y , int *bot_dcm_y ) 
{ 
  int y ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;

  {
#line 110
  tmp___1 = -1;
#line 110
  *bot_dcm_y = tmp___1;
#line 110
  tmp___0 = tmp___1;
#line 110
  *bot_pll_y = tmp___0;
#line 110
  tmp = tmp___0;
#line 110
  *top_dcm_y = tmp;
#line 110
  *top_pll_y = tmp;
  {
#line 111
  while (1) {
    while_continue: /* CIL Label */ ;
#line 111
    if (model->rc) {
#line 111
      return (model->rc);
    }
#line 111
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 112
  y = 2;
  {
#line 112
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 112
    if (! (y <= model->y_height - 3)) {
#line 112
      goto while_break___0;
    }
#line 113
    if (y < model->center_y) {
      {
#line 113
      tmp___5 = has_device(model, y, model->center_x - 1, 18);
      }
#line 113
      if (tmp___5) {
        {
#line 115
        while (1) {
          while_continue___1: /* CIL Label */ ;
          {
#line 115
          while (1) {
            while_continue___2: /* CIL Label */ ;
#line 115
            if (model->rc) {
#line 115
              return (model->rc);
            }
#line 115
            goto while_break___2;
          }
          while_break___2: /* CIL Label */ ;
          }
#line 115
          if (! (*top_pll_y == -1)) {
            {
#line 115
            while (1) {
              while_continue___3: /* CIL Label */ ;
              {
#line 115
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      115);
              }
#line 115
              if (! model->rc) {
#line 115
                model->rc = 22;
              }
#line 115
              return (model->rc);
#line 115
              goto while_break___3;
            }
            while_break___3: /* CIL Label */ ;
            }
          }
#line 115
          goto while_break___1;
        }
        while_break___1: /* CIL Label */ ;
        }
#line 116
        *top_pll_y = y;
      } else {
#line 113
        goto _L___1;
      }
    } else
    _L___1: /* CIL Label */ 
#line 117
    if (y < model->center_y) {
      {
#line 117
      tmp___4 = has_device(model, y, model->center_x - 1, 17);
      }
#line 117
      if (tmp___4) {
        {
#line 119
        while (1) {
          while_continue___4: /* CIL Label */ ;
          {
#line 119
          while (1) {
            while_continue___5: /* CIL Label */ ;
#line 119
            if (model->rc) {
#line 119
              return (model->rc);
            }
#line 119
            goto while_break___5;
          }
          while_break___5: /* CIL Label */ ;
          }
#line 119
          if (! (*top_dcm_y == -1)) {
            {
#line 119
            while (1) {
              while_continue___6: /* CIL Label */ ;
              {
#line 119
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      119);
              }
#line 119
              if (! model->rc) {
#line 119
                model->rc = 22;
              }
#line 119
              return (model->rc);
#line 119
              goto while_break___6;
            }
            while_break___6: /* CIL Label */ ;
            }
          }
#line 119
          goto while_break___4;
        }
        while_break___4: /* CIL Label */ ;
        }
#line 120
        *top_dcm_y = y;
      } else {
#line 117
        goto _L___0;
      }
    } else
    _L___0: /* CIL Label */ 
#line 121
    if (y > model->center_y) {
      {
#line 121
      tmp___3 = has_device(model, y, model->center_x - 1, 18);
      }
#line 121
      if (tmp___3) {
        {
#line 123
        while (1) {
          while_continue___7: /* CIL Label */ ;
          {
#line 123
          while (1) {
            while_continue___8: /* CIL Label */ ;
#line 123
            if (model->rc) {
#line 123
              return (model->rc);
            }
#line 123
            goto while_break___8;
          }
          while_break___8: /* CIL Label */ ;
          }
#line 123
          if (! (*bot_pll_y == -1)) {
            {
#line 123
            while (1) {
              while_continue___9: /* CIL Label */ ;
              {
#line 123
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      123);
              }
#line 123
              if (! model->rc) {
#line 123
                model->rc = 22;
              }
#line 123
              return (model->rc);
#line 123
              goto while_break___9;
            }
            while_break___9: /* CIL Label */ ;
            }
          }
#line 123
          goto while_break___7;
        }
        while_break___7: /* CIL Label */ ;
        }
#line 124
        *bot_pll_y = y;
      } else {
#line 121
        goto _L;
      }
    } else
    _L: /* CIL Label */ 
#line 125
    if (y > model->center_y) {
      {
#line 125
      tmp___2 = has_device(model, y, model->center_x - 1, 17);
      }
#line 125
      if (tmp___2) {
        {
#line 127
        while (1) {
          while_continue___10: /* CIL Label */ ;
          {
#line 127
          while (1) {
            while_continue___11: /* CIL Label */ ;
#line 127
            if (model->rc) {
#line 127
              return (model->rc);
            }
#line 127
            goto while_break___11;
          }
          while_break___11: /* CIL Label */ ;
          }
#line 127
          if (! (*bot_dcm_y == -1)) {
            {
#line 127
            while (1) {
              while_continue___12: /* CIL Label */ ;
              {
#line 127
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      127);
              }
#line 127
              if (! model->rc) {
#line 127
                model->rc = 22;
              }
#line 127
              return (model->rc);
#line 127
              goto while_break___12;
            }
            while_break___12: /* CIL Label */ ;
            }
          }
#line 127
          goto while_break___10;
        }
        while_break___10: /* CIL Label */ ;
        }
#line 128
        *bot_dcm_y = y;
      }
    }
#line 112
    y ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 131
  return (model->rc);
}
}
#line 134 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int reg_ioclk(struct fpga_model *model ) 
{ 
  int top_pll_y ;
  int top_dcm_y ;
  int bot_pll_y ;
  int bot_dcm_y ;
  int i ;
  int rc ;
  struct w_net n___0 ;
  int tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  unsigned int tmp___4 ;
  struct w_net n___1 ;
  unsigned int tmp___5 ;
  struct w_net n___2 ;
  int tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  char const   *tmp___9 ;
  unsigned int tmp___10 ;
  struct w_net n___3 ;
  unsigned int tmp___11 ;

  {
  {
#line 138
  while (1) {
    while_continue: /* CIL Label */ ;
#line 138
    if (model->rc) {
#line 138
      return (model->rc);
    }
#line 138
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 140
  find_pll_dcm_y(model, & top_pll_y, & top_dcm_y, & bot_pll_y, & bot_dcm_y);
  }
  {
#line 141
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 141
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 141
      if (model->rc) {
#line 141
        return (model->rc);
      }
#line 141
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 141
    if (top_pll_y != -1) {
#line 141
      if (top_dcm_y != -1) {
#line 141
        if (bot_pll_y != -1) {
#line 141
          if (! (bot_dcm_y != -1)) {
#line 141
            goto _L___1;
          }
        } else {
#line 141
          goto _L___1;
        }
      } else {
#line 141
        goto _L___1;
      }
    } else {
      _L___1: /* CIL Label */ 
      {
#line 141
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 141
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                142);
        }
#line 141
        if (! model->rc) {
#line 141
          model->rc = 22;
        }
#line 141
        return (model->rc);
#line 141
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 141
    goto while_break___0;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 144
  i = 0;
  {
#line 144
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 144
    if (! (i <= 5)) {
#line 144
      goto while_break___3;
    }
#line 145
    if (i == 2) {
#line 145
      tmp = 3;
    } else
#line 145
    if (i == 3) {
#line 145
      tmp = 3;
    } else {
#line 145
      tmp = 4;
    }
    {
#line 145
    tmp___0 = pf("REGT_PLL_IOCLK_UP%i", i);
#line 145
    tmp___1 = pf("REGT_TERM_PLL_IOCLK_UP%i", i);
#line 145
    tmp___2 = pf("PLL_IOCLK_UP%i", i);
#line 145
    tmp___3 = pf("DCM_IOCLK_UP%i", i);
#line 145
    n___0.last_inc = 0;
#line 145
    n___0.num_pts = tmp;
#line 145
    n___0.pt[0].name = tmp___0;
#line 145
    n___0.pt[0].start_count = 0;
#line 145
    n___0.pt[0].y = 0;
#line 145
    n___0.pt[0].x = model->center_x - 1;
#line 145
    n___0.pt[1].name = tmp___1;
#line 145
    n___0.pt[1].start_count = 0;
#line 145
    n___0.pt[1].y = 1;
#line 145
    n___0.pt[1].x = model->center_x - 1;
#line 145
    n___0.pt[2].name = tmp___2;
#line 145
    n___0.pt[2].start_count = 0;
#line 145
    n___0.pt[2].y = top_pll_y;
#line 145
    n___0.pt[2].x = model->center_x - 1;
#line 145
    n___0.pt[3].name = tmp___3;
#line 145
    n___0.pt[3].start_count = 0;
#line 145
    n___0.pt[3].y = top_dcm_y;
#line 145
    n___0.pt[3].x = model->center_x - 1;
#line 145
    tmp___4 = 4U;
    }
    {
#line 145
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 145
      if (tmp___4 >= 128U) {
#line 145
        goto while_break___4;
      }
#line 145
      n___0.pt[tmp___4].name = (char const   *)0;
#line 145
      n___0.pt[tmp___4].start_count = 0;
#line 145
      n___0.pt[tmp___4].y = 0;
#line 145
      n___0.pt[tmp___4].x = 0;
#line 145
      tmp___4 ++;
    }
    while_break___4: /* CIL Label */ ;
    }
    {
#line 151
    rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___0));
    }
#line 151
    if (rc) {
      {
#line 151
      while (1) {
        while_continue___5: /* CIL Label */ ;
        {
#line 151
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                151);
        }
#line 151
        if (! model->rc) {
#line 151
          model->rc = rc;
        }
#line 151
        return (model->rc);
#line 151
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
    }
#line 144
    i ++;
  }
  while_break___3: /* CIL Label */ ;
  }
  {
#line 153
  rc = add_conn_range(model, & add_conn_bi, top_pll_y, model->center_x - 1, "PLL_IOCLK_DN%i",
                      2, 3, top_dcm_y, model->center_x - 1, "DCM_IOCLK_UP%i", 2);
  }
#line 156
  if (rc) {
    {
#line 156
    while (1) {
      while_continue___6: /* CIL Label */ ;
      {
#line 156
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              156);
      }
#line 156
      if (! model->rc) {
#line 156
        model->rc = rc;
      }
#line 156
      return (model->rc);
#line 156
      goto while_break___6;
    }
    while_break___6: /* CIL Label */ ;
    }
  }
  {
#line 158
  rc = add_conn_range(model, & add_conn_bi, top_dcm_y, model->center_x - 1, "DCM_IOCLK_DOWN%i",
                      0, 3, model->center_y, model->center_x - 1, "REGC_PLLCLK_UP_IN%i",
                      0);
  }
#line 161
  if (rc) {
    {
#line 161
    while (1) {
      while_continue___7: /* CIL Label */ ;
      {
#line 161
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              161);
      }
#line 161
      if (! model->rc) {
#line 161
        model->rc = rc;
      }
#line 161
      return (model->rc);
#line 161
      goto while_break___7;
    }
    while_break___7: /* CIL Label */ ;
    }
  }
  {
#line 162
  rc = add_conn_range(model, & add_conn_bi, top_dcm_y, model->center_x - 1, "DCM_IOCLK_DOWN%i",
                      4, 5, model->center_y, model->center_x - 1, "REGC_PLLCLK_UP_OUT%i",
                      0);
  }
#line 165
  if (rc) {
    {
#line 165
    while (1) {
      while_continue___8: /* CIL Label */ ;
      {
#line 165
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              165);
      }
#line 165
      if (! model->rc) {
#line 165
        model->rc = rc;
      }
#line 165
      return (model->rc);
#line 165
      goto while_break___8;
    }
    while_break___8: /* CIL Label */ ;
    }
  }
#line 167
  n___1.last_inc = 1;
#line 167
  n___1.num_pts = 3;
#line 167
  n___1.pt[0].name = "REGC_PLLCLK_DN_OUT%i";
#line 167
  n___1.pt[0].start_count = 0;
#line 167
  n___1.pt[0].y = model->center_y;
#line 167
  n___1.pt[0].x = model->center_x - 1;
#line 167
  n___1.pt[1].name = "PLL_IOCLK_UP%i";
#line 167
  n___1.pt[1].start_count = 4;
#line 167
  n___1.pt[1].y = bot_pll_y;
#line 167
  n___1.pt[1].x = model->center_x - 1;
#line 167
  n___1.pt[2].name = "DCM_IOCLK_UP%i";
#line 167
  n___1.pt[2].start_count = 4;
#line 167
  n___1.pt[2].y = bot_dcm_y;
#line 167
  n___1.pt[2].x = model->center_x - 1;
#line 167
  tmp___5 = 3U;
  {
#line 167
  while (1) {
    while_continue___9: /* CIL Label */ ;
#line 167
    if (tmp___5 >= 128U) {
#line 167
      goto while_break___9;
    }
#line 167
    n___1.pt[tmp___5].name = (char const   *)0;
#line 167
    n___1.pt[tmp___5].start_count = 0;
#line 167
    n___1.pt[tmp___5].y = 0;
#line 167
    n___1.pt[tmp___5].x = 0;
#line 167
    tmp___5 ++;
  }
  while_break___9: /* CIL Label */ ;
  }
  {
#line 172
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___1));
  }
#line 172
  if (rc) {
    {
#line 172
    while (1) {
      while_continue___10: /* CIL Label */ ;
      {
#line 172
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              172);
      }
#line 172
      if (! model->rc) {
#line 172
        model->rc = rc;
      }
#line 172
      return (model->rc);
#line 172
      goto while_break___10;
    }
    while_break___10: /* CIL Label */ ;
    }
  }
#line 174
  i = 0;
  {
#line 174
  while (1) {
    while_continue___11: /* CIL Label */ ;
#line 174
    if (! (i <= 3)) {
#line 174
      goto while_break___11;
    }
#line 175
    if (i < 2) {
#line 175
      tmp___6 = 3;
    } else {
#line 175
      tmp___6 = 2;
    }
    {
#line 175
    tmp___7 = pf("REGC_PLLCLK_DN_IN%i", i);
#line 175
    tmp___8 = pf("PLL_IOCLK_UP%i", i);
#line 175
    tmp___9 = pf("DCM_IOCLK_UP%i", i);
#line 175
    n___2.last_inc = 0;
#line 175
    n___2.num_pts = tmp___6;
#line 175
    n___2.pt[0].name = tmp___7;
#line 175
    n___2.pt[0].start_count = 0;
#line 175
    n___2.pt[0].y = model->center_y;
#line 175
    n___2.pt[0].x = model->center_x - 1;
#line 175
    n___2.pt[1].name = tmp___8;
#line 175
    n___2.pt[1].start_count = 0;
#line 175
    n___2.pt[1].y = bot_pll_y;
#line 175
    n___2.pt[1].x = model->center_x - 1;
#line 175
    n___2.pt[2].name = tmp___9;
#line 175
    n___2.pt[2].start_count = 0;
#line 175
    n___2.pt[2].y = bot_dcm_y;
#line 175
    n___2.pt[2].x = model->center_x - 1;
#line 175
    tmp___10 = 3U;
    }
    {
#line 175
    while (1) {
      while_continue___12: /* CIL Label */ ;
#line 175
      if (tmp___10 >= 128U) {
#line 175
        goto while_break___12;
      }
#line 175
      n___2.pt[tmp___10].name = (char const   *)0;
#line 175
      n___2.pt[tmp___10].start_count = 0;
#line 175
      n___2.pt[tmp___10].y = 0;
#line 175
      n___2.pt[tmp___10].x = 0;
#line 175
      tmp___10 ++;
    }
    while_break___12: /* CIL Label */ ;
    }
    {
#line 180
    rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___2));
    }
#line 180
    if (rc) {
      {
#line 180
      while (1) {
        while_continue___13: /* CIL Label */ ;
        {
#line 180
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                180);
        }
#line 180
        if (! model->rc) {
#line 180
          model->rc = rc;
        }
#line 180
        return (model->rc);
#line 180
        goto while_break___13;
      }
      while_break___13: /* CIL Label */ ;
      }
    }
#line 174
    i ++;
  }
  while_break___11: /* CIL Label */ ;
  }
  {
#line 182
  rc = add_conn_range(model, & add_conn_bi, bot_pll_y, model->center_x - 1, "PLL_IOCLK_DN%i",
                      2, 3, bot_dcm_y, model->center_x - 1, "DCM_IOCLK_UP%i", 2);
  }
#line 185
  if (rc) {
    {
#line 185
    while (1) {
      while_continue___14: /* CIL Label */ ;
      {
#line 185
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              185);
      }
#line 185
      if (! model->rc) {
#line 185
        model->rc = rc;
      }
#line 185
      return (model->rc);
#line 185
      goto while_break___14;
    }
    while_break___14: /* CIL Label */ ;
    }
  }
#line 187
  n___3.last_inc = 5;
#line 187
  n___3.num_pts = 3;
#line 187
  n___3.pt[0].name = "DCM_IOCLK_DOWN%i";
#line 187
  n___3.pt[0].start_count = 0;
#line 187
  n___3.pt[0].y = bot_dcm_y;
#line 187
  n___3.pt[0].x = model->center_x - 1;
#line 187
  n___3.pt[1].name = "REGB_TERM_PLL_IOCLK_DOWN%i";
#line 187
  n___3.pt[1].start_count = 0;
#line 187
  n___3.pt[1].y = model->y_height - 2;
#line 187
  n___3.pt[1].x = model->center_x - 1;
#line 187
  n___3.pt[2].name = "REGB_PLL_IOCLK_DOWN%i";
#line 187
  n___3.pt[2].start_count = 0;
#line 187
  n___3.pt[2].y = model->y_height - 1;
#line 187
  n___3.pt[2].x = model->center_x - 1;
#line 187
  tmp___11 = 3U;
  {
#line 187
  while (1) {
    while_continue___15: /* CIL Label */ ;
#line 187
    if (tmp___11 >= 128U) {
#line 187
      goto while_break___15;
    }
#line 187
    n___3.pt[tmp___11].name = (char const   *)0;
#line 187
    n___3.pt[tmp___11].start_count = 0;
#line 187
    n___3.pt[tmp___11].y = 0;
#line 187
    n___3.pt[tmp___11].x = 0;
#line 187
    tmp___11 ++;
  }
  while_break___15: /* CIL Label */ ;
  }
  {
#line 192
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___3));
  }
#line 192
  if (rc) {
    {
#line 192
    while (1) {
      while_continue___16: /* CIL Label */ ;
      {
#line 192
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              192);
      }
#line 192
      if (! model->rc) {
#line 192
        model->rc = rc;
      }
#line 192
      return (model->rc);
#line 192
      goto while_break___16;
    }
    while_break___16: /* CIL Label */ ;
    }
  }
#line 193
  return (model->rc);
}
}
#line 196 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int reg_lock(struct fpga_model *model ) 
{ 
  int top_pll_y ;
  int top_dcm_y ;
  int bot_pll_y ;
  int bot_dcm_y ;
  int i ;
  struct w_net n___0 ;
  unsigned int tmp ;
  struct w_net n___1 ;
  unsigned int tmp___0 ;
  struct w_net n___2 ;
  unsigned int tmp___1 ;
  struct w_net n___3 ;
  unsigned int tmp___2 ;
  struct w_net n___4 ;
  int tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  unsigned int tmp___8 ;
  struct w_net n___5 ;
  int tmp___9 ;
  char const   *tmp___10 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;
  unsigned int tmp___13 ;
  struct w_net n___6 ;
  unsigned int tmp___14 ;

  {
  {
#line 200
  while (1) {
    while_continue: /* CIL Label */ ;
#line 200
    if (model->rc) {
#line 200
      return (model->rc);
    }
#line 200
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 203
  n___0.last_inc = 1;
#line 203
  n___0.num_pts = 4;
#line 203
  n___0.pt[0].name = "REGL_LOCK%i";
#line 203
  n___0.pt[0].start_count = 0;
#line 203
  n___0.pt[0].y = model->center_y;
#line 203
  n___0.pt[0].x = 0;
#line 203
  n___0.pt[1].name = "REGH_LTERM_LOCK%i";
#line 203
  n___0.pt[1].start_count = 0;
#line 203
  n___0.pt[1].y = model->center_y;
#line 203
  n___0.pt[1].x = 1;
#line 203
  n___0.pt[2].name = "REGH_IOI_INT_LOCK%i";
#line 203
  n___0.pt[2].start_count = 0;
#line 203
  n___0.pt[2].y = model->center_y;
#line 203
  n___0.pt[2].x = 2;
#line 203
  n___0.pt[3].name = "INT_BUFPLL_LOCK_LR%i";
#line 203
  n___0.pt[3].start_count = 0;
#line 203
  n___0.pt[3].y = model->center_y - 1;
#line 203
  n___0.pt[3].x = 2;
#line 203
  tmp = 4U;
  {
#line 203
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 203
    if (tmp >= 128U) {
#line 203
      goto while_break___0;
    }
#line 203
    n___0.pt[tmp].name = (char const   *)0;
#line 203
    n___0.pt[tmp].start_count = 0;
#line 203
    n___0.pt[tmp].y = 0;
#line 203
    n___0.pt[tmp].x = 0;
#line 203
    tmp ++;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 209
  add_conn_net(model, 0, (struct w_net  const  *)(& n___0));
#line 210
  add_switch(model, model->center_y - 1, 2, "INT_BUFPLL_LOCK_LR0", "LOGICOUT0", 0);
#line 212
  add_switch(model, model->center_y - 1, 2, "INT_BUFPLL_LOCK_LR1", "LOGICOUT1", 0);
#line 216
  n___1.last_inc = 1;
#line 216
  n___1.num_pts = 6;
#line 216
  n___1.pt[0].name = "REGR_LOCK%i";
#line 216
  n___1.pt[0].start_count = 0;
#line 216
  n___1.pt[0].y = model->center_y;
#line 216
  n___1.pt[0].x = model->x_width - 1;
#line 216
  n___1.pt[1].name = "REGH_RTERM_LOCK%i";
#line 216
  n___1.pt[1].start_count = 0;
#line 216
  n___1.pt[1].y = model->center_y;
#line 216
  n___1.pt[1].x = model->x_width - 2;
#line 216
  n___1.pt[2].name = "MCB_REGH_LOCK%i";
#line 216
  n___1.pt[2].start_count = 0;
#line 216
  n___1.pt[2].y = model->center_y;
#line 216
  n___1.pt[2].x = model->x_width - 3;
#line 216
  n___1.pt[3].name = "REGH_RIOI_LOCK%i";
#line 216
  n___1.pt[3].start_count = 0;
#line 216
  n___1.pt[3].y = model->center_y;
#line 216
  n___1.pt[3].x = model->x_width - 4;
#line 216
  n___1.pt[4].name = "REGH_RIOI_INT_LOCK%i";
#line 216
  n___1.pt[4].start_count = 0;
#line 216
  n___1.pt[4].y = model->center_y;
#line 216
  n___1.pt[4].x = model->x_width - 5;
#line 216
  n___1.pt[5].name = "INT_BUFPLL_LOCK_LR%i";
#line 216
  n___1.pt[5].start_count = 0;
#line 216
  n___1.pt[5].y = model->center_y - 1;
#line 216
  n___1.pt[5].x = model->x_width - 5;
#line 216
  tmp___0 = 6U;
  }
  {
#line 216
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 216
    if (tmp___0 >= 128U) {
#line 216
      goto while_break___1;
    }
#line 216
    n___1.pt[tmp___0].name = (char const   *)0;
#line 216
    n___1.pt[tmp___0].start_count = 0;
#line 216
    n___1.pt[tmp___0].y = 0;
#line 216
    n___1.pt[tmp___0].x = 0;
#line 216
    tmp___0 ++;
  }
  while_break___1: /* CIL Label */ ;
  }
  {
#line 224
  add_conn_net(model, 0, (struct w_net  const  *)(& n___1));
#line 225
  add_switch(model, model->center_y - 1, model->x_width - 5, "INT_BUFPLL_LOCK_LR0",
             "LOGICOUT0", 0);
#line 227
  add_switch(model, model->center_y - 1, model->x_width - 5, "INT_BUFPLL_LOCK_LR1",
             "LOGICOUT1", 0);
#line 231
  n___2.last_inc = 1;
#line 231
  n___2.num_pts = 5;
#line 231
  n___2.pt[0].name = "REGT_LOCK%i";
#line 231
  n___2.pt[0].start_count = 0;
#line 231
  n___2.pt[0].y = 0;
#line 231
  n___2.pt[0].x = model->center_x - 1;
#line 231
  n___2.pt[1].name = "REGT_TTERM_LOCK%i";
#line 231
  n___2.pt[1].start_count = 0;
#line 231
  n___2.pt[1].y = 1;
#line 231
  n___2.pt[1].x = model->center_x - 1;
#line 231
  n___2.pt[2].name = "REGV_TTERM_LOCK%i";
#line 231
  n___2.pt[2].start_count = 0;
#line 231
  n___2.pt[2].y = 1;
#line 231
  n___2.pt[2].x = model->center_x;
#line 231
  n___2.pt[3].name = "PLLBUF_TOP_LOCK%i";
#line 231
  n___2.pt[3].start_count = 0;
#line 231
  n___2.pt[3].y = 1;
#line 231
  n___2.pt[3].x = model->center_x + 1;
#line 231
  n___2.pt[4].name = "INT_BUFPLL_LOCK%i";
#line 231
  n___2.pt[4].start_count = 0;
#line 231
  n___2.pt[4].y = 2;
#line 231
  n___2.pt[4].x = model->center_x + 1;
#line 231
  tmp___1 = 5U;
  }
  {
#line 231
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 231
    if (tmp___1 >= 128U) {
#line 231
      goto while_break___2;
    }
#line 231
    n___2.pt[tmp___1].name = (char const   *)0;
#line 231
    n___2.pt[tmp___1].start_count = 0;
#line 231
    n___2.pt[tmp___1].y = 0;
#line 231
    n___2.pt[tmp___1].x = 0;
#line 231
    tmp___1 ++;
  }
  while_break___2: /* CIL Label */ ;
  }
  {
#line 238
  add_conn_net(model, 0, (struct w_net  const  *)(& n___2));
#line 239
  add_switch(model, 2, model->center_x + 1, "INT_BUFPLL_LOCK0", "LOGICOUT18", 0);
#line 241
  add_switch(model, 2, model->center_x + 1, "INT_BUFPLL_LOCK1", "LOGICOUT19", 0);
#line 245
  n___3.last_inc = 1;
#line 245
  n___3.num_pts = 8;
#line 245
  n___3.pt[0].name = "REGB_LOCK%i";
#line 245
  n___3.pt[0].start_count = 0;
#line 245
  n___3.pt[0].y = model->y_height - 1;
#line 245
  n___3.pt[0].x = model->center_x - 1;
#line 245
  n___3.pt[1].name = "REGB_BTERM_LOCK%i";
#line 245
  n___3.pt[1].start_count = 0;
#line 245
  n___3.pt[1].y = model->y_height - 2;
#line 245
  n___3.pt[1].x = model->center_x - 1;
#line 245
  n___3.pt[2].name = "REGV_BTERM_LOCK%i";
#line 245
  n___3.pt[2].start_count = 0;
#line 245
  n___3.pt[2].y = model->y_height - 2;
#line 245
  n___3.pt[2].x = model->center_x;
#line 245
  n___3.pt[3].name = "BUFPLL_BOT_LOCK%i";
#line 245
  n___3.pt[3].start_count = 0;
#line 245
  n___3.pt[3].y = model->y_height - 2;
#line 245
  n___3.pt[3].x = model->center_x + 1;
#line 245
  n___3.pt[4].name = "REGB_BOT_LOCK%i";
#line 245
  n___3.pt[4].start_count = 0;
#line 245
  n___3.pt[4].y = model->y_height - 2;
#line 245
  n___3.pt[4].x = model->center_x + 2;
#line 245
  n___3.pt[5].name = "BIOI_OUTER_LOCK%i";
#line 245
  n___3.pt[5].start_count = 0;
#line 245
  n___3.pt[5].y = model->y_height - 3;
#line 245
  n___3.pt[5].x = model->center_x + 2;
#line 245
  n___3.pt[6].name = "BIOI_INNER_LOCK%i";
#line 245
  n___3.pt[6].start_count = 0;
#line 245
  n___3.pt[6].y = model->y_height - 4;
#line 245
  n___3.pt[6].x = model->center_x + 2;
#line 245
  n___3.pt[7].name = "INT_BUFPLL_LOCK_DN%i";
#line 245
  n___3.pt[7].start_count = 0;
#line 245
  n___3.pt[7].y = model->y_height - 4;
#line 245
  n___3.pt[7].x = model->center_x + 1;
#line 245
  tmp___2 = 8U;
  }
  {
#line 245
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 245
    if (tmp___2 >= 128U) {
#line 245
      goto while_break___3;
    }
#line 245
    n___3.pt[tmp___2].name = (char const   *)0;
#line 245
    n___3.pt[tmp___2].start_count = 0;
#line 245
    n___3.pt[tmp___2].y = 0;
#line 245
    n___3.pt[tmp___2].x = 0;
#line 245
    tmp___2 ++;
  }
  while_break___3: /* CIL Label */ ;
  }
  {
#line 255
  add_conn_net(model, 0, (struct w_net  const  *)(& n___3));
#line 256
  add_switch(model, model->y_height - 4, model->center_x + 1, "INT_BUFPLL_LOCK_DN0",
             "LOGICOUT18", 0);
#line 258
  add_switch(model, model->y_height - 4, model->center_x + 1, "INT_BUFPLL_LOCK_DN1",
             "LOGICOUT19", 0);
#line 261
  find_pll_dcm_y(model, & top_pll_y, & top_dcm_y, & bot_pll_y, & bot_dcm_y);
  }
  {
#line 262
  while (1) {
    while_continue___4: /* CIL Label */ ;
    {
#line 262
    while (1) {
      while_continue___5: /* CIL Label */ ;
#line 262
      if (model->rc) {
#line 262
        return (model->rc);
      }
#line 262
      goto while_break___5;
    }
    while_break___5: /* CIL Label */ ;
    }
#line 262
    if (top_pll_y != -1) {
#line 262
      if (top_dcm_y != -1) {
#line 262
        if (bot_pll_y != -1) {
#line 262
          if (! (bot_dcm_y != -1)) {
#line 262
            goto _L___1;
          }
        } else {
#line 262
          goto _L___1;
        }
      } else {
#line 262
        goto _L___1;
      }
    } else {
      _L___1: /* CIL Label */ 
      {
#line 262
      while (1) {
        while_continue___6: /* CIL Label */ ;
        {
#line 262
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                263);
        }
#line 262
        if (! model->rc) {
#line 262
          model->rc = 22;
        }
#line 262
        return (model->rc);
#line 262
        goto while_break___6;
      }
      while_break___6: /* CIL Label */ ;
      }
    }
#line 262
    goto while_break___4;
  }
  while_break___4: /* CIL Label */ ;
  }
#line 265
  i = 0;
  {
#line 265
  while (1) {
    while_continue___7: /* CIL Label */ ;
#line 265
    if (! (i <= 2)) {
#line 265
      goto while_break___7;
    }
#line 267
    if (i != 1) {
#line 267
      tmp___3 = 4;
    } else {
#line 267
      tmp___3 = 3;
    }
    {
#line 267
    tmp___4 = pf("REGT_LOCKIN%i", i);
#line 267
    tmp___5 = pf("REGT_TERM_LOCKIN%i", i);
#line 267
    tmp___6 = pf("CMT_PLL_LOCK_UP%i", i);
#line 267
    tmp___7 = pf("CMT_DCM_LOCK_UP%i", i);
#line 267
    n___4.last_inc = 0;
#line 267
    n___4.num_pts = tmp___3;
#line 267
    n___4.pt[0].name = tmp___4;
#line 267
    n___4.pt[0].start_count = 0;
#line 267
    n___4.pt[0].y = 0;
#line 267
    n___4.pt[0].x = model->center_x - 1;
#line 267
    n___4.pt[1].name = tmp___5;
#line 267
    n___4.pt[1].start_count = 0;
#line 267
    n___4.pt[1].y = 1;
#line 267
    n___4.pt[1].x = model->center_x - 1;
#line 267
    n___4.pt[2].name = tmp___6;
#line 267
    n___4.pt[2].start_count = 0;
#line 267
    n___4.pt[2].y = top_pll_y;
#line 267
    n___4.pt[2].x = model->center_x - 1;
#line 267
    n___4.pt[3].name = tmp___7;
#line 267
    n___4.pt[3].start_count = 0;
#line 267
    n___4.pt[3].y = top_dcm_y;
#line 267
    n___4.pt[3].x = model->center_x - 1;
#line 267
    tmp___8 = 4U;
    }
    {
#line 267
    while (1) {
      while_continue___8: /* CIL Label */ ;
#line 267
      if (tmp___8 >= 128U) {
#line 267
        goto while_break___8;
      }
#line 267
      n___4.pt[tmp___8].name = (char const   *)0;
#line 267
      n___4.pt[tmp___8].start_count = 0;
#line 267
      n___4.pt[tmp___8].y = 0;
#line 267
      n___4.pt[tmp___8].x = 0;
#line 267
      tmp___8 ++;
    }
    while_break___8: /* CIL Label */ ;
    }
    {
#line 273
    add_conn_net(model, 0, (struct w_net  const  *)(& n___4));
#line 265
    i ++;
    }
  }
  while_break___7: /* CIL Label */ ;
  }
  {
#line 277
  add_conn_bi(model, top_pll_y, model->center_x - 1, "CMT_PLL_LOCK_DN1", top_dcm_y,
              model->center_x - 1, "CMT_DCM_LOCK_UP1");
#line 282
  add_conn_range(model, & add_conn_bi, top_dcm_y, model->center_x - 1, "CMT_DCM_LOCK_DN%i",
                 0, 2, model->center_y, model->center_x - 1, "PLL_LOCK_TOP%i", 0);
#line 286
  i = 0;
  }
  {
#line 286
  while (1) {
    while_continue___9: /* CIL Label */ ;
#line 286
    if (! (i <= 2)) {
#line 286
      goto while_break___9;
    }
#line 288
    if (i != 1) {
#line 288
      tmp___9 = 3;
    } else {
#line 288
      tmp___9 = 2;
    }
    {
#line 288
    tmp___10 = pf("PLL_LOCK_BOT%i", i);
#line 288
    tmp___11 = pf("CMT_PLL_LOCK_UP%i", i);
#line 288
    tmp___12 = pf("CMT_DCM_LOCK_UP%i", i);
#line 288
    n___5.last_inc = 0;
#line 288
    n___5.num_pts = tmp___9;
#line 288
    n___5.pt[0].name = tmp___10;
#line 288
    n___5.pt[0].start_count = 0;
#line 288
    n___5.pt[0].y = model->center_y;
#line 288
    n___5.pt[0].x = model->center_x - 1;
#line 288
    n___5.pt[1].name = tmp___11;
#line 288
    n___5.pt[1].start_count = 0;
#line 288
    n___5.pt[1].y = bot_pll_y;
#line 288
    n___5.pt[1].x = model->center_x - 1;
#line 288
    n___5.pt[2].name = tmp___12;
#line 288
    n___5.pt[2].start_count = 0;
#line 288
    n___5.pt[2].y = bot_dcm_y;
#line 288
    n___5.pt[2].x = model->center_x - 1;
#line 288
    tmp___13 = 3U;
    }
    {
#line 288
    while (1) {
      while_continue___10: /* CIL Label */ ;
#line 288
      if (tmp___13 >= 128U) {
#line 288
        goto while_break___10;
      }
#line 288
      n___5.pt[tmp___13].name = (char const   *)0;
#line 288
      n___5.pt[tmp___13].start_count = 0;
#line 288
      n___5.pt[tmp___13].y = 0;
#line 288
      n___5.pt[tmp___13].x = 0;
#line 288
      tmp___13 ++;
    }
    while_break___10: /* CIL Label */ ;
    }
    {
#line 293
    add_conn_net(model, 0, (struct w_net  const  *)(& n___5));
#line 286
    i ++;
    }
  }
  while_break___9: /* CIL Label */ ;
  }
  {
#line 297
  add_conn_bi(model, bot_pll_y, model->center_x - 1, "CMT_PLL_LOCK_DN1", bot_dcm_y,
              model->center_x - 1, "CMT_DCM_LOCK_UP1");
#line 302
  n___6.last_inc = 2;
#line 302
  n___6.num_pts = 3;
#line 302
  n___6.pt[0].name = "CMT_DCM_LOCK_DN%i";
#line 302
  n___6.pt[0].start_count = 0;
#line 302
  n___6.pt[0].y = bot_dcm_y;
#line 302
  n___6.pt[0].x = model->center_x - 1;
#line 302
  n___6.pt[1].name = "REGB_TERM_LOCKIN%i";
#line 302
  n___6.pt[1].start_count = 0;
#line 302
  n___6.pt[1].y = model->y_height - 2;
#line 302
  n___6.pt[1].x = model->center_x - 1;
#line 302
  n___6.pt[2].name = "REGB_LOCKIN%i";
#line 302
  n___6.pt[2].start_count = 0;
#line 302
  n___6.pt[2].y = model->y_height - 1;
#line 302
  n___6.pt[2].x = model->center_x - 1;
#line 302
  tmp___14 = 3U;
  }
  {
#line 302
  while (1) {
    while_continue___11: /* CIL Label */ ;
#line 302
    if (tmp___14 >= 128U) {
#line 302
      goto while_break___11;
    }
#line 302
    n___6.pt[tmp___14].name = (char const   *)0;
#line 302
    n___6.pt[tmp___14].start_count = 0;
#line 302
    n___6.pt[tmp___14].y = 0;
#line 302
    n___6.pt[tmp___14].x = 0;
#line 302
    tmp___14 ++;
  }
  while_break___11: /* CIL Label */ ;
  }
  {
#line 307
  add_conn_net(model, 0, (struct w_net  const  *)(& n___6));
  }
#line 309
  return (model->rc);
}
}
#line 312 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int pll_dcm_clk(struct fpga_model *model , int pll_y , int dcm_y ) 
{ 


  {
  {
#line 314
  while (1) {
    while_continue: /* CIL Label */ ;
#line 314
    if (model->rc) {
#line 314
      return (model->rc);
    }
#line 314
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 315
  add_conn_range(model, & add_conn_bi, pll_y, model->center_x - 1, "CMT_CLK_TO_DCM%i",
                 1, 2, dcm_y, model->center_x - 1, "DCM%i_CLK_FROM_PLL", 1);
#line 318
  add_conn_range(model, & add_conn_bi, pll_y, model->center_x - 1, "CMT_CLK_FROM_DCM%i",
                 1, 2, dcm_y, model->center_x - 1, "DCM%i_CLK_TO_PLL", 1);
#line 321
  add_conn_range(model, & add_conn_bi, pll_y, model->center_x - 1, "CMT_DCM%i_CLKFB",
                 1, 2, dcm_y, model->center_x - 1, "DCM%i_CLKFB_TOPLL", 1);
#line 324
  add_conn_range(model, & add_conn_bi, pll_y, model->center_x - 1, "CMT_DCM%i_CLKIN",
                 1, 2, dcm_y, model->center_x - 1, "DCM%i_CLKIN_TOPLL", 1);
  }
#line 327
  return (model->rc);
}
}
#line 330 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int reg_pll_dcm(struct fpga_model *model ) 
{ 
  int y ;
  int i ;
  int top_pll_y ;
  int top_dcm_y ;
  int bot_pll_y ;
  int bot_dcm_y ;
  char const   *tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  struct w_net n___0 ;
  unsigned int tmp___3 ;
  struct w_net n___1 ;
  unsigned int tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;

  {
  {
#line 334
  while (1) {
    while_continue: /* CIL Label */ ;
#line 334
    if (model->rc) {
#line 334
      return (model->rc);
    }
#line 334
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 335
  y = 2;
  {
#line 335
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 335
    if (! (y < model->y_height - 3)) {
#line 335
      goto while_break___0;
    }
    {
#line 337
    tmp___2 = is_aty(32, model, y);
    }
#line 337
    if (tmp___2) {
      {
#line 338
      tmp___1 = has_device(model, y - 1, model->center_x - 1, 18);
      }
#line 338
      if (tmp___1) {
#line 338
        tmp___0 = "CMT_PLL_HCLK%i";
      } else {
#line 338
        tmp___0 = "DCM_HCLK%i";
      }
      {
#line 338
      add_conn_range(model, & add_conn_bi, y, model->center_x, "REGV_PLL_HCLK%i",
                     0, 15, y - 1, model->center_x - 1, tmp___0, 0);
      }
    }
#line 335
    y ++;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 347
  find_pll_dcm_y(model, & top_pll_y, & top_dcm_y, & bot_pll_y, & bot_dcm_y);
  }
  {
#line 348
  while (1) {
    while_continue___1: /* CIL Label */ ;
    {
#line 348
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 348
      if (model->rc) {
#line 348
        return (model->rc);
      }
#line 348
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
#line 348
    if (top_pll_y != -1) {
#line 348
      if (top_dcm_y != -1) {
#line 348
        if (bot_pll_y != -1) {
#line 348
          if (! (bot_dcm_y != -1)) {
#line 348
            goto _L___1;
          }
        } else {
#line 348
          goto _L___1;
        }
      } else {
#line 348
        goto _L___1;
      }
    } else {
      _L___1: /* CIL Label */ 
      {
#line 348
      while (1) {
        while_continue___3: /* CIL Label */ ;
        {
#line 348
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                349);
        }
#line 348
        if (! model->rc) {
#line 348
          model->rc = 22;
        }
#line 348
        return (model->rc);
#line 348
        goto while_break___3;
      }
      while_break___3: /* CIL Label */ ;
      }
    }
#line 348
    goto while_break___1;
  }
  while_break___1: /* CIL Label */ ;
  }
  {
#line 356
  add_conn_range(model, & add_conn_bi, top_pll_y, model->center_x - 1, "CLK_PLLCASC_OUT%i",
                 0, 15, top_dcm_y, model->center_x - 1, "PLL_CLK_CASC_TOP%i", 0);
#line 361
  n___0.last_inc = 15;
#line 361
  n___0.num_pts = 3;
#line 361
  n___0.pt[0].name = "CLKC_PLL_U%i";
#line 361
  n___0.pt[0].start_count = 0;
#line 361
  n___0.pt[0].y = model->center_y;
#line 361
  n___0.pt[0].x = model->center_x;
#line 361
  n___0.pt[1].name = "REGC_CMT_CLKPLL_U%i";
#line 361
  n___0.pt[1].start_count = 0;
#line 361
  n___0.pt[1].y = model->center_y;
#line 361
  n___0.pt[1].x = model->center_x - 1;
#line 361
  n___0.pt[2].name = "PLL_CLK_CASC_BOT%i";
#line 361
  n___0.pt[2].start_count = 0;
#line 361
  n___0.pt[2].y = top_dcm_y;
#line 361
  n___0.pt[2].x = model->center_x - 1;
#line 361
  tmp___3 = 3U;
  }
  {
#line 361
  while (1) {
    while_continue___4: /* CIL Label */ ;
#line 361
    if (tmp___3 >= 128U) {
#line 361
      goto while_break___4;
    }
#line 361
    n___0.pt[tmp___3].name = (char const   *)0;
#line 361
    n___0.pt[tmp___3].start_count = 0;
#line 361
    n___0.pt[tmp___3].y = 0;
#line 361
    n___0.pt[tmp___3].x = 0;
#line 361
    tmp___3 ++;
  }
  while_break___4: /* CIL Label */ ;
  }
  {
#line 369
  add_conn_net(model, 0, (struct w_net  const  *)(& n___0));
#line 370
  n___1.last_inc = 15;
#line 370
  n___1.num_pts = 3;
#line 370
  n___1.pt[0].name = "CLKC_PLL_L%i";
#line 370
  n___1.pt[0].start_count = 0;
#line 370
  n___1.pt[0].y = model->center_y;
#line 370
  n___1.pt[0].x = model->center_x;
#line 370
  n___1.pt[1].name = "REGC_CMT_CLKPLL_L%i";
#line 370
  n___1.pt[1].start_count = 0;
#line 370
  n___1.pt[1].y = model->center_y;
#line 370
  n___1.pt[1].x = model->center_x - 1;
#line 370
  n___1.pt[2].name = "PLL_CLK_CASC_IN%i";
#line 370
  n___1.pt[2].start_count = 0;
#line 370
  n___1.pt[2].y = bot_pll_y;
#line 370
  n___1.pt[2].x = model->center_x - 1;
#line 370
  tmp___4 = 3U;
  }
  {
#line 370
  while (1) {
    while_continue___5: /* CIL Label */ ;
#line 370
    if (tmp___4 >= 128U) {
#line 370
      goto while_break___5;
    }
#line 370
    n___1.pt[tmp___4].name = (char const   *)0;
#line 370
    n___1.pt[tmp___4].start_count = 0;
#line 370
    n___1.pt[tmp___4].y = 0;
#line 370
    n___1.pt[tmp___4].x = 0;
#line 370
    tmp___4 ++;
  }
  while_break___5: /* CIL Label */ ;
  }
  {
#line 378
  add_conn_net(model, 0, (struct w_net  const  *)(& n___1));
#line 380
  i = 0;
  }
  {
#line 380
  while (1) {
    while_continue___6: /* CIL Label */ ;
#line 380
    if (! (i <= 15)) {
#line 380
      goto while_break___6;
    }
    {
#line 381
    tmp___5 = pf("PLL_CLK_CASC_IN%i", i);
#line 381
    tmp___6 = pf("CLK_PLLCASC_OUT%i", i);
#line 381
    add_switch(model, bot_pll_y, model->center_x - 1, tmp___6, tmp___5, 0);
#line 380
    i ++;
    }
  }
  while_break___6: /* CIL Label */ ;
  }
  {
#line 387
  add_conn_range(model, & add_conn_bi, bot_pll_y, model->center_x - 1, "CLK_PLLCASC_OUT%i",
                 0, 15, bot_dcm_y, model->center_x - 1, "PLL_CLK_CASC_TOP%i", 0);
#line 395
  pll_dcm_clk(model, top_pll_y, top_dcm_y);
#line 396
  pll_dcm_clk(model, bot_pll_y, bot_dcm_y);
  }
#line 398
  return (model->rc);
}
}
#line 401 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int gtp(struct fpga_model *model ) 
{ 


  {
  {
#line 403
  while (1) {
    while_continue: /* CIL Label */ ;
#line 403
    if (model->rc) {
#line 403
      return (model->rc);
    }
#line 403
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 406
  add_conn_range(model, & add_conn_bi, model->center_y, 0, "REGL_GTPCLK%i", 0, 7,
                 model->center_y, 1, "REGH_LTERM_GTPCLK%i", 0);
#line 409
  add_conn_range(model, & add_conn_bi, model->center_y, 0, "REGL_GTPFB%i", 0, 7, model->center_y,
                 1, "REGH_LTERM_GTPFB%i", 0);
#line 414
  add_conn_range(model, & add_conn_bi, model->center_y, model->x_width - 1, "REGR_GTPCLK%i",
                 0, 7, model->center_y, model->x_width - 2, "REGH_RTERM_GTPCLK%i",
                 0);
#line 417
  add_conn_range(model, & add_conn_bi, model->center_y, model->x_width - 1, "REGR_GTPFB%i",
                 0, 7, model->center_y, model->x_width - 2, "REGH_RTERM_GTPFB%i",
                 0);
#line 422
  add_conn_range(model, & add_conn_bi, 0, model->center_x - 1, "REGT_GTPCLK%i", 0,
                 7, 1, model->center_x - 1, "REGT_TTERM_GTPCLK%i", 0);
#line 425
  add_conn_range(model, & add_conn_bi, 0, model->center_x - 1, "REGT_GTPFB%i", 0,
                 7, 1, model->center_x - 1, "REGT_TTERM_GTPFB%i", 0);
#line 430
  add_conn_range(model, & add_conn_bi, model->y_height - 1, model->center_x - 1, "REGB_GTPCLK%i",
                 0, 7, model->y_height - 2, model->center_x - 1, "REGB_BTERM_GTPCLK%i",
                 0);
#line 433
  add_conn_range(model, & add_conn_bi, model->y_height - 1, model->center_x - 1, "REGB_GTPFB%i",
                 0, 7, model->y_height - 2, model->center_x - 1, "REGB_BTERM_GTPFB%i",
                 0);
  }
#line 437
  return (model->rc);
}
}
#line 442 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int const   pci_wnum[3]  = {      (int const   )24,      (int const   )7,      (int const   )5};
#line 440 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int pci(struct fpga_model *model ) 
{ 
  int i ;
  struct w_net n___0 ;
  unsigned int tmp ;
  struct w_net n___1 ;
  unsigned int tmp___0 ;
  struct w_net n___2 ;
  unsigned int tmp___1 ;
  struct w_net n___3 ;
  unsigned int tmp___2 ;
  struct w_net n___4 ;
  unsigned int tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  struct w_net n___5 ;
  unsigned int tmp___8 ;
  struct w_net n___6 ;
  unsigned int tmp___9 ;
  struct w_net n___7 ;
  unsigned int tmp___10 ;
  struct w_net n___8 ;
  unsigned int tmp___11 ;
  struct w_net n___9 ;
  unsigned int tmp___12 ;
  char const   *tmp___13 ;
  char const   *tmp___14 ;
  char const   *tmp___15 ;
  char const   *tmp___16 ;

  {
  {
#line 445
  while (1) {
    while_continue: /* CIL Label */ ;
#line 445
    if (model->rc) {
#line 445
      return (model->rc);
    }
#line 445
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 450
  n___0.last_inc = 0;
#line 450
  n___0.num_pts = 4;
#line 450
  n___0.pt[0].name = "REGL_PCI_IRDY_IOB";
#line 450
  n___0.pt[0].start_count = 0;
#line 450
  n___0.pt[0].y = model->center_y;
#line 450
  n___0.pt[0].x = 0;
#line 450
  n___0.pt[1].name = "LIOB_PCI_IT_RDY";
#line 450
  n___0.pt[1].start_count = 0;
#line 450
  n___0.pt[1].y = model->center_y - 1;
#line 450
  n___0.pt[1].x = 0;
#line 450
  n___0.pt[2].name = "LIOB_PCI_IT_RDY";
#line 450
  n___0.pt[2].start_count = 0;
#line 450
  n___0.pt[2].y = model->center_y - 2;
#line 450
  n___0.pt[2].x = 0;
#line 450
  n___0.pt[3].name = "LIOB_PCICE_TRDY_EXT";
#line 450
  n___0.pt[3].start_count = 0;
#line 450
  n___0.pt[3].y = model->center_y - 3;
#line 450
  n___0.pt[3].x = 0;
#line 450
  tmp = 4U;
  {
#line 450
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 450
    if (tmp >= 128U) {
#line 450
      goto while_break___0;
    }
#line 450
    n___0.pt[tmp].name = (char const   *)0;
#line 450
    n___0.pt[tmp].start_count = 0;
#line 450
    n___0.pt[tmp].y = 0;
#line 450
    n___0.pt[tmp].x = 0;
#line 450
    tmp ++;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 456
  add_conn_net(model, 0, (struct w_net  const  *)(& n___0));
#line 457
  n___1.last_inc = 0;
#line 457
  n___1.num_pts = 2;
#line 457
  n___1.pt[0].name = "REGL_PCI_TRDY_IOB";
#line 457
  n___1.pt[0].start_count = 0;
#line 457
  n___1.pt[0].y = model->center_y;
#line 457
  n___1.pt[0].x = 0;
#line 457
  n___1.pt[1].name = "LIOB_PCI_IT_RDY";
#line 457
  n___1.pt[1].start_count = 0;
#line 457
  n___1.pt[1].y = model->center_y + 1;
#line 457
  n___1.pt[1].x = 0;
#line 457
  tmp___0 = 2U;
  }
  {
#line 457
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 457
    if (tmp___0 >= 128U) {
#line 457
      goto while_break___1;
    }
#line 457
    n___1.pt[tmp___0].name = (char const   *)0;
#line 457
    n___1.pt[tmp___0].start_count = 0;
#line 457
    n___1.pt[tmp___0].y = 0;
#line 457
    n___1.pt[tmp___0].x = 0;
#line 457
    tmp___0 ++;
  }
  while_break___1: /* CIL Label */ ;
  }
  {
#line 461
  add_conn_net(model, 0, (struct w_net  const  *)(& n___1));
#line 463
  n___2.last_inc = 0;
#line 463
  n___2.num_pts = 3;
#line 463
  n___2.pt[0].name = "REGL_PCI_IRDY_PINW";
#line 463
  n___2.pt[0].start_count = 0;
#line 463
  n___2.pt[0].y = model->center_y;
#line 463
  n___2.pt[0].x = 0;
#line 463
  n___2.pt[1].name = "REGH_LTERM_IRDY_PINW";
#line 463
  n___2.pt[1].start_count = 0;
#line 463
  n___2.pt[1].y = model->center_y;
#line 463
  n___2.pt[1].x = 1;
#line 463
  n___2.pt[2].name = "REGH_LEFT_PCI_IRDY_PINW";
#line 463
  n___2.pt[2].start_count = 0;
#line 463
  n___2.pt[2].y = model->center_y;
#line 463
  n___2.pt[2].x = 2;
#line 463
  tmp___1 = 3U;
  }
  {
#line 463
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 463
    if (tmp___1 >= 128U) {
#line 463
      goto while_break___2;
    }
#line 463
    n___2.pt[tmp___1].name = (char const   *)0;
#line 463
    n___2.pt[tmp___1].start_count = 0;
#line 463
    n___2.pt[tmp___1].y = 0;
#line 463
    n___2.pt[tmp___1].x = 0;
#line 463
    tmp___1 ++;
  }
  while_break___2: /* CIL Label */ ;
  }
  {
#line 468
  add_conn_net(model, 0, (struct w_net  const  *)(& n___2));
#line 469
  n___3.last_inc = 0;
#line 469
  n___3.num_pts = 3;
#line 469
  n___3.pt[0].name = "REGL_PCI_TRDY_PINW";
#line 469
  n___3.pt[0].start_count = 0;
#line 469
  n___3.pt[0].y = model->center_y;
#line 469
  n___3.pt[0].x = 0;
#line 469
  n___3.pt[1].name = "REGH_LTERM_TRDY_PINW";
#line 469
  n___3.pt[1].start_count = 0;
#line 469
  n___3.pt[1].y = model->center_y;
#line 469
  n___3.pt[1].x = 1;
#line 469
  n___3.pt[2].name = "REGH_LEFT_PCI_TRDY_PINW";
#line 469
  n___3.pt[2].start_count = 0;
#line 469
  n___3.pt[2].y = model->center_y;
#line 469
  n___3.pt[2].x = 2;
#line 469
  tmp___2 = 3U;
  }
  {
#line 469
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 469
    if (tmp___2 >= 128U) {
#line 469
      goto while_break___3;
    }
#line 469
    n___3.pt[tmp___2].name = (char const   *)0;
#line 469
    n___3.pt[tmp___2].start_count = 0;
#line 469
    n___3.pt[tmp___2].y = 0;
#line 469
    n___3.pt[tmp___2].x = 0;
#line 469
    tmp___2 ++;
  }
  while_break___3: /* CIL Label */ ;
  }
  {
#line 474
  add_conn_net(model, 0, (struct w_net  const  *)(& n___3));
#line 476
  n___4.last_inc = 2;
#line 476
  n___4.num_pts = 2;
#line 476
  n___4.pt[0].name = "IOI_INT_I%i";
#line 476
  n___4.pt[0].start_count = 1;
#line 476
  n___4.pt[0].y = model->center_y - 1;
#line 476
  n___4.pt[0].x = 2;
#line 476
  n___4.pt[1].name = "REGH_PCI_I%i_INT";
#line 476
  n___4.pt[1].start_count = 1;
#line 476
  n___4.pt[1].y = model->center_y;
#line 476
  n___4.pt[1].x = 2;
#line 476
  tmp___3 = 2U;
  }
  {
#line 476
  while (1) {
    while_continue___4: /* CIL Label */ ;
#line 476
    if (tmp___3 >= 128U) {
#line 476
      goto while_break___4;
    }
#line 476
    n___4.pt[tmp___3].name = (char const   *)0;
#line 476
    n___4.pt[tmp___3].start_count = 0;
#line 476
    n___4.pt[tmp___3].y = 0;
#line 476
    n___4.pt[tmp___3].x = 0;
#line 476
    tmp___3 ++;
  }
  while_break___4: /* CIL Label */ ;
  }
  {
#line 480
  add_conn_net(model, 0, (struct w_net  const  *)(& n___4));
#line 482
  i = 1;
  }
  {
#line 482
  while (1) {
    while_continue___5: /* CIL Label */ ;
#line 482
    if (! (i <= 3)) {
#line 482
      goto while_break___5;
    }
    {
#line 483
    tmp___4 = pf("IOI_INT_I%i", i);
#line 483
    tmp___5 = pf("LOGICIN_B%i", pci_wnum[i - 1]);
#line 483
    add_switch(model, model->center_y - 1, 2, tmp___5, tmp___4, 0);
#line 485
    tmp___6 = pf("REGL_PCI_I%i_PINW", i);
#line 485
    tmp___7 = pf("REGH_PCI_I%i_INT", i);
#line 485
    add_switch(model, model->center_y, 2, tmp___7, tmp___6, 0);
#line 482
    i ++;
    }
  }
  while_break___5: /* CIL Label */ ;
  }
#line 492
  n___5.last_inc = 0;
#line 492
  n___5.num_pts = 4;
#line 492
  n___5.pt[0].name = "REGR_PCI_IRDY_IOB";
#line 492
  n___5.pt[0].start_count = 0;
#line 492
  n___5.pt[0].y = model->center_y;
#line 492
  n___5.pt[0].x = model->x_width - 1;
#line 492
  n___5.pt[1].name = "RIOB_PCI_IT_RDY";
#line 492
  n___5.pt[1].start_count = 0;
#line 492
  n___5.pt[1].y = model->center_y - 1;
#line 492
  n___5.pt[1].x = model->x_width - 1;
#line 492
  n___5.pt[2].name = "RIOB_PCI_IT_RDY";
#line 492
  n___5.pt[2].start_count = 0;
#line 492
  n___5.pt[2].y = model->center_y - 2;
#line 492
  n___5.pt[2].x = model->x_width - 1;
#line 492
  n___5.pt[3].name = "RIOB_PCI_IT_RDY";
#line 492
  n___5.pt[3].start_count = 0;
#line 492
  n___5.pt[3].y = model->center_y - 3;
#line 492
  n___5.pt[3].x = model->x_width - 1;
#line 492
  tmp___8 = 4U;
  {
#line 492
  while (1) {
    while_continue___6: /* CIL Label */ ;
#line 492
    if (tmp___8 >= 128U) {
#line 492
      goto while_break___6;
    }
#line 492
    n___5.pt[tmp___8].name = (char const   *)0;
#line 492
    n___5.pt[tmp___8].start_count = 0;
#line 492
    n___5.pt[tmp___8].y = 0;
#line 492
    n___5.pt[tmp___8].x = 0;
#line 492
    tmp___8 ++;
  }
  while_break___6: /* CIL Label */ ;
  }
  {
#line 498
  add_conn_net(model, 0, (struct w_net  const  *)(& n___5));
#line 499
  n___6.last_inc = 0;
#line 499
  n___6.num_pts = 2;
#line 499
  n___6.pt[0].name = "REGR_PCI_TRDY_IOB";
#line 499
  n___6.pt[0].start_count = 0;
#line 499
  n___6.pt[0].y = model->center_y;
#line 499
  n___6.pt[0].x = model->x_width - 1;
#line 499
  n___6.pt[1].name = "RIOB_PCI_TRDY_EXT";
#line 499
  n___6.pt[1].start_count = 0;
#line 499
  n___6.pt[1].y = model->center_y + 1;
#line 499
  n___6.pt[1].x = model->x_width - 1;
#line 499
  tmp___9 = 2U;
  }
  {
#line 499
  while (1) {
    while_continue___7: /* CIL Label */ ;
#line 499
    if (tmp___9 >= 128U) {
#line 499
      goto while_break___7;
    }
#line 499
    n___6.pt[tmp___9].name = (char const   *)0;
#line 499
    n___6.pt[tmp___9].start_count = 0;
#line 499
    n___6.pt[tmp___9].y = 0;
#line 499
    n___6.pt[tmp___9].x = 0;
#line 499
    tmp___9 ++;
  }
  while_break___7: /* CIL Label */ ;
  }
  {
#line 503
  add_conn_net(model, 0, (struct w_net  const  *)(& n___6));
#line 505
  n___7.last_inc = 0;
#line 505
  n___7.num_pts = 4;
#line 505
  n___7.pt[0].name = "REGR_PCI_IRDY_PINW";
#line 505
  n___7.pt[0].start_count = 0;
#line 505
  n___7.pt[0].y = model->center_y;
#line 505
  n___7.pt[0].x = model->x_width - 1;
#line 505
  n___7.pt[1].name = "REGH_RTERM_IRDY_PINW";
#line 505
  n___7.pt[1].start_count = 0;
#line 505
  n___7.pt[1].y = model->center_y;
#line 505
  n___7.pt[1].x = model->x_width - 2;
#line 505
  n___7.pt[2].name = "MCB_REGH_IRDY_PINW";
#line 505
  n___7.pt[2].start_count = 0;
#line 505
  n___7.pt[2].y = model->center_y;
#line 505
  n___7.pt[2].x = model->x_width - 3;
#line 505
  n___7.pt[3].name = "REGR_RTERM_IRDY_PINW";
#line 505
  n___7.pt[3].start_count = 0;
#line 505
  n___7.pt[3].y = model->center_y;
#line 505
  n___7.pt[3].x = model->x_width - 4;
#line 505
  tmp___10 = 4U;
  }
  {
#line 505
  while (1) {
    while_continue___8: /* CIL Label */ ;
#line 505
    if (tmp___10 >= 128U) {
#line 505
      goto while_break___8;
    }
#line 505
    n___7.pt[tmp___10].name = (char const   *)0;
#line 505
    n___7.pt[tmp___10].start_count = 0;
#line 505
    n___7.pt[tmp___10].y = 0;
#line 505
    n___7.pt[tmp___10].x = 0;
#line 505
    tmp___10 ++;
  }
  while_break___8: /* CIL Label */ ;
  }
  {
#line 511
  add_conn_net(model, 0, (struct w_net  const  *)(& n___7));
#line 512
  n___8.last_inc = 0;
#line 512
  n___8.num_pts = 4;
#line 512
  n___8.pt[0].name = "REGR_PCI_TRDY_PINW";
#line 512
  n___8.pt[0].start_count = 0;
#line 512
  n___8.pt[0].y = model->center_y;
#line 512
  n___8.pt[0].x = model->x_width - 1;
#line 512
  n___8.pt[1].name = "REGH_RTERM_TRDY_PINW";
#line 512
  n___8.pt[1].start_count = 0;
#line 512
  n___8.pt[1].y = model->center_y;
#line 512
  n___8.pt[1].x = model->x_width - 2;
#line 512
  n___8.pt[2].name = "MCB_REGH_TRDY_PINW";
#line 512
  n___8.pt[2].start_count = 0;
#line 512
  n___8.pt[2].y = model->center_y;
#line 512
  n___8.pt[2].x = model->x_width - 3;
#line 512
  n___8.pt[3].name = "REGR_RTERM_TRDY_PINW";
#line 512
  n___8.pt[3].start_count = 0;
#line 512
  n___8.pt[3].y = model->center_y;
#line 512
  n___8.pt[3].x = model->x_width - 4;
#line 512
  tmp___11 = 4U;
  }
  {
#line 512
  while (1) {
    while_continue___9: /* CIL Label */ ;
#line 512
    if (tmp___11 >= 128U) {
#line 512
      goto while_break___9;
    }
#line 512
    n___8.pt[tmp___11].name = (char const   *)0;
#line 512
    n___8.pt[tmp___11].start_count = 0;
#line 512
    n___8.pt[tmp___11].y = 0;
#line 512
    n___8.pt[tmp___11].x = 0;
#line 512
    tmp___11 ++;
  }
  while_break___9: /* CIL Label */ ;
  }
  {
#line 518
  add_conn_net(model, 0, (struct w_net  const  *)(& n___8));
#line 520
  n___9.last_inc = 2;
#line 520
  n___9.num_pts = 3;
#line 520
  n___9.pt[0].name = "REGH_RIOI_PCI_I%i";
#line 520
  n___9.pt[0].start_count = 1;
#line 520
  n___9.pt[0].y = model->center_y;
#line 520
  n___9.pt[0].x = model->x_width - 4;
#line 520
  n___9.pt[1].name = "REGH_IOI_INT_I%i";
#line 520
  n___9.pt[1].start_count = 1;
#line 520
  n___9.pt[1].y = model->center_y;
#line 520
  n___9.pt[1].x = model->x_width - 5;
#line 520
  n___9.pt[2].name = "IOI_INT_I%i";
#line 520
  n___9.pt[2].start_count = 1;
#line 520
  n___9.pt[2].y = model->center_y - 1;
#line 520
  n___9.pt[2].x = model->x_width - 5;
#line 520
  tmp___12 = 3U;
  }
  {
#line 520
  while (1) {
    while_continue___10: /* CIL Label */ ;
#line 520
    if (tmp___12 >= 128U) {
#line 520
      goto while_break___10;
    }
#line 520
    n___9.pt[tmp___12].name = (char const   *)0;
#line 520
    n___9.pt[tmp___12].start_count = 0;
#line 520
    n___9.pt[tmp___12].y = 0;
#line 520
    n___9.pt[tmp___12].x = 0;
#line 520
    tmp___12 ++;
  }
  while_break___10: /* CIL Label */ ;
  }
  {
#line 525
  add_conn_net(model, 0, (struct w_net  const  *)(& n___9));
#line 527
  i = 1;
  }
  {
#line 527
  while (1) {
    while_continue___11: /* CIL Label */ ;
#line 527
    if (! (i <= 3)) {
#line 527
      goto while_break___11;
    }
    {
#line 528
    tmp___13 = pf("IOI_INT_I%i", i);
#line 528
    tmp___14 = pf("LOGICIN_B%i", pci_wnum[i - 1]);
#line 528
    add_switch(model, model->center_y - 1, model->x_width - 5, tmp___14, tmp___13,
               0);
#line 530
    tmp___15 = pf("REGR_PCI_I%i_PINW", i);
#line 530
    tmp___16 = pf("REGH_RIOI_PCI_I%i", i);
#line 530
    add_switch(model, model->center_y, model->x_width - 4, tmp___16, tmp___15, 0);
#line 527
    i ++;
    }
  }
  while_break___11: /* CIL Label */ ;
  }
#line 533
  return (model->rc);
}
}
#line 536
static int macc_vert_chain(struct fpga_model *model , int y_start , int x ) ;
#line 538 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int macc(struct fpga_model *model ) 
{ 
  int y ;
  int x ;
  int y_dist ;
  int tmp ;
  int tmp___0 ;
  struct w_net_i n___0 ;
  unsigned int tmp___1 ;
  struct w_net_i n___1 ;
  unsigned int tmp___2 ;

  {
  {
#line 542
  while (1) {
    while_continue: /* CIL Label */ ;
#line 542
    if (model->rc) {
#line 542
      return (model->rc);
    }
#line 542
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 543
  x = 5;
  {
#line 543
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 543
    if (! (x < model->x_width - 5)) {
#line 543
      goto while_break___0;
    }
    {
#line 544
    tmp = is_atx(1024, model, x);
    }
#line 544
    if (! tmp) {
#line 545
      goto __Cont;
    }
#line 546
    y = 2;
    {
#line 546
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 546
      if (! (y < model->y_height - 2)) {
#line 546
        goto while_break___1;
      }
#line 547
      y_dist = 0;
      {
#line 547
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 547
        if (! (y_dist < 4)) {
#line 547
          goto while_break___2;
        }
        {
#line 548
        tmp___0 = has_device(model, y + y_dist, x + 2, 3);
        }
#line 548
        if (tmp___0) {
#line 549
          goto while_break___2;
        }
#line 547
        y_dist ++;
      }
      while_break___2: /* CIL Label */ ;
      }
#line 551
      if (y_dist >= 4) {
#line 551
        goto __Cont___0;
      }
#line 554
      n___0.wire = (enum extra_wires )104;
#line 554
      n___0.wire_inc = 1;
#line 554
      n___0.num_yx = 3;
#line 554
      n___0.yx[0].y = y;
#line 554
      n___0.yx[0].x = x;
#line 554
      n___0.yx[1].y = y;
#line 554
      n___0.yx[1].x = x + 1;
#line 554
      n___0.yx[2].y = y + y_dist;
#line 554
      n___0.yx[2].x = x + 2;
#line 554
      tmp___1 = 3U;
      {
#line 554
      while (1) {
        while_continue___3: /* CIL Label */ ;
#line 554
        if (tmp___1 >= 128U) {
#line 554
          goto while_break___3;
        }
#line 554
        n___0.yx[tmp___1].y = 0;
#line 554
        n___0.yx[tmp___1].x = 0;
#line 554
        tmp___1 ++;
      }
      while_break___3: /* CIL Label */ ;
      }
      {
#line 558
      add_conn_net_i(model, (struct w_net_i  const  *)(& n___0));
#line 559
      n___0.wire = (enum extra_wires )106;
#line 560
      add_conn_net_i(model, (struct w_net_i  const  *)(& n___0));
#line 561
      n___0.wire = (enum extra_wires )209;
#line 562
      n___0.wire_inc = 62;
#line 563
      add_conn_net_i(model, (struct w_net_i  const  *)(& n___0));
#line 567
      n___1.wire = (enum extra_wires )185;
#line 567
      n___1.wire_inc = 23;
#line 567
      n___1.num_yx = 2;
#line 567
      n___1.yx[0].y = y;
#line 567
      n___1.yx[0].x = x + 1;
#line 567
      tmp___2 = 1U;
      }
      {
#line 567
      while (1) {
        while_continue___4: /* CIL Label */ ;
#line 567
        if (tmp___2 >= 128U) {
#line 567
          goto while_break___4;
        }
#line 567
        n___1.yx[tmp___2].y = 0;
#line 567
        n___1.yx[tmp___2].x = 0;
#line 567
        tmp___2 ++;
      }
      while_break___4: /* CIL Label */ ;
      }
      {
#line 569
      n___1.yx[1].y = y;
#line 570
      n___1.yx[1].x = x;
#line 571
      add_conn_net_i(model, (struct w_net_i  const  *)(& n___1));
#line 572
      n___1.yx[1].y = y + y_dist;
#line 573
      n___1.yx[1].x = x + 2;
#line 574
      add_conn_net_i(model, (struct w_net_i  const  *)(& n___1));
      }
      __Cont___0: /* CIL Label */ 
#line 546
      y ++;
    }
    while_break___1: /* CIL Label */ ;
    }
    {
#line 576
    macc_vert_chain(model, model->y_height - 3, x + 2);
    }
    __Cont: /* CIL Label */ 
#line 543
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 578
  return (model->rc);
}
}
#line 581 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int macc_vert_chain(struct fpga_model *model , int y_start , int x ) 
{ 
  struct w_net net ;
  int cur_y ;
  int next_y ;
  int rc ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;

  {
  {
#line 586
  while (1) {
    while_continue: /* CIL Label */ ;
#line 586
    if (model->rc) {
#line 586
      return (model->rc);
    }
#line 586
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 587
  cur_y = y_start;
  {
#line 588
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 588
    if (! (cur_y - 4 >= 2)) {
#line 588
      goto while_break___0;
    }
    {
#line 590
    net.last_inc = 0;
#line 591
    net.pt[0].name = "CARRYOUT_DSP48A1_B_SITE";
#line 592
    net.pt[0].start_count = 0;
#line 593
    net.pt[0].y = cur_y;
#line 594
    net.pt[0].x = x;
#line 595
    net.num_pts = 1;
#line 596
    tmp___0 = is_aty(32, model, cur_y - 4);
    }
#line 596
    if (tmp___0) {
#line 597
      net.pt[net.num_pts].name = "MACCSITE2_HCLK_CCARRY_CIN";
#line 598
      net.pt[net.num_pts].start_count = 0;
#line 599
      net.pt[net.num_pts].y = cur_y - 4;
#line 600
      net.pt[net.num_pts].x = x;
#line 601
      (net.num_pts) ++;
#line 602
      next_y = cur_y - 5;
    } else {
      {
#line 603
      tmp = is_aty(16, model, cur_y - 4);
      }
#line 603
      if (tmp) {
#line 604
        net.pt[net.num_pts].name = "MACCSITE2_REGH_CIN";
#line 605
        net.pt[net.num_pts].start_count = 0;
#line 606
        net.pt[net.num_pts].y = cur_y - 4;
#line 607
        net.pt[net.num_pts].x = x;
#line 608
        (net.num_pts) ++;
#line 609
        next_y = cur_y - 5;
      } else {
#line 611
        next_y = cur_y - 4;
      }
    }
    {
#line 612
    net.pt[net.num_pts].name = "CARRYIN_DSP48A1_SITE";
#line 613
    net.pt[net.num_pts].start_count = 0;
#line 614
    net.pt[net.num_pts].y = next_y;
#line 615
    net.pt[net.num_pts].x = x;
#line 616
    (net.num_pts) ++;
#line 617
    rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
    }
#line 617
    if (rc) {
      {
#line 617
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 617
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                617);
        }
#line 617
        if (! model->rc) {
#line 617
          model->rc = rc;
        }
#line 617
        return (model->rc);
#line 617
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
    {
#line 620
    net.last_inc = 17;
#line 621
    net.pt[0].name = "BCOUT%i_DSP48A1_B_SITE";
#line 622
    net.pt[0].start_count = 0;
#line 623
    net.pt[0].y = cur_y;
#line 624
    net.pt[0].x = x;
#line 625
    net.num_pts = 1;
#line 626
    tmp___2 = is_aty(32, model, cur_y - 4);
    }
#line 626
    if (tmp___2) {
#line 627
      net.pt[net.num_pts].name = "MACCSITE2_HCLK_CCARRY_BCIN%i";
#line 628
      net.pt[net.num_pts].start_count = 0;
#line 629
      net.pt[net.num_pts].y = cur_y - 4;
#line 630
      net.pt[net.num_pts].x = x;
#line 631
      (net.num_pts) ++;
#line 632
      next_y = cur_y - 5;
    } else {
      {
#line 633
      tmp___1 = is_aty(16, model, cur_y - 4);
      }
#line 633
      if (tmp___1) {
#line 634
        net.pt[net.num_pts].name = "MACCSITE2_REGH_BCIN%i";
#line 635
        net.pt[net.num_pts].start_count = 0;
#line 636
        net.pt[net.num_pts].y = cur_y - 4;
#line 637
        net.pt[net.num_pts].x = x;
#line 638
        (net.num_pts) ++;
#line 639
        next_y = cur_y - 5;
      } else {
#line 641
        next_y = cur_y - 4;
      }
    }
    {
#line 642
    net.pt[net.num_pts].name = "BCIN%i_DSP48A1_SITE";
#line 643
    net.pt[net.num_pts].start_count = 0;
#line 644
    net.pt[net.num_pts].y = next_y;
#line 645
    net.pt[net.num_pts].x = x;
#line 646
    (net.num_pts) ++;
#line 647
    rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
    }
#line 647
    if (rc) {
      {
#line 647
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 647
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                647);
        }
#line 647
        if (! model->rc) {
#line 647
          model->rc = rc;
        }
#line 647
        return (model->rc);
#line 647
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
    {
#line 650
    net.last_inc = 47;
#line 651
    net.pt[0].name = "PCOUT%i_DSP48A1_B_SITE";
#line 652
    net.pt[0].start_count = 0;
#line 653
    net.pt[0].y = cur_y;
#line 654
    net.pt[0].x = x;
#line 655
    net.num_pts = 1;
#line 656
    tmp___4 = is_aty(32, model, cur_y - 4);
    }
#line 656
    if (tmp___4) {
#line 657
      net.pt[net.num_pts].name = "MACCSITE2_HCLK_CCARRY_PCIN%i";
#line 658
      net.pt[net.num_pts].start_count = 0;
#line 659
      net.pt[net.num_pts].y = cur_y - 4;
#line 660
      net.pt[net.num_pts].x = x;
#line 661
      (net.num_pts) ++;
#line 662
      next_y = cur_y - 5;
    } else {
      {
#line 663
      tmp___3 = is_aty(16, model, cur_y - 4);
      }
#line 663
      if (tmp___3) {
#line 664
        net.pt[net.num_pts].name = "MACCSITE2_REGH_PCIN%i";
#line 665
        net.pt[net.num_pts].start_count = 0;
#line 666
        net.pt[net.num_pts].y = cur_y - 4;
#line 667
        net.pt[net.num_pts].x = x;
#line 668
        (net.num_pts) ++;
#line 669
        next_y = cur_y - 5;
      } else {
#line 671
        next_y = cur_y - 4;
      }
    }
    {
#line 672
    net.pt[net.num_pts].name = "PCIN%i_DSP48A1_SITE";
#line 673
    net.pt[net.num_pts].start_count = 0;
#line 674
    net.pt[net.num_pts].y = next_y;
#line 675
    net.pt[net.num_pts].x = x;
#line 676
    (net.num_pts) ++;
#line 677
    rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
    }
#line 677
    if (rc) {
      {
#line 677
      while (1) {
        while_continue___3: /* CIL Label */ ;
        {
#line 677
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                677);
        }
#line 677
        if (! model->rc) {
#line 677
          model->rc = rc;
        }
#line 677
        return (model->rc);
#line 677
        goto while_break___3;
      }
      while_break___3: /* CIL Label */ ;
      }
    }
#line 679
    cur_y = next_y;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 681
  return (model->rc);
}
}
#line 684 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int clkc(struct fpga_model *model ) 
{ 
  int i ;
  int rc ;
  struct w_net n___0 ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  unsigned int tmp___4 ;

  {
  {
#line 688
  while (1) {
    while_continue: /* CIL Label */ ;
#line 688
    if (model->rc) {
#line 688
      return (model->rc);
    }
#line 688
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 689
  i = 0;
  {
#line 689
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 689
    if (! ((unsigned long )i < sizeof((model->die)->sel_logicin) / sizeof((model->die)->sel_logicin[0]))) {
#line 689
      goto while_break___0;
    }
    {
#line 690
    tmp = pf("CLKC_SEL%i_PLL", i);
#line 690
    tmp___0 = pf("REGC_CMT_SEL%i", i);
#line 690
    tmp___1 = pf("REGC_CLE_SEL%i", i);
#line 690
    tmp___2 = pf("INT_INTERFACE_REGC_LOGICBIN%i", (model->die)->sel_logicin[i]);
#line 690
    tmp___3 = pf("LOGICIN_B%i", (model->die)->sel_logicin[i]);
#line 690
    n___0.last_inc = 0;
#line 690
    n___0.num_pts = 5;
#line 690
    n___0.pt[0].name = tmp;
#line 690
    n___0.pt[0].start_count = 0;
#line 690
    n___0.pt[0].y = model->center_y;
#line 690
    n___0.pt[0].x = model->center_x;
#line 690
    n___0.pt[1].name = tmp___0;
#line 690
    n___0.pt[1].start_count = 0;
#line 690
    n___0.pt[1].y = model->center_y;
#line 690
    n___0.pt[1].x = model->center_x - 1;
#line 690
    n___0.pt[2].name = tmp___1;
#line 690
    n___0.pt[2].start_count = 0;
#line 690
    n___0.pt[2].y = model->center_y;
#line 690
    n___0.pt[2].x = model->center_x - 2;
#line 690
    n___0.pt[3].name = tmp___2;
#line 690
    n___0.pt[3].start_count = 0;
#line 690
    n___0.pt[3].y = model->center_y - 1;
#line 690
    n___0.pt[3].x = model->center_x - 2;
#line 690
    n___0.pt[4].name = tmp___3;
#line 690
    n___0.pt[4].start_count = 0;
#line 690
    n___0.pt[4].y = model->center_y - 1;
#line 690
    n___0.pt[4].x = model->center_x - 3;
#line 690
    tmp___4 = 5U;
    }
    {
#line 690
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 690
      if (tmp___4 >= 128U) {
#line 690
        goto while_break___1;
      }
#line 690
      n___0.pt[tmp___4].name = (char const   *)0;
#line 690
      n___0.pt[tmp___4].start_count = 0;
#line 690
      n___0.pt[tmp___4].y = 0;
#line 690
      n___0.pt[tmp___4].x = 0;
#line 690
      tmp___4 ++;
    }
    while_break___1: /* CIL Label */ ;
    }
    {
#line 702
    rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___0));
    }
#line 702
    if (rc) {
      {
#line 702
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 702
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                702);
        }
#line 702
        if (! model->rc) {
#line 702
          model->rc = rc;
        }
#line 702
        return (model->rc);
#line 702
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 689
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 704
  return (model->rc);
}
}
#line 707 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int find_mui_pos(struct fpga_model *model , int y ) 
{ 
  int i ;

  {
#line 710
  i = 0;
  {
#line 710
  while (1) {
    while_continue: /* CIL Label */ ;
#line 710
    if (! (i < (int )(model->die)->num_mui)) {
#line 710
      goto while_break;
    }
#line 711
    if (y == (model->die)->mui_pos[i]) {
#line 712
      return (i);
    } else
#line 711
    if (y == (model->die)->mui_pos[i] + 1) {
#line 712
      return (i);
    }
#line 710
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 714
  return (-1);
}
}
#line 717 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int mui_x(struct fpga_model *model , int x ) 
{ 
  int y ;
  int i ;
  struct w_net_i n___0 ;
  unsigned int tmp ;
  struct w_net_i n___1 ;
  unsigned int tmp___0 ;

  {
  {
#line 721
  while (1) {
    while_continue: /* CIL Label */ ;
#line 721
    if (model->rc) {
#line 721
      return (model->rc);
    }
#line 721
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 722
  y = 2;
  {
#line 722
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 722
    if (! (y <= model->y_height - 3)) {
#line 722
      goto while_break___0;
    }
    {
#line 723
    i = find_mui_pos(model, y);
    }
#line 723
    if (i != -1) {
#line 725
      n___0.wire = (enum extra_wires )104;
#line 725
      n___0.wire_inc = 1;
#line 725
      n___0.num_yx = 3;
#line 725
      n___0.yx[0].y = y;
#line 725
      n___0.yx[0].x = x;
#line 725
      n___0.yx[1].y = y;
#line 725
      n___0.yx[1].x = x + 1;
#line 725
      n___0.yx[2].y = (model->die)->mui_pos[i] + 1;
#line 725
      n___0.yx[2].x = x + 2;
#line 725
      tmp = 3U;
      {
#line 725
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 725
        if (tmp >= 128U) {
#line 725
          goto while_break___1;
        }
#line 725
        n___0.yx[tmp].y = 0;
#line 725
        n___0.yx[tmp].x = 0;
#line 725
        tmp ++;
      }
      while_break___1: /* CIL Label */ ;
      }
      {
#line 729
      add_conn_net_i(model, (struct w_net_i  const  *)(& n___0));
#line 730
      n___0.wire = (enum extra_wires )106;
#line 731
      add_conn_net_i(model, (struct w_net_i  const  *)(& n___0));
#line 732
      n___0.wire = (enum extra_wires )209;
#line 733
      n___0.wire_inc = 62;
#line 734
      add_conn_net_i(model, (struct w_net_i  const  *)(& n___0));
#line 737
      n___1.wire = (enum extra_wires )185;
#line 737
      n___1.wire_inc = 23;
#line 737
      n___1.num_yx = 2;
#line 737
      n___1.yx[0].y = y;
#line 737
      n___1.yx[0].x = x + 1;
#line 737
      tmp___0 = 1U;
      }
      {
#line 737
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 737
        if (tmp___0 >= 128U) {
#line 737
          goto while_break___2;
        }
#line 737
        n___1.yx[tmp___0].y = 0;
#line 737
        n___1.yx[tmp___0].x = 0;
#line 737
        tmp___0 ++;
      }
      while_break___2: /* CIL Label */ ;
      }
      {
#line 739
      n___1.yx[1].y = y;
#line 740
      n___1.yx[1].x = x;
#line 741
      add_conn_net_i(model, (struct w_net_i  const  *)(& n___1));
#line 742
      n___1.yx[1].y = (model->die)->mui_pos[i] + 1;
#line 743
      n___1.yx[1].x = x + 2;
#line 744
      add_conn_net_i(model, (struct w_net_i  const  *)(& n___1));
      }
    }
#line 722
    y ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 747
  return (model->rc);
}
}
#line 750 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int mui(struct fpga_model *model ) 
{ 


  {
  {
#line 752
  while (1) {
    while_continue: /* CIL Label */ ;
#line 752
    if (model->rc) {
#line 752
      return (model->rc);
    }
#line 752
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 753
  mui_x(model, 2);
#line 754
  mui_x(model, model->x_width - 5);
  }
#line 755
  return (model->rc);
}
}
#line 758 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
int add_conn_net_i(struct fpga_model *model , struct w_net_i  const  *net ) 
{ 
  int i ;
  int j ;
  int k ;
  int rc ;
  char i_str[64] ;
  char j_str[64] ;
  char const   *tmp ;
  char const   *tmp___0 ;

  {
  {
#line 763
  while (1) {
    while_continue: /* CIL Label */ ;
#line 763
    if (model->rc) {
#line 763
      return (model->rc);
    }
#line 763
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 764
  if (net->num_yx < 2) {
    {
#line 764
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 764
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              764);
      }
#line 764
      if (! model->rc) {
#line 764
        model->rc = 22;
      }
#line 764
      return (model->rc);
#line 764
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 765
  i = 0;
  {
#line 765
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 765
    if (! (i < (int )net->num_yx)) {
#line 765
      goto while_break___1;
    }
#line 766
    j = i + 1;
    {
#line 766
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 766
      if (! (j < (int )net->num_yx)) {
#line 766
        goto while_break___2;
      }
#line 767
      if (net->yx[j].y == net->yx[i].y) {
#line 767
        if (net->yx[j].x == net->yx[i].x) {
#line 769
          goto __Cont;
        }
      }
#line 770
      k = 0;
      {
#line 770
      while (1) {
        while_continue___3: /* CIL Label */ ;
#line 770
        if (! (k <= (int )net->wire_inc)) {
#line 770
          goto while_break___3;
        }
        {
#line 771
        tmp = fpga_connpt_str(model, (enum extra_wires )((unsigned int const   )net->wire + (unsigned int const   )k),
                              (int )net->yx[i].y, (int )net->yx[i].x, (int )net->yx[j].y,
                              (int )net->yx[j].x);
#line 771
        snprintf((char */* __restrict  */)(i_str), sizeof(i_str), (char const   */* __restrict  */)"%s",
                 tmp);
#line 772
        tmp___0 = fpga_connpt_str(model, (enum extra_wires )((unsigned int const   )net->wire + (unsigned int const   )k),
                                  (int )net->yx[j].y, (int )net->yx[j].x, (int )net->yx[i].y,
                                  (int )net->yx[i].x);
#line 772
        snprintf((char */* __restrict  */)(j_str), sizeof(j_str), (char const   */* __restrict  */)"%s",
                 tmp___0);
        }
        {
#line 773
        while (1) {
          while_continue___4: /* CIL Label */ ;
          {
#line 773
          while (1) {
            while_continue___5: /* CIL Label */ ;
#line 773
            if (model->rc) {
#line 773
              return (model->rc);
            }
#line 773
            goto while_break___5;
          }
          while_break___5: /* CIL Label */ ;
          }
#line 773
          if (i_str[0]) {
#line 773
            if (! j_str[0]) {
#line 773
              goto _L;
            }
          } else {
            _L: /* CIL Label */ 
            {
#line 773
            while (1) {
              while_continue___6: /* CIL Label */ ;
              {
#line 773
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      773);
              }
#line 773
              if (! model->rc) {
#line 773
                model->rc = 22;
              }
#line 773
              return (model->rc);
#line 773
              goto while_break___6;
            }
            while_break___6: /* CIL Label */ ;
            }
          }
#line 773
          goto while_break___4;
        }
        while_break___4: /* CIL Label */ ;
        }
        {
#line 774
        rc = add_conn_bi(model, (int )net->yx[i].y, (int )net->yx[i].x, (char const   *)(i_str),
                         (int )net->yx[j].y, (int )net->yx[j].x, (char const   *)(j_str));
        }
#line 774
        if (rc) {
          {
#line 776
          while (1) {
            while_continue___7: /* CIL Label */ ;
            {
#line 776
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                    776);
            }
#line 776
            if (! model->rc) {
#line 776
              model->rc = rc;
            }
#line 776
            return (model->rc);
#line 776
            goto while_break___7;
          }
          while_break___7: /* CIL Label */ ;
          }
        }
#line 770
        k ++;
      }
      while_break___3: /* CIL Label */ ;
      }
      __Cont: /* CIL Label */ 
#line 766
      j ++;
    }
    while_break___2: /* CIL Label */ ;
    }
#line 765
    i ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 780
  return (model->rc);
}
}
#line 783 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static void net_mirror_y(struct fpga_model *model , struct w_net_i *net ) 
{ 
  int i ;

  {
#line 786
  i = 0;
  {
#line 786
  while (1) {
    while_continue: /* CIL Label */ ;
#line 786
    if (! (i < net->num_yx)) {
#line 786
      goto while_break;
    }
#line 787
    net->yx[i].y = (model->y_height - 1) - net->yx[i].y;
#line 786
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 788
  return;
}
}
#line 790 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static void net_mirror_x(struct fpga_model *model , struct w_net_i *net ) 
{ 
  int i ;

  {
#line 793
  i = 0;
  {
#line 793
  while (1) {
    while_continue: /* CIL Label */ ;
#line 793
    if (! (i < net->num_yx)) {
#line 793
      goto while_break;
    }
#line 794
    net->yx[i].x = (model->x_width - 1) - net->yx[i].x;
#line 793
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 795
  return;
}
}
#line 797 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static char const   *io_site_connpt(struct fpga_model *model , int y , int x , int wire ) 
{ 


  {
#line 799
  if (wire >= 127) {
#line 799
    if (wire <= 134) {
#line 800
      if ((wire - 127) % 2) {
#line 800
        return ("CFB0_ILOGIC_SITE_S");
      }
#line 801
      return ("CFB0_ILOGIC_SITE");
    }
  }
#line 803
  if (wire >= 135) {
#line 803
    if (wire <= 142) {
#line 804
      if ((wire - 135) % 2) {
#line 804
        return ("CFB1_ILOGIC_SITE_S");
      }
#line 805
      return ("CFB1_ILOGIC_SITE");
    }
  }
#line 807
  if (wire >= 143) {
#line 807
    if (wire <= 150) {
#line 808
      if ((wire - 143) % 2) {
#line 808
        return ("DFB_ILOGIC_SITE_S");
      }
#line 809
      return ("DFB_ILOGIC_SITE");
    }
  }
#line 811
  if (wire >= 159) {
#line 811
    if (wire <= 162) {
#line 811
      return ("OUTN_IODELAY_SITE");
    }
  }
#line 812
  if (wire >= 163) {
#line 812
    if (wire <= 166) {
#line 812
      return ("OUTP_IODELAY_SITE");
    }
  }
#line 813
  return ((char const   *)0);
}
}
#line 816 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int add_cfb_dfb_clkpin_dqsn_dqsp_sw(struct fpga_model *model , struct w_net_i  const  *net ) 
{ 
  char wstr[64] ;
  int y ;
  int x ;
  int i ;
  char const   *tmp ;
  int tmp___0 ;
  char const   *tmp___1 ;
  int tmp___2 ;
  char const   *tmp___3 ;
  char const   *site_str ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;

  {
  {
#line 821
  while (1) {
    while_continue: /* CIL Label */ ;
#line 821
    if (model->rc) {
#line 821
      return (model->rc);
    }
#line 821
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 822
  y = (int )net->yx[net->num_yx - 1].y;
#line 823
  x = (int )net->yx[net->num_yx - 1].x;
#line 824
  tmp___7 = is_atx(6, model, x);
  }
#line 824
  if (tmp___7) {
#line 825
    i = 0;
    {
#line 825
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 825
      if (! (i <= (int )net->wire_inc)) {
#line 825
        goto while_break___0;
      }
      {
#line 826
      tmp = fpga_connpt_str(model, (enum extra_wires )((unsigned int const   )net->wire + (unsigned int const   )i),
                            y, x, -1, -1);
#line 826
      strcpy((char */* __restrict  */)(wstr), (char const   */* __restrict  */)tmp);
      }
#line 827
      if ((unsigned int const   )net->wire >= 151U) {
#line 827
        if ((unsigned int const   )net->wire <= 158U) {
#line 828
          if (x < model->center_x) {
#line 828
            tmp___0 = 'L';
          } else {
#line 828
            tmp___0 = 'R';
          }
          {
#line 828
          tmp___1 = pf("%cTERM_IOB_IBUF%i", tmp___0, i);
#line 828
          add_switch(model, y, x, tmp___1, (char const   *)(wstr), 0);
          }
        } else {
#line 827
          goto _L;
        }
      } else {
        _L: /* CIL Label */ 
#line 832
        if (x < model->center_x) {
#line 832
          tmp___2 = 'E';
        } else {
#line 832
          tmp___2 = 'W';
        }
        {
#line 832
        tmp___3 = pf("%s_%c", wstr, tmp___2);
#line 832
        add_switch(model, y, x, tmp___3, (char const   *)(wstr), 0);
        }
      }
#line 825
      i ++;
    }
    while_break___0: /* CIL Label */ ;
    }
  } else {
    {
#line 836
    tmp___6 = is_atyx(8, model, y, x);
    }
#line 836
    if (tmp___6) {
#line 837
      i = 0;
      {
#line 837
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 837
        if (! (i <= (int )net->wire_inc)) {
#line 837
          goto while_break___1;
        }
        {
#line 838
        tmp___4 = io_site_connpt(model, y, x, (int )((unsigned int const   )net->wire + (unsigned int const   )i));
#line 838
        site_str = tmp___4;
        }
#line 839
        if (! site_str) {
#line 839
          goto __Cont;
        }
        {
#line 840
        tmp___5 = fpga_connpt_str(model, (enum extra_wires )((unsigned int const   )net->wire + (unsigned int const   )i),
                                  y, x, -1, -1);
#line 840
        add_switch(model, y, x, site_str, tmp___5, 0);
        }
        __Cont: /* CIL Label */ 
#line 837
        i ++;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
  }
#line 845
  return (model->rc);
}
}
#line 848 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int add_cfb_dfb_clkpin_dqsn_dqsp_wires(struct fpga_model *model , enum extra_wires first_wire ,
                                              int num_wires ) 
{ 
  struct w_net_i n___0 ;
  unsigned int tmp ;
  struct w_net_i n___1 ;
  unsigned int tmp___0 ;
  struct w_net_i n___2 ;
  unsigned int tmp___1 ;
  struct w_net_i n___3 ;
  unsigned int tmp___2 ;
  struct w_net_i n___4 ;
  unsigned int tmp___3 ;
  struct w_net_i n___5 ;
  unsigned int tmp___4 ;
  struct w_net_i n___6 ;
  unsigned int tmp___5 ;
  struct w_net_i n___7 ;
  unsigned int tmp___6 ;
  struct w_net_i n___8 ;
  unsigned int tmp___7 ;
  struct w_net_i n___9 ;
  unsigned int tmp___8 ;

  {
  {
#line 851
  while (1) {
    while_continue: /* CIL Label */ ;
#line 851
    if (model->rc) {
#line 851
      return (model->rc);
    }
#line 851
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 852
  if (num_wires != 4) {
#line 852
    if (num_wires != 8) {
      {
#line 852
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 852
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                852);
        }
#line 852
        if (! model->rc) {
#line 852
          model->rc = 22;
        }
#line 852
        return (model->rc);
#line 852
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
  }
#line 859
  n___0.wire = first_wire;
#line 859
  n___0.wire_inc = num_wires / 2 - 1;
#line 859
  n___0.num_yx = 3;
#line 859
  n___0.yx[0].y = 0;
#line 859
  n___0.yx[0].x = model->center_x - 1;
#line 859
  n___0.yx[1].y = 1;
#line 859
  n___0.yx[1].x = model->center_x - 1;
#line 859
  n___0.yx[2].y = 1;
#line 859
  n___0.yx[2].x = model->center_x - 2;
#line 859
  tmp = 3U;
  {
#line 859
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 859
    if (tmp >= 128U) {
#line 859
      goto while_break___1;
    }
#line 859
    n___0.yx[tmp].y = 0;
#line 859
    n___0.yx[tmp].x = 0;
#line 859
    tmp ++;
  }
  while_break___1: /* CIL Label */ ;
  }
  {
#line 863
  add_conn_net_i(model, (struct w_net_i  const  *)(& n___0));
#line 866
  net_mirror_y(model, & n___0);
#line 867
  n___0.wire = (enum extra_wires )((unsigned int )first_wire + (unsigned int )(num_wires / 2));
#line 868
  add_conn_net_i(model, (struct w_net_i  const  *)(& n___0));
  }
#line 870
  if ((unsigned int )first_wire != 151U) {
#line 872
    n___1.wire = first_wire;
#line 872
    n___1.wire_inc = num_wires / 4 - 1;
#line 872
    n___1.num_yx = 2;
#line 872
    n___1.yx[0].y = 1;
#line 872
    n___1.yx[0].x = model->center_x - 2;
#line 872
    n___1.yx[1].y = 2;
#line 872
    n___1.yx[1].x = model->center_x - 2;
#line 872
    tmp___0 = 2U;
    {
#line 872
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 872
      if (tmp___0 >= 128U) {
#line 872
        goto while_break___2;
      }
#line 872
      n___1.yx[tmp___0].y = 0;
#line 872
      n___1.yx[tmp___0].x = 0;
#line 872
      tmp___0 ++;
    }
    while_break___2: /* CIL Label */ ;
    }
    {
#line 875
    add_conn_net_i(model, (struct w_net_i  const  *)(& n___1));
#line 876
    add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___1));
#line 879
    net_mirror_y(model, & n___1);
#line 880
    n___1.wire = (enum extra_wires )((unsigned int )first_wire + (unsigned int )(num_wires / 2));
#line 881
    add_conn_net_i(model, (struct w_net_i  const  *)(& n___1));
#line 882
    add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___1));
#line 885
    n___2.wire = (enum extra_wires )((unsigned int )first_wire + (unsigned int )(num_wires / 4));
#line 885
    n___2.wire_inc = num_wires / 4 - 1;
#line 885
    n___2.num_yx = 3;
#line 885
    n___2.yx[0].y = 1;
#line 885
    n___2.yx[0].x = model->center_x - 2;
#line 885
    n___2.yx[1].y = 2;
#line 885
    n___2.yx[1].x = model->center_x - 2;
#line 885
    n___2.yx[2].y = 3;
#line 885
    n___2.yx[2].x = model->center_x - 2;
#line 885
    tmp___1 = 3U;
    }
    {
#line 885
    while (1) {
      while_continue___3: /* CIL Label */ ;
#line 885
      if (tmp___1 >= 128U) {
#line 885
        goto while_break___3;
      }
#line 885
      n___2.yx[tmp___1].y = 0;
#line 885
      n___2.yx[tmp___1].x = 0;
#line 885
      tmp___1 ++;
    }
    while_break___3: /* CIL Label */ ;
    }
    {
#line 889
    add_conn_net_i(model, (struct w_net_i  const  *)(& n___2));
#line 890
    add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___2));
#line 893
    net_mirror_y(model, & n___2);
#line 894
    n___2.wire = (enum extra_wires )(((unsigned int )first_wire + (unsigned int )num_wires) - (unsigned int )(num_wires / 4));
#line 895
    add_conn_net_i(model, (struct w_net_i  const  *)(& n___2));
#line 896
    add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___2));
    }
  }
#line 904
  n___3.wire = (enum extra_wires )((unsigned int )first_wire + (unsigned int )(num_wires / 2));
#line 904
  n___3.wire_inc = num_wires / 2 - 1;
#line 904
  n___3.num_yx = 5;
#line 904
  n___3.yx[0].y = 0;
#line 904
  n___3.yx[0].x = model->center_x - 1;
#line 904
  n___3.yx[1].y = 1;
#line 904
  n___3.yx[1].x = model->center_x - 1;
#line 904
  n___3.yx[2].y = 1;
#line 904
  n___3.yx[2].x = model->center_x;
#line 904
  n___3.yx[3].y = 1;
#line 904
  n___3.yx[3].x = model->center_x + 1;
#line 904
  n___3.yx[4].y = 1;
#line 904
  n___3.yx[4].x = model->center_x + 2;
#line 904
  tmp___2 = 5U;
  {
#line 904
  while (1) {
    while_continue___4: /* CIL Label */ ;
#line 904
    if (tmp___2 >= 128U) {
#line 904
      goto while_break___4;
    }
#line 904
    n___3.yx[tmp___2].y = 0;
#line 904
    n___3.yx[tmp___2].x = 0;
#line 904
    tmp___2 ++;
  }
  while_break___4: /* CIL Label */ ;
  }
  {
#line 910
  add_conn_net_i(model, (struct w_net_i  const  *)(& n___3));
#line 913
  net_mirror_y(model, & n___3);
#line 914
  n___3.wire = first_wire;
#line 915
  add_conn_net_i(model, (struct w_net_i  const  *)(& n___3));
  }
#line 917
  if ((unsigned int )first_wire != 151U) {
#line 919
    n___4.wire = (enum extra_wires )((unsigned int )first_wire + (unsigned int )(num_wires / 2));
#line 919
    n___4.wire_inc = num_wires / 4 - 1;
#line 919
    n___4.num_yx = 2;
#line 919
    n___4.yx[0].y = 1;
#line 919
    n___4.yx[0].x = model->center_x + 2;
#line 919
    n___4.yx[1].y = 2;
#line 919
    n___4.yx[1].x = model->center_x + 2;
#line 919
    tmp___3 = 2U;
    {
#line 919
    while (1) {
      while_continue___5: /* CIL Label */ ;
#line 919
      if (tmp___3 >= 128U) {
#line 919
        goto while_break___5;
      }
#line 919
      n___4.yx[tmp___3].y = 0;
#line 919
      n___4.yx[tmp___3].x = 0;
#line 919
      tmp___3 ++;
    }
    while_break___5: /* CIL Label */ ;
    }
    {
#line 922
    add_conn_net_i(model, (struct w_net_i  const  *)(& n___4));
#line 923
    add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___4));
#line 926
    net_mirror_y(model, & n___4);
#line 927
    n___4.wire = first_wire;
#line 928
    add_conn_net_i(model, (struct w_net_i  const  *)(& n___4));
#line 929
    add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___4));
#line 932
    n___5.wire = (enum extra_wires )(((unsigned int )first_wire + (unsigned int )num_wires) - (unsigned int )(num_wires / 4));
#line 932
    n___5.wire_inc = num_wires / 4 - 1;
#line 932
    n___5.num_yx = 3;
#line 932
    n___5.yx[0].y = 1;
#line 932
    n___5.yx[0].x = model->center_x + 2;
#line 932
    n___5.yx[1].y = 2;
#line 932
    n___5.yx[1].x = model->center_x + 2;
#line 932
    n___5.yx[2].y = 3;
#line 932
    n___5.yx[2].x = model->center_x + 2;
#line 932
    tmp___4 = 3U;
    }
    {
#line 932
    while (1) {
      while_continue___6: /* CIL Label */ ;
#line 932
      if (tmp___4 >= 128U) {
#line 932
        goto while_break___6;
      }
#line 932
      n___5.yx[tmp___4].y = 0;
#line 932
      n___5.yx[tmp___4].x = 0;
#line 932
      tmp___4 ++;
    }
    while_break___6: /* CIL Label */ ;
    }
    {
#line 936
    add_conn_net_i(model, (struct w_net_i  const  *)(& n___5));
#line 937
    add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___5));
#line 940
    net_mirror_y(model, & n___5);
#line 941
    n___5.wire = (enum extra_wires )((unsigned int )first_wire + (unsigned int )(num_wires / 4));
#line 942
    add_conn_net_i(model, (struct w_net_i  const  *)(& n___5));
#line 943
    add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___5));
    }
  }
#line 951
  n___6.wire = (enum extra_wires )(((unsigned int )first_wire + (unsigned int )num_wires) - (unsigned int )(num_wires / 4));
#line 951
  n___6.wire_inc = num_wires / 4 - 1;
#line 951
  n___6.num_yx = 6;
#line 951
  n___6.yx[0].y = model->center_y;
#line 951
  n___6.yx[0].x = 0;
#line 951
  n___6.yx[1].y = model->center_y;
#line 951
  n___6.yx[1].x = 1;
#line 951
  n___6.yx[2].y = model->center_y - 1;
#line 951
  n___6.yx[2].x = 1;
#line 951
  n___6.yx[3].y = model->center_y - 2;
#line 951
  n___6.yx[3].x = 1;
#line 951
  n___6.yx[4].y = model->center_y - 3;
#line 951
  n___6.yx[4].x = 1;
#line 951
  n___6.yx[5].y = model->center_y - 4;
#line 951
  n___6.yx[5].x = 1;
#line 951
  tmp___5 = 6U;
  {
#line 951
  while (1) {
    while_continue___7: /* CIL Label */ ;
#line 951
    if (tmp___5 >= 128U) {
#line 951
      goto while_break___7;
    }
#line 951
    n___6.yx[tmp___5].y = 0;
#line 951
    n___6.yx[tmp___5].x = 0;
#line 951
    tmp___5 ++;
  }
  while_break___7: /* CIL Label */ ;
  }
  {
#line 958
  add_conn_net_i(model, (struct w_net_i  const  *)(& n___6));
#line 959
  add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___6));
#line 960
  (n___6.num_yx) --;
#line 961
  n___6.wire = (enum extra_wires )((unsigned int )first_wire + (unsigned int )(num_wires / 2));
#line 962
  add_conn_net_i(model, (struct w_net_i  const  *)(& n___6));
#line 963
  add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___6));
#line 966
  (n___6.num_yx) ++;
#line 967
  net_mirror_x(model, & n___6);
#line 968
  n___6.wire = first_wire;
#line 969
  add_conn_net_i(model, (struct w_net_i  const  *)(& n___6));
#line 970
  add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___6));
#line 971
  (n___6.num_yx) --;
#line 972
  n___6.wire = (enum extra_wires )((unsigned int )first_wire + (unsigned int )(num_wires / 4));
#line 973
  add_conn_net_i(model, (struct w_net_i  const  *)(& n___6));
#line 974
  add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___6));
#line 977
  n___7.wire = first_wire;
#line 977
  n___7.wire_inc = num_wires / 4 - 1;
#line 977
  n___7.num_yx = 4;
#line 977
  n___7.yx[0].y = model->center_y;
#line 977
  n___7.yx[0].x = 0;
#line 977
  n___7.yx[1].y = model->center_y;
#line 977
  n___7.yx[1].x = 1;
#line 977
  n___7.yx[2].y = model->center_y + 1;
#line 977
  n___7.yx[2].x = 1;
#line 977
  n___7.yx[3].y = model->center_y + 2;
#line 977
  n___7.yx[3].x = 1;
#line 977
  tmp___6 = 4U;
  }
  {
#line 977
  while (1) {
    while_continue___8: /* CIL Label */ ;
#line 977
    if (tmp___6 >= 128U) {
#line 977
      goto while_break___8;
    }
#line 977
    n___7.yx[tmp___6].y = 0;
#line 977
    n___7.yx[tmp___6].x = 0;
#line 977
    tmp___6 ++;
  }
  while_break___8: /* CIL Label */ ;
  }
  {
#line 982
  add_conn_net_i(model, (struct w_net_i  const  *)(& n___7));
#line 983
  add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___7));
#line 984
  (n___7.num_yx) --;
#line 985
  n___7.wire = (enum extra_wires )((unsigned int )first_wire + (unsigned int )(num_wires / 4));
#line 986
  add_conn_net_i(model, (struct w_net_i  const  *)(& n___7));
#line 987
  add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___7));
#line 990
  (n___7.num_yx) ++;
#line 991
  net_mirror_x(model, & n___7);
#line 993
  n___7.wire = (enum extra_wires )(((unsigned int )first_wire + (unsigned int )num_wires) - (unsigned int )(num_wires / 4));
#line 994
  add_conn_net_i(model, (struct w_net_i  const  *)(& n___7));
#line 995
  add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___7));
#line 996
  (n___7.num_yx) --;
#line 997
  n___7.wire = (enum extra_wires )((unsigned int )first_wire + (unsigned int )(num_wires / 2));
#line 998
  add_conn_net_i(model, (struct w_net_i  const  *)(& n___7));
#line 999
  add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___7));
  }
#line 1001
  if ((unsigned int )first_wire != 151U) {
#line 1003
    n___8.wire = first_wire;
#line 1003
    n___8.wire_inc = num_wires / 4 - 1;
#line 1003
    n___8.num_yx = 3;
#line 1003
    n___8.yx[0].y = model->center_y + 2;
#line 1003
    n___8.yx[0].x = 1;
#line 1003
    n___8.yx[1].y = model->center_y + 2;
#line 1003
    n___8.yx[1].x = 2;
#line 1003
    n___8.yx[2].y = model->center_y + 2;
#line 1003
    n___8.yx[2].x = 3;
#line 1003
    tmp___7 = 3U;
    {
#line 1003
    while (1) {
      while_continue___9: /* CIL Label */ ;
#line 1003
      if (tmp___7 >= 128U) {
#line 1003
        goto while_break___9;
      }
#line 1003
      n___8.yx[tmp___7].y = 0;
#line 1003
      n___8.yx[tmp___7].x = 0;
#line 1003
      tmp___7 ++;
    }
    while_break___9: /* CIL Label */ ;
    }
    {
#line 1007
    add_conn_net_i(model, (struct w_net_i  const  *)(& n___8));
#line 1008
    add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___8));
#line 1010
    n___8.wire = (enum extra_wires )((unsigned int )first_wire + (unsigned int )(num_wires / 4));
#line 1011
    n___8.yx[2].y = model->center_y + 1;
#line 1011
    n___8.yx[1].y = n___8.yx[2].y;
#line 1011
    n___8.yx[0].y = n___8.yx[1].y;
#line 1012
    add_conn_net_i(model, (struct w_net_i  const  *)(& n___8));
#line 1013
    add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___8));
#line 1015
    n___8.wire = (enum extra_wires )((unsigned int )first_wire + (unsigned int )((num_wires / 4) * 2));
#line 1016
    n___8.yx[2].y = model->center_y - 3;
#line 1016
    n___8.yx[1].y = n___8.yx[2].y;
#line 1016
    n___8.yx[0].y = n___8.yx[1].y;
#line 1017
    add_conn_net_i(model, (struct w_net_i  const  *)(& n___8));
#line 1018
    add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___8));
#line 1020
    n___8.wire = (enum extra_wires )((unsigned int )first_wire + (unsigned int )((num_wires / 4) * 3));
#line 1021
    n___8.yx[2].y = model->center_y - 4;
#line 1021
    n___8.yx[1].y = n___8.yx[2].y;
#line 1021
    n___8.yx[0].y = n___8.yx[1].y;
#line 1022
    add_conn_net_i(model, (struct w_net_i  const  *)(& n___8));
#line 1023
    add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___8));
#line 1026
    n___9.wire = first_wire;
#line 1026
    n___9.wire_inc = num_wires / 4 - 1;
#line 1026
    n___9.num_yx = 2;
#line 1026
    n___9.yx[0].y = model->center_y - 4;
#line 1026
    n___9.yx[0].x = model->x_width - 2;
#line 1026
    n___9.yx[1].y = model->center_y - 4;
#line 1026
    n___9.yx[1].x = model->x_width - 4;
#line 1026
    tmp___8 = 2U;
    }
    {
#line 1026
    while (1) {
      while_continue___10: /* CIL Label */ ;
#line 1026
      if (tmp___8 >= 128U) {
#line 1026
        goto while_break___10;
      }
#line 1026
      n___9.yx[tmp___8].y = 0;
#line 1026
      n___9.yx[tmp___8].x = 0;
#line 1026
      tmp___8 ++;
    }
    while_break___10: /* CIL Label */ ;
    }
    {
#line 1029
    add_conn_net_i(model, (struct w_net_i  const  *)(& n___9));
#line 1030
    add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___9));
#line 1032
    n___9.wire = (enum extra_wires )((unsigned int )first_wire + (unsigned int )(num_wires / 4));
#line 1033
    n___9.yx[1].y = model->center_y - 3;
#line 1033
    n___9.yx[0].y = n___9.yx[1].y;
#line 1034
    add_conn_net_i(model, (struct w_net_i  const  *)(& n___9));
#line 1035
    add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___9));
#line 1037
    n___9.wire = (enum extra_wires )((unsigned int )first_wire + (unsigned int )((num_wires / 4) * 2));
#line 1038
    n___9.yx[1].y = model->center_y + 1;
#line 1038
    n___9.yx[0].y = n___9.yx[1].y;
#line 1039
    add_conn_net_i(model, (struct w_net_i  const  *)(& n___9));
#line 1040
    add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___9));
#line 1042
    n___9.wire = (enum extra_wires )((unsigned int )first_wire + (unsigned int )((num_wires / 4) * 3));
#line 1043
    n___9.yx[1].y = model->center_y + 2;
#line 1043
    n___9.yx[0].y = n___9.yx[1].y;
#line 1044
    add_conn_net_i(model, (struct w_net_i  const  *)(& n___9));
#line 1045
    add_cfb_dfb_clkpin_dqsn_dqsp_sw(model, (struct w_net_i  const  *)(& n___9));
    }
  }
#line 1047
  return (model->rc);
}
}
#line 1050 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int cfb_dfb_clkpin_dqsn_dqsp(struct fpga_model *model ) 
{ 


  {
  {
#line 1052
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1052
    if (model->rc) {
#line 1052
      return (model->rc);
    }
#line 1052
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1053
  add_cfb_dfb_clkpin_dqsn_dqsp_wires(model, (enum extra_wires )127, 8);
#line 1054
  add_cfb_dfb_clkpin_dqsn_dqsp_wires(model, (enum extra_wires )135, 8);
#line 1055
  add_cfb_dfb_clkpin_dqsn_dqsp_wires(model, (enum extra_wires )143, 8);
#line 1056
  add_cfb_dfb_clkpin_dqsn_dqsp_wires(model, (enum extra_wires )151, 8);
#line 1057
  add_cfb_dfb_clkpin_dqsn_dqsp_wires(model, (enum extra_wires )159, 4);
#line 1058
  add_cfb_dfb_clkpin_dqsn_dqsp_wires(model, (enum extra_wires )163, 4);
  }
#line 1059
  return (model->rc);
}
}
#line 1062
static int pcice_ew(struct fpga_model *model , int y ) ;
#line 1063
static int pcice_ew_run(struct fpga_model *model , int y , int start_x , int x_dir ) ;
#line 1064
static int pcice_ew_fill_net(struct fpga_model *model , int y , int *cur_x , int x_dir ,
                             struct w_net *net ) ;
#line 1065
static int pcice_left_right_io(struct fpga_model *model , int x ) ;
#line 1066
static int pcice_fill_net_io(struct fpga_model *model , struct w_net *net , int hclk_start_y ,
                             char const   *hclk_str , int y_range , int y_dir , int x ) ;
#line 1068
static int pcice_left_right_devs(struct fpga_model *model , int x ) ;
#line 1069
static int pcice_fill_net_devs(struct fpga_model *model , struct w_net *net , int first_y ,
                               int last_y , int x ) ;
#line 1072 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int pcice(struct fpga_model *model ) 
{ 
  struct w_net net ;
  int x ;
  int rc ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 1077
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1077
    if (model->rc) {
#line 1077
      return (model->rc);
    }
#line 1077
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1079
  rc = add_conn_bi(model, model->center_y, 2, "REGL_PCI_CE_PINW", model->center_y,
                   3, "REGH_IOI_PCI_CE");
  }
#line 1082
  if (rc) {
    {
#line 1082
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1082
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1082);
      }
#line 1082
      if (! model->rc) {
#line 1082
        model->rc = rc;
      }
#line 1082
      return (model->rc);
#line 1082
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 1084
  rc = pcice_left_right_io(model, 3);
  }
#line 1085
  if (rc) {
    {
#line 1085
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 1085
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1085);
      }
#line 1085
      if (! model->rc) {
#line 1085
        model->rc = rc;
      }
#line 1085
      return (model->rc);
#line 1085
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
  {
#line 1086
  rc = pcice_left_right_io(model, model->x_width - 4);
  }
#line 1087
  if (rc) {
    {
#line 1087
    while (1) {
      while_continue___2: /* CIL Label */ ;
      {
#line 1087
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1087);
      }
#line 1087
      if (! model->rc) {
#line 1087
        model->rc = rc;
      }
#line 1087
      return (model->rc);
#line 1087
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
  }
  {
#line 1089
  rc = pcice_left_right_devs(model, 3);
  }
#line 1090
  if (rc) {
    {
#line 1090
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 1090
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1090);
      }
#line 1090
      if (! model->rc) {
#line 1090
        model->rc = rc;
      }
#line 1090
      return (model->rc);
#line 1090
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
  }
  {
#line 1091
  rc = pcice_left_right_devs(model, model->x_width - 4);
  }
#line 1092
  if (rc) {
    {
#line 1092
    while (1) {
      while_continue___4: /* CIL Label */ ;
      {
#line 1092
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1092);
      }
#line 1092
      if (! model->rc) {
#line 1092
        model->rc = rc;
      }
#line 1092
      return (model->rc);
#line 1092
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
  }
#line 1094
  x = 5;
  {
#line 1094
  while (1) {
    while_continue___5: /* CIL Label */ ;
#line 1094
    if (! (x < model->x_width - 5)) {
#line 1094
      goto while_break___5;
    }
    {
#line 1095
    tmp = has_device(model, 2, x, 5);
    }
#line 1095
    if (tmp) {
      {
#line 1096
      net.last_inc = 0;
#line 1097
      net.pt[0].name = "TTERM_CLB_PCICE_S";
#line 1098
      net.pt[0].start_count = 0;
#line 1099
      net.pt[0].y = 1;
#line 1100
      net.pt[0].x = x;
#line 1101
      net.pt[1].name = "IOI_PCI_CE";
#line 1102
      net.pt[1].start_count = 0;
#line 1103
      net.pt[1].y = 2;
#line 1104
      net.pt[1].x = x;
#line 1105
      net.pt[2].name = "IOI_PCI_CE";
#line 1106
      net.pt[2].start_count = 0;
#line 1107
      net.pt[2].y = 3;
#line 1108
      net.pt[2].x = x;
#line 1109
      net.num_pts = 3;
#line 1110
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
      }
#line 1110
      if (rc) {
        {
#line 1110
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 1110
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  1110);
          }
#line 1110
          if (! model->rc) {
#line 1110
            model->rc = rc;
          }
#line 1110
          return (model->rc);
#line 1110
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
      }
    }
    {
#line 1112
    tmp___0 = has_device(model, model->y_height - 3, x, 5);
    }
#line 1112
    if (tmp___0) {
      {
#line 1113
      net.last_inc = 0;
#line 1114
      net.pt[0].name = "IOI_PCI_CE";
#line 1115
      net.pt[0].start_count = 0;
#line 1116
      net.pt[0].y = model->y_height - 4;
#line 1117
      net.pt[0].x = x;
#line 1118
      net.pt[1].name = "IOI_PCI_CE";
#line 1119
      net.pt[1].start_count = 0;
#line 1120
      net.pt[1].y = model->y_height - 3;
#line 1121
      net.pt[1].x = x;
#line 1122
      net.pt[2].name = "BTERM_CLB_PCICE_N";
#line 1123
      net.pt[2].start_count = 0;
#line 1124
      net.pt[2].y = model->y_height - 2;
#line 1125
      net.pt[2].x = x;
#line 1126
      net.num_pts = 3;
#line 1127
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
      }
#line 1127
      if (rc) {
        {
#line 1127
        while (1) {
          while_continue___7: /* CIL Label */ ;
          {
#line 1127
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  1127);
          }
#line 1127
          if (! model->rc) {
#line 1127
            model->rc = rc;
          }
#line 1127
          return (model->rc);
#line 1127
          goto while_break___7;
        }
        while_break___7: /* CIL Label */ ;
        }
      }
    }
#line 1094
    x ++;
  }
  while_break___5: /* CIL Label */ ;
  }
  {
#line 1132
  rc = pcice_ew(model, 1);
  }
#line 1133
  if (rc) {
    {
#line 1133
    while (1) {
      while_continue___8: /* CIL Label */ ;
      {
#line 1133
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1133);
      }
#line 1133
      if (! model->rc) {
#line 1133
        model->rc = rc;
      }
#line 1133
      return (model->rc);
#line 1133
      goto while_break___8;
    }
    while_break___8: /* CIL Label */ ;
    }
  }
  {
#line 1134
  rc = pcice_ew(model, model->y_height - 2);
  }
#line 1135
  if (rc) {
    {
#line 1135
    while (1) {
      while_continue___9: /* CIL Label */ ;
      {
#line 1135
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1135);
      }
#line 1135
      if (! model->rc) {
#line 1135
        model->rc = rc;
      }
#line 1135
      return (model->rc);
#line 1135
      goto while_break___9;
    }
    while_break___9: /* CIL Label */ ;
    }
  }
#line 1136
  return (model->rc);
}
}
#line 1139 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int pcice_ew(struct fpga_model *model , int y ) 
{ 
  int rc ;
  struct seed_data top_seeds[9] ;
  struct seed_data bot_seeds[7] ;

  {
#line 1142
  top_seeds[0].flags = 5242880;
#line 1142
  top_seeds[0].str = "IOI_PCICE_EW";
#line 1142
  top_seeds[1].flags = 50331648;
#line 1142
  top_seeds[1].str = "MCB_PCICE_EW";
#line 1142
  top_seeds[2].flags = 2130016;
#line 1142
  top_seeds[2].str = "IOI_TTERM_PCICE_EW";
#line 1142
  top_seeds[3].flags = 65920;
#line 1142
  top_seeds[3].str = "TTERM_CLB_PCICE";
#line 1142
  top_seeds[4].flags = 512;
#line 1142
  top_seeds[4].str = "RAMB_TTERM_PCICE";
#line 1142
  top_seeds[5].flags = 2048;
#line 1142
  top_seeds[5].str = "BRAM_INTER_PCICE";
#line 1142
  top_seeds[6].flags = 1024;
#line 1142
  top_seeds[6].str = "DSP_TTERM_PCICE";
#line 1142
  top_seeds[7].flags = 4096;
#line 1142
  top_seeds[7].str = "DSP_INTER_PCICE";
#line 1142
  top_seeds[8].flags = 0;
#line 1142
  top_seeds[8].str = (char const   *)0;
#line 1157
  bot_seeds[0].flags = 5242880;
#line 1157
  bot_seeds[0].str = "IOI_PCICE_EW";
#line 1157
  bot_seeds[1].flags = 50331648;
#line 1157
  bot_seeds[1].str = "MCB_PCICE_EW";
#line 1157
  bot_seeds[2].flags = 2131040;
#line 1157
  bot_seeds[2].str = "IOI_TTERM_PCICE_EW";
#line 1157
  bot_seeds[3].flags = 70016;
#line 1157
  bot_seeds[3].str = "BTERM_CLB_PCICE";
#line 1157
  bot_seeds[4].flags = 512;
#line 1157
  bot_seeds[4].str = "RAMB_TTERM_PCICE";
#line 1157
  bot_seeds[5].flags = 2048;
#line 1157
  bot_seeds[5].str = "BRAM_INTER_PCICE";
#line 1157
  bot_seeds[6].flags = 0;
#line 1157
  bot_seeds[6].str = (char const   *)0;
  {
#line 1173
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1173
    if (model->rc) {
#line 1173
      return (model->rc);
    }
#line 1173
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1174
  if (y == 1) {
    {
#line 1175
    seed_strx(model, (struct seed_data  const  *)(top_seeds));
    }
  } else
#line 1176
  if (y == model->y_height - 2) {
    {
#line 1177
    seed_strx(model, (struct seed_data  const  *)(bot_seeds));
    }
  } else {
    {
#line 1178
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1178
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1178);
      }
#line 1178
      if (! model->rc) {
#line 1178
        model->rc = 22;
      }
#line 1178
      return (model->rc);
#line 1178
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 1187
  rc = pcice_ew_run(model, y, model->center_x - 2, -1);
  }
#line 1188
  if (rc) {
    {
#line 1188
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 1188
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1188);
      }
#line 1188
      if (! model->rc) {
#line 1188
        model->rc = rc;
      }
#line 1188
      return (model->rc);
#line 1188
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
  {
#line 1189
  rc = pcice_ew_run(model, y, model->center_x + 2, 1);
  }
#line 1190
  if (rc) {
    {
#line 1190
    while (1) {
      while_continue___2: /* CIL Label */ ;
      {
#line 1190
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1190);
      }
#line 1190
      if (! model->rc) {
#line 1190
        model->rc = rc;
      }
#line 1190
      return (model->rc);
#line 1190
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
  }
#line 1191
  return (model->rc);
}
}
#line 1194 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int pcice_ew_run(struct fpga_model *model , int y , int start_x , int x_dir ) 
{ 
  int cur_x ;
  int rc ;
  struct w_net net ;

  {
  {
#line 1199
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1199
    if (model->rc) {
#line 1199
      return (model->rc);
    }
#line 1199
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1200
  cur_x = start_x;
  {
#line 1201
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 1202
    rc = pcice_ew_fill_net(model, y, & cur_x, x_dir, & net);
    }
#line 1203
    if (rc) {
      {
#line 1203
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 1203
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                1203);
        }
#line 1203
        if (! model->rc) {
#line 1203
          model->rc = rc;
        }
#line 1203
        return (model->rc);
#line 1203
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
    {
#line 1204
    rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
    }
#line 1204
    if (rc) {
      {
#line 1204
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 1204
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                1204);
        }
#line 1204
        if (! model->rc) {
#line 1204
          model->rc = rc;
        }
#line 1204
        return (model->rc);
#line 1204
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 1201
    if (! (cur_x != -1)) {
#line 1201
      goto while_break___0;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1206
  return (model->rc);
}
}
#line 1209 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int pcice_ew_fill_net(struct fpga_model *model , int y , int *cur_x , int x_dir ,
                             struct w_net *net ) 
{ 
  int tmp___0 ;
  int tmp___1 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;

  {
  {
#line 1211
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1211
    if (model->rc) {
#line 1211
      return (model->rc);
    }
#line 1211
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1212
  net->last_inc = 0;
#line 1213
  net->num_pts = 0;
#line 1214
  tmp___1 = is_atx(24576, model, *cur_x);
  }
#line 1214
  if (tmp___1) {
    {
#line 1215
    tmp___0 = is_atx(8192, model, *cur_x);
    }
#line 1215
    if (tmp___0) {
#line 1215
      net->pt[net->num_pts].name = "BRAM_TTERM_PCICE_IN";
    } else {
#line 1215
      net->pt[net->num_pts].name = "MACCSITE2_TTERM_PCICE_IN";
    }
#line 1218
    net->pt[net->num_pts].start_count = 0;
#line 1219
    net->pt[net->num_pts].y = y;
#line 1220
    net->pt[net->num_pts].x = *cur_x;
#line 1221
    (net->num_pts) ++;
#line 1222
    *cur_x += x_dir;
  }
  {
#line 1224
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 1225
    tmp___4 = is_atx(24576, model, *cur_x);
    }
#line 1225
    if (tmp___4) {
      {
#line 1226
      tmp___3 = is_atx(8192, model, *cur_x);
      }
#line 1226
      if (tmp___3) {
#line 1226
        net->pt[net->num_pts].name = "BRAM_TTERM_PCICE_OUT";
      } else {
#line 1226
        net->pt[net->num_pts].name = "MACCSITE2_TTERM_PCICE_OUT";
      }
#line 1229
      net->pt[net->num_pts].start_count = 0;
#line 1230
      net->pt[net->num_pts].y = y;
#line 1231
      net->pt[net->num_pts].x = *cur_x;
#line 1232
      (net->num_pts) ++;
#line 1233
      goto while_break___0;
    }
#line 1236
    if (y > model->center_y) {
      {
#line 1236
      tmp___5 = is_atx(384, model, *cur_x);
      }
#line 1236
      if (tmp___5) {
        {
#line 1236
        tmp___6 = is_atx(16, model, *cur_x - 1);
        }
#line 1236
        if (tmp___6) {
#line 1239
          net->pt[net->num_pts].name = "CLB_EMP_TTERM_PCICE";
        } else {
#line 1241
          net->pt[net->num_pts].name = *(model->tmp_str + *cur_x);
        }
      } else {
#line 1241
        net->pt[net->num_pts].name = *(model->tmp_str + *cur_x);
      }
    } else {
#line 1241
      net->pt[net->num_pts].name = *(model->tmp_str + *cur_x);
    }
    {
#line 1242
    net->pt[net->num_pts].start_count = 0;
#line 1243
    net->pt[net->num_pts].y = y;
#line 1244
    net->pt[net->num_pts].x = *cur_x;
#line 1245
    (net->num_pts) ++;
#line 1246
    tmp___7 = is_atx(5242880, model, *cur_x);
    }
#line 1246
    if (tmp___7) {
#line 1247
      *cur_x = -1;
#line 1248
      goto while_break___0;
    }
#line 1250
    *cur_x += x_dir;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1252
  return (model->rc);
}
}
#line 1255 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int pcice_left_right_io(struct fpga_model *model , int x ) 
{ 
  struct w_net net ;
  int rc ;

  {
  {
#line 1260
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1260
    if (model->rc) {
#line 1260
      return (model->rc);
    }
#line 1260
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1262
  rc = pcice_fill_net_io(model, & net, (model->center_y + 1) + 8, "HCLK_PCI_CE_IN",
                         25, 1, x);
  }
#line 1262
  if (rc) {
    {
#line 1263
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1263
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1263);
      }
#line 1263
      if (! model->rc) {
#line 1263
        model->rc = rc;
      }
#line 1263
      return (model->rc);
#line 1263
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 1264
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
  }
#line 1264
  if (rc) {
    {
#line 1264
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 1264
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1264);
      }
#line 1264
      if (! model->rc) {
#line 1264
        model->rc = rc;
      }
#line 1264
      return (model->rc);
#line 1264
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
  {
#line 1265
  rc = pcice_fill_net_io(model, & net, (model->center_y + 1) + 8, "HCLK_PCI_CE_OUT",
                         8, -1, x);
  }
#line 1265
  if (rc) {
    {
#line 1266
    while (1) {
      while_continue___2: /* CIL Label */ ;
      {
#line 1266
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1266);
      }
#line 1266
      if (! model->rc) {
#line 1266
        model->rc = rc;
      }
#line 1266
      return (model->rc);
#line 1266
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
  }
  {
#line 1267
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
  }
#line 1267
  if (rc) {
    {
#line 1267
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 1267
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1267);
      }
#line 1267
      if (! model->rc) {
#line 1267
        model->rc = rc;
      }
#line 1267
      return (model->rc);
#line 1267
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
  }
  {
#line 1270
  rc = pcice_fill_net_io(model, & net, (model->center_y - 1) - 8, "HCLK_PCI_CE_IN",
                         8, 1, x);
  }
#line 1270
  if (rc) {
    {
#line 1271
    while (1) {
      while_continue___4: /* CIL Label */ ;
      {
#line 1271
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1271);
      }
#line 1271
      if (! model->rc) {
#line 1271
        model->rc = rc;
      }
#line 1271
      return (model->rc);
#line 1271
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
  }
  {
#line 1272
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
  }
#line 1272
  if (rc) {
    {
#line 1272
    while (1) {
      while_continue___5: /* CIL Label */ ;
      {
#line 1272
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1272);
      }
#line 1272
      if (! model->rc) {
#line 1272
        model->rc = rc;
      }
#line 1272
      return (model->rc);
#line 1272
      goto while_break___5;
    }
    while_break___5: /* CIL Label */ ;
    }
  }
  {
#line 1273
  rc = pcice_fill_net_io(model, & net, (model->center_y - 1) - 8, "HCLK_PCI_CE_OUT",
                         25, -1, x);
  }
#line 1273
  if (rc) {
    {
#line 1274
    while (1) {
      while_continue___6: /* CIL Label */ ;
      {
#line 1274
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1274);
      }
#line 1274
      if (! model->rc) {
#line 1274
        model->rc = rc;
      }
#line 1274
      return (model->rc);
#line 1274
      goto while_break___6;
    }
    while_break___6: /* CIL Label */ ;
    }
  }
  {
#line 1275
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
  }
#line 1275
  if (rc) {
    {
#line 1275
    while (1) {
      while_continue___7: /* CIL Label */ ;
      {
#line 1275
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1275);
      }
#line 1275
      if (! model->rc) {
#line 1275
        model->rc = rc;
      }
#line 1275
      return (model->rc);
#line 1275
      goto while_break___7;
    }
    while_break___7: /* CIL Label */ ;
    }
  }
#line 1276
  return (model->rc);
}
}
#line 1279 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int pcice_fill_net_io(struct fpga_model *model , struct w_net *net , int hclk_start_y ,
                             char const   *hclk_str , int y_range , int y_dir , int x ) 
{ 
  int i ;
  int wired_flag ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 1284
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1284
    if (model->rc) {
#line 1284
      return (model->rc);
    }
#line 1284
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1285
  net->last_inc = 0;
#line 1286
  net->pt[0].name = hclk_str;
#line 1287
  net->pt[0].start_count = 0;
#line 1288
  net->pt[0].y = hclk_start_y;
#line 1289
  net->pt[0].x = x;
#line 1290
  net->num_pts = 1;
#line 1292
  if (x < model->center_x) {
#line 1292
    wired_flag = 128;
  } else {
#line 1292
    wired_flag = 256;
  }
#line 1293
  i = 0;
  {
#line 1294
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 1295
    i += y_dir;
#line 1296
    tmp___0 = is_aty(32, model, hclk_start_y + i);
    }
#line 1296
    if (tmp___0) {
#line 1297
      net->pt[net->num_pts].name = "HCLK_PCI_CE_INOUT";
#line 1298
      net->pt[net->num_pts].start_count = 0;
#line 1299
      net->pt[net->num_pts].y = hclk_start_y + i;
#line 1300
      net->pt[net->num_pts].x = x;
#line 1301
      (net->num_pts) ++;
    } else {
      {
#line 1302
      tmp = is_aty(wired_flag, model, hclk_start_y + i);
      }
#line 1302
      if (tmp) {
        {
#line 1303
        while (1) {
          while_continue___1: /* CIL Label */ ;
#line 1303
          if (! (net->pt[net->num_pts - 1].y != (hclk_start_y + i) - y_dir)) {
#line 1303
            goto while_break___1;
          }
#line 1304
          net->pt[net->num_pts].name = "EMP_IOI_PCI_CE";
#line 1305
          net->pt[net->num_pts].start_count = 0;
#line 1306
          net->pt[net->num_pts].y = net->pt[net->num_pts - 1].y + y_dir;
#line 1307
          net->pt[net->num_pts].x = x;
#line 1308
          (net->num_pts) ++;
        }
        while_break___1: /* CIL Label */ ;
        }
#line 1310
        net->pt[net->num_pts].name = "IOI_PCI_CE";
#line 1311
        net->pt[net->num_pts].start_count = 0;
#line 1312
        net->pt[net->num_pts].y = hclk_start_y + i;
#line 1313
        net->pt[net->num_pts].x = x;
#line 1314
        (net->num_pts) ++;
      }
    }
#line 1294
    if (! (i != y_range * y_dir)) {
#line 1294
      goto while_break___0;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1317
  return (model->rc);
}
}
#line 1320 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int pcice_left_right_devs(struct fpga_model *model , int x ) 
{ 
  struct w_net net ;

  {
  {
#line 1324
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1324
    if (model->rc) {
#line 1324
      return (model->rc);
    }
#line 1324
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1327
  pcice_fill_net_devs(model, & net, (model->center_y - 8) - 1, (model->center_y + 8) + 1,
                      x);
#line 1328
  add_conn_net(model, 0, (struct w_net  const  *)(& net));
#line 1330
  add_switch(model, 1, x, "IOI_PCICE_TB", "IOI_PCICE_EW", 0);
  }
  {
#line 1333
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 1333
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 1333
      if (model->rc) {
#line 1333
        return (model->rc);
      }
#line 1333
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 1333
    if (! (((model->center_y - 8) - 1) - 17 == 10)) {
      {
#line 1333
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 1333
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                1333);
        }
#line 1333
        if (! model->rc) {
#line 1333
          model->rc = 22;
        }
#line 1333
        return (model->rc);
#line 1333
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 1333
    goto while_break___0;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 1334
  add_switch(model, 10, x, "HCLK_PCI_CE_SPLIT", "HCLK_PCI_CE_INOUT", 0);
#line 1336
  add_switch(model, (model->center_y - 8) - 1, x, "HCLK_PCI_CE_OUT", "HCLK_PCI_CE_IN",
             0);
#line 1338
  add_switch(model, (model->center_y - 8) - 1, x, "HCLK_PCI_CE_TRUNK_IN", "HCLK_PCI_CE_TRUNK_OUT",
             0);
#line 1341
  add_switch(model, model->center_y, x, "REGH_IOI_PCI_CE", "REGH_IOI_PCICE_TB", 0);
#line 1345
  pcice_fill_net_devs(model, & net, 1, (model->center_y - 8) - 1, x);
#line 1346
  add_conn_net(model, 0, (struct w_net  const  *)(& net));
#line 1348
  pcice_fill_net_devs(model, & net, (model->center_y + 8) + 1, model->y_height - 2,
                      x);
#line 1349
  add_conn_net(model, 0, (struct w_net  const  *)(& net));
  }
  {
#line 1351
  while (1) {
    while_continue___3: /* CIL Label */ ;
    {
#line 1351
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 1351
      if (model->rc) {
#line 1351
        return (model->rc);
      }
#line 1351
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
#line 1351
    if (! (((model->y_height - 3) - 8) - 17 == (model->center_y + 1) + 8)) {
      {
#line 1351
      while (1) {
        while_continue___5: /* CIL Label */ ;
        {
#line 1351
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                1351);
        }
#line 1351
        if (! model->rc) {
#line 1351
          model->rc = 22;
        }
#line 1351
        return (model->rc);
#line 1351
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
    }
#line 1351
    goto while_break___3;
  }
  while_break___3: /* CIL Label */ ;
  }
  {
#line 1352
  add_switch(model, (model->center_y + 1) + 8, x, "HCLK_PCI_CE_IN", "HCLK_PCI_CE_OUT",
             0);
#line 1354
  add_switch(model, (model->center_y + 1) + 8, x, "HCLK_PCI_CE_TRUNK_OUT", "HCLK_PCI_CE_TRUNK_IN",
             0);
#line 1356
  add_switch(model, (model->y_height - 3) - 8, x, "HCLK_PCI_CE_SPLIT", "HCLK_PCI_CE_INOUT",
             0);
#line 1359
  add_switch(model, model->y_height - 2, x, "IOI_PCICE_TB", "IOI_PCICE_EW", 0);
  }
#line 1362
  return (model->rc);
}
}
#line 1365 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int pcice_fill_net_devs(struct fpga_model *model , struct w_net *net , int first_y ,
                               int last_y , int x ) 
{ 
  int y ;
  int wired_flag ;
  int tmp ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;

  {
  {
#line 1370
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1370
    if (model->rc) {
#line 1370
      return (model->rc);
    }
#line 1370
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1382
  net->last_inc = 0;
#line 1383
  net->num_pts = 0;
#line 1384
  if (x < model->center_x) {
#line 1384
    wired_flag = 128;
  } else {
#line 1384
    wired_flag = 256;
  }
#line 1386
  y = first_y;
  {
#line 1386
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1386
    if (! (y <= last_y)) {
#line 1386
      goto while_break___0;
    }
    {
#line 1387
    tmp___7 = is_aty(6, model, y);
    }
#line 1387
    if (tmp___7) {
#line 1388
      net->pt[net->num_pts].name = "IOI_PCICE_TB";
    } else {
      {
#line 1389
      tmp___6 = is_aty(16, model, y);
      }
#line 1389
      if (tmp___6) {
#line 1390
        net->pt[net->num_pts].name = "REGH_IOI_PCICE_TB";
      } else {
        {
#line 1391
        tmp___5 = is_aty(32, model, y);
        }
#line 1391
        if (tmp___5) {
#line 1392
          if (y == first_y) {
#line 1393
            net->pt[net->num_pts].name = "HCLK_PCI_CE_TRUNK_IN";
          } else
#line 1394
          if (y == last_y) {
#line 1395
            net->pt[net->num_pts].name = "HCLK_PCI_CE_TRUNK_OUT";
          } else {
#line 1397
            net->pt[net->num_pts].name = "HCLK_PCI_CE_SPLIT";
          }
        } else {
          {
#line 1399
          while (1) {
            while_continue___1: /* CIL Label */ ;
            {
#line 1399
            while (1) {
              while_continue___2: /* CIL Label */ ;
#line 1399
              if (model->rc) {
#line 1399
                return (model->rc);
              }
#line 1399
              goto while_break___2;
            }
            while_break___2: /* CIL Label */ ;
            }
            {
#line 1399
            tmp = is_aty(16384, model, y);
            }
#line 1399
            if (! tmp) {
              {
#line 1399
              while (1) {
                while_continue___3: /* CIL Label */ ;
                {
#line 1399
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        1399);
                }
#line 1399
                if (! model->rc) {
#line 1399
                  model->rc = 22;
                }
#line 1399
                return (model->rc);
#line 1399
                goto while_break___3;
              }
              while_break___3: /* CIL Label */ ;
              }
            }
#line 1399
            goto while_break___1;
          }
          while_break___1: /* CIL Label */ ;
          }
          {
#line 1402
          tmp___2 = has_device(model, y, x, 16);
          }
#line 1402
          if (tmp___2) {
#line 1405
            net->pt[net->num_pts].name = "EMP_IOI_PCI_CE";
          } else {
            {
#line 1402
            tmp___3 = has_device(model, y, x, 24);
            }
#line 1402
            if (tmp___3) {
#line 1405
              net->pt[net->num_pts].name = "EMP_IOI_PCI_CE";
            } else {
              {
#line 1402
              tmp___4 = has_device(model, y, x, 21);
              }
#line 1402
              if (tmp___4) {
#line 1405
                net->pt[net->num_pts].name = "EMP_IOI_PCI_CE";
              } else {
                {
#line 1407
                tmp___1 = is_aty(wired_flag, model, y);
                }
#line 1407
                if (tmp___1) {
#line 1407
                  net->pt[net->num_pts].name = "IOI_PCI_CE_THRU";
                } else {
#line 1407
                  net->pt[net->num_pts].name = "EMP_IOI_PCI_CE_THRU";
                }
              }
            }
          }
        }
      }
    }
#line 1411
    net->pt[net->num_pts].start_count = 0;
#line 1412
    net->pt[net->num_pts].y = y;
#line 1413
    net->pt[net->num_pts].x = x;
#line 1414
    (net->num_pts) ++;
#line 1386
    y ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1416
  return (model->rc);
}
}
#line 1419 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int term_topbot(struct fpga_model *model ) 
{ 
  struct w_net net ;
  int x ;
  int y ;
  int i ;
  int rc ;
  struct w_net n___0 ;
  unsigned int tmp ;
  struct w_net n___1 ;
  unsigned int tmp___0 ;
  struct w_net n___2 ;
  unsigned int tmp___1 ;
  struct w_net n___3 ;
  unsigned int tmp___2 ;
  int tmp___3 ;
  struct w_net n___4 ;
  unsigned int tmp___4 ;
  struct w_net n___5 ;
  unsigned int tmp___5 ;
  struct w_net n___6 ;
  unsigned int tmp___6 ;
  struct w_net n___7 ;
  unsigned int tmp___7 ;
  int tmp___8 ;
  struct seed_data seeds[9] ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  struct seed_data seeds___0[5] ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;

  {
  {
#line 1424
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1424
    if (model->rc) {
#line 1424
      return (model->rc);
    }
#line 1424
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1430
  x = 6;
  {
#line 1430
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1430
    if (! (x < model->x_width - 5)) {
#line 1430
      goto while_break___0;
    }
    {
#line 1436
    y = 1;
#line 1438
    tmp___3 = has_device(model, y + 1, x, 5);
    }
#line 1438
    if (tmp___3) {
#line 1439
      n___0.last_inc = 3;
#line 1439
      n___0.num_pts = 3;
#line 1439
      n___0.pt[0].name = "TTERM_CLB_IOCE%i_S";
#line 1439
      n___0.pt[0].start_count = 0;
#line 1439
      n___0.pt[0].y = y;
#line 1439
      n___0.pt[0].x = x;
#line 1439
      n___0.pt[1].name = "TIOI_IOCE%i";
#line 1439
      n___0.pt[1].start_count = 0;
#line 1439
      n___0.pt[1].y = y + 1;
#line 1439
      n___0.pt[1].x = x;
#line 1439
      n___0.pt[2].name = "TIOI_INNER_IOCE%i";
#line 1439
      n___0.pt[2].start_count = 0;
#line 1439
      n___0.pt[2].y = y + 2;
#line 1439
      n___0.pt[2].x = x;
#line 1439
      tmp = 3U;
      {
#line 1439
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 1439
        if (tmp >= 128U) {
#line 1439
          goto while_break___1;
        }
#line 1439
        n___0.pt[tmp].name = (char const   *)0;
#line 1439
        n___0.pt[tmp].start_count = 0;
#line 1439
        n___0.pt[tmp].y = 0;
#line 1439
        n___0.pt[tmp].x = 0;
#line 1439
        tmp ++;
      }
      while_break___1: /* CIL Label */ ;
      }
      {
#line 1444
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___0));
      }
#line 1444
      if (rc) {
        {
#line 1444
        while (1) {
          while_continue___2: /* CIL Label */ ;
          {
#line 1444
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  1444);
          }
#line 1444
          if (! model->rc) {
#line 1444
            model->rc = rc;
          }
#line 1444
          return (model->rc);
#line 1444
          goto while_break___2;
        }
        while_break___2: /* CIL Label */ ;
        }
      }
#line 1445
      n___1.last_inc = 3;
#line 1445
      n___1.num_pts = 3;
#line 1445
      n___1.pt[0].name = "TTERM_CLB_IOCLK%i_S";
#line 1445
      n___1.pt[0].start_count = 0;
#line 1445
      n___1.pt[0].y = y;
#line 1445
      n___1.pt[0].x = x;
#line 1445
      n___1.pt[1].name = "TIOI_IOCLK%i";
#line 1445
      n___1.pt[1].start_count = 0;
#line 1445
      n___1.pt[1].y = y + 1;
#line 1445
      n___1.pt[1].x = x;
#line 1445
      n___1.pt[2].name = "TIOI_INNER_IOCLK%i";
#line 1445
      n___1.pt[2].start_count = 0;
#line 1445
      n___1.pt[2].y = y + 2;
#line 1445
      n___1.pt[2].x = x;
#line 1445
      tmp___0 = 3U;
      {
#line 1445
      while (1) {
        while_continue___3: /* CIL Label */ ;
#line 1445
        if (tmp___0 >= 128U) {
#line 1445
          goto while_break___3;
        }
#line 1445
        n___1.pt[tmp___0].name = (char const   *)0;
#line 1445
        n___1.pt[tmp___0].start_count = 0;
#line 1445
        n___1.pt[tmp___0].y = 0;
#line 1445
        n___1.pt[tmp___0].x = 0;
#line 1445
        tmp___0 ++;
      }
      while_break___3: /* CIL Label */ ;
      }
      {
#line 1450
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___1));
      }
#line 1450
      if (rc) {
        {
#line 1450
        while (1) {
          while_continue___4: /* CIL Label */ ;
          {
#line 1450
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  1450);
          }
#line 1450
          if (! model->rc) {
#line 1450
            model->rc = rc;
          }
#line 1450
          return (model->rc);
#line 1450
          goto while_break___4;
        }
        while_break___4: /* CIL Label */ ;
        }
      }
#line 1451
      n___2.last_inc = 1;
#line 1451
      n___2.num_pts = 3;
#line 1451
      n___2.pt[0].name = "TTERM_CLB_PLLCE%i_S";
#line 1451
      n___2.pt[0].start_count = 0;
#line 1451
      n___2.pt[0].y = y;
#line 1451
      n___2.pt[0].x = x;
#line 1451
      n___2.pt[1].name = "TIOI_PLLCE%i";
#line 1451
      n___2.pt[1].start_count = 0;
#line 1451
      n___2.pt[1].y = y + 1;
#line 1451
      n___2.pt[1].x = x;
#line 1451
      n___2.pt[2].name = "TIOI_INNER_PLLCE%i";
#line 1451
      n___2.pt[2].start_count = 0;
#line 1451
      n___2.pt[2].y = y + 2;
#line 1451
      n___2.pt[2].x = x;
#line 1451
      tmp___1 = 3U;
      {
#line 1451
      while (1) {
        while_continue___5: /* CIL Label */ ;
#line 1451
        if (tmp___1 >= 128U) {
#line 1451
          goto while_break___5;
        }
#line 1451
        n___2.pt[tmp___1].name = (char const   *)0;
#line 1451
        n___2.pt[tmp___1].start_count = 0;
#line 1451
        n___2.pt[tmp___1].y = 0;
#line 1451
        n___2.pt[tmp___1].x = 0;
#line 1451
        tmp___1 ++;
      }
      while_break___5: /* CIL Label */ ;
      }
      {
#line 1456
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___2));
      }
#line 1456
      if (rc) {
        {
#line 1456
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 1456
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  1456);
          }
#line 1456
          if (! model->rc) {
#line 1456
            model->rc = rc;
          }
#line 1456
          return (model->rc);
#line 1456
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
      }
#line 1457
      n___3.last_inc = 1;
#line 1457
      n___3.num_pts = 3;
#line 1457
      n___3.pt[0].name = "TTERM_CLB_PLLCLK%i_S";
#line 1457
      n___3.pt[0].start_count = 0;
#line 1457
      n___3.pt[0].y = y;
#line 1457
      n___3.pt[0].x = x;
#line 1457
      n___3.pt[1].name = "TIOI_PLLCLK%i";
#line 1457
      n___3.pt[1].start_count = 0;
#line 1457
      n___3.pt[1].y = y + 1;
#line 1457
      n___3.pt[1].x = x;
#line 1457
      n___3.pt[2].name = "TIOI_INNER_PLLCLK%i";
#line 1457
      n___3.pt[2].start_count = 0;
#line 1457
      n___3.pt[2].y = y + 2;
#line 1457
      n___3.pt[2].x = x;
#line 1457
      tmp___2 = 3U;
      {
#line 1457
      while (1) {
        while_continue___7: /* CIL Label */ ;
#line 1457
        if (tmp___2 >= 128U) {
#line 1457
          goto while_break___7;
        }
#line 1457
        n___3.pt[tmp___2].name = (char const   *)0;
#line 1457
        n___3.pt[tmp___2].start_count = 0;
#line 1457
        n___3.pt[tmp___2].y = 0;
#line 1457
        n___3.pt[tmp___2].x = 0;
#line 1457
        tmp___2 ++;
      }
      while_break___7: /* CIL Label */ ;
      }
      {
#line 1462
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___3));
      }
#line 1462
      if (rc) {
        {
#line 1462
        while (1) {
          while_continue___8: /* CIL Label */ ;
          {
#line 1462
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  1462);
          }
#line 1462
          if (! model->rc) {
#line 1462
            model->rc = rc;
          }
#line 1462
          return (model->rc);
#line 1462
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
      }
    }
    {
#line 1469
    y = model->y_height - 2;
#line 1472
    tmp___8 = has_device(model, y - 1, x, 5);
    }
#line 1472
    if (tmp___8) {
#line 1475
      n___4.last_inc = 3;
#line 1475
      n___4.num_pts = 3;
#line 1475
      n___4.pt[0].name = "BTERM_CLB_CEOUT%i_N";
#line 1475
      n___4.pt[0].start_count = 0;
#line 1475
      n___4.pt[0].y = y;
#line 1475
      n___4.pt[0].x = x;
#line 1475
      n___4.pt[1].name = "TIOI_IOCE%i";
#line 1475
      n___4.pt[1].start_count = 0;
#line 1475
      n___4.pt[1].y = y - 1;
#line 1475
      n___4.pt[1].x = x;
#line 1475
      n___4.pt[2].name = "BIOI_INNER_IOCE%i";
#line 1475
      n___4.pt[2].start_count = 0;
#line 1475
      n___4.pt[2].y = y - 2;
#line 1475
      n___4.pt[2].x = x;
#line 1475
      tmp___4 = 3U;
      {
#line 1475
      while (1) {
        while_continue___9: /* CIL Label */ ;
#line 1475
        if (tmp___4 >= 128U) {
#line 1475
          goto while_break___9;
        }
#line 1475
        n___4.pt[tmp___4].name = (char const   *)0;
#line 1475
        n___4.pt[tmp___4].start_count = 0;
#line 1475
        n___4.pt[tmp___4].y = 0;
#line 1475
        n___4.pt[tmp___4].x = 0;
#line 1475
        tmp___4 ++;
      }
      while_break___9: /* CIL Label */ ;
      }
      {
#line 1480
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___4));
      }
#line 1480
      if (rc) {
        {
#line 1480
        while (1) {
          while_continue___10: /* CIL Label */ ;
          {
#line 1480
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  1480);
          }
#line 1480
          if (! model->rc) {
#line 1480
            model->rc = rc;
          }
#line 1480
          return (model->rc);
#line 1480
          goto while_break___10;
        }
        while_break___10: /* CIL Label */ ;
        }
      }
#line 1483
      n___5.last_inc = 3;
#line 1483
      n___5.num_pts = 3;
#line 1483
      n___5.pt[0].name = "BTERM_CLB_CLKOUT%i_N";
#line 1483
      n___5.pt[0].start_count = 0;
#line 1483
      n___5.pt[0].y = y;
#line 1483
      n___5.pt[0].x = x;
#line 1483
      n___5.pt[1].name = "TIOI_IOCLK%i";
#line 1483
      n___5.pt[1].start_count = 0;
#line 1483
      n___5.pt[1].y = y - 1;
#line 1483
      n___5.pt[1].x = x;
#line 1483
      n___5.pt[2].name = "BIOI_INNER_IOCLK%i";
#line 1483
      n___5.pt[2].start_count = 0;
#line 1483
      n___5.pt[2].y = y - 2;
#line 1483
      n___5.pt[2].x = x;
#line 1483
      tmp___5 = 3U;
      {
#line 1483
      while (1) {
        while_continue___11: /* CIL Label */ ;
#line 1483
        if (tmp___5 >= 128U) {
#line 1483
          goto while_break___11;
        }
#line 1483
        n___5.pt[tmp___5].name = (char const   *)0;
#line 1483
        n___5.pt[tmp___5].start_count = 0;
#line 1483
        n___5.pt[tmp___5].y = 0;
#line 1483
        n___5.pt[tmp___5].x = 0;
#line 1483
        tmp___5 ++;
      }
      while_break___11: /* CIL Label */ ;
      }
      {
#line 1488
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___5));
      }
#line 1488
      if (rc) {
        {
#line 1488
        while (1) {
          while_continue___12: /* CIL Label */ ;
          {
#line 1488
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  1488);
          }
#line 1488
          if (! model->rc) {
#line 1488
            model->rc = rc;
          }
#line 1488
          return (model->rc);
#line 1488
          goto while_break___12;
        }
        while_break___12: /* CIL Label */ ;
        }
      }
#line 1491
      n___6.last_inc = 1;
#line 1491
      n___6.num_pts = 3;
#line 1491
      n___6.pt[0].name = "BTERM_CLB_PLLCEOUT%i_N";
#line 1491
      n___6.pt[0].start_count = 0;
#line 1491
      n___6.pt[0].y = y;
#line 1491
      n___6.pt[0].x = x;
#line 1491
      n___6.pt[1].name = "TIOI_PLLCE%i";
#line 1491
      n___6.pt[1].start_count = 0;
#line 1491
      n___6.pt[1].y = y - 1;
#line 1491
      n___6.pt[1].x = x;
#line 1491
      n___6.pt[2].name = "BIOI_INNER_PLLCE%i";
#line 1491
      n___6.pt[2].start_count = 0;
#line 1491
      n___6.pt[2].y = y - 2;
#line 1491
      n___6.pt[2].x = x;
#line 1491
      tmp___6 = 3U;
      {
#line 1491
      while (1) {
        while_continue___13: /* CIL Label */ ;
#line 1491
        if (tmp___6 >= 128U) {
#line 1491
          goto while_break___13;
        }
#line 1491
        n___6.pt[tmp___6].name = (char const   *)0;
#line 1491
        n___6.pt[tmp___6].start_count = 0;
#line 1491
        n___6.pt[tmp___6].y = 0;
#line 1491
        n___6.pt[tmp___6].x = 0;
#line 1491
        tmp___6 ++;
      }
      while_break___13: /* CIL Label */ ;
      }
      {
#line 1496
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___6));
      }
#line 1496
      if (rc) {
        {
#line 1496
        while (1) {
          while_continue___14: /* CIL Label */ ;
          {
#line 1496
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  1496);
          }
#line 1496
          if (! model->rc) {
#line 1496
            model->rc = rc;
          }
#line 1496
          return (model->rc);
#line 1496
          goto while_break___14;
        }
        while_break___14: /* CIL Label */ ;
        }
      }
#line 1499
      n___7.last_inc = 1;
#line 1499
      n___7.num_pts = 3;
#line 1499
      n___7.pt[0].name = "BTERM_CLB_PLLCLKOUT%i_N";
#line 1499
      n___7.pt[0].start_count = 0;
#line 1499
      n___7.pt[0].y = y;
#line 1499
      n___7.pt[0].x = x;
#line 1499
      n___7.pt[1].name = "TIOI_PLLCLK%i";
#line 1499
      n___7.pt[1].start_count = 0;
#line 1499
      n___7.pt[1].y = y - 1;
#line 1499
      n___7.pt[1].x = x;
#line 1499
      n___7.pt[2].name = "BIOI_INNER_PLLCLK%i";
#line 1499
      n___7.pt[2].start_count = 0;
#line 1499
      n___7.pt[2].y = y - 2;
#line 1499
      n___7.pt[2].x = x;
#line 1499
      tmp___7 = 3U;
      {
#line 1499
      while (1) {
        while_continue___15: /* CIL Label */ ;
#line 1499
        if (tmp___7 >= 128U) {
#line 1499
          goto while_break___15;
        }
#line 1499
        n___7.pt[tmp___7].name = (char const   *)0;
#line 1499
        n___7.pt[tmp___7].start_count = 0;
#line 1499
        n___7.pt[tmp___7].y = 0;
#line 1499
        n___7.pt[tmp___7].x = 0;
#line 1499
        tmp___7 ++;
      }
      while_break___15: /* CIL Label */ ;
      }
      {
#line 1504
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___7));
      }
#line 1504
      if (rc) {
        {
#line 1504
        while (1) {
          while_continue___16: /* CIL Label */ ;
          {
#line 1504
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  1504);
          }
#line 1504
          if (! model->rc) {
#line 1504
            model->rc = rc;
          }
#line 1504
          return (model->rc);
#line 1504
          goto while_break___16;
        }
        while_break___16: /* CIL Label */ ;
        }
      }
    }
#line 1430
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 1520
  rc = add_conn_range(model, & add_conn_bi, 0, model->center_x - 1, "REGT_PLLCLK%i",
                      0, 1, 1, model->center_x - 1, "REGT_TTERM_PLL_CLKOUT%i_N", 0);
  }
#line 1523
  if (rc) {
    {
#line 1523
    while (1) {
      while_continue___17: /* CIL Label */ ;
      {
#line 1523
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1523);
      }
#line 1523
      if (! model->rc) {
#line 1523
        model->rc = rc;
      }
#line 1523
      return (model->rc);
#line 1523
      goto while_break___17;
    }
    while_break___17: /* CIL Label */ ;
    }
  }
  {
#line 1524
  rc = add_conn_range(model, & add_conn_bi, 0, model->center_x - 1, "REGT_CEOUT%i",
                      0, 1, 1, model->center_x - 1, "REGT_TTERM_PLL_CEOUT%i_N", 0);
  }
#line 1527
  if (rc) {
    {
#line 1527
    while (1) {
      while_continue___18: /* CIL Label */ ;
      {
#line 1527
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1527);
      }
#line 1527
      if (! model->rc) {
#line 1527
        model->rc = rc;
      }
#line 1527
      return (model->rc);
#line 1527
      goto while_break___18;
    }
    while_break___18: /* CIL Label */ ;
    }
  }
#line 1531
  seeds[0].flags = 32864;
#line 1531
  seeds[0].str = (char const   *)0;
#line 1531
  seeds[1].flags = 65920;
#line 1531
  seeds[1].str = (char const   *)0;
#line 1531
  seeds[2].flags = 8704;
#line 1531
  seeds[2].str = (char const   *)0;
#line 1531
  seeds[3].flags = 2048;
#line 1531
  seeds[3].str = (char const   *)0;
#line 1531
  seeds[4].flags = 17408;
#line 1531
  seeds[4].str = (char const   *)0;
#line 1531
  seeds[5].flags = 4096;
#line 1531
  seeds[5].str = (char const   *)0;
#line 1531
  seeds[6].flags = 131072;
#line 1531
  seeds[6].str = (char const   *)0;
#line 1531
  seeds[7].flags = 262144;
#line 1531
  seeds[7].str = (char const   *)0;
#line 1531
  seeds[8].flags = 0;
#line 1531
  seeds[8].str = (char const   *)0;
#line 1542
  y = 1;
#line 1543
  i = 0;
  {
#line 1543
  while (1) {
    while_continue___19: /* CIL Label */ ;
#line 1543
    if (! (i < 4)) {
#line 1543
      goto while_break___19;
    }
#line 1544
    if (i == 0) {
      {
#line 1545
      seeds[0].str = "IOI_TTERM_IOCE%i";
#line 1546
      seeds[1].str = "TTERM_CLB_IOCE%i";
#line 1547
      seeds[2].str = "BRAM_TTERM_IOCE%i";
#line 1548
      seeds[3].str = "BRAM_INTER_TTERM_IOCE%i";
#line 1549
      seeds[4].str = "DSP_TTERM_IOCE%i";
#line 1550
      seeds[5].str = "DSP_INTER_TTERM_IOCE%i";
#line 1551
      seeds[6].str = "REGT_TTERM_IOCEOUT%i";
#line 1552
      seeds[7].str = "REGV_TTERM_IOCEOUT%i";
#line 1553
      net.last_inc = 3;
#line 1554
      seed_strx(model, (struct seed_data  const  *)(seeds));
#line 1555
      x = 6;
      }
      {
#line 1555
      while (1) {
        while_continue___20: /* CIL Label */ ;
#line 1555
        if (! (x < model->x_width - 5)) {
#line 1555
          goto while_break___20;
        }
#line 1557
        if (x == model->center_x - 1) {
          {
#line 1558
          rc = add_conn_range(model, & add_conn_bi, y, x, *(model->tmp_str + x), 0,
                              7, y - 1, model->center_x - 1, "REGT_IOCEOUT%i", 0);
          }
#line 1562
          if (rc) {
            {
#line 1562
            while (1) {
              while_continue___21: /* CIL Label */ ;
              {
#line 1562
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      1562);
              }
#line 1562
              if (! model->rc) {
#line 1562
                model->rc = rc;
              }
#line 1562
              return (model->rc);
#line 1562
              goto while_break___21;
            }
            while_break___21: /* CIL Label */ ;
            }
          }
        } else
#line 1563
        if (x == model->center_x) {
          {
#line 1564
          rc = add_conn_range(model, & add_conn_bi, y, x, *(model->tmp_str + x), 4,
                              7, y - 1, model->center_x - 1, "REGT_IOCEOUT%i", 4);
          }
#line 1568
          if (rc) {
            {
#line 1568
            while (1) {
              while_continue___22: /* CIL Label */ ;
              {
#line 1568
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      1568);
              }
#line 1568
              if (! model->rc) {
#line 1568
                model->rc = rc;
              }
#line 1568
              return (model->rc);
#line 1568
              goto while_break___22;
            }
            while_break___22: /* CIL Label */ ;
            }
          }
        } else {
#line 1570
          if (x < model->center_x) {
#line 1570
            tmp___9 = 0;
          } else {
#line 1570
            tmp___9 = 4;
          }
          {
#line 1570
          rc = add_conn_range(model, & add_conn_bi, y, x, *(model->tmp_str + x), 0,
                              3, y - 1, model->center_x - 1, "REGT_IOCEOUT%i", tmp___9);
          }
#line 1574
          if (rc) {
            {
#line 1574
            while (1) {
              while_continue___23: /* CIL Label */ ;
              {
#line 1574
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      1574);
              }
#line 1574
              if (! model->rc) {
#line 1574
                model->rc = rc;
              }
#line 1574
              return (model->rc);
#line 1574
              goto while_break___23;
            }
            while_break___23: /* CIL Label */ ;
            }
          }
        }
#line 1555
        x ++;
      }
      while_break___20: /* CIL Label */ ;
      }
    } else
#line 1577
    if (i == 1) {
      {
#line 1578
      seeds[0].str = "IOI_TTERM_IOCLK%i";
#line 1579
      seeds[1].str = "TTERM_CLB_IOCLK%i";
#line 1580
      seeds[2].str = "BRAM_TTERM_IOCLK%i";
#line 1581
      seeds[3].str = "BRAM_INTER_TTERM_IOCLK%i";
#line 1582
      seeds[4].str = "DSP_TTERM_IOCLK%i";
#line 1583
      seeds[5].str = "DSP_INTER_TTERM_IOCLK%i";
#line 1584
      seeds[6].str = "REGT_TTERM_IOCLKOUT%i";
#line 1585
      seeds[7].str = "REGV_TTERM_IOCLKOUT%i";
#line 1586
      net.last_inc = 3;
#line 1587
      seed_strx(model, (struct seed_data  const  *)(seeds));
#line 1588
      x = 6;
      }
      {
#line 1588
      while (1) {
        while_continue___24: /* CIL Label */ ;
#line 1588
        if (! (x < model->x_width - 5)) {
#line 1588
          goto while_break___24;
        }
#line 1590
        if (x == model->center_x - 1) {
          {
#line 1591
          rc = add_conn_range(model, & add_conn_bi, y, x, *(model->tmp_str + x), 0,
                              7, y - 1, model->center_x - 1, "REGT_IOCLKOUT%i", 0);
          }
#line 1595
          if (rc) {
            {
#line 1595
            while (1) {
              while_continue___25: /* CIL Label */ ;
              {
#line 1595
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      1595);
              }
#line 1595
              if (! model->rc) {
#line 1595
                model->rc = rc;
              }
#line 1595
              return (model->rc);
#line 1595
              goto while_break___25;
            }
            while_break___25: /* CIL Label */ ;
            }
          }
        } else
#line 1596
        if (x == model->center_x) {
          {
#line 1597
          rc = add_conn_range(model, & add_conn_bi, y, x, *(model->tmp_str + x), 4,
                              7, y - 1, model->center_x - 1, "REGT_IOCLKOUT%i", 4);
          }
#line 1601
          if (rc) {
            {
#line 1601
            while (1) {
              while_continue___26: /* CIL Label */ ;
              {
#line 1601
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      1601);
              }
#line 1601
              if (! model->rc) {
#line 1601
                model->rc = rc;
              }
#line 1601
              return (model->rc);
#line 1601
              goto while_break___26;
            }
            while_break___26: /* CIL Label */ ;
            }
          }
        } else {
#line 1603
          if (x < model->center_x) {
#line 1603
            tmp___10 = 0;
          } else {
#line 1603
            tmp___10 = 4;
          }
          {
#line 1603
          rc = add_conn_range(model, & add_conn_bi, y, x, *(model->tmp_str + x), 0,
                              3, y - 1, model->center_x - 1, "REGT_IOCLKOUT%i", tmp___10);
          }
#line 1607
          if (rc) {
            {
#line 1607
            while (1) {
              while_continue___27: /* CIL Label */ ;
              {
#line 1607
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      1607);
              }
#line 1607
              if (! model->rc) {
#line 1607
                model->rc = rc;
              }
#line 1607
              return (model->rc);
#line 1607
              goto while_break___27;
            }
            while_break___27: /* CIL Label */ ;
            }
          }
        }
#line 1588
        x ++;
      }
      while_break___24: /* CIL Label */ ;
      }
    } else
#line 1610
    if (i == 2) {
      {
#line 1611
      seeds[0].str = "IOI_TTERM_PLLCE%i";
#line 1612
      seeds[1].str = "TTERM_CLB_PLLCE%i";
#line 1613
      seeds[2].str = "BRAM_TTERM_PLLCE%i";
#line 1614
      seeds[3].str = "BRAM_INTER_TTERM_PLLCE%i";
#line 1615
      seeds[4].str = "DSP_TTERM_PLLCE%i";
#line 1616
      seeds[5].str = "DSP_INTER_TTERM_PLLCE%i";
#line 1617
      seeds[6].str = "REGT_TTERM_PLL_CEOUT%i";
#line 1618
      seeds[7].str = "REGV_TTERM_CEOUT%i";
#line 1619
      net.last_inc = 1;
#line 1620
      seed_strx(model, (struct seed_data  const  *)(seeds));
      }
    } else {
      {
#line 1622
      seeds[0].str = "IOI_TTERM_PLLCLK%i";
#line 1623
      seeds[1].str = "TTERM_CLB_PLLCLK%i";
#line 1624
      seeds[2].str = "BRAM_TTERM_PLLCLK%i";
#line 1625
      seeds[3].str = "BRAM_INTER_TTERM_PLLCLK%i";
#line 1626
      seeds[4].str = "DSP_TTERM_PLLCLK%i";
#line 1627
      seeds[5].str = "DSP_INTER_TTERM_PLLCLK%i";
#line 1628
      seeds[6].str = "REGT_TTERM_PLL_CLKOUT%i";
#line 1629
      seeds[7].str = "REGV_TTERM_CLKOUT%i";
#line 1630
      net.last_inc = 1;
#line 1631
      seed_strx(model, (struct seed_data  const  *)(seeds));
      }
    }
#line 1634
    net.num_pts = 0;
#line 1636
    x = 6;
    {
#line 1636
    while (1) {
      while_continue___28: /* CIL Label */ ;
#line 1636
      if (! (x < model->x_width - 5)) {
#line 1636
        goto while_break___28;
      }
#line 1637
      if ((unsigned long )net.num_pts >= sizeof(net.pt) / sizeof(net.pt[0])) {
        {
#line 1637
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                1637);
#line 1637
        exit(1);
        }
      }
#line 1638
      if (! *(model->tmp_str + x)) {
        {
#line 1638
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                1638);
#line 1638
        exit(1);
        }
      }
#line 1641
      if (i < 2) {
        {
#line 1641
        tmp___11 = is_atx(131072, model, x);
        }
#line 1641
        if (tmp___11) {
          {
#line 1644
          net.pt[net.num_pts].start_count = 0;
#line 1645
          net.pt[net.num_pts].x = x;
#line 1646
          net.pt[net.num_pts].y = 1;
#line 1647
          net.pt[net.num_pts].name = *(model->tmp_str + x);
#line 1648
          (net.num_pts) ++;
#line 1649
          rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
          }
#line 1649
          if (rc) {
            {
#line 1649
            while (1) {
              while_continue___29: /* CIL Label */ ;
              {
#line 1649
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      1649);
              }
#line 1649
              if (! model->rc) {
#line 1649
                model->rc = rc;
              }
#line 1649
              return (model->rc);
#line 1649
              goto while_break___29;
            }
            while_break___29: /* CIL Label */ ;
            }
          }
#line 1651
          net.pt[0].start_count = 4;
#line 1652
          net.pt[0].x = x;
#line 1653
          net.pt[0].y = 1;
#line 1654
          net.pt[0].name = *(model->tmp_str + x);
#line 1655
          x ++;
#line 1656
          net.pt[1].start_count = 4;
#line 1657
          net.pt[1].x = x;
#line 1658
          net.pt[1].y = 1;
#line 1659
          net.pt[1].name = *(model->tmp_str + x);
#line 1660
          net.num_pts = 2;
        } else {
#line 1662
          net.pt[net.num_pts].start_count = 0;
#line 1663
          net.pt[net.num_pts].x = x;
#line 1664
          net.pt[net.num_pts].y = 1;
#line 1665
          net.pt[net.num_pts].name = *(model->tmp_str + x);
#line 1666
          (net.num_pts) ++;
        }
      } else {
#line 1662
        net.pt[net.num_pts].start_count = 0;
#line 1663
        net.pt[net.num_pts].x = x;
#line 1664
        net.pt[net.num_pts].y = 1;
#line 1665
        net.pt[net.num_pts].name = *(model->tmp_str + x);
#line 1666
        (net.num_pts) ++;
      }
#line 1636
      x ++;
    }
    while_break___28: /* CIL Label */ ;
    }
    {
#line 1670
    rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
    }
#line 1670
    if (rc) {
      {
#line 1670
      while (1) {
        while_continue___30: /* CIL Label */ ;
        {
#line 1670
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                1670);
        }
#line 1670
        if (! model->rc) {
#line 1670
          model->rc = rc;
        }
#line 1670
        return (model->rc);
#line 1670
        goto while_break___30;
      }
      while_break___30: /* CIL Label */ ;
      }
    }
#line 1543
    i ++;
  }
  while_break___19: /* CIL Label */ ;
  }
  {
#line 1677
  rc = add_conn_range(model, & add_conn_bi, model->y_height - 1, model->center_x - 1,
                      "REGB_PLLCLK%i", 0, 1, model->y_height - 2, model->center_x - 1,
                      "REGB_BTERM_PLL_CLKOUT%i_S", 0);
  }
#line 1680
  if (rc) {
    {
#line 1680
    while (1) {
      while_continue___31: /* CIL Label */ ;
      {
#line 1680
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1680);
      }
#line 1680
      if (! model->rc) {
#line 1680
        model->rc = rc;
      }
#line 1680
      return (model->rc);
#line 1680
      goto while_break___31;
    }
    while_break___31: /* CIL Label */ ;
    }
  }
  {
#line 1681
  rc = add_conn_range(model, & add_conn_bi, model->y_height - 1, model->center_x - 1,
                      "REGB_CEOUT%i", 0, 1, model->y_height - 2, model->center_x - 1,
                      "REGB_BTERM_PLL_CEOUT%i_S", 0);
  }
#line 1684
  if (rc) {
    {
#line 1684
    while (1) {
      while_continue___32: /* CIL Label */ ;
      {
#line 1684
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1684);
      }
#line 1684
      if (! model->rc) {
#line 1684
        model->rc = rc;
      }
#line 1684
      return (model->rc);
#line 1684
      goto while_break___32;
    }
    while_break___32: /* CIL Label */ ;
    }
  }
#line 1688
  seeds___0[0].flags = 58976;
#line 1688
  seeds___0[0].str = (char const   *)0;
#line 1688
  seeds___0[1].flags = 72064;
#line 1688
  seeds___0[1].str = (char const   *)0;
#line 1688
  seeds___0[2].flags = 131072;
#line 1688
  seeds___0[2].str = (char const   *)0;
#line 1688
  seeds___0[3].flags = 262144;
#line 1688
  seeds___0[3].str = (char const   *)0;
#line 1688
  seeds___0[4].flags = 0;
#line 1688
  seeds___0[4].str = (char const   *)0;
#line 1697
  y = model->y_height - 2;
#line 1698
  i = 0;
  {
#line 1698
  while (1) {
    while_continue___33: /* CIL Label */ ;
#line 1698
    if (! (i < 4)) {
#line 1698
      goto while_break___33;
    }
#line 1699
    if (i == 0) {
      {
#line 1700
      seeds___0[0].str = "IOI_BTERM_CEOUT%i";
#line 1701
      seeds___0[1].str = "BTERM_CLB_CEOUT%i";
#line 1702
      seeds___0[2].str = "REGB_BTERM_IOCEOUT%i";
#line 1703
      seeds___0[3].str = "REGV_BTERM_CEOUT%i";
#line 1704
      net.last_inc = 3;
#line 1705
      seed_strx(model, (struct seed_data  const  *)(seeds___0));
#line 1706
      x = 6;
      }
      {
#line 1706
      while (1) {
        while_continue___34: /* CIL Label */ ;
#line 1706
        if (! (x < model->x_width - 5)) {
#line 1706
          goto while_break___34;
        }
#line 1708
        if (x == model->center_x - 1) {
          {
#line 1709
          rc = add_conn_range(model, & add_conn_bi, y, x, *(model->tmp_str + x), 0,
                              7, y + 1, model->center_x - 1, "REGB_IOCEOUT%i", 0);
          }
#line 1713
          if (rc) {
            {
#line 1713
            while (1) {
              while_continue___35: /* CIL Label */ ;
              {
#line 1713
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      1713);
              }
#line 1713
              if (! model->rc) {
#line 1713
                model->rc = rc;
              }
#line 1713
              return (model->rc);
#line 1713
              goto while_break___35;
            }
            while_break___35: /* CIL Label */ ;
            }
          }
        } else {
#line 1715
          if (x < model->center_x) {
#line 1715
            tmp___12 = 4;
          } else {
#line 1715
            tmp___12 = 0;
          }
          {
#line 1715
          rc = add_conn_range(model, & add_conn_bi, y, x, *(model->tmp_str + x), 0,
                              3, y + 1, model->center_x - 1, "REGB_IOCEOUT%i", tmp___12);
          }
#line 1719
          if (rc) {
            {
#line 1719
            while (1) {
              while_continue___36: /* CIL Label */ ;
              {
#line 1719
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      1719);
              }
#line 1719
              if (! model->rc) {
#line 1719
                model->rc = rc;
              }
#line 1719
              return (model->rc);
#line 1719
              goto while_break___36;
            }
            while_break___36: /* CIL Label */ ;
            }
          }
        }
#line 1706
        x ++;
      }
      while_break___34: /* CIL Label */ ;
      }
    } else
#line 1722
    if (i == 1) {
      {
#line 1723
      seeds___0[0].str = "IOI_BTERM_CLKOUT%i";
#line 1724
      seeds___0[1].str = "BTERM_CLB_CLKOUT%i";
#line 1725
      seeds___0[2].str = "REGB_BTERM_IOCLKOUT%i";
#line 1726
      seeds___0[3].str = "REGV_BTERM_CLKOUT%i";
#line 1727
      net.last_inc = 3;
#line 1728
      seed_strx(model, (struct seed_data  const  *)(seeds___0));
#line 1729
      x = 6;
      }
      {
#line 1729
      while (1) {
        while_continue___37: /* CIL Label */ ;
#line 1729
        if (! (x < model->x_width - 5)) {
#line 1729
          goto while_break___37;
        }
#line 1731
        if (x == model->center_x - 1) {
          {
#line 1732
          rc = add_conn_range(model, & add_conn_bi, y, x, *(model->tmp_str + x), 0,
                              7, y + 1, model->center_x - 1, "REGB_IOCLKOUT%i", 0);
          }
#line 1736
          if (rc) {
            {
#line 1736
            while (1) {
              while_continue___38: /* CIL Label */ ;
              {
#line 1736
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      1736);
              }
#line 1736
              if (! model->rc) {
#line 1736
                model->rc = rc;
              }
#line 1736
              return (model->rc);
#line 1736
              goto while_break___38;
            }
            while_break___38: /* CIL Label */ ;
            }
          }
        } else {
#line 1738
          if (x < model->center_x) {
#line 1738
            tmp___13 = 4;
          } else {
#line 1738
            tmp___13 = 0;
          }
          {
#line 1738
          rc = add_conn_range(model, & add_conn_bi, y, x, *(model->tmp_str + x), 0,
                              3, y + 1, model->center_x - 1, "REGB_IOCLKOUT%i", tmp___13);
          }
#line 1742
          if (rc) {
            {
#line 1742
            while (1) {
              while_continue___39: /* CIL Label */ ;
              {
#line 1742
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      1742);
              }
#line 1742
              if (! model->rc) {
#line 1742
                model->rc = rc;
              }
#line 1742
              return (model->rc);
#line 1742
              goto while_break___39;
            }
            while_break___39: /* CIL Label */ ;
            }
          }
        }
#line 1729
        x ++;
      }
      while_break___37: /* CIL Label */ ;
      }
    } else
#line 1745
    if (i == 2) {
      {
#line 1746
      seeds___0[0].str = "IOI_BTERM_PLLCEOUT%i";
#line 1747
      seeds___0[1].str = "BTERM_CLB_PLLCEOUT%i";
#line 1748
      seeds___0[2].str = "REGB_BTERM_PLL_CEOUT%i";
#line 1749
      seeds___0[3].str = "REGV_BTERM_PLLCEOUT%i";
#line 1750
      net.last_inc = 1;
#line 1751
      seed_strx(model, (struct seed_data  const  *)(seeds___0));
      }
    } else {
      {
#line 1753
      seeds___0[0].str = "IOI_BTERM_PLLCLKOUT%i";
#line 1754
      seeds___0[1].str = "BTERM_CLB_PLLCLKOUT%i";
#line 1755
      seeds___0[2].str = "REGB_BTERM_PLL_CLKOUT%i";
#line 1756
      seeds___0[3].str = "REGV_BTERM_PLLCLKOUT%i";
#line 1757
      net.last_inc = 1;
#line 1758
      seed_strx(model, (struct seed_data  const  *)(seeds___0));
      }
    }
#line 1761
    net.num_pts = 0;
#line 1763
    x = 6;
    {
#line 1763
    while (1) {
      while_continue___40: /* CIL Label */ ;
#line 1763
      if (! (x < model->x_width - 5)) {
#line 1763
        goto while_break___40;
      }
#line 1764
      if ((unsigned long )net.num_pts >= sizeof(net.pt) / sizeof(net.pt[0])) {
        {
#line 1764
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                1764);
#line 1764
        exit(1);
        }
      }
#line 1765
      if (! *(model->tmp_str + x)) {
        {
#line 1765
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                1765);
#line 1765
        exit(1);
        }
      }
#line 1768
      if (i < 2) {
        {
#line 1768
        tmp___14 = is_atx(131072, model, x);
        }
#line 1768
        if (tmp___14) {
          {
#line 1771
          net.pt[net.num_pts].start_count = 4;
#line 1772
          net.pt[net.num_pts].x = x;
#line 1773
          net.pt[net.num_pts].y = model->y_height - 2;
#line 1774
          net.pt[net.num_pts].name = *(model->tmp_str + x);
#line 1775
          (net.num_pts) ++;
#line 1776
          rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
          }
#line 1776
          if (rc) {
            {
#line 1776
            while (1) {
              while_continue___41: /* CIL Label */ ;
              {
#line 1776
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      1776);
              }
#line 1776
              if (! model->rc) {
#line 1776
                model->rc = rc;
              }
#line 1776
              return (model->rc);
#line 1776
              goto while_break___41;
            }
            while_break___41: /* CIL Label */ ;
            }
          }
#line 1778
          net.num_pts = 0;
        }
      }
#line 1781
      net.pt[net.num_pts].start_count = 0;
#line 1782
      net.pt[net.num_pts].x = x;
#line 1783
      net.pt[net.num_pts].y = model->y_height - 2;
#line 1784
      net.pt[net.num_pts].name = *(model->tmp_str + x);
#line 1785
      (net.num_pts) ++;
#line 1763
      x ++;
    }
    while_break___40: /* CIL Label */ ;
    }
    {
#line 1788
    rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
    }
#line 1788
    if (rc) {
      {
#line 1788
      while (1) {
        while_continue___42: /* CIL Label */ ;
        {
#line 1788
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                1788);
        }
#line 1788
        if (! model->rc) {
#line 1788
          model->rc = rc;
        }
#line 1788
        return (model->rc);
#line 1788
        goto while_break___42;
      }
      while_break___42: /* CIL Label */ ;
      }
    }
#line 1698
    i ++;
  }
  while_break___33: /* CIL Label */ ;
  }
#line 1791
  return (model->rc);
}
}
#line 1794 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int term_leftright_x(struct fpga_model *model , int x ) 
{ 
  struct w_net net ;
  int y ;
  int i ;
  int rc ;
  char const   *tmp_str ;
  struct seed_data seeds[4] ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;

  {
#line 1800
  seeds[0].flags = 16384;
#line 1800
  seeds[0].str = (char const   *)0;
#line 1800
  seeds[1].flags = 32;
#line 1800
  seeds[1].str = (char const   *)0;
#line 1800
  seeds[2].flags = 16;
#line 1800
  seeds[2].str = (char const   *)0;
#line 1800
  seeds[3].flags = 0;
#line 1800
  seeds[3].str = (char const   *)0;
  {
#line 1806
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1806
    if (model->rc) {
#line 1806
      return (model->rc);
    }
#line 1806
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1816
  i = 0;
  {
#line 1816
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1816
    if (! (i < 4)) {
#line 1816
      goto while_break___0;
    }
#line 1819
    if (i == 0) {
#line 1820
      if (x == 1) {
#line 1821
        seeds[0].str = "IOI_LTERM_IOCE%i";
#line 1822
        seeds[1].str = "HCLK_IOI_LTERM_IOCE%i";
#line 1823
        seeds[2].str = "REGH_LTERM_IOCEOUT%i";
#line 1824
        tmp_str = "REGL_IOCEOUT%i";
      } else
#line 1825
      if (x == model->x_width - 2) {
#line 1826
        seeds[0].str = "IOI_RTERM_IOCE%i";
#line 1827
        seeds[1].str = "HCLK_IOI_RTERM_IOCE%i";
#line 1828
        seeds[2].str = "REGH_RTERM_IOCEOUT%i";
#line 1829
        tmp_str = "REGR_IOCEOUT%i";
      } else {
        {
#line 1830
        while (1) {
          while_continue___1: /* CIL Label */ ;
          {
#line 1830
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  1830);
          }
#line 1830
          if (! model->rc) {
#line 1830
            model->rc = 22;
          }
#line 1830
          return (model->rc);
#line 1830
          goto while_break___1;
        }
        while_break___1: /* CIL Label */ ;
        }
      }
      {
#line 1831
      net.last_inc = 3;
#line 1832
      seed_stry(model, (struct seed_data  const  *)(seeds));
#line 1833
      y = 10;
      }
      {
#line 1833
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 1833
        if (! (y <= (model->y_height - 3) - 8)) {
#line 1833
          goto while_break___2;
        }
#line 1835
        if (y == model->center_y) {
#line 1835
          tmp___0 = 0;
        } else {
#line 1835
          if ((y < model->center_y) ^ (x != 1)) {
#line 1835
            tmp = 4;
          } else {
#line 1835
            tmp = 0;
          }
#line 1835
          tmp___0 = tmp;
        }
#line 1835
        if (x == 1) {
#line 1835
          tmp___1 = 0;
        } else {
#line 1835
          tmp___1 = model->x_width - 1;
        }
#line 1835
        if (y == model->center_y) {
#line 1835
          tmp___2 = 7;
        } else {
#line 1835
          tmp___2 = 3;
        }
        {
#line 1835
        rc = add_conn_range(model, & add_conn_bi, y, x, *(model->tmp_str + y), 0,
                            tmp___2, model->center_y, tmp___1, tmp_str, tmp___0);
        }
#line 1841
        if (rc) {
          {
#line 1841
          while (1) {
            while_continue___3: /* CIL Label */ ;
            {
#line 1841
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                    1841);
            }
#line 1841
            if (! model->rc) {
#line 1841
              model->rc = rc;
            }
#line 1841
            return (model->rc);
#line 1841
            goto while_break___3;
          }
          while_break___3: /* CIL Label */ ;
          }
        }
#line 1833
        y ++;
      }
      while_break___2: /* CIL Label */ ;
      }
    } else
#line 1843
    if (i == 1) {
#line 1844
      if (x == 1) {
#line 1845
        seeds[0].str = "IOI_LTERM_IOCLK%i";
#line 1846
        seeds[1].str = "HCLK_IOI_LTERM_IOCLK%i";
#line 1847
        seeds[2].str = "REGH_LTERM_IOCLKOUT%i";
#line 1848
        tmp_str = "REGL_IOCLKOUT%i";
      } else
#line 1849
      if (x == model->x_width - 2) {
#line 1850
        seeds[0].str = "IOI_RTERM_IOCLK%i";
#line 1851
        seeds[1].str = "HCLK_IOI_RTERM_IOCLK%i";
#line 1852
        seeds[2].str = "REGH_RTERM_IOCLKOUT%i";
#line 1853
        tmp_str = "REGR_IOCLKOUT%i";
      } else {
        {
#line 1854
        while (1) {
          while_continue___4: /* CIL Label */ ;
          {
#line 1854
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  1854);
          }
#line 1854
          if (! model->rc) {
#line 1854
            model->rc = 22;
          }
#line 1854
          return (model->rc);
#line 1854
          goto while_break___4;
        }
        while_break___4: /* CIL Label */ ;
        }
      }
      {
#line 1855
      net.last_inc = 3;
#line 1856
      seed_stry(model, (struct seed_data  const  *)(seeds));
#line 1857
      y = 10;
      }
      {
#line 1857
      while (1) {
        while_continue___5: /* CIL Label */ ;
#line 1857
        if (! (y <= (model->y_height - 3) - 8)) {
#line 1857
          goto while_break___5;
        }
#line 1859
        if (y == model->center_y) {
#line 1859
          tmp___4 = 0;
        } else {
#line 1859
          if ((y < model->center_y) ^ (x != 1)) {
#line 1859
            tmp___3 = 4;
          } else {
#line 1859
            tmp___3 = 0;
          }
#line 1859
          tmp___4 = tmp___3;
        }
#line 1859
        if (x == 1) {
#line 1859
          tmp___5 = 0;
        } else {
#line 1859
          tmp___5 = model->x_width - 1;
        }
#line 1859
        if (y == model->center_y) {
#line 1859
          tmp___6 = 7;
        } else {
#line 1859
          tmp___6 = 3;
        }
        {
#line 1859
        rc = add_conn_range(model, & add_conn_bi, y, x, *(model->tmp_str + y), 0,
                            tmp___6, model->center_y, tmp___5, tmp_str, tmp___4);
        }
#line 1865
        if (rc) {
          {
#line 1865
          while (1) {
            while_continue___6: /* CIL Label */ ;
            {
#line 1865
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                    1865);
            }
#line 1865
            if (! model->rc) {
#line 1865
              model->rc = rc;
            }
#line 1865
            return (model->rc);
#line 1865
            goto while_break___6;
          }
          while_break___6: /* CIL Label */ ;
          }
        }
#line 1857
        y ++;
      }
      while_break___5: /* CIL Label */ ;
      }
    } else
#line 1867
    if (i == 2) {
#line 1868
      if (x == 1) {
#line 1869
        seeds[0].str = "IOI_LTERM_PLLCE%i";
#line 1870
        seeds[1].str = "HCLK_IOI_LTERM_PLLCE%i";
#line 1871
        seeds[2].str = "REGH_LTERM_PLL_CEOUT%i";
      } else
#line 1872
      if (x == model->x_width - 2) {
#line 1873
        seeds[0].str = "IOI_RTERM_PLLCEOUT%i";
#line 1874
        seeds[1].str = "HCLK_IOI_RTERM_PLLCEOUT%i";
#line 1875
        seeds[2].str = "REGH_RTERM_PLL_CEOUT%i";
      } else {
        {
#line 1876
        while (1) {
          while_continue___7: /* CIL Label */ ;
          {
#line 1876
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  1876);
          }
#line 1876
          if (! model->rc) {
#line 1876
            model->rc = 22;
          }
#line 1876
          return (model->rc);
#line 1876
          goto while_break___7;
        }
        while_break___7: /* CIL Label */ ;
        }
      }
      {
#line 1877
      net.last_inc = 1;
#line 1878
      seed_stry(model, (struct seed_data  const  *)(seeds));
      }
    } else {
#line 1880
      if (x == 1) {
#line 1881
        seeds[0].str = "IOI_LTERM_PLLCLK%i";
#line 1882
        seeds[1].str = "HCLK_IOI_LTERM_PLLCLK%i";
#line 1883
        seeds[2].str = "REGH_LTERM_PLL_CLKOUT%i";
      } else
#line 1884
      if (x == model->x_width - 2) {
#line 1885
        seeds[0].str = "IOI_RTERM_PLLCLKOUT%i";
#line 1886
        seeds[1].str = "HCLK_IOI_RTERM_PLLCLKOUT%i";
#line 1887
        seeds[2].str = "REGH_RTERM_PLL_CLKOUT%i";
      } else {
        {
#line 1888
        while (1) {
          while_continue___8: /* CIL Label */ ;
          {
#line 1888
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  1888);
          }
#line 1888
          if (! model->rc) {
#line 1888
            model->rc = 22;
          }
#line 1888
          return (model->rc);
#line 1888
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
      }
      {
#line 1889
      net.last_inc = 1;
#line 1890
      seed_stry(model, (struct seed_data  const  *)(seeds));
      }
    }
#line 1894
    net.num_pts = 0;
#line 1895
    y = 10;
    {
#line 1895
    while (1) {
      while_continue___9: /* CIL Label */ ;
#line 1895
      if (! (y <= (model->y_height - 3) - 8)) {
#line 1895
        goto while_break___9;
      }
      {
#line 1897
      while (1) {
        while_continue___10: /* CIL Label */ ;
        {
#line 1897
        while (1) {
          while_continue___11: /* CIL Label */ ;
#line 1897
          if (model->rc) {
#line 1897
            return (model->rc);
          }
#line 1897
          goto while_break___11;
        }
        while_break___11: /* CIL Label */ ;
        }
#line 1897
        if ((unsigned long )net.num_pts < sizeof(net.pt) / sizeof(net.pt[0])) {
#line 1897
          if (! *(model->tmp_str + y)) {
#line 1897
            goto _L;
          }
        } else {
          _L: /* CIL Label */ 
          {
#line 1897
          while (1) {
            while_continue___12: /* CIL Label */ ;
            {
#line 1897
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                    1898);
            }
#line 1897
            if (! model->rc) {
#line 1897
              model->rc = 22;
            }
#line 1897
            return (model->rc);
#line 1897
            goto while_break___12;
          }
          while_break___12: /* CIL Label */ ;
          }
        }
#line 1897
        goto while_break___10;
      }
      while_break___10: /* CIL Label */ ;
      }
#line 1901
      if (i < 2) {
        {
#line 1901
        tmp___7 = is_aty(16, model, y);
        }
#line 1901
        if (tmp___7) {
#line 1905
          if (x == 1) {
#line 1905
            net.pt[net.num_pts].start_count = 4;
          } else {
#line 1905
            net.pt[net.num_pts].start_count = 0;
          }
          {
#line 1907
          net.pt[net.num_pts].x = x;
#line 1908
          net.pt[net.num_pts].y = y;
#line 1909
          net.pt[net.num_pts].name = *(model->tmp_str + y);
#line 1910
          (net.num_pts) ++;
#line 1911
          rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
          }
#line 1911
          if (rc) {
            {
#line 1911
            while (1) {
              while_continue___13: /* CIL Label */ ;
              {
#line 1911
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      1911);
              }
#line 1911
              if (! model->rc) {
#line 1911
                model->rc = rc;
              }
#line 1911
              return (model->rc);
#line 1911
              goto while_break___13;
            }
            while_break___13: /* CIL Label */ ;
            }
          }
#line 1913
          if (x == 1) {
#line 1913
            net.pt[0].start_count = 0;
          } else {
#line 1913
            net.pt[0].start_count = 4;
          }
#line 1915
          net.pt[0].x = x;
#line 1916
          net.pt[0].y = y;
#line 1917
          net.pt[0].name = *(model->tmp_str + y);
#line 1918
          net.num_pts = 1;
#line 1919
          goto __Cont;
        }
      }
#line 1921
      net.pt[net.num_pts].start_count = 0;
#line 1922
      net.pt[net.num_pts].x = x;
#line 1923
      net.pt[net.num_pts].y = y;
#line 1924
      net.pt[net.num_pts].name = *(model->tmp_str + y);
#line 1925
      (net.num_pts) ++;
      __Cont: /* CIL Label */ 
#line 1895
      y ++;
    }
    while_break___9: /* CIL Label */ ;
    }
    {
#line 1928
    rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
    }
#line 1928
    if (rc) {
      {
#line 1928
      while (1) {
        while_continue___14: /* CIL Label */ ;
        {
#line 1928
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                1928);
        }
#line 1928
        if (! model->rc) {
#line 1928
          model->rc = rc;
        }
#line 1928
        return (model->rc);
#line 1928
        goto while_break___14;
      }
      while_break___14: /* CIL Label */ ;
      }
    }
#line 1816
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1930
  return (model->rc);
}
}
#line 1933 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int term_leftright(struct fpga_model *model ) 
{ 
  int rc ;

  {
  {
#line 1937
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1937
    if (model->rc) {
#line 1937
      return (model->rc);
    }
#line 1937
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1938
  rc = term_leftright_x(model, 1);
  }
#line 1939
  if (rc) {
    {
#line 1939
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1939
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1939);
      }
#line 1939
      if (! model->rc) {
#line 1939
        model->rc = rc;
      }
#line 1939
      return (model->rc);
#line 1939
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 1940
  rc = term_leftright_x(model, model->x_width - 2);
  }
#line 1941
  if (rc) {
    {
#line 1941
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 1941
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1941);
      }
#line 1941
      if (! model->rc) {
#line 1941
        model->rc = rc;
      }
#line 1941
      return (model->rc);
#line 1941
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 1942
  return (model->rc);
}
}
#line 1945 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int net_up_down(struct fpga_model *model , int hclk_y , int up_down_x , enum extra_wires wire ,
                       struct w_net *up_net , struct w_net *down_net ) 
{ 
  char const   *s1 ;
  int last_inc ;
  int i ;
  char const   *tmp ;
  int tmp___0 ;
  char const   *tmp___1 ;
  int tmp___2 ;

  {
  {
#line 1951
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1951
    if (model->rc) {
#line 1951
      return (model->rc);
    }
#line 1951
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1952
  if ((unsigned int )wire == 120U) {
#line 1953
    s1 = "IOCE";
#line 1954
    last_inc = 3;
  } else
#line 1955
  if ((unsigned int )wire == 121U) {
#line 1956
    s1 = "IOCLK";
#line 1957
    last_inc = 3;
  } else
#line 1958
  if ((unsigned int )wire == 122U) {
#line 1959
    s1 = "PLLCE";
#line 1960
    last_inc = 1;
  } else
#line 1961
  if ((unsigned int )wire == 123U) {
#line 1962
    s1 = "PLLCLK";
#line 1963
    last_inc = 1;
  } else {
    {
#line 1964
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1964
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              1964);
      }
#line 1964
      if (! model->rc) {
#line 1964
        model->rc = 22;
      }
#line 1964
      return (model->rc);
#line 1964
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 1966
  up_net->last_inc = last_inc;
#line 1967
  up_net->pt[0].name = pf("HCLK_IOIL_%s%%i_UP", s1);
#line 1968
  up_net->pt[0].start_count = 0;
#line 1969
  up_net->pt[0].y = hclk_y;
#line 1970
  up_net->pt[0].x = up_down_x;
#line 1971
  up_net->num_pts = 1;
#line 1973
  down_net->last_inc = last_inc;
#line 1974
  down_net->pt[0].name = pf("HCLK_IOIL_%s%%i_DOWN", s1);
#line 1975
  down_net->pt[0].start_count = 0;
#line 1976
  down_net->pt[0].y = hclk_y;
#line 1977
  down_net->pt[0].x = up_down_x;
#line 1978
  down_net->num_pts = 1;
#line 1980
  i = 0;
  }
  {
#line 1980
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 1980
    if (! (i < 8)) {
#line 1980
      goto while_break___1;
    }
    {
#line 1981
    tmp___0 = has_device(model, (hclk_y - 1) - i, up_down_x, 7);
    }
#line 1981
    if (tmp___0) {
      {
#line 1982
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 1982
        if (! (up_net->pt[up_net->num_pts - 1].y > ((hclk_y - 1) - i) + 1)) {
#line 1982
          goto while_break___2;
        }
        {
#line 1983
        up_net->pt[up_net->num_pts].name = pf("INT_INTERFACE_%s%%i", s1);
#line 1984
        up_net->pt[up_net->num_pts].start_count = 0;
#line 1985
        up_net->pt[up_net->num_pts].y = up_net->pt[up_net->num_pts - 1].y - 1;
#line 1986
        up_net->pt[up_net->num_pts].x = up_down_x;
#line 1987
        (up_net->num_pts) ++;
        }
      }
      while_break___2: /* CIL Label */ ;
      }
#line 1989
      if (up_down_x < model->center_x) {
#line 1989
        tmp = "IOI";
      } else {
#line 1989
        tmp = "RIOI";
      }
      {
#line 1989
      up_net->pt[up_net->num_pts].name = pf("%s_%s%%i", tmp, s1);
#line 1991
      up_net->pt[up_net->num_pts].start_count = 0;
#line 1992
      up_net->pt[up_net->num_pts].y = (hclk_y - 1) - i;
#line 1993
      up_net->pt[up_net->num_pts].x = up_down_x;
#line 1994
      (up_net->num_pts) ++;
      }
    }
    {
#line 1996
    tmp___2 = has_device(model, (hclk_y + 1) + i, up_down_x, 7);
    }
#line 1996
    if (tmp___2) {
      {
#line 1997
      while (1) {
        while_continue___3: /* CIL Label */ ;
#line 1997
        if (! (down_net->pt[down_net->num_pts - 1].y < ((hclk_y + 1) + i) - 1)) {
#line 1997
          goto while_break___3;
        }
        {
#line 1998
        down_net->pt[down_net->num_pts].name = pf("INT_INTERFACE_%s%%i", s1);
#line 1999
        down_net->pt[down_net->num_pts].start_count = 0;
#line 2000
        down_net->pt[down_net->num_pts].y = down_net->pt[down_net->num_pts - 1].y + 1;
#line 2001
        down_net->pt[down_net->num_pts].x = up_down_x;
#line 2002
        (down_net->num_pts) ++;
        }
      }
      while_break___3: /* CIL Label */ ;
      }
#line 2004
      if (up_down_x < model->center_x) {
#line 2004
        tmp___1 = "IOI";
      } else {
#line 2004
        tmp___1 = "RIOI";
      }
      {
#line 2004
      down_net->pt[down_net->num_pts].name = pf("%s_%s%%i", tmp___1, s1);
#line 2006
      down_net->pt[down_net->num_pts].start_count = 0;
#line 2007
      down_net->pt[down_net->num_pts].y = (hclk_y + 1) + i;
#line 2008
      down_net->pt[down_net->num_pts].x = up_down_x;
#line 2009
      (down_net->num_pts) ++;
      }
    }
#line 1980
    i ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 2012
  return (model->rc);
}
}
#line 2015 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int term_to_io(struct fpga_model *model , enum extra_wires wire ) 
{ 
  struct w_net up_net ;
  struct w_net down_net ;
  struct w_net net ;
  char const   *s1 ;
  int last_inc ;
  int y ;
  int i ;
  int rc ;
  int tmp ;
  struct w_net n___0 ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  unsigned int tmp___3 ;
  int tmp___4 ;
  struct w_net n___1 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  unsigned int tmp___8 ;

  {
  {
#line 2021
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2021
    if (model->rc) {
#line 2021
      return (model->rc);
    }
#line 2021
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2023
  if ((unsigned int )wire == 120U) {
#line 2024
    s1 = "IOCE";
#line 2025
    last_inc = 3;
  } else
#line 2026
  if ((unsigned int )wire == 121U) {
#line 2027
    s1 = "IOCLK";
#line 2028
    last_inc = 3;
  } else
#line 2029
  if ((unsigned int )wire == 122U) {
#line 2030
    s1 = "PLLCE";
#line 2031
    last_inc = 1;
  } else
#line 2032
  if ((unsigned int )wire == 123U) {
#line 2033
    s1 = "PLLCLK";
#line 2034
    last_inc = 1;
  } else {
    {
#line 2035
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 2035
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              2035);
      }
#line 2035
      if (! model->rc) {
#line 2035
        model->rc = 22;
      }
#line 2035
      return (model->rc);
#line 2035
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 2041
  if ((unsigned int )wire == 123U) {
    {
#line 2042
    rc = add_conn_range(model, & add_conn_bi, model->center_y, 0, "REGL_PLL_CLKOUT%i_LEFT",
                        0, 1, model->center_y, 1, "REGH_LTERM_PLL_CLKOUT%i_W", 0);
    }
#line 2045
    if (rc) {
      {
#line 2045
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 2045
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                2045);
        }
#line 2045
        if (! model->rc) {
#line 2045
          model->rc = rc;
        }
#line 2045
        return (model->rc);
#line 2045
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
  } else
#line 2046
  if ((unsigned int )wire == 122U) {
    {
#line 2047
    rc = add_conn_range(model, & add_conn_bi, model->center_y, 0, "REGL_PLL_CEOUT%i_LEFT",
                        0, 1, model->center_y, 1, "REGH_LTERM_PLL_CEOUT%i_W", 0);
    }
#line 2050
    if (rc) {
      {
#line 2050
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 2050
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                2050);
        }
#line 2050
        if (! model->rc) {
#line 2050
          model->rc = rc;
        }
#line 2050
        return (model->rc);
#line 2050
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
  }
#line 2053
  y = 2;
  {
#line 2053
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 2053
    if (! (y <= model->y_height - 3)) {
#line 2053
      goto while_break___3;
    }
    {
#line 2054
    tmp = is_aty(32, model, y);
    }
#line 2054
    if (! tmp) {
#line 2055
      goto __Cont;
    }
    {
#line 2056
    tmp___0 = pf("HCLK_IOI_LTERM_%s%%i_E", s1);
#line 2056
    tmp___1 = pf("HCLK_IOI_INT_%s%%i", s1);
#line 2056
    tmp___2 = pf("HCLK_IOIL_%s%%i", s1);
#line 2056
    n___0.last_inc = last_inc;
#line 2056
    n___0.num_pts = 3;
#line 2056
    n___0.pt[0].name = tmp___0;
#line 2056
    n___0.pt[0].start_count = 0;
#line 2056
    n___0.pt[0].y = y;
#line 2056
    n___0.pt[0].x = 1;
#line 2056
    n___0.pt[1].name = tmp___1;
#line 2056
    n___0.pt[1].start_count = 0;
#line 2056
    n___0.pt[1].y = y;
#line 2056
    n___0.pt[1].x = 2;
#line 2056
    n___0.pt[2].name = tmp___2;
#line 2056
    n___0.pt[2].start_count = 0;
#line 2056
    n___0.pt[2].y = y;
#line 2056
    n___0.pt[2].x = 3;
#line 2056
    tmp___3 = 3U;
    }
    {
#line 2056
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 2056
      if (tmp___3 >= 128U) {
#line 2056
        goto while_break___4;
      }
#line 2056
      n___0.pt[tmp___3].name = (char const   *)0;
#line 2056
      n___0.pt[tmp___3].start_count = 0;
#line 2056
      n___0.pt[tmp___3].y = 0;
#line 2056
      n___0.pt[tmp___3].x = 0;
#line 2056
      tmp___3 ++;
    }
    while_break___4: /* CIL Label */ ;
    }
#line 2062
    if ((unsigned int )wire == 123U) {
#line 2062
      if ((model->die)->mcb_ypos >= (int const   )(y - 8)) {
#line 2062
        if ((model->die)->mcb_ypos <= (int const   )(y + 8)) {
          {
#line 2065
          n___0.pt[3].name = "HCLK_MCB_PLLCLKOUT%i_W";
#line 2066
          n___0.pt[3].start_count = 0;
#line 2067
          n___0.pt[3].y = y;
#line 2068
          n___0.pt[3].x = 4;
#line 2069
          n___0.num_pts = 4;
#line 2070
          rc = add_conn_bi(model, y, 4, "MCB_HCLK_PLLCLKO_PINW", (int )(model->die)->mcb_ypos,
                           4, "MCB_L_PLLCLK0_PW");
          }
#line 2073
          if (rc) {
            {
#line 2073
            while (1) {
              while_continue___5: /* CIL Label */ ;
              {
#line 2073
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      2073);
              }
#line 2073
              if (! model->rc) {
#line 2073
                model->rc = rc;
              }
#line 2073
              return (model->rc);
#line 2073
              goto while_break___5;
            }
            while_break___5: /* CIL Label */ ;
            }
          }
          {
#line 2074
          rc = add_conn_bi(model, y, 4, "MCB_HCLK_PLLCLK1_PINW", (int )(model->die)->mcb_ypos,
                           4, "MCB_L_PLLCLK1_PW");
          }
#line 2077
          if (rc) {
            {
#line 2077
            while (1) {
              while_continue___6: /* CIL Label */ ;
              {
#line 2077
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      2077);
              }
#line 2077
              if (! model->rc) {
#line 2077
                model->rc = rc;
              }
#line 2077
              return (model->rc);
#line 2077
              goto while_break___6;
            }
            while_break___6: /* CIL Label */ ;
            }
          }
        } else {
#line 2062
          goto _L___0;
        }
      } else {
#line 2062
        goto _L___0;
      }
    } else
    _L___0: /* CIL Label */ 
#line 2078
    if ((unsigned int )wire == 122U) {
#line 2078
      if ((model->die)->mcb_ypos >= (int const   )(y - 8)) {
#line 2078
        if ((model->die)->mcb_ypos <= (int const   )(y + 8)) {
          {
#line 2081
          n___0.pt[3].name = "HCLK_MCB_PLLCEOUT%i_W";
#line 2082
          n___0.pt[3].start_count = 0;
#line 2083
          n___0.pt[3].y = y;
#line 2084
          n___0.pt[3].x = 4;
#line 2085
          n___0.num_pts = 4;
#line 2086
          rc = add_conn_range(model, & add_conn_bi, y, 4, "MCB_HCLK_PLLCE%i_PINW",
                              0, 1, (int )(model->die)->mcb_ypos, 4, "MCB_L_PLLCE%i_PW",
                              0);
          }
#line 2089
          if (rc) {
            {
#line 2089
            while (1) {
              while_continue___7: /* CIL Label */ ;
              {
#line 2089
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      2089);
              }
#line 2089
              if (! model->rc) {
#line 2089
                model->rc = rc;
              }
#line 2089
              return (model->rc);
#line 2089
              goto while_break___7;
            }
            while_break___7: /* CIL Label */ ;
            }
          }
        }
      }
    }
    {
#line 2091
    rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___0));
    }
#line 2091
    if (rc) {
      {
#line 2091
      while (1) {
        while_continue___8: /* CIL Label */ ;
        {
#line 2091
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                2091);
        }
#line 2091
        if (! model->rc) {
#line 2091
          model->rc = rc;
        }
#line 2091
        return (model->rc);
#line 2091
        goto while_break___8;
      }
      while_break___8: /* CIL Label */ ;
      }
    }
    {
#line 2094
    rc = net_up_down(model, y, 3, wire, & up_net, & down_net);
    }
#line 2094
    if (rc) {
      {
#line 2095
      while (1) {
        while_continue___9: /* CIL Label */ ;
        {
#line 2095
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                2095);
        }
#line 2095
        if (! model->rc) {
#line 2095
          model->rc = rc;
        }
#line 2095
        return (model->rc);
#line 2095
        goto while_break___9;
      }
      while_break___9: /* CIL Label */ ;
      }
    }
#line 2096
    if (up_net.num_pts > 1) {
      {
#line 2096
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& up_net));
      }
#line 2096
      if (rc) {
        {
#line 2097
        while (1) {
          while_continue___10: /* CIL Label */ ;
          {
#line 2097
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2097);
          }
#line 2097
          if (! model->rc) {
#line 2097
            model->rc = rc;
          }
#line 2097
          return (model->rc);
#line 2097
          goto while_break___10;
        }
        while_break___10: /* CIL Label */ ;
        }
      }
    }
#line 2098
    if (down_net.num_pts > 1) {
      {
#line 2098
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& down_net));
      }
#line 2098
      if (rc) {
        {
#line 2099
        while (1) {
          while_continue___11: /* CIL Label */ ;
          {
#line 2099
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2099);
          }
#line 2099
          if (! model->rc) {
#line 2099
            model->rc = rc;
          }
#line 2099
          return (model->rc);
#line 2099
          goto while_break___11;
        }
        while_break___11: /* CIL Label */ ;
        }
      }
    }
    __Cont: /* CIL Label */ 
#line 2053
    y ++;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 2106
  if ((unsigned int )wire == 123U) {
    {
#line 2107
    rc = add_conn_range(model, & add_conn_bi, model->center_y, model->x_width - 1,
                        "REGR_PLLCLK%i", 0, 1, model->center_y, model->x_width - 2,
                        "REGH_RTERM_PLL_CLKOUT%i_E", 0);
    }
#line 2110
    if (rc) {
      {
#line 2110
      while (1) {
        while_continue___12: /* CIL Label */ ;
        {
#line 2110
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                2110);
        }
#line 2110
        if (! model->rc) {
#line 2110
          model->rc = rc;
        }
#line 2110
        return (model->rc);
#line 2110
        goto while_break___12;
      }
      while_break___12: /* CIL Label */ ;
      }
    }
  } else
#line 2111
  if ((unsigned int )wire == 122U) {
    {
#line 2112
    rc = add_conn_range(model, & add_conn_bi, model->center_y, model->x_width - 1,
                        "REGR_CEOUT%i", 0, 1, model->center_y, model->x_width - 2,
                        "REGH_RTERM_PLL_CEOUT%i_E", 0);
    }
#line 2115
    if (rc) {
      {
#line 2115
      while (1) {
        while_continue___13: /* CIL Label */ ;
        {
#line 2115
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                2115);
        }
#line 2115
        if (! model->rc) {
#line 2115
          model->rc = rc;
        }
#line 2115
        return (model->rc);
#line 2115
        goto while_break___13;
      }
      while_break___13: /* CIL Label */ ;
      }
    }
  }
#line 2118
  y = 2;
  {
#line 2118
  while (1) {
    while_continue___14: /* CIL Label */ ;
#line 2118
    if (! (y <= model->y_height - 3)) {
#line 2118
      goto while_break___14;
    }
    {
#line 2119
    tmp___4 = is_aty(32, model, y);
    }
#line 2119
    if (! tmp___4) {
#line 2120
      goto __Cont___0;
    }
#line 2122
    if ((unsigned int )wire == 120U) {
#line 2122
      goto _L___1;
    } else
#line 2122
    if ((unsigned int )wire == 121U) {
      _L___1: /* CIL Label */ 
#line 2123
      net.last_inc = 0;
#line 2124
      net.num_pts = 3;
#line 2125
      i = 0;
      {
#line 2125
      while (1) {
        while_continue___15: /* CIL Label */ ;
#line 2125
        if (! (i <= 3)) {
#line 2125
          goto while_break___15;
        }
        {
#line 2126
        net.pt[0].name = pf("HCLK_IOI_RTERM_%s%i_W", s1, i);
#line 2127
        net.pt[0].start_count = 0;
#line 2128
        net.pt[0].y = y;
#line 2129
        net.pt[0].x = model->x_width - 2;
#line 2130
        net.pt[1].name = pf("HCLK_MCB_%s%i_W", s1, i);
#line 2131
        net.pt[1].start_count = 0;
#line 2132
        net.pt[1].y = y;
#line 2133
        net.pt[1].x = model->x_width - 3;
#line 2134
        net.pt[2].name = pf("HCLK_IOIL_%s%i", s1, 3 - i);
#line 2135
        net.pt[2].start_count = 0;
#line 2136
        net.pt[2].y = y;
#line 2137
        net.pt[2].x = model->x_width - 4;
#line 2138
        rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
        }
#line 2138
        if (rc) {
          {
#line 2138
          while (1) {
            while_continue___16: /* CIL Label */ ;
            {
#line 2138
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                    2138);
            }
#line 2138
            if (! model->rc) {
#line 2138
              model->rc = rc;
            }
#line 2138
            return (model->rc);
#line 2138
            goto while_break___16;
          }
          while_break___16: /* CIL Label */ ;
          }
        }
#line 2125
        i ++;
      }
      while_break___15: /* CIL Label */ ;
      }
    } else {
#line 2141
      if ((unsigned int )wire == 122U) {
#line 2141
        tmp___5 = "HCLK_IOI_RTERM_PLLCEOUT%i_W";
      } else {
#line 2141
        tmp___5 = "HCLK_IOI_RTERM_PLLCLKOUT%i_W";
      }
#line 2141
      if ((unsigned int )wire == 122U) {
#line 2141
        tmp___6 = "HCLK_MCB_PLLCEOUT%i_W";
      } else {
#line 2141
        tmp___6 = "HCLK_MCB_PLLCLKOUT%i_W";
      }
      {
#line 2141
      tmp___7 = pf("HCLK_IOIL_%s%%i", s1);
#line 2141
      n___1.last_inc = last_inc;
#line 2141
      n___1.num_pts = 3;
#line 2141
      n___1.pt[0].name = tmp___5;
#line 2141
      n___1.pt[0].start_count = 0;
#line 2141
      n___1.pt[0].y = y;
#line 2141
      n___1.pt[0].x = model->x_width - 2;
#line 2141
      n___1.pt[1].name = tmp___6;
#line 2141
      n___1.pt[1].start_count = 0;
#line 2141
      n___1.pt[1].y = y;
#line 2141
      n___1.pt[1].x = model->x_width - 3;
#line 2141
      n___1.pt[2].name = tmp___7;
#line 2141
      n___1.pt[2].start_count = 0;
#line 2141
      n___1.pt[2].y = y;
#line 2141
      n___1.pt[2].x = model->x_width - 4;
#line 2141
      tmp___8 = 3U;
      }
      {
#line 2141
      while (1) {
        while_continue___17: /* CIL Label */ ;
#line 2141
        if (tmp___8 >= 128U) {
#line 2141
          goto while_break___17;
        }
#line 2141
        n___1.pt[tmp___8].name = (char const   *)0;
#line 2141
        n___1.pt[tmp___8].start_count = 0;
#line 2141
        n___1.pt[tmp___8].y = 0;
#line 2141
        n___1.pt[tmp___8].x = 0;
#line 2141
        tmp___8 ++;
      }
      while_break___17: /* CIL Label */ ;
      }
      {
#line 2150
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___1));
      }
#line 2150
      if (rc) {
        {
#line 2150
        while (1) {
          while_continue___18: /* CIL Label */ ;
          {
#line 2150
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2150);
          }
#line 2150
          if (! model->rc) {
#line 2150
            model->rc = rc;
          }
#line 2150
          return (model->rc);
#line 2150
          goto while_break___18;
        }
        while_break___18: /* CIL Label */ ;
        }
      }
    }
    {
#line 2154
    rc = net_up_down(model, y, model->x_width - 4, wire, & up_net, & down_net);
    }
#line 2154
    if (rc) {
      {
#line 2155
      while (1) {
        while_continue___19: /* CIL Label */ ;
        {
#line 2155
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                2155);
        }
#line 2155
        if (! model->rc) {
#line 2155
          model->rc = rc;
        }
#line 2155
        return (model->rc);
#line 2155
        goto while_break___19;
      }
      while_break___19: /* CIL Label */ ;
      }
    }
#line 2156
    if (up_net.num_pts > 1) {
      {
#line 2156
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& up_net));
      }
#line 2156
      if (rc) {
        {
#line 2157
        while (1) {
          while_continue___20: /* CIL Label */ ;
          {
#line 2157
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2157);
          }
#line 2157
          if (! model->rc) {
#line 2157
            model->rc = rc;
          }
#line 2157
          return (model->rc);
#line 2157
          goto while_break___20;
        }
        while_break___20: /* CIL Label */ ;
        }
      }
    }
#line 2158
    if (down_net.num_pts > 1) {
      {
#line 2158
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& down_net));
      }
#line 2158
      if (rc) {
        {
#line 2159
        while (1) {
          while_continue___21: /* CIL Label */ ;
          {
#line 2159
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2159);
          }
#line 2159
          if (! model->rc) {
#line 2159
            model->rc = rc;
          }
#line 2159
          return (model->rc);
#line 2159
          goto while_break___21;
        }
        while_break___21: /* CIL Label */ ;
        }
      }
    }
    __Cont___0: /* CIL Label */ 
#line 2118
    y ++;
  }
  while_break___14: /* CIL Label */ ;
  }
#line 2161
  return (model->rc);
}
}
#line 2171 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int clkpll(struct fpga_model *model ) 
{ 
  int x ;
  int rc ;
  struct w_net net ;
  struct seed_data seeds[13] ;
  int tmp ;
  struct seed_data seeds___0[13] ;
  int tmp___0 ;

  {
  {
#line 2176
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2176
    if (model->rc) {
#line 2176
      return (model->rc);
    }
#line 2176
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2183
  seeds[0].flags = 1;
#line 2183
  seeds[0].str = "REGL_CLKPLL%i";
#line 2183
  seeds[1].flags = 2;
#line 2183
  seeds[1].str = "REGL_LTERM_CLKPLL%i";
#line 2183
  seeds[2].flags = 50331648;
#line 2183
  seeds[2].str = "MCB_CLKPLL%i";
#line 2183
  seeds[3].flags = 2631264;
#line 2183
  seeds[3].str = "INT_CLKPLL%i";
#line 2183
  seeds[4].flags = 5249408;
#line 2183
  seeds[4].str = "CLE_CLKPLL%i";
#line 2183
  seeds[5].flags = 16384;
#line 2183
  seeds[5].str = "DSP_CLKPLL%i";
#line 2183
  seeds[6].flags = 32768;
#line 2183
  seeds[6].str = "REGC_INT_CLKPLL_IO_RT%i";
#line 2183
  seeds[7].flags = 65536;
#line 2183
  seeds[7].str = "REGC_CLECLKPLL_IO_LT%i";
#line 2183
  seeds[8].flags = 131072;
#line 2183
  seeds[8].str = "REGC_CLKPLL_IO_LT%i";
#line 2183
  seeds[9].flags = 262144;
#line 2183
  seeds[9].str = "CLKC_PLL_IO_RT%i";
#line 2183
  seeds[10].flags = 4;
#line 2183
  seeds[10].str = "REGR_RTERM_CLKPLL%i";
#line 2183
  seeds[11].flags = 8;
#line 2183
  seeds[11].str = "REGR_CLKPLL%i";
#line 2183
  seeds[12].flags = 0;
#line 2183
  seeds[12].str = (char const   *)0;
#line 2204
  seed_strx(model, (struct seed_data  const  *)(seeds));
#line 2205
  net.last_inc = 1;
#line 2206
  net.num_pts = 0;
#line 2207
  x = 0;
  }
  {
#line 2207
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2207
    if (! (x < model->x_width)) {
#line 2207
      goto while_break___0;
    }
    {
#line 2208
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 2208
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 2208
        if (model->rc) {
#line 2208
          return (model->rc);
        }
#line 2208
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
#line 2208
      if (! *(model->tmp_str + x)) {
        {
#line 2208
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 2208
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2208);
          }
#line 2208
          if (! model->rc) {
#line 2208
            model->rc = 22;
          }
#line 2208
          return (model->rc);
#line 2208
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
#line 2208
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
    {
#line 2209
    while (1) {
      while_continue___4: /* CIL Label */ ;
      {
#line 2209
      while (1) {
        while_continue___5: /* CIL Label */ ;
#line 2209
        if (model->rc) {
#line 2209
          return (model->rc);
        }
#line 2209
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
#line 2209
      if (! ((unsigned long )net.num_pts < sizeof(net.pt) / sizeof(net.pt[0]))) {
        {
#line 2209
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 2209
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2209);
          }
#line 2209
          if (! model->rc) {
#line 2209
            model->rc = 22;
          }
#line 2209
          return (model->rc);
#line 2209
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
      }
#line 2209
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
    {
#line 2211
    net.pt[net.num_pts].start_count = 0;
#line 2212
    net.pt[net.num_pts].x = x;
#line 2213
    net.pt[net.num_pts].y = model->center_y;
#line 2214
    net.pt[net.num_pts].name = *(model->tmp_str + x);
#line 2215
    (net.num_pts) ++;
#line 2217
    tmp = is_atx(131072, model, x);
    }
#line 2217
    if (tmp) {
      {
#line 2219
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
      }
#line 2219
      if (rc) {
        {
#line 2219
        while (1) {
          while_continue___7: /* CIL Label */ ;
          {
#line 2219
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2219);
          }
#line 2219
          if (! model->rc) {
#line 2219
            model->rc = rc;
          }
#line 2219
          return (model->rc);
#line 2219
          goto while_break___7;
        }
        while_break___7: /* CIL Label */ ;
        }
      }
#line 2222
      net.pt[0].start_count = 0;
#line 2223
      net.pt[0].x = x;
#line 2224
      net.pt[0].y = model->center_y;
#line 2225
      net.pt[0].name = "REGC_CLKPLL_IO_RT%i";
#line 2226
      net.num_pts = 1;
    }
#line 2207
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 2230
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
  }
#line 2230
  if (rc) {
    {
#line 2230
    while (1) {
      while_continue___8: /* CIL Label */ ;
      {
#line 2230
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              2230);
      }
#line 2230
      if (! model->rc) {
#line 2230
        model->rc = rc;
      }
#line 2230
      return (model->rc);
#line 2230
      goto while_break___8;
    }
    while_break___8: /* CIL Label */ ;
    }
  }
  {
#line 2237
  seeds___0[0].flags = 1;
#line 2237
  seeds___0[0].str = "REGL_LOCKED%i";
#line 2237
  seeds___0[1].flags = 2;
#line 2237
  seeds___0[1].str = "REGH_LTERM_LOCKED%i";
#line 2237
  seeds___0[2].flags = 50331648;
#line 2237
  seeds___0[2].str = "MCB_CLKPLL_LOCK%i";
#line 2237
  seeds___0[3].flags = 2631264;
#line 2237
  seeds___0[3].str = "INT_CLKPLL_LOCK%i";
#line 2237
  seeds___0[4].flags = 5249408;
#line 2237
  seeds___0[4].str = "CLE_CLKPLL_LOCK%i";
#line 2237
  seeds___0[5].flags = 16384;
#line 2237
  seeds___0[5].str = "DSP_CLKPLL_LOCK%i";
#line 2237
  seeds___0[6].flags = 32768;
#line 2237
  seeds___0[6].str = "REGC_INT_CLKPLL_LOCK_RT%i";
#line 2237
  seeds___0[7].flags = 65536;
#line 2237
  seeds___0[7].str = "REGC_CLECLKPLL_LOCK_LT%i";
#line 2237
  seeds___0[8].flags = 131072;
#line 2237
  seeds___0[8].str = "CLK_PLL_LOCK_LT%i";
#line 2237
  seeds___0[9].flags = 262144;
#line 2237
  seeds___0[9].str = "CLKC_PLL_LOCK_RT%i";
#line 2237
  seeds___0[10].flags = 4;
#line 2237
  seeds___0[10].str = "REGH_RTERM_LOCKED%i";
#line 2237
  seeds___0[11].flags = 8;
#line 2237
  seeds___0[11].str = "REGR_LOCKED%i";
#line 2237
  seeds___0[12].flags = 0;
#line 2237
  seeds___0[12].str = (char const   *)0;
#line 2258
  seed_strx(model, (struct seed_data  const  *)(seeds___0));
#line 2259
  net.last_inc = 1;
#line 2260
  net.num_pts = 0;
#line 2261
  x = 0;
  }
  {
#line 2261
  while (1) {
    while_continue___9: /* CIL Label */ ;
#line 2261
    if (! (x < model->x_width)) {
#line 2261
      goto while_break___9;
    }
    {
#line 2262
    while (1) {
      while_continue___10: /* CIL Label */ ;
      {
#line 2262
      while (1) {
        while_continue___11: /* CIL Label */ ;
#line 2262
        if (model->rc) {
#line 2262
          return (model->rc);
        }
#line 2262
        goto while_break___11;
      }
      while_break___11: /* CIL Label */ ;
      }
#line 2262
      if (! *(model->tmp_str + x)) {
        {
#line 2262
        while (1) {
          while_continue___12: /* CIL Label */ ;
          {
#line 2262
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2262);
          }
#line 2262
          if (! model->rc) {
#line 2262
            model->rc = 22;
          }
#line 2262
          return (model->rc);
#line 2262
          goto while_break___12;
        }
        while_break___12: /* CIL Label */ ;
        }
      }
#line 2262
      goto while_break___10;
    }
    while_break___10: /* CIL Label */ ;
    }
    {
#line 2263
    while (1) {
      while_continue___13: /* CIL Label */ ;
      {
#line 2263
      while (1) {
        while_continue___14: /* CIL Label */ ;
#line 2263
        if (model->rc) {
#line 2263
          return (model->rc);
        }
#line 2263
        goto while_break___14;
      }
      while_break___14: /* CIL Label */ ;
      }
#line 2263
      if (! ((unsigned long )net.num_pts < sizeof(net.pt) / sizeof(net.pt[0]))) {
        {
#line 2263
        while (1) {
          while_continue___15: /* CIL Label */ ;
          {
#line 2263
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2263);
          }
#line 2263
          if (! model->rc) {
#line 2263
            model->rc = 22;
          }
#line 2263
          return (model->rc);
#line 2263
          goto while_break___15;
        }
        while_break___15: /* CIL Label */ ;
        }
      }
#line 2263
      goto while_break___13;
    }
    while_break___13: /* CIL Label */ ;
    }
    {
#line 2265
    net.pt[net.num_pts].start_count = 0;
#line 2266
    net.pt[net.num_pts].x = x;
#line 2267
    net.pt[net.num_pts].y = model->center_y;
#line 2268
    net.pt[net.num_pts].name = *(model->tmp_str + x);
#line 2269
    (net.num_pts) ++;
#line 2271
    tmp___0 = is_atx(131072, model, x);
    }
#line 2271
    if (tmp___0) {
      {
#line 2273
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
      }
#line 2273
      if (rc) {
        {
#line 2273
        while (1) {
          while_continue___16: /* CIL Label */ ;
          {
#line 2273
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2273);
          }
#line 2273
          if (! model->rc) {
#line 2273
            model->rc = rc;
          }
#line 2273
          return (model->rc);
#line 2273
          goto while_break___16;
        }
        while_break___16: /* CIL Label */ ;
        }
      }
#line 2276
      net.pt[0].start_count = 0;
#line 2277
      net.pt[0].x = x;
#line 2278
      net.pt[0].y = model->center_y;
#line 2279
      net.pt[0].name = "CLK_PLL_LOCK_RT%i";
#line 2280
      net.num_pts = 1;
    }
#line 2261
    x ++;
  }
  while_break___9: /* CIL Label */ ;
  }
  {
#line 2284
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
  }
#line 2284
  if (rc) {
    {
#line 2284
    while (1) {
      while_continue___17: /* CIL Label */ ;
      {
#line 2284
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              2284);
      }
#line 2284
      if (! model->rc) {
#line 2284
        model->rc = rc;
      }
#line 2284
      return (model->rc);
#line 2284
      goto while_break___17;
    }
    while_break___17: /* CIL Label */ ;
    }
  }
#line 2285
  return (model->rc);
}
}
#line 2288 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int ckpin(struct fpga_model *model ) 
{ 
  int y ;
  int x ;
  int rc ;
  struct w_net net ;
  struct seed_data y_seeds[6] ;
  int tmp ;
  struct seed_data x_seeds[13] ;
  int tmp___1 ;

  {
  {
#line 2293
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2293
    if (model->rc) {
#line 2293
      return (model->rc);
    }
#line 2293
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2311
  y_seeds[0].flags = 2;
#line 2311
  y_seeds[0].str = "REGV_TTERM_CKPIN%i";
#line 2311
  y_seeds[1].flags = 32;
#line 2311
  y_seeds[1].str = "CLKV_HCLK_CKPIN%i";
#line 2311
  y_seeds[2].flags = 16;
#line 2311
  y_seeds[2].str = "CLKC_CKTB%i";
#line 2311
  y_seeds[3].flags = 4;
#line 2311
  y_seeds[3].str = "REGV_BTERM_CKPIN%i";
#line 2311
  y_seeds[4].flags = 16384;
#line 2311
  y_seeds[4].str = "CLKV_CKPIN%i";
#line 2311
  y_seeds[5].flags = 0;
#line 2311
  y_seeds[5].str = (char const   *)0;
#line 2318
  seed_stry(model, (struct seed_data  const  *)(y_seeds));
#line 2320
  net.last_inc = 7;
#line 2321
  net.pt[0].start_count = 0;
#line 2322
  net.pt[0].x = model->center_x - 1;
#line 2323
  net.pt[0].y = 0;
#line 2324
  net.pt[0].name = "REGT_CKPIN%i";
#line 2325
  net.pt[1].start_count = 0;
#line 2326
  net.pt[1].x = model->center_x - 1;
#line 2327
  net.pt[1].y = 1;
#line 2328
  net.pt[1].name = "REGT_TTERM_CKPIN%i";
#line 2329
  net.num_pts = 2;
#line 2331
  y = 1;
  }
  {
#line 2331
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2331
    if (! (y <= model->y_height - 2)) {
#line 2331
      goto while_break___0;
    }
    {
#line 2332
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 2332
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 2332
        if (model->rc) {
#line 2332
          return (model->rc);
        }
#line 2332
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
#line 2332
      if (! *(model->tmp_str + y)) {
        {
#line 2332
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 2332
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2332);
          }
#line 2332
          if (! model->rc) {
#line 2332
            model->rc = 22;
          }
#line 2332
          return (model->rc);
#line 2332
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
#line 2332
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
    {
#line 2333
    while (1) {
      while_continue___4: /* CIL Label */ ;
      {
#line 2333
      while (1) {
        while_continue___5: /* CIL Label */ ;
#line 2333
        if (model->rc) {
#line 2333
          return (model->rc);
        }
#line 2333
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
#line 2333
      if (! ((unsigned long )net.num_pts < sizeof(net.pt) / sizeof(net.pt[0]))) {
        {
#line 2333
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 2333
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2333);
          }
#line 2333
          if (! model->rc) {
#line 2333
            model->rc = 22;
          }
#line 2333
          return (model->rc);
#line 2333
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
      }
#line 2333
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
#line 2335
    net.pt[net.num_pts].start_count = 0;
#line 2336
    net.pt[net.num_pts].x = model->center_x;
#line 2337
    net.pt[net.num_pts].y = y;
#line 2338
    net.pt[net.num_pts].name = *(model->tmp_str + y);
#line 2339
    (net.num_pts) ++;
#line 2341
    if (y < model->center_y) {
#line 2341
      if ((model->tiles + ((y + 1) * model->x_width + model->center_x))->flags & 65536) {
        {
#line 2343
        net.pt[net.num_pts - 1].name = "CLKV_CKPIN_BUF%i";
#line 2344
        rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
        }
#line 2344
        if (rc) {
          {
#line 2344
          while (1) {
            while_continue___7: /* CIL Label */ ;
            {
#line 2344
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                    2344);
            }
#line 2344
            if (! model->rc) {
#line 2344
              model->rc = rc;
            }
#line 2344
            return (model->rc);
#line 2344
            goto while_break___7;
          }
          while_break___7: /* CIL Label */ ;
          }
        }
#line 2345
        net.pt[0].start_count = 0;
#line 2346
        net.pt[0].x = model->center_x;
#line 2347
        net.pt[0].y = y;
#line 2348
        net.pt[0].name = "CLKV_MIDBUF_TOP_CKPIN%i";
#line 2349
        net.num_pts = 1;
      } else {
#line 2341
        goto _L;
      }
    } else {
      _L: /* CIL Label */ 
      {
#line 2350
      tmp = is_aty(16, model, y);
      }
#line 2350
      if (tmp) {
        {
#line 2351
        rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
        }
#line 2351
        if (rc) {
          {
#line 2351
          while (1) {
            while_continue___8: /* CIL Label */ ;
            {
#line 2351
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                    2351);
            }
#line 2351
            if (! model->rc) {
#line 2351
              model->rc = rc;
            }
#line 2351
            return (model->rc);
#line 2351
            goto while_break___8;
          }
          while_break___8: /* CIL Label */ ;
          }
        }
#line 2352
        net.pt[0].start_count = 8;
#line 2353
        net.pt[0].x = model->center_x;
#line 2354
        net.pt[0].y = y;
#line 2355
        net.pt[0].name = "CLKC_CKTB%i";
#line 2356
        net.num_pts = 1;
      } else
#line 2357
      if (y > model->center_y) {
#line 2357
        if ((model->tiles + ((y - 1) * model->x_width + model->center_x))->flags & 65536) {
          {
#line 2359
          net.pt[net.num_pts - 1].name = "CLKV_CKPIN_BOT_BUF%i";
#line 2360
          rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
          }
#line 2360
          if (rc) {
            {
#line 2360
            while (1) {
              while_continue___9: /* CIL Label */ ;
              {
#line 2360
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      2360);
              }
#line 2360
              if (! model->rc) {
#line 2360
                model->rc = rc;
              }
#line 2360
              return (model->rc);
#line 2360
              goto while_break___9;
            }
            while_break___9: /* CIL Label */ ;
            }
          }
#line 2361
          net.pt[0].start_count = 0;
#line 2362
          net.pt[0].x = model->center_x;
#line 2363
          net.pt[0].y = y;
#line 2364
          net.pt[0].name = "CLKV_MIDBUF_BOT_CKPIN%i";
#line 2365
          net.num_pts = 1;
        }
      }
    }
#line 2331
    y ++;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 2368
  net.pt[net.num_pts].start_count = 0;
#line 2369
  net.pt[net.num_pts].x = model->center_x - 1;
#line 2370
  net.pt[net.num_pts].y = model->y_height - 2;
#line 2371
  net.pt[net.num_pts].name = "REGB_BTERM_CKPIN%i";
#line 2372
  (net.num_pts) ++;
#line 2373
  net.pt[net.num_pts].start_count = 0;
#line 2374
  net.pt[net.num_pts].x = model->center_x - 1;
#line 2375
  net.pt[net.num_pts].y = model->y_height - 1;
#line 2376
  net.pt[net.num_pts].name = "REGB_CKPIN%i";
#line 2377
  (net.num_pts) ++;
#line 2378
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
  }
#line 2378
  if (rc) {
    {
#line 2378
    while (1) {
      while_continue___10: /* CIL Label */ ;
      {
#line 2378
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              2378);
      }
#line 2378
      if (! model->rc) {
#line 2378
        model->rc = rc;
      }
#line 2378
      return (model->rc);
#line 2378
      goto while_break___10;
    }
    while_break___10: /* CIL Label */ ;
    }
  }
  {
#line 2381
  x_seeds[0].flags = 1;
#line 2381
  x_seeds[0].str = "REGL_CKPIN%i";
#line 2381
  x_seeds[1].flags = 2;
#line 2381
  x_seeds[1].str = "REGH_LTERM_CKPIN%i";
#line 2381
  x_seeds[2].flags = 50331648;
#line 2381
  x_seeds[2].str = "MCB_REGH_CKPIN%i";
#line 2381
  x_seeds[3].flags = 2631264;
#line 2381
  x_seeds[3].str = "REGH_CKPIN%i_INT";
#line 2381
  x_seeds[4].flags = 5249408;
#line 2381
  x_seeds[4].str = "REGH_CKPIN%i_CLB";
#line 2381
  x_seeds[5].flags = 16384;
#line 2381
  x_seeds[5].str = "REGH_CKPIN%i_DSP";
#line 2381
  x_seeds[6].flags = 32768;
#line 2381
  x_seeds[6].str = "REGC_INT_CKPIN%i_INT";
#line 2381
  x_seeds[7].flags = 65536;
#line 2381
  x_seeds[7].str = "REGC_CLECKPIN%i_CLB";
#line 2381
  x_seeds[8].flags = 131072;
#line 2381
  x_seeds[8].str = "REGC_CMT_CKPIN%i";
#line 2381
  x_seeds[9].flags = 262144;
#line 2381
  x_seeds[9].str = "CLKC_CKLR%i";
#line 2381
  x_seeds[10].flags = 4;
#line 2381
  x_seeds[10].str = "REGH_RTERM_CKPIN%i";
#line 2381
  x_seeds[11].flags = 8;
#line 2381
  x_seeds[11].str = "REGR_CKPIN%i";
#line 2381
  x_seeds[12].flags = 0;
#line 2381
  x_seeds[12].str = (char const   *)0;
#line 2402
  seed_strx(model, (struct seed_data  const  *)(x_seeds));
#line 2404
  net.last_inc = 7;
#line 2405
  net.num_pts = 0;
#line 2406
  x = 0;
  }
  {
#line 2406
  while (1) {
    while_continue___11: /* CIL Label */ ;
#line 2406
    if (! (x < model->x_width)) {
#line 2406
      goto while_break___11;
    }
    {
#line 2407
    while (1) {
      while_continue___12: /* CIL Label */ ;
      {
#line 2407
      while (1) {
        while_continue___13: /* CIL Label */ ;
#line 2407
        if (model->rc) {
#line 2407
          return (model->rc);
        }
#line 2407
        goto while_break___13;
      }
      while_break___13: /* CIL Label */ ;
      }
#line 2407
      if (! *(model->tmp_str + x)) {
        {
#line 2407
        while (1) {
          while_continue___14: /* CIL Label */ ;
          {
#line 2407
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2407);
          }
#line 2407
          if (! model->rc) {
#line 2407
            model->rc = 22;
          }
#line 2407
          return (model->rc);
#line 2407
          goto while_break___14;
        }
        while_break___14: /* CIL Label */ ;
        }
      }
#line 2407
      goto while_break___12;
    }
    while_break___12: /* CIL Label */ ;
    }
    {
#line 2408
    while (1) {
      while_continue___15: /* CIL Label */ ;
      {
#line 2408
      while (1) {
        while_continue___16: /* CIL Label */ ;
#line 2408
        if (model->rc) {
#line 2408
          return (model->rc);
        }
#line 2408
        goto while_break___16;
      }
      while_break___16: /* CIL Label */ ;
      }
#line 2408
      if (! ((unsigned long )net.num_pts < sizeof(net.pt) / sizeof(net.pt[0]))) {
        {
#line 2408
        while (1) {
          while_continue___17: /* CIL Label */ ;
          {
#line 2408
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2408);
          }
#line 2408
          if (! model->rc) {
#line 2408
            model->rc = 22;
          }
#line 2408
          return (model->rc);
#line 2408
          goto while_break___17;
        }
        while_break___17: /* CIL Label */ ;
        }
      }
#line 2408
      goto while_break___15;
    }
    while_break___15: /* CIL Label */ ;
    }
    {
#line 2410
    tmp___1 = is_atx(491520, model, x);
    }
#line 2410
    if (tmp___1) {
#line 2410
      net.pt[net.num_pts].start_count = 8;
    } else {
#line 2410
      net.pt[net.num_pts].start_count = 0;
    }
#line 2412
    net.pt[net.num_pts].x = x;
#line 2413
    net.pt[net.num_pts].y = model->center_y;
#line 2414
    net.pt[net.num_pts].name = *(model->tmp_str + x);
#line 2415
    (net.num_pts) ++;
#line 2417
    if (x == model->left_gclk_sep_x) {
      {
#line 2418
      net.pt[net.num_pts - 1].name = "REGH_DSP_IN_CKPIN%i";
#line 2419
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
      }
#line 2419
      if (rc) {
        {
#line 2419
        while (1) {
          while_continue___18: /* CIL Label */ ;
          {
#line 2419
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2419);
          }
#line 2419
          if (! model->rc) {
#line 2419
            model->rc = rc;
          }
#line 2419
          return (model->rc);
#line 2419
          goto while_break___18;
        }
        while_break___18: /* CIL Label */ ;
        }
      }
#line 2420
      net.pt[0].start_count = 0;
#line 2421
      net.pt[0].x = x;
#line 2422
      net.pt[0].y = model->center_y;
#line 2423
      net.pt[0].name = "REGH_DSP_OUT_CKPIN%i";
#line 2424
      net.num_pts = 1;
    } else
#line 2425
    if (x == model->center_x) {
      {
#line 2426
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
      }
#line 2426
      if (rc) {
        {
#line 2426
        while (1) {
          while_continue___19: /* CIL Label */ ;
          {
#line 2426
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2426);
          }
#line 2426
          if (! model->rc) {
#line 2426
            model->rc = rc;
          }
#line 2426
          return (model->rc);
#line 2426
          goto while_break___19;
        }
        while_break___19: /* CIL Label */ ;
        }
      }
#line 2427
      net.pt[0].start_count = 0;
#line 2428
      net.pt[0].x = x;
#line 2429
      net.pt[0].y = model->center_y;
#line 2430
      net.pt[0].name = "CLKC_CKLR%i";
#line 2431
      net.num_pts = 1;
    } else
#line 2432
    if (x == model->right_gclk_sep_x) {
      {
#line 2433
      net.pt[net.num_pts - 1].name = "REGH_DSP_OUT_CKPIN%i";
#line 2434
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
      }
#line 2434
      if (rc) {
        {
#line 2434
        while (1) {
          while_continue___20: /* CIL Label */ ;
          {
#line 2434
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2434);
          }
#line 2434
          if (! model->rc) {
#line 2434
            model->rc = rc;
          }
#line 2434
          return (model->rc);
#line 2434
          goto while_break___20;
        }
        while_break___20: /* CIL Label */ ;
        }
      }
#line 2435
      net.pt[0].start_count = 0;
#line 2436
      net.pt[0].x = x;
#line 2437
      net.pt[0].y = model->center_y;
#line 2438
      net.pt[0].name = "REGH_DSP_IN_CKPIN%i";
#line 2439
      net.num_pts = 1;
    }
#line 2406
    x ++;
  }
  while_break___11: /* CIL Label */ ;
  }
  {
#line 2442
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
  }
#line 2442
  if (rc) {
    {
#line 2442
    while (1) {
      while_continue___21: /* CIL Label */ ;
      {
#line 2442
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              2442);
      }
#line 2442
      if (! model->rc) {
#line 2442
        model->rc = rc;
      }
#line 2442
      return (model->rc);
#line 2442
      goto while_break___21;
    }
    while_break___21: /* CIL Label */ ;
    }
  }
#line 2443
  return (model->rc);
}
}
#line 2446 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int clkindirect_feedback(struct fpga_model *model , enum extra_wires wire ) 
{ 
  struct seed_data clk_indirect_seeds[13] ;
  struct seed_data clk_feedback_seeds[13] ;
  int y ;
  int x ;
  int i ;
  int top_pll_y ;
  int top_dcm_y ;
  int bot_pll_y ;
  int bot_dcm_y ;
  int regular_pts ;
  int rc ;
  char const   *wstr ;
  struct w_net net ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;

  {
#line 2448
  clk_indirect_seeds[0].flags = 1;
#line 2448
  clk_indirect_seeds[0].str = "REGL_CLK_INDIRECT%i";
#line 2448
  clk_indirect_seeds[1].flags = 2;
#line 2448
  clk_indirect_seeds[1].str = "REGH_LTERM_CLKINDIRECT%i";
#line 2448
  clk_indirect_seeds[2].flags = 50331648;
#line 2448
  clk_indirect_seeds[2].str = "MCB_REGH_CLKINDIRECT_LR%i";
#line 2448
  clk_indirect_seeds[3].flags = 2631264;
#line 2448
  clk_indirect_seeds[3].str = "REGH_CLKINDIRECT_LR%i_INT";
#line 2448
  clk_indirect_seeds[4].flags = 5249408;
#line 2448
  clk_indirect_seeds[4].str = "REGH_CLKINDIRECT_LR%i_CLB";
#line 2448
  clk_indirect_seeds[5].flags = 16384;
#line 2448
  clk_indirect_seeds[5].str = "REGH_CLKINDIRECT_LR%i_DSP";
#line 2448
  clk_indirect_seeds[6].flags = 32768;
#line 2448
  clk_indirect_seeds[6].str = "REGC_INT_CLKINDIRECT_LR%i_INT";
#line 2448
  clk_indirect_seeds[7].flags = 65536;
#line 2448
  clk_indirect_seeds[7].str = "REGC_CLECLKINDIRECT_LR%i_CLB";
#line 2448
  clk_indirect_seeds[8].flags = 131072;
#line 2448
  clk_indirect_seeds[8].str = "REGC_CMT_CLKINDIRECT_LR%i";
#line 2448
  clk_indirect_seeds[9].flags = 262144;
#line 2448
  clk_indirect_seeds[9].str = "REGC_CLKINDIRECT_LR%i";
#line 2448
  clk_indirect_seeds[10].flags = 4;
#line 2448
  clk_indirect_seeds[10].str = "REGH_RTERM_CLKINDIRECT%i";
#line 2448
  clk_indirect_seeds[11].flags = 8;
#line 2448
  clk_indirect_seeds[11].str = "REGR_CLK_INDIRECT%i";
#line 2448
  clk_indirect_seeds[12].flags = 0;
#line 2448
  clk_indirect_seeds[12].str = (char const   *)0;
#line 2469
  clk_feedback_seeds[0].flags = 1;
#line 2469
  clk_feedback_seeds[0].str = "REGL_CLK_FEEDBACK%i";
#line 2469
  clk_feedback_seeds[1].flags = 2;
#line 2469
  clk_feedback_seeds[1].str = "REGH_LTERM_CLKFEEDBACK%i";
#line 2469
  clk_feedback_seeds[2].flags = 50331648;
#line 2469
  clk_feedback_seeds[2].str = "MCB_REGH_CLKFEEDBACK_LR%i";
#line 2469
  clk_feedback_seeds[3].flags = 2631264;
#line 2469
  clk_feedback_seeds[3].str = "REGH_CLKFEEDBACK_LR%i_INT";
#line 2469
  clk_feedback_seeds[4].flags = 5249408;
#line 2469
  clk_feedback_seeds[4].str = "REGH_CLKFEEDBACK_LR%i_CLB";
#line 2469
  clk_feedback_seeds[5].flags = 16384;
#line 2469
  clk_feedback_seeds[5].str = "REGH_CLKFEEDBACK_LR%i_DSP";
#line 2469
  clk_feedback_seeds[6].flags = 32768;
#line 2469
  clk_feedback_seeds[6].str = "REGC_INT_CLKFEEDBACK_LR%i_INT";
#line 2469
  clk_feedback_seeds[7].flags = 65536;
#line 2469
  clk_feedback_seeds[7].str = "REGC_CLECLKFEEDBACK_LR%i_CLB";
#line 2469
  clk_feedback_seeds[8].flags = 131072;
#line 2469
  clk_feedback_seeds[8].str = "REGC_CMT_CLKFEEDBACK_LR%i";
#line 2469
  clk_feedback_seeds[9].flags = 262144;
#line 2469
  clk_feedback_seeds[9].str = "REGC_CLKFEEDBACK_LR%i";
#line 2469
  clk_feedback_seeds[10].flags = 4;
#line 2469
  clk_feedback_seeds[10].str = "REGH_RTERM_CLKFEEDBACK%i";
#line 2469
  clk_feedback_seeds[11].flags = 8;
#line 2469
  clk_feedback_seeds[11].str = "REGR_CLK_FEEDBACK%i";
#line 2469
  clk_feedback_seeds[12].flags = 0;
#line 2469
  clk_feedback_seeds[12].str = (char const   *)0;
  {
#line 2495
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2495
    if (model->rc) {
#line 2495
      return (model->rc);
    }
#line 2495
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2511
  if ((unsigned int )wire == 126U) {
    {
#line 2512
    seed_strx(model, (struct seed_data  const  *)(clk_indirect_seeds));
#line 2513
    wstr = "INDIRECT";
    }
  } else
#line 2514
  if ((unsigned int )wire == 125U) {
    {
#line 2515
    seed_strx(model, (struct seed_data  const  *)(clk_feedback_seeds));
#line 2516
    wstr = "FEEDBACK";
    }
  } else {
    {
#line 2517
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 2517
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              2517);
      }
#line 2517
      if (! model->rc) {
#line 2517
        model->rc = 22;
      }
#line 2517
      return (model->rc);
#line 2517
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 2523
  top_pll_y = -1;
#line 2524
  top_dcm_y = -1;
#line 2525
  bot_pll_y = -1;
#line 2526
  bot_dcm_y = -1;
#line 2528
  net.last_inc = 7;
#line 2529
  net.pt[0].name = pf("REGT_CLK_%s%%i", wstr);
#line 2530
  net.pt[0].start_count = 0;
#line 2531
  net.pt[0].y = 0;
#line 2532
  net.pt[0].x = model->center_x - 1;
#line 2533
  net.pt[1].name = pf("REGT_TTERM_CLK%s%%i", wstr);
#line 2534
  net.pt[1].start_count = 0;
#line 2535
  net.pt[1].y = 1;
#line 2536
  net.pt[1].x = model->center_x - 1;
#line 2537
  net.num_pts = 2;
#line 2538
  y = 2;
  }
  {
#line 2538
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 2538
    if (! (y <= model->y_height - 3)) {
#line 2538
      goto while_break___1;
    }
#line 2539
    if (y < model->center_y) {
      {
#line 2539
      tmp___2 = has_device(model, y, model->center_x - 1, 18);
      }
#line 2539
      if (tmp___2) {
        {
#line 2541
        top_pll_y = y;
#line 2542
        net.pt[net.num_pts].name = pf("PLL_CLK_%s_TB%%i", wstr);
#line 2543
        net.pt[net.num_pts].start_count = 0;
#line 2544
        net.pt[net.num_pts].y = y;
#line 2545
        net.pt[net.num_pts].x = model->center_x - 1;
#line 2546
        (net.num_pts) ++;
        }
      } else {
#line 2539
        goto _L___1;
      }
    } else
    _L___1: /* CIL Label */ 
#line 2547
    if (y < model->center_y) {
      {
#line 2547
      tmp___1 = has_device(model, y, model->center_x - 1, 17);
      }
#line 2547
      if (tmp___1) {
        {
#line 2549
        top_dcm_y = y;
#line 2550
        net.pt[net.num_pts].name = pf("DCM_CLK_%s_LR_TOP%%i", wstr);
#line 2551
        net.pt[net.num_pts].start_count = 0;
#line 2552
        net.pt[net.num_pts].y = y;
#line 2553
        net.pt[net.num_pts].x = model->center_x - 1;
#line 2554
        (net.num_pts) ++;
        }
      } else {
#line 2547
        goto _L___0;
      }
    } else
    _L___0: /* CIL Label */ 
#line 2555
    if (y == model->center_y) {
      {
#line 2556
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
      }
#line 2556
      if (rc) {
        {
#line 2556
        while (1) {
          while_continue___2: /* CIL Label */ ;
          {
#line 2556
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2556);
          }
#line 2556
          if (! model->rc) {
#line 2556
            model->rc = rc;
          }
#line 2556
          return (model->rc);
#line 2556
          goto while_break___2;
        }
        while_break___2: /* CIL Label */ ;
        }
      }
#line 2558
      net.num_pts = 0;
    } else
#line 2559
    if (y > model->center_y) {
      {
#line 2559
      tmp___0 = has_device(model, y, model->center_x - 1, 18);
      }
#line 2559
      if (tmp___0) {
        {
#line 2561
        bot_pll_y = y;
#line 2562
        net.pt[net.num_pts].name = pf("CMT_PLL_CLK_%s_LRBOT%%i", wstr);
#line 2563
        net.pt[net.num_pts].start_count = 0;
#line 2564
        net.pt[net.num_pts].y = y;
#line 2565
        net.pt[net.num_pts].x = model->center_x - 1;
#line 2566
        (net.num_pts) ++;
        }
      } else {
#line 2559
        goto _L;
      }
    } else
    _L: /* CIL Label */ 
#line 2567
    if (y > model->center_y) {
      {
#line 2567
      tmp = has_device(model, y, model->center_x - 1, 17);
      }
#line 2567
      if (tmp) {
        {
#line 2569
        bot_dcm_y = y;
#line 2570
        net.pt[net.num_pts].name = pf("DCM_CLK_%s_TB_BOT%%i", wstr);
#line 2571
        net.pt[net.num_pts].start_count = 0;
#line 2572
        net.pt[net.num_pts].y = y;
#line 2573
        net.pt[net.num_pts].x = model->center_x - 1;
#line 2574
        (net.num_pts) ++;
        }
      }
    }
#line 2538
    y ++;
  }
  while_break___1: /* CIL Label */ ;
  }
  {
#line 2577
  net.pt[net.num_pts].name = pf("REGB_BTERM_CLK%s%%i", wstr);
#line 2578
  net.pt[net.num_pts].start_count = 0;
#line 2579
  net.pt[net.num_pts].y = model->y_height - 2;
#line 2580
  net.pt[net.num_pts].x = model->center_x - 1;
#line 2581
  (net.num_pts) ++;
#line 2582
  net.pt[net.num_pts].name = pf("REGB_CLK_%s%%i", wstr);
#line 2583
  net.pt[net.num_pts].start_count = 0;
#line 2584
  net.pt[net.num_pts].y = model->y_height - 1;
#line 2585
  net.pt[net.num_pts].x = model->center_x - 1;
#line 2586
  (net.num_pts) ++;
#line 2587
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
  }
#line 2587
  if (rc) {
    {
#line 2587
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 2587
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              2587);
      }
#line 2587
      if (! model->rc) {
#line 2587
        model->rc = rc;
      }
#line 2587
      return (model->rc);
#line 2587
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
  }
  {
#line 2591
  while (1) {
    while_continue___4: /* CIL Label */ ;
    {
#line 2591
    while (1) {
      while_continue___5: /* CIL Label */ ;
#line 2591
      if (model->rc) {
#line 2591
        return (model->rc);
      }
#line 2591
      goto while_break___5;
    }
    while_break___5: /* CIL Label */ ;
    }
#line 2591
    if (top_pll_y != -1) {
#line 2591
      if (top_dcm_y != -1) {
#line 2591
        if (bot_pll_y != -1) {
#line 2591
          if (! (bot_dcm_y != -1)) {
#line 2591
            goto _L___4;
          }
        } else {
#line 2591
          goto _L___4;
        }
      } else {
#line 2591
        goto _L___4;
      }
    } else {
      _L___4: /* CIL Label */ 
      {
#line 2591
      while (1) {
        while_continue___6: /* CIL Label */ ;
        {
#line 2591
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                2592);
        }
#line 2591
        if (! model->rc) {
#line 2591
          model->rc = 22;
        }
#line 2591
        return (model->rc);
#line 2591
        goto while_break___6;
      }
      while_break___6: /* CIL Label */ ;
      }
    }
#line 2591
    goto while_break___4;
  }
  while_break___4: /* CIL Label */ ;
  }
#line 2598
  net.last_inc = 3;
#line 2599
  net.num_pts = 0;
#line 2600
  x = 2;
  {
#line 2600
  while (1) {
    while_continue___7: /* CIL Label */ ;
#line 2600
    if (! (x < model->x_width - 2)) {
#line 2600
      goto while_break___7;
    }
    {
#line 2601
    tmp___3 = is_atx(32768, model, x);
    }
#line 2601
    if (tmp___3) {
#line 2604
      i = 0;
      {
#line 2604
      while (1) {
        while_continue___8: /* CIL Label */ ;
#line 2604
        if (! (i < net.num_pts)) {
#line 2604
          goto while_break___8;
        }
#line 2605
        net.pt[i].start_count = 0;
#line 2604
        i ++;
      }
      while_break___8: /* CIL Label */ ;
      }
      {
#line 2606
      regular_pts = net.num_pts;
#line 2608
      net.pt[net.num_pts].name = pf("PLL_CLK_%s_TB%%i", wstr);
#line 2609
      net.pt[net.num_pts].start_count = 4;
#line 2610
      net.pt[net.num_pts].y = bot_pll_y;
#line 2611
      net.pt[net.num_pts].x = model->center_x - 1;
#line 2612
      (net.num_pts) ++;
#line 2613
      net.pt[net.num_pts].name = pf("DCM_CLK_%s_LR_TOP%%i", wstr);
#line 2614
      net.pt[net.num_pts].start_count = 4;
#line 2615
      net.pt[net.num_pts].y = bot_dcm_y;
#line 2616
      net.pt[net.num_pts].x = model->center_x - 1;
#line 2617
      (net.num_pts) ++;
#line 2619
      net.pt[net.num_pts].name = *(model->tmp_str + 0);
#line 2620
      net.pt[net.num_pts].start_count = 0;
#line 2621
      net.pt[net.num_pts].y = model->center_y;
#line 2622
      net.pt[net.num_pts].x = 0;
#line 2623
      (net.num_pts) ++;
#line 2624
      net.pt[net.num_pts].name = *(model->tmp_str + 1);
#line 2625
      net.pt[net.num_pts].start_count = 0;
#line 2626
      net.pt[net.num_pts].y = model->center_y;
#line 2627
      net.pt[net.num_pts].x = 1;
#line 2628
      (net.num_pts) ++;
#line 2630
      net.pt[net.num_pts].start_count = 0;
#line 2631
      net.pt[net.num_pts].y = model->center_y;
#line 2632
      net.pt[net.num_pts].x = model->center_x - 3;
#line 2633
      net.pt[net.num_pts].name = *(model->tmp_str + net.pt[net.num_pts].x);
#line 2634
      (net.num_pts) ++;
#line 2635
      net.pt[net.num_pts].start_count = 8;
#line 2636
      net.pt[net.num_pts].y = model->center_y;
#line 2637
      net.pt[net.num_pts].x = model->center_x - 2;
#line 2638
      net.pt[net.num_pts].name = *(model->tmp_str + net.pt[net.num_pts].x);
#line 2639
      (net.num_pts) ++;
#line 2640
      net.pt[net.num_pts].start_count = 8;
#line 2641
      net.pt[net.num_pts].y = model->center_y;
#line 2642
      net.pt[net.num_pts].x = model->center_x - 1;
#line 2643
      net.pt[net.num_pts].name = *(model->tmp_str + net.pt[net.num_pts].x);
#line 2644
      (net.num_pts) ++;
#line 2645
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
      }
#line 2645
      if (rc) {
        {
#line 2645
        while (1) {
          while_continue___9: /* CIL Label */ ;
          {
#line 2645
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2645);
          }
#line 2645
          if (! model->rc) {
#line 2645
            model->rc = rc;
          }
#line 2645
          return (model->rc);
#line 2645
          goto while_break___9;
        }
        while_break___9: /* CIL Label */ ;
        }
      }
#line 2648
      net.num_pts = regular_pts;
#line 2649
      i = 0;
      {
#line 2649
      while (1) {
        while_continue___10: /* CIL Label */ ;
#line 2649
        if (! (i < net.num_pts)) {
#line 2649
          goto while_break___10;
        }
#line 2650
        net.pt[i].start_count = 4;
#line 2649
        i ++;
      }
      while_break___10: /* CIL Label */ ;
      }
      {
#line 2652
      net.pt[net.num_pts].name = pf("CMT_PLL_CLK_%s_LRBOT%%i", wstr);
#line 2653
      net.pt[net.num_pts].start_count = 4;
#line 2654
      net.pt[net.num_pts].y = top_pll_y;
#line 2655
      net.pt[net.num_pts].x = model->center_x - 1;
#line 2656
      (net.num_pts) ++;
#line 2657
      net.pt[net.num_pts].name = pf("DCM_CLK_%s_TB_BOT%%i", wstr);
#line 2658
      net.pt[net.num_pts].start_count = 4;
#line 2659
      net.pt[net.num_pts].y = top_dcm_y;
#line 2660
      net.pt[net.num_pts].x = model->center_x - 1;
#line 2661
      (net.num_pts) ++;
#line 2663
      net.pt[net.num_pts].name = *(model->tmp_str + 0);
#line 2664
      net.pt[net.num_pts].start_count = 4;
#line 2665
      net.pt[net.num_pts].y = model->center_y;
#line 2666
      net.pt[net.num_pts].x = 0;
#line 2667
      (net.num_pts) ++;
#line 2668
      net.pt[net.num_pts].name = *(model->tmp_str + 1);
#line 2669
      net.pt[net.num_pts].start_count = 4;
#line 2670
      net.pt[net.num_pts].y = model->center_y;
#line 2671
      net.pt[net.num_pts].x = 1;
#line 2672
      (net.num_pts) ++;
#line 2674
      net.pt[net.num_pts].start_count = 4;
#line 2675
      net.pt[net.num_pts].y = model->center_y;
#line 2676
      net.pt[net.num_pts].x = model->center_x - 3;
#line 2677
      net.pt[net.num_pts].name = *(model->tmp_str + net.pt[net.num_pts].x);
#line 2678
      (net.num_pts) ++;
#line 2679
      net.pt[net.num_pts].start_count = 12;
#line 2680
      net.pt[net.num_pts].y = model->center_y;
#line 2681
      net.pt[net.num_pts].x = model->center_x - 2;
#line 2682
      net.pt[net.num_pts].name = *(model->tmp_str + net.pt[net.num_pts].x);
#line 2683
      (net.num_pts) ++;
#line 2684
      net.pt[net.num_pts].start_count = 12;
#line 2685
      net.pt[net.num_pts].y = model->center_y;
#line 2686
      net.pt[net.num_pts].x = model->center_x - 1;
#line 2687
      net.pt[net.num_pts].name = *(model->tmp_str + net.pt[net.num_pts].x);
#line 2688
      (net.num_pts) ++;
#line 2689
      rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
      }
#line 2689
      if (rc) {
        {
#line 2689
        while (1) {
          while_continue___11: /* CIL Label */ ;
          {
#line 2689
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  2689);
          }
#line 2689
          if (! model->rc) {
#line 2689
            model->rc = rc;
          }
#line 2689
          return (model->rc);
#line 2689
          goto while_break___11;
        }
        while_break___11: /* CIL Label */ ;
        }
      }
#line 2692
      net.num_pts = 0;
#line 2693
      x = model->center_x;
#line 2694
      goto __Cont;
    }
#line 2696
    net.pt[net.num_pts].name = *(model->tmp_str + x);
#line 2697
    net.pt[net.num_pts].y = model->center_y;
#line 2698
    net.pt[net.num_pts].x = x;
#line 2699
    (net.num_pts) ++;
    __Cont: /* CIL Label */ 
#line 2600
    x ++;
  }
  while_break___7: /* CIL Label */ ;
  }
#line 2703
  i = 0;
  {
#line 2703
  while (1) {
    while_continue___12: /* CIL Label */ ;
#line 2703
    if (! (i < net.num_pts)) {
#line 2703
      goto while_break___12;
    }
#line 2704
    net.pt[i].start_count = 0;
#line 2703
    i ++;
  }
  while_break___12: /* CIL Label */ ;
  }
  {
#line 2705
  regular_pts = net.num_pts;
#line 2707
  net.pt[net.num_pts].name = pf("PLL_CLK_%s_TB%%i", wstr);
#line 2708
  net.pt[net.num_pts].start_count = 0;
#line 2709
  net.pt[net.num_pts].y = bot_pll_y;
#line 2710
  net.pt[net.num_pts].x = model->center_x - 1;
#line 2711
  (net.num_pts) ++;
#line 2712
  net.pt[net.num_pts].name = pf("DCM_CLK_%s_LR_TOP%%i", wstr);
#line 2713
  net.pt[net.num_pts].start_count = 0;
#line 2714
  net.pt[net.num_pts].y = bot_dcm_y;
#line 2715
  net.pt[net.num_pts].x = model->center_x - 1;
#line 2716
  (net.num_pts) ++;
#line 2718
  net.pt[net.num_pts].start_count = 4;
#line 2719
  net.pt[net.num_pts].y = model->center_y;
#line 2720
  net.pt[net.num_pts].x = model->x_width - 1;
#line 2721
  net.pt[net.num_pts].name = *(model->tmp_str + net.pt[net.num_pts].x);
#line 2722
  (net.num_pts) ++;
#line 2723
  net.pt[net.num_pts].start_count = 4;
#line 2724
  net.pt[net.num_pts].y = model->center_y;
#line 2725
  net.pt[net.num_pts].x = model->x_width - 2;
#line 2726
  net.pt[net.num_pts].name = *(model->tmp_str + net.pt[net.num_pts].x);
#line 2727
  (net.num_pts) ++;
#line 2729
  net.pt[net.num_pts].start_count = 4;
#line 2730
  net.pt[net.num_pts].y = model->center_y;
#line 2731
  net.pt[net.num_pts].x = model->center_x - 1;
#line 2732
  net.pt[net.num_pts].name = *(model->tmp_str + net.pt[net.num_pts].x);
#line 2733
  (net.num_pts) ++;
#line 2734
  net.pt[net.num_pts].start_count = 4;
#line 2735
  net.pt[net.num_pts].y = model->center_y;
#line 2736
  net.pt[net.num_pts].x = model->center_x;
#line 2737
  net.pt[net.num_pts].name = *(model->tmp_str + net.pt[net.num_pts].x);
#line 2738
  (net.num_pts) ++;
#line 2739
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
  }
#line 2739
  if (rc) {
    {
#line 2739
    while (1) {
      while_continue___13: /* CIL Label */ ;
      {
#line 2739
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              2739);
      }
#line 2739
      if (! model->rc) {
#line 2739
        model->rc = rc;
      }
#line 2739
      return (model->rc);
#line 2739
      goto while_break___13;
    }
    while_break___13: /* CIL Label */ ;
    }
  }
#line 2742
  net.num_pts = regular_pts;
#line 2743
  i = 0;
  {
#line 2743
  while (1) {
    while_continue___14: /* CIL Label */ ;
#line 2743
    if (! (i < net.num_pts)) {
#line 2743
      goto while_break___14;
    }
#line 2744
    net.pt[i].start_count = 4;
#line 2743
    i ++;
  }
  while_break___14: /* CIL Label */ ;
  }
  {
#line 2746
  net.pt[net.num_pts].name = pf("CMT_PLL_CLK_%s_LRBOT%%i", wstr);
#line 2747
  net.pt[net.num_pts].start_count = 0;
#line 2748
  net.pt[net.num_pts].y = top_pll_y;
#line 2749
  net.pt[net.num_pts].x = model->center_x - 1;
#line 2750
  (net.num_pts) ++;
#line 2751
  net.pt[net.num_pts].name = pf("DCM_CLK_%s_TB_BOT%%i", wstr);
#line 2752
  net.pt[net.num_pts].start_count = 0;
#line 2753
  net.pt[net.num_pts].y = top_dcm_y;
#line 2754
  net.pt[net.num_pts].x = model->center_x - 1;
#line 2755
  (net.num_pts) ++;
#line 2757
  net.pt[net.num_pts].start_count = 0;
#line 2758
  net.pt[net.num_pts].y = model->center_y;
#line 2759
  net.pt[net.num_pts].x = model->x_width - 1;
#line 2760
  net.pt[net.num_pts].name = *(model->tmp_str + net.pt[net.num_pts].x);
#line 2761
  (net.num_pts) ++;
#line 2762
  net.pt[net.num_pts].start_count = 0;
#line 2763
  net.pt[net.num_pts].y = model->center_y;
#line 2764
  net.pt[net.num_pts].x = model->x_width - 2;
#line 2765
  net.pt[net.num_pts].name = *(model->tmp_str + net.pt[net.num_pts].x);
#line 2766
  (net.num_pts) ++;
#line 2768
  net.pt[net.num_pts].start_count = 0;
#line 2769
  net.pt[net.num_pts].y = model->center_y;
#line 2770
  net.pt[net.num_pts].x = model->center_x - 1;
#line 2771
  net.pt[net.num_pts].name = *(model->tmp_str + net.pt[net.num_pts].x);
#line 2772
  (net.num_pts) ++;
#line 2773
  net.pt[net.num_pts].start_count = 0;
#line 2774
  net.pt[net.num_pts].y = model->center_y;
#line 2775
  net.pt[net.num_pts].x = model->center_x;
#line 2776
  net.pt[net.num_pts].name = *(model->tmp_str + net.pt[net.num_pts].x);
#line 2777
  (net.num_pts) ++;
#line 2778
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
  }
#line 2778
  if (rc) {
    {
#line 2778
    while (1) {
      while_continue___15: /* CIL Label */ ;
      {
#line 2778
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              2778);
      }
#line 2778
      if (! model->rc) {
#line 2778
        model->rc = rc;
      }
#line 2778
      return (model->rc);
#line 2778
      goto while_break___15;
    }
    while_break___15: /* CIL Label */ ;
    }
  }
#line 2779
  return (model->rc);
}
}
#line 2782 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int run_gclk(struct fpga_model *model ) 
{ 
  int x ;
  int i ;
  int rc ;
  int row ;
  int row_top_y ;
  int is_break ;
  struct w_net gclk_net ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;
  int tmp___17 ;
  int tmp___18 ;
  char const   *tmp___19 ;
  int tmp___20 ;

  {
  {
#line 2787
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2787
    if (model->rc) {
#line 2787
      return (model->rc);
    }
#line 2787
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2788
  row = (int )((model->die)->num_rows - 1);
  {
#line 2788
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2788
    if (! (row >= 0)) {
#line 2788
      goto while_break___0;
    }
#line 2789
    row_top_y = 2 + (int )((((model->die)->num_rows - 1) - (int const   )row) * 17);
#line 2790
    if (row < (int )((model->die)->num_rows / 2)) {
#line 2790
      row_top_y ++;
    }
#line 2793
    gclk_net.last_inc = 15;
#line 2794
    gclk_net.num_pts = 0;
#line 2795
    x = 2;
    {
#line 2795
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2796
      if ((unsigned long )gclk_net.num_pts >= sizeof(gclk_net.pt) / sizeof(gclk_net.pt[0])) {
        {
#line 2797
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Internal error in line %i\n",
                2797);
        }
#line 2798
        goto xout;
      }
      {
#line 2800
      gclk_net.pt[gclk_net.num_pts].start_count = 0;
#line 2801
      gclk_net.pt[gclk_net.num_pts].x = x;
#line 2802
      gclk_net.pt[gclk_net.num_pts].y = row_top_y + 8;
#line 2804
      tmp___16 = is_atx(558688, model, x);
      }
#line 2804
      if (tmp___16) {
#line 2805
        tmp = gclk_net.num_pts;
#line 2805
        (gclk_net.num_pts) ++;
#line 2805
        gclk_net.pt[tmp].name = "HCLK_GCLK%i_INT";
      } else {
        {
#line 2806
        tmp___15 = is_atx(16777216, model, x);
        }
#line 2806
        if (tmp___15) {
#line 2807
          tmp___0 = gclk_net.num_pts;
#line 2807
          (gclk_net.num_pts) ++;
#line 2807
          gclk_net.pt[tmp___0].name = "HCLK_GCLK%i_MCB";
        } else {
          {
#line 2808
          tmp___14 = is_atx(1114496, model, x);
          }
#line 2808
          if (tmp___14) {
#line 2809
            tmp___1 = gclk_net.num_pts;
#line 2809
            (gclk_net.num_pts) ++;
#line 2809
            gclk_net.pt[tmp___1].name = "HCLK_GCLK%i_CLB";
          } else {
            {
#line 2810
            tmp___13 = is_atx(6144, model, x);
            }
#line 2810
            if (tmp___13) {
#line 2811
              tmp___2 = gclk_net.num_pts;
#line 2811
              (gclk_net.num_pts) ++;
#line 2811
              gclk_net.pt[tmp___2].name = "HCLK_GCLK%i_BRAM_INTER";
            } else {
              {
#line 2812
              tmp___12 = is_atx(8192, model, x);
              }
#line 2812
              if (tmp___12) {
#line 2813
                tmp___3 = gclk_net.num_pts;
#line 2813
                (gclk_net.num_pts) ++;
#line 2813
                gclk_net.pt[tmp___3].name = "HCLK_GCLK%i_BRAM";
              } else {
                {
#line 2814
                tmp___11 = is_atx(16384, model, x);
                }
#line 2814
                if (tmp___11) {
#line 2815
                  tmp___4 = gclk_net.num_pts;
#line 2815
                  (gclk_net.num_pts) ++;
#line 2815
                  gclk_net.pt[tmp___4].name = "HCLK_GCLK%i_DSP";
                } else {
                  {
#line 2816
                  tmp___10 = is_atx(131072, model, x);
                  }
#line 2816
                  if (tmp___10) {
#line 2817
                    gclk_net.pt[gclk_net.num_pts].y = row_top_y + 7;
#line 2818
                    tmp___5 = gclk_net.num_pts;
#line 2818
                    (gclk_net.num_pts) ++;
#line 2818
                    gclk_net.pt[tmp___5].name = "HCLK_CMT_GCLK%i_CLB";
                  } else {
                    {
#line 2819
                    tmp___9 = is_atx(262144, model, x);
                    }
#line 2819
                    if (tmp___9) {
                      {
#line 2820
                      tmp___6 = gclk_net.num_pts;
#line 2820
                      (gclk_net.num_pts) ++;
#line 2820
                      gclk_net.pt[tmp___6].name = "CLKV_BUFH_LEFT_L%i";
#line 2823
                      rc = add_conn_net(model, 0, (struct w_net  const  *)(& gclk_net));
                      }
#line 2823
                      if (rc) {
#line 2823
                        goto xout;
                      }
#line 2826
                      gclk_net.pt[0].start_count = 0;
#line 2827
                      gclk_net.pt[0].x = x;
#line 2828
                      gclk_net.pt[0].y = row_top_y + 8;
#line 2829
                      gclk_net.pt[0].name = "CLKV_BUFH_RIGHT_R%i";
#line 2830
                      gclk_net.num_pts = 1;
                    } else {
                      {
#line 2832
                      tmp___8 = is_atx(2097152, model, x);
                      }
#line 2832
                      if (tmp___8) {
                        {
#line 2833
                        tmp___7 = gclk_net.num_pts;
#line 2833
                        (gclk_net.num_pts) ++;
#line 2833
                        gclk_net.pt[tmp___7].name = "HCLK_GCLK%i_INT";
#line 2836
                        rc = add_conn_net(model, 0, (struct w_net  const  *)(& gclk_net));
                        }
#line 2836
                        if (rc) {
#line 2836
                          goto xout;
                        }
#line 2837
                        goto while_break___1;
                      }
                    }
                  }
                }
              }
            }
          }
        }
      }
#line 2839
      if (x >= model->x_width) {
        {
#line 2840
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Internal error in line %i\n",
                2840);
        }
#line 2841
        goto xout;
      }
#line 2795
      x ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 2788
    row --;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2845
  x = 0;
  {
#line 2845
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 2845
    if (! (x < model->x_width)) {
#line 2845
      goto while_break___2;
    }
    {
#line 2846
    tmp___20 = is_atx(2655840, model, x);
    }
#line 2846
    if (tmp___20) {
#line 2847
      row = (int )((model->die)->num_rows - 1);
      {
#line 2847
      while (1) {
        while_continue___3: /* CIL Label */ ;
#line 2847
        if (! (row >= 0)) {
#line 2847
          goto while_break___3;
        }
#line 2848
        row_top_y = 2 + (int )((((model->die)->num_rows - 1) - (int const   )row) * 17);
#line 2849
        if (row < (int )((model->die)->num_rows / 2)) {
#line 2849
          row_top_y ++;
        }
        {
#line 2851
        is_break = 0;
#line 2852
        tmp___18 = is_atx(2621440, model, x);
        }
#line 2852
        if (tmp___18) {
#line 2853
          if (row) {
#line 2853
            if (row != (int )((model->die)->num_rows / 2)) {
#line 2854
              is_break = 1;
            }
          }
        } else
#line 2856
        if (row) {
#line 2857
          is_break = 1;
        } else {
          {
#line 2858
          tmp___17 = is_atx(1536, model, x);
          }
#line 2858
          if (tmp___17) {
#line 2859
            is_break = 1;
          }
        }
#line 2865
        i = 0;
        {
#line 2865
        while (1) {
          while_continue___4: /* CIL Label */ ;
#line 2865
          if (! (i < 8)) {
#line 2865
            goto while_break___4;
          }
#line 2866
          gclk_net.pt[i].name = "GCLK%i";
#line 2867
          gclk_net.pt[i].start_count = 0;
#line 2868
          gclk_net.pt[i].y = row_top_y + i;
#line 2869
          gclk_net.pt[i].x = x;
#line 2865
          i ++;
        }
        while_break___4: /* CIL Label */ ;
        }
        {
#line 2871
        gclk_net.last_inc = 15;
#line 2872
        gclk_net.num_pts = 8;
#line 2873
        rc = add_conn_net(model, 0, (struct w_net  const  *)(& gclk_net));
        }
#line 2873
        if (rc) {
#line 2873
          goto xout;
        }
#line 2874
        i = 0;
        {
#line 2874
        while (1) {
          while_continue___5: /* CIL Label */ ;
#line 2874
          if (! (i < 8)) {
#line 2874
            goto while_break___5;
          }
#line 2875
          gclk_net.pt[i].y += 9;
#line 2874
          i ++;
        }
        while_break___5: /* CIL Label */ ;
        }
#line 2876
        if (is_break) {
#line 2877
          gclk_net.pt[7].name = "GCLK%i_BRK";
        }
        {
#line 2878
        rc = add_conn_net(model, 0, (struct w_net  const  *)(& gclk_net));
        }
#line 2878
        if (rc) {
#line 2878
          goto xout;
        }
#line 2882
        i = 0;
        {
#line 2882
        while (1) {
          while_continue___6: /* CIL Label */ ;
#line 2882
          if (! (i < 8)) {
#line 2882
            goto while_break___6;
          }
          {
#line 2883
          rc = add_conn_range(model, & add_conn_bi, row_top_y + i, x, "GCLK%i", 0,
                              15, row_top_y + 8, x, "HCLK_GCLK_UP%i", 0);
          }
#line 2883
          if (rc) {
#line 2885
            goto xout;
          }
#line 2886
          if (i == 7) {
#line 2886
            if (is_break) {
#line 2886
              tmp___19 = "GCLK%i_BRK";
            } else {
#line 2886
              tmp___19 = "GCLK%i";
            }
          } else {
#line 2886
            tmp___19 = "GCLK%i";
          }
          {
#line 2886
          rc = add_conn_range(model, & add_conn_bi, (row_top_y + 9) + i, x, tmp___19,
                              0, 15, row_top_y + 8, x, "HCLK_GCLK%i", 0);
          }
#line 2886
          if (rc) {
#line 2888
            goto xout;
          }
#line 2882
          i ++;
        }
        while_break___6: /* CIL Label */ ;
        }
#line 2847
        row --;
      }
      while_break___3: /* CIL Label */ ;
      }
    }
#line 2845
    x ++;
  }
  while_break___2: /* CIL Label */ ;
  }
#line 2893
  return (model->rc);
  xout: 
#line 2895
  return (rc);
}
}
#line 2898 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int run_gclk_horiz_regs(struct fpga_model *model ) 
{ 
  int x ;
  int rc ;
  struct w_net net ;
  unsigned int tmp ;
  char const   *str___1[3] ;
  struct w_net net___0 ;
  unsigned int tmp___0 ;
  char const   *str___2[5] ;
  struct w_net net___1 ;
  unsigned int tmp___1 ;
  struct w_net net___2 ;
  unsigned int tmp___2 ;

  {
  {
#line 2902
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2902
    if (model->rc) {
#line 2902
      return (model->rc);
    }
#line 2902
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2904
  net.last_inc = 3;
#line 2904
  net.num_pts = 3;
#line 2904
  net.pt[0].name = "REGL_GCLK%i";
#line 2904
  net.pt[0].start_count = 0;
#line 2904
  net.pt[0].y = model->center_y;
#line 2904
  net.pt[0].x = 0;
#line 2904
  net.pt[1].name = "REGH_LTERM_GCLK%i";
#line 2904
  net.pt[1].start_count = 0;
#line 2904
  net.pt[1].y = model->center_y;
#line 2904
  net.pt[1].x = 1;
#line 2904
  net.pt[2].name = "REGH_IOI_INT_GCLK%i";
#line 2904
  net.pt[2].start_count = 0;
#line 2904
  net.pt[2].y = model->center_y;
#line 2904
  net.pt[2].x = 2;
#line 2904
  tmp = 3U;
  {
#line 2904
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2904
    if (tmp >= 128U) {
#line 2904
      goto while_break___0;
    }
#line 2904
    net.pt[tmp].name = (char const   *)0;
#line 2904
    net.pt[tmp].start_count = 0;
#line 2904
    net.pt[tmp].y = 0;
#line 2904
    net.pt[tmp].x = 0;
#line 2904
    tmp ++;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 2909
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
  }
#line 2909
  if (rc) {
#line 2909
    goto xout;
  }
  {
#line 2911
  str___1[0] = "REGL_GCLK%i";
#line 2911
  str___1[1] = "REGH_LTERM_GCLK%i";
#line 2911
  str___1[2] = "REGH_IOI_INT_GCLK%i";
#line 2912
  rc = add_conn_range(model, & add_conn_bi, model->center_y - 2, 2, "INT_BUFPLL_GCLK%i",
                      2, 3, model->center_y - 1, 2, "INT_BUFPLL_GCLK%i_EXT", 2);
  }
#line 2912
  if (rc) {
#line 2914
    goto xout;
  }
#line 2915
  x = 0;
  {
#line 2915
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 2915
    if (! (x <= 2)) {
#line 2915
      goto while_break___1;
    }
    {
#line 2916
    rc = add_conn_range(model, & add_conn_bi, model->center_y - 1, 2, "INT_BUFPLL_GCLK%i",
                        0, 1, model->center_y, x, str___1[x], 0);
    }
#line 2916
    if (rc) {
#line 2918
      goto xout;
    }
    {
#line 2919
    rc = add_conn_range(model, & add_conn_bi, model->center_y - 1, 2, "INT_BUFPLL_GCLK%i_EXT",
                        2, 3, model->center_y, x, str___1[x], 2);
    }
#line 2919
    if (rc) {
#line 2921
      goto xout;
    }
    {
#line 2922
    rc = add_conn_range(model, & add_conn_bi, model->center_y - 2, 2, "INT_BUFPLL_GCLK%i",
                        2, 3, model->center_y, x, str___1[x], 2);
    }
#line 2922
    if (rc) {
#line 2924
      goto xout;
    }
#line 2915
    x ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 2928
  net___0.last_inc = 3;
#line 2928
  net___0.num_pts = 3;
#line 2928
  net___0.pt[0].name = "REGH_RIOI_GCLK%i";
#line 2928
  net___0.pt[0].start_count = 0;
#line 2928
  net___0.pt[0].y = model->center_y;
#line 2928
  net___0.pt[0].x = model->x_width - 4;
#line 2928
  net___0.pt[1].name = "MCB_REGH_GCLK%i";
#line 2928
  net___0.pt[1].start_count = 0;
#line 2928
  net___0.pt[1].y = model->center_y;
#line 2928
  net___0.pt[1].x = model->x_width - 3;
#line 2928
  net___0.pt[2].name = "REGR_GCLK%i";
#line 2928
  net___0.pt[2].start_count = 0;
#line 2928
  net___0.pt[2].y = model->center_y;
#line 2928
  net___0.pt[2].x = model->x_width - 1;
#line 2928
  tmp___0 = 3U;
  {
#line 2928
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 2928
    if (tmp___0 >= 128U) {
#line 2928
      goto while_break___2;
    }
#line 2928
    net___0.pt[tmp___0].name = (char const   *)0;
#line 2928
    net___0.pt[tmp___0].start_count = 0;
#line 2928
    net___0.pt[tmp___0].y = 0;
#line 2928
    net___0.pt[tmp___0].x = 0;
#line 2928
    tmp___0 ++;
  }
  while_break___2: /* CIL Label */ ;
  }
  {
#line 2933
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net___0));
  }
#line 2933
  if (rc) {
#line 2933
    goto xout;
  }
  {
#line 2935
  str___2[0] = "REGH_IOI_INT_GCLK%i";
#line 2935
  str___2[1] = "REGH_RIOI_GCLK%i";
#line 2935
  str___2[2] = "MCB_REGH_GCLK%i";
#line 2935
  str___2[3] = "REGR_RTERM_GCLK%i";
#line 2935
  str___2[4] = "REGR_GCLK%i";
#line 2936
  rc = add_conn_range(model, & add_conn_bi, model->center_y - 2, model->x_width - 5,
                      "INT_BUFPLL_GCLK%i", 2, 3, model->center_y - 1, model->x_width - 5,
                      "INT_BUFPLL_GCLK%i_EXT", 2);
  }
#line 2936
  if (rc) {
#line 2938
    goto xout;
  }
#line 2939
  x = model->x_width - 5;
  {
#line 2939
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 2939
    if (! (x <= model->x_width - 1)) {
#line 2939
      goto while_break___3;
    }
    {
#line 2940
    rc = add_conn_range(model, & add_conn_bi, model->center_y - 1, model->x_width - 5,
                        "INT_BUFPLL_GCLK%i_EXT", 2, 3, model->center_y, x, str___2[x - (model->x_width - 5)],
                        2);
    }
#line 2940
    if (rc) {
#line 2942
      goto xout;
    }
    {
#line 2943
    rc = add_conn_range(model, & add_conn_bi, model->center_y - 2, model->x_width - 5,
                        "INT_BUFPLL_GCLK%i", 2, 3, model->center_y, x, str___2[x - (model->x_width - 5)],
                        2);
    }
#line 2943
    if (rc) {
#line 2945
      goto xout;
    }
#line 2939
    x ++;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 2948
  net___1.last_inc = 1;
#line 2948
  net___1.num_pts = 4;
#line 2948
  net___1.pt[0].name = "INT_BUFPLL_GCLK%i";
#line 2948
  net___1.pt[0].start_count = 0;
#line 2948
  net___1.pt[0].y = model->center_y - 1;
#line 2948
  net___1.pt[0].x = model->x_width - 5;
#line 2948
  net___1.pt[1].name = "REGH_RIOI_INT_GCLK%i";
#line 2948
  net___1.pt[1].start_count = 0;
#line 2948
  net___1.pt[1].y = model->center_y;
#line 2948
  net___1.pt[1].x = model->x_width - 5;
#line 2948
  net___1.pt[2].name = "REGH_RIOI_GCLK%i";
#line 2948
  net___1.pt[2].start_count = 0;
#line 2948
  net___1.pt[2].y = model->center_y;
#line 2948
  net___1.pt[2].x = model->x_width - 4;
#line 2948
  net___1.pt[3].name = "REGH_RTERM_GCLK%i";
#line 2948
  net___1.pt[3].start_count = 0;
#line 2948
  net___1.pt[3].y = model->center_y;
#line 2948
  net___1.pt[3].x = model->x_width - 2;
#line 2948
  tmp___1 = 4U;
  {
#line 2948
  while (1) {
    while_continue___4: /* CIL Label */ ;
#line 2948
    if (tmp___1 >= 128U) {
#line 2948
      goto while_break___4;
    }
#line 2948
    net___1.pt[tmp___1].name = (char const   *)0;
#line 2948
    net___1.pt[tmp___1].start_count = 0;
#line 2948
    net___1.pt[tmp___1].y = 0;
#line 2948
    net___1.pt[tmp___1].x = 0;
#line 2948
    tmp___1 ++;
  }
  while_break___4: /* CIL Label */ ;
  }
  {
#line 2954
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net___1));
  }
#line 2954
  if (rc) {
#line 2954
    goto xout;
  }
#line 2956
  net___2.last_inc = 1;
#line 2956
  net___2.num_pts = 3;
#line 2956
  net___2.pt[0].name = "REGH_IOI_INT_GCLK%i";
#line 2956
  net___2.pt[0].start_count = 2;
#line 2956
  net___2.pt[0].y = model->center_y;
#line 2956
  net___2.pt[0].x = model->x_width - 5;
#line 2956
  net___2.pt[1].name = "REGH_RIOI_GCLK%i";
#line 2956
  net___2.pt[1].start_count = 2;
#line 2956
  net___2.pt[1].y = model->center_y;
#line 2956
  net___2.pt[1].x = model->x_width - 4;
#line 2956
  net___2.pt[2].name = "REGR_RTERM_GCLK%i";
#line 2956
  net___2.pt[2].start_count = 2;
#line 2956
  net___2.pt[2].y = model->center_y;
#line 2956
  net___2.pt[2].x = model->x_width - 2;
#line 2956
  tmp___2 = 3U;
  {
#line 2956
  while (1) {
    while_continue___5: /* CIL Label */ ;
#line 2956
    if (tmp___2 >= 128U) {
#line 2956
      goto while_break___5;
    }
#line 2956
    net___2.pt[tmp___2].name = (char const   *)0;
#line 2956
    net___2.pt[tmp___2].start_count = 0;
#line 2956
    net___2.pt[tmp___2].y = 0;
#line 2956
    net___2.pt[tmp___2].x = 0;
#line 2956
    tmp___2 ++;
  }
  while_break___5: /* CIL Label */ ;
  }
  {
#line 2961
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net___2));
  }
#line 2961
  if (rc) {
#line 2961
    goto xout;
  }
  {
#line 2967
  rc = add_conn_range(model, & add_conn_bi, model->center_y, model->x_width - 1, "REGR_GCLK%i",
                      0, 1, model->center_y - 1, model->x_width - 5, "INT_BUFPLL_GCLK%i",
                      0);
  }
#line 2967
  if (rc) {
#line 2971
    goto xout;
  }
  {
#line 2972
  rc = add_conn_range(model, & add_conn_bi, model->center_y, model->x_width - 1, "REGR_GCLK%i",
                      0, 1, model->center_y, model->x_width - 5, "REGH_RIOI_INT_GCLK%i",
                      0);
  }
#line 2972
  if (rc) {
#line 2976
    goto xout;
  }
  {
#line 2977
  rc = add_conn_range(model, & add_conn_bi, model->center_y, model->x_width - 1, "REGR_GCLK%i",
                      2, 3, model->center_y, model->x_width - 5, "REGH_IOI_INT_GCLK%i",
                      2);
  }
#line 2977
  if (rc) {
#line 2981
    goto xout;
  }
  {
#line 2982
  rc = add_conn_range(model, & add_conn_bi, model->center_y, model->x_width - 1, "REGR_GCLK%i",
                      0, 1, model->center_y, model->x_width - 2, "REGH_RTERM_GCLK%i",
                      0);
  }
#line 2982
  if (rc) {
#line 2986
    goto xout;
  }
  {
#line 2987
  rc = add_conn_range(model, & add_conn_bi, model->center_y, model->x_width - 1, "REGR_GCLK%i",
                      2, 3, model->center_y, model->x_width - 2, "REGR_RTERM_GCLK%i",
                      2);
  }
#line 2987
  if (rc) {
#line 2991
    goto xout;
  }
  {
#line 2993
  rc = add_conn_range(model, & add_conn_bi, model->center_y, model->x_width - 3, "MCB_REGH_GCLK%i",
                      0, 1, model->center_y - 1, model->x_width - 5, "INT_BUFPLL_GCLK%i",
                      0);
  }
#line 2993
  if (rc) {
#line 2997
    goto xout;
  }
  {
#line 2998
  rc = add_conn_range(model, & add_conn_bi, model->center_y, model->x_width - 3, "MCB_REGH_GCLK%i",
                      0, 1, model->center_y, model->x_width - 5, "REGH_RIOI_INT_GCLK%i",
                      0);
  }
#line 2998
  if (rc) {
#line 3002
    goto xout;
  }
  {
#line 3003
  rc = add_conn_range(model, & add_conn_bi, model->center_y, model->x_width - 3, "MCB_REGH_GCLK%i",
                      2, 3, model->center_y, model->x_width - 5, "REGH_IOI_INT_GCLK%i",
                      2);
  }
#line 3003
  if (rc) {
#line 3007
    goto xout;
  }
  {
#line 3008
  rc = add_conn_range(model, & add_conn_bi, model->center_y, model->x_width - 3, "MCB_REGH_GCLK%i",
                      0, 1, model->center_y, model->x_width - 2, "REGH_RTERM_GCLK%i",
                      0);
  }
#line 3008
  if (rc) {
#line 3012
    goto xout;
  }
  {
#line 3013
  rc = add_conn_range(model, & add_conn_bi, model->center_y, model->x_width - 3, "MCB_REGH_GCLK%i",
                      2, 3, model->center_y, model->x_width - 2, "REGR_RTERM_GCLK%i",
                      2);
  }
#line 3013
  if (rc) {
#line 3017
    goto xout;
  }
#line 3018
  return (model->rc);
  xout: 
#line 3020
  return (rc);
}
}
#line 3023 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int run_gclk_vert_regs(struct fpga_model *model ) 
{ 
  struct w_net net ;
  int rc ;
  int i ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  struct w_net n___0 ;
  unsigned int tmp___3 ;
  struct w_net n___1 ;
  unsigned int tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;

  {
  {
#line 3028
  while (1) {
    while_continue: /* CIL Label */ ;
#line 3028
    if (model->rc) {
#line 3028
      return (model->rc);
    }
#line 3028
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 3030
  net.last_inc = 15;
#line 3031
  net.num_pts = 0;
  {
#line 3031
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 3031
    if (! (net.num_pts <= 17)) {
#line 3031
      goto while_break___0;
    }
    {
#line 3032
    tmp = is_aty(32, model, net.num_pts + 10);
    }
#line 3032
    if (tmp) {
#line 3033
      net.pt[net.num_pts].name = "CLKV_GCLKH_MAIN%i_FOLD";
    } else
#line 3034
    if (net.num_pts == 9) {
#line 3035
      net.pt[net.num_pts].name = "CLKV_GCLK_MAIN%i_BUF";
    } else {
#line 3037
      net.pt[net.num_pts].name = "CLKV_GCLK_MAIN%i_FOLD";
    }
#line 3038
    net.pt[net.num_pts].start_count = 0;
#line 3039
    net.pt[net.num_pts].y = net.num_pts + 10;
#line 3040
    net.pt[net.num_pts].x = model->center_x;
#line 3031
    (net.num_pts) ++;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 3042
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
  }
#line 3042
  if (rc) {
#line 3042
    goto xout;
  }
#line 3045
  net.last_inc = 15;
#line 3046
  net.num_pts = 0;
  {
#line 3046
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 3046
    if (! (net.num_pts <= 34)) {
#line 3046
      goto while_break___1;
    }
    {
#line 3047
    tmp___1 = is_aty(32, model, net.num_pts + 19);
    }
#line 3047
    if (tmp___1) {
#line 3048
      net.pt[net.num_pts].name = "REGV_GCLKH_MAIN%i";
    } else {
      {
#line 3049
      tmp___0 = is_aty(16, model, net.num_pts + 19);
      }
#line 3049
      if (tmp___0) {
#line 3050
        net.pt[net.num_pts].name = "CLKC_GCLK_MAIN%i";
      } else
#line 3051
      if (net.num_pts == 16) {
#line 3052
        net.pt[net.num_pts].name = "CLKV_GCLK_MAIN%i_BRK";
      } else {
#line 3054
        net.pt[net.num_pts].name = "CLKV_GCLK_MAIN%i";
      }
    }
#line 3055
    net.pt[net.num_pts].start_count = 0;
#line 3056
    net.pt[net.num_pts].y = net.num_pts + 19;
#line 3057
    net.pt[net.num_pts].x = model->center_x;
#line 3046
    (net.num_pts) ++;
  }
  while_break___1: /* CIL Label */ ;
  }
  {
#line 3059
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
  }
#line 3059
  if (rc) {
#line 3059
    goto xout;
  }
#line 3062
  net.last_inc = 15;
#line 3063
  net.num_pts = 0;
  {
#line 3063
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 3063
    if (! (net.num_pts <= 17)) {
#line 3063
      goto while_break___2;
    }
    {
#line 3064
    tmp___2 = is_aty(32, model, net.num_pts + 45);
    }
#line 3064
    if (tmp___2) {
#line 3065
      net.pt[net.num_pts].name = "CLKV_GCLKH_MAIN%i_FOLD";
    } else
#line 3066
    if (net.num_pts == 8) {
#line 3067
      net.pt[net.num_pts].name = "CLKV_GCLK_MAIN%i_BUF";
    } else {
#line 3069
      net.pt[net.num_pts].name = "CLKV_GCLK_MAIN%i_FOLD";
    }
#line 3070
    net.pt[net.num_pts].start_count = 0;
#line 3071
    net.pt[net.num_pts].y = net.num_pts + 45;
#line 3072
    net.pt[net.num_pts].x = model->center_x;
#line 3063
    (net.num_pts) ++;
  }
  while_break___2: /* CIL Label */ ;
  }
  {
#line 3074
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
  }
#line 3074
  if (rc) {
#line 3074
    goto xout;
  }
#line 3077
  n___0.last_inc = 1;
#line 3077
  n___0.num_pts = 4;
#line 3077
  n___0.pt[0].name = "REGT_GCLK%i";
#line 3077
  n___0.pt[0].start_count = 0;
#line 3077
  n___0.pt[0].y = 0;
#line 3077
  n___0.pt[0].x = model->center_x - 1;
#line 3077
  n___0.pt[1].name = "REGT_TTERM_GCLK%i";
#line 3077
  n___0.pt[1].start_count = 0;
#line 3077
  n___0.pt[1].y = 1;
#line 3077
  n___0.pt[1].x = model->center_x - 1;
#line 3077
  n___0.pt[2].name = "REGV_TTERM_GCLK%i";
#line 3077
  n___0.pt[2].start_count = 0;
#line 3077
  n___0.pt[2].y = 1;
#line 3077
  n___0.pt[2].x = model->center_x;
#line 3077
  n___0.pt[3].name = "BUFPLL_TOP_GCLK%i";
#line 3077
  n___0.pt[3].start_count = 0;
#line 3077
  n___0.pt[3].y = 1;
#line 3077
  n___0.pt[3].x = model->center_x + 1;
#line 3077
  tmp___3 = 4U;
  {
#line 3077
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 3077
    if (tmp___3 >= 128U) {
#line 3077
      goto while_break___3;
    }
#line 3077
    n___0.pt[tmp___3].name = (char const   *)0;
#line 3077
    n___0.pt[tmp___3].start_count = 0;
#line 3077
    n___0.pt[tmp___3].y = 0;
#line 3077
    n___0.pt[tmp___3].x = 0;
#line 3077
    tmp___3 ++;
  }
  while_break___3: /* CIL Label */ ;
  }
  {
#line 3083
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___0));
  }
#line 3083
  if (rc) {
#line 3083
    goto xout;
  }
#line 3084
  n___1.last_inc = 1;
#line 3084
  n___1.num_pts = 4;
#line 3084
  n___1.pt[0].name = "REGB_GCLK%i";
#line 3084
  n___1.pt[0].start_count = 0;
#line 3084
  n___1.pt[0].y = model->y_height - 1;
#line 3084
  n___1.pt[0].x = model->center_x - 1;
#line 3084
  n___1.pt[1].name = "REGB_BTERM_GCLK%i";
#line 3084
  n___1.pt[1].start_count = 0;
#line 3084
  n___1.pt[1].y = model->y_height - 2;
#line 3084
  n___1.pt[1].x = model->center_x - 1;
#line 3084
  n___1.pt[2].name = "REGV_BTERM_GCLK%i";
#line 3084
  n___1.pt[2].start_count = 0;
#line 3084
  n___1.pt[2].y = model->y_height - 2;
#line 3084
  n___1.pt[2].x = model->center_x;
#line 3084
  n___1.pt[3].name = "BUFPLL_BOT_GCLK%i";
#line 3084
  n___1.pt[3].start_count = 0;
#line 3084
  n___1.pt[3].y = model->y_height - 2;
#line 3084
  n___1.pt[3].x = model->center_x + 1;
#line 3084
  tmp___4 = 4U;
  {
#line 3084
  while (1) {
    while_continue___4: /* CIL Label */ ;
#line 3084
    if (tmp___4 >= 128U) {
#line 3084
      goto while_break___4;
    }
#line 3084
    n___1.pt[tmp___4].name = (char const   *)0;
#line 3084
    n___1.pt[tmp___4].start_count = 0;
#line 3084
    n___1.pt[tmp___4].y = 0;
#line 3084
    n___1.pt[tmp___4].x = 0;
#line 3084
    tmp___4 ++;
  }
  while_break___4: /* CIL Label */ ;
  }
  {
#line 3090
  rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___1));
  }
#line 3090
  if (rc) {
#line 3090
    goto xout;
  }
#line 3093
  i = 2;
  {
#line 3093
  while (1) {
    while_continue___5: /* CIL Label */ ;
#line 3093
    if (! (i <= 10)) {
#line 3093
      goto while_break___5;
    }
#line 3094
    if (i == 10) {
#line 3094
      tmp___5 = "HCLK_GCLK_UP%i";
    } else {
#line 3094
      tmp___5 = "GCLK%i";
    }
    {
#line 3094
    rc = add_conn_range(model, & add_conn_bi, 1, model->center_x + 1, "IOI_TTERM_GCLK%i",
                        0, 15, i, model->center_x + 1, tmp___5, 0);
    }
#line 3094
    if (rc) {
#line 3099
      goto xout;
    }
#line 3093
    i ++;
  }
  while_break___5: /* CIL Label */ ;
  }
#line 3102
  i = (model->y_height - 2) - 1;
  {
#line 3102
  while (1) {
    while_continue___6: /* CIL Label */ ;
#line 3102
    if (! (i >= ((model->y_height - 2) - 8) - 1)) {
#line 3102
      goto while_break___6;
    }
#line 3103
    if (i == ((model->y_height - 2) - 8) - 1) {
#line 3103
      tmp___6 = "HCLK_GCLK%i";
    } else {
#line 3103
      tmp___6 = "GCLK%i";
    }
    {
#line 3103
    rc = add_conn_range(model, & add_conn_bi, model->y_height - 2, model->center_x + 1,
                        "IOI_BTERM_GCLK%i", 0, 15, i, model->center_x + 1, tmp___6,
                        0);
    }
#line 3103
    if (rc) {
#line 3108
      goto xout;
    }
#line 3102
    i --;
  }
  while_break___6: /* CIL Label */ ;
  }
#line 3110
  return (model->rc);
  xout: 
#line 3112
  return (rc);
}
}
#line 3115 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int connect_logic_carry(struct fpga_model *model ) 
{ 
  int x ;
  int y ;
  int rc ;
  struct w_net net ;
  unsigned int tmp ;
  struct w_net net___0 ;
  unsigned int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  struct w_net net___1 ;
  unsigned int tmp___6 ;
  struct w_net net___2 ;
  unsigned int tmp___7 ;
  struct w_net net___3 ;
  unsigned int tmp___8 ;
  struct w_net net___4 ;
  unsigned int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;

  {
  {
#line 3119
  while (1) {
    while_continue: /* CIL Label */ ;
#line 3119
    if (model->rc) {
#line 3119
      return (model->rc);
    }
#line 3119
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 3120
  x = 0;
  {
#line 3120
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 3120
    if (! (x < model->x_width)) {
#line 3120
      goto while_break___0;
    }
    {
#line 3121
    tmp___16 = is_atx(65920, model, x);
    }
#line 3121
    if (tmp___16) {
#line 3122
      y = 2;
      {
#line 3122
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 3122
        if (! (y < model->y_height - 2)) {
#line 3122
          goto while_break___1;
        }
        {
#line 3123
        tmp___15 = has_device_type(model, y, x, 1, 1);
        }
#line 3123
        if (tmp___15) {
          {
#line 3124
          tmp___4 = is_aty(16, model, y - 1);
          }
#line 3124
          if (tmp___4) {
            {
#line 3124
            tmp___5 = has_device_type(model, y - 2, x, 1, 1);
            }
#line 3124
            if (tmp___5) {
#line 3126
              net.last_inc = 0;
#line 3126
              net.num_pts = 3;
#line 3126
              net.pt[0].name = "M_CIN";
#line 3126
              net.pt[0].start_count = 0;
#line 3126
              net.pt[0].y = y - 2;
#line 3126
              net.pt[0].x = x;
#line 3126
              net.pt[1].name = "REGH_CLEXM_COUT";
#line 3126
              net.pt[1].start_count = 0;
#line 3126
              net.pt[1].y = y - 1;
#line 3126
              net.pt[1].x = x;
#line 3126
              net.pt[2].name = "M_COUT_N";
#line 3126
              net.pt[2].start_count = 0;
#line 3126
              net.pt[2].y = y;
#line 3126
              net.pt[2].x = x;
#line 3126
              tmp = 3U;
              {
#line 3126
              while (1) {
                while_continue___2: /* CIL Label */ ;
#line 3126
                if (tmp >= 128U) {
#line 3126
                  goto while_break___2;
                }
#line 3126
                net.pt[tmp].name = (char const   *)0;
#line 3126
                net.pt[tmp].start_count = 0;
#line 3126
                net.pt[tmp].y = 0;
#line 3126
                net.pt[tmp].x = 0;
#line 3126
                tmp ++;
              }
              while_break___2: /* CIL Label */ ;
              }
              {
#line 3131
              rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
              }
#line 3131
              if (rc) {
#line 3131
                goto xout;
              }
            } else {
#line 3124
              goto _L___0;
            }
          } else {
            _L___0: /* CIL Label */ 
            {
#line 3132
            tmp___2 = is_aty(32, model, y - 1);
            }
#line 3132
            if (tmp___2) {
              {
#line 3132
              tmp___3 = has_device_type(model, y - 2, x, 1, 1);
              }
#line 3132
              if (tmp___3) {
#line 3134
                net___0.last_inc = 0;
#line 3134
                net___0.num_pts = 3;
#line 3134
                net___0.pt[0].name = "M_CIN";
#line 3134
                net___0.pt[0].start_count = 0;
#line 3134
                net___0.pt[0].y = y - 2;
#line 3134
                net___0.pt[0].x = x;
#line 3134
                net___0.pt[1].name = "HCLK_CLEXM_COUT";
#line 3134
                net___0.pt[1].start_count = 0;
#line 3134
                net___0.pt[1].y = y - 1;
#line 3134
                net___0.pt[1].x = x;
#line 3134
                net___0.pt[2].name = "M_COUT_N";
#line 3134
                net___0.pt[2].start_count = 0;
#line 3134
                net___0.pt[2].y = y;
#line 3134
                net___0.pt[2].x = x;
#line 3134
                tmp___0 = 3U;
                {
#line 3134
                while (1) {
                  while_continue___3: /* CIL Label */ ;
#line 3134
                  if (tmp___0 >= 128U) {
#line 3134
                    goto while_break___3;
                  }
#line 3134
                  net___0.pt[tmp___0].name = (char const   *)0;
#line 3134
                  net___0.pt[tmp___0].start_count = 0;
#line 3134
                  net___0.pt[tmp___0].y = 0;
#line 3134
                  net___0.pt[tmp___0].x = 0;
#line 3134
                  tmp___0 ++;
                }
                while_break___3: /* CIL Label */ ;
                }
                {
#line 3139
                rc = add_conn_net(model, 0, (struct w_net  const  *)(& net___0));
                }
#line 3139
                if (rc) {
#line 3139
                  goto xout;
                }
              } else {
#line 3132
                goto _L;
              }
            } else {
              _L: /* CIL Label */ 
              {
#line 3140
              tmp___1 = has_device_type(model, y - 1, x, 1, 1);
              }
#line 3140
              if (tmp___1) {
                {
#line 3141
                rc = add_conn_bi(model, y, x, "M_COUT_N", y - 1, x, "M_CIN");
                }
#line 3141
                if (rc) {
#line 3141
                  goto xout;
                }
              }
            }
          }
        } else {
          {
#line 3144
          tmp___14 = has_device_type(model, y, x, 1, 2);
          }
#line 3144
          if (tmp___14) {
            {
#line 3145
            tmp___13 = is_aty(16, model, y - 1);
            }
#line 3145
            if (tmp___13) {
#line 3146
              if (x == model->center_x - 2) {
#line 3147
                net___1.last_inc = 0;
#line 3147
                net___1.num_pts = 4;
#line 3147
                net___1.pt[0].name = "L_CIN";
#line 3147
                net___1.pt[0].start_count = 0;
#line 3147
                net___1.pt[0].y = y - 3;
#line 3147
                net___1.pt[0].x = x;
#line 3147
                net___1.pt[1].name = "INT_INTERFACE_COUT";
#line 3147
                net___1.pt[1].start_count = 0;
#line 3147
                net___1.pt[1].y = y - 2;
#line 3147
                net___1.pt[1].x = x;
#line 3147
                net___1.pt[2].name = "REGC_CLE_COUT";
#line 3147
                net___1.pt[2].start_count = 0;
#line 3147
                net___1.pt[2].y = y - 1;
#line 3147
                net___1.pt[2].x = x;
#line 3147
                net___1.pt[3].name = "XL_COUT_N";
#line 3147
                net___1.pt[3].start_count = 0;
#line 3147
                net___1.pt[3].y = y;
#line 3147
                net___1.pt[3].x = x;
#line 3147
                tmp___6 = 4U;
                {
#line 3147
                while (1) {
                  while_continue___4: /* CIL Label */ ;
#line 3147
                  if (tmp___6 >= 128U) {
#line 3147
                    goto while_break___4;
                  }
#line 3147
                  net___1.pt[tmp___6].name = (char const   *)0;
#line 3147
                  net___1.pt[tmp___6].start_count = 0;
#line 3147
                  net___1.pt[tmp___6].y = 0;
#line 3147
                  net___1.pt[tmp___6].x = 0;
#line 3147
                  tmp___6 ++;
                }
                while_break___4: /* CIL Label */ ;
                }
                {
#line 3153
                rc = add_conn_net(model, 0, (struct w_net  const  *)(& net___1));
                }
#line 3153
                if (rc) {
#line 3153
                  goto xout;
                }
              } else {
#line 3155
                net___2.last_inc = 0;
#line 3155
                net___2.num_pts = 3;
#line 3155
                net___2.pt[0].name = "L_CIN";
#line 3155
                net___2.pt[0].start_count = 0;
#line 3155
                net___2.pt[0].y = y - 2;
#line 3155
                net___2.pt[0].x = x;
#line 3155
                net___2.pt[1].name = "REGH_CLEXL_COUT";
#line 3155
                net___2.pt[1].start_count = 0;
#line 3155
                net___2.pt[1].y = y - 1;
#line 3155
                net___2.pt[1].x = x;
#line 3155
                net___2.pt[2].name = "XL_COUT_N";
#line 3155
                net___2.pt[2].start_count = 0;
#line 3155
                net___2.pt[2].y = y;
#line 3155
                net___2.pt[2].x = x;
#line 3155
                tmp___7 = 3U;
                {
#line 3155
                while (1) {
                  while_continue___5: /* CIL Label */ ;
#line 3155
                  if (tmp___7 >= 128U) {
#line 3155
                    goto while_break___5;
                  }
#line 3155
                  net___2.pt[tmp___7].name = (char const   *)0;
#line 3155
                  net___2.pt[tmp___7].start_count = 0;
#line 3155
                  net___2.pt[tmp___7].y = 0;
#line 3155
                  net___2.pt[tmp___7].x = 0;
#line 3155
                  tmp___7 ++;
                }
                while_break___5: /* CIL Label */ ;
                }
                {
#line 3160
                rc = add_conn_net(model, 0, (struct w_net  const  *)(& net___2));
                }
#line 3160
                if (rc) {
#line 3160
                  goto xout;
                }
              }
            } else {
              {
#line 3162
              tmp___12 = is_aty(32, model, y - 1);
              }
#line 3162
              if (tmp___12) {
#line 3163
                net___3.last_inc = 0;
#line 3163
                net___3.num_pts = 3;
#line 3163
                net___3.pt[0].name = "L_CIN";
#line 3163
                net___3.pt[0].start_count = 0;
#line 3163
                net___3.pt[0].y = y - 2;
#line 3163
                net___3.pt[0].x = x;
#line 3163
                net___3.pt[1].name = "HCLK_CLEXL_COUT";
#line 3163
                net___3.pt[1].start_count = 0;
#line 3163
                net___3.pt[1].y = y - 1;
#line 3163
                net___3.pt[1].x = x;
#line 3163
                net___3.pt[2].name = "XL_COUT_N";
#line 3163
                net___3.pt[2].start_count = 0;
#line 3163
                net___3.pt[2].y = y;
#line 3163
                net___3.pt[2].x = x;
#line 3163
                tmp___8 = 3U;
                {
#line 3163
                while (1) {
                  while_continue___6: /* CIL Label */ ;
#line 3163
                  if (tmp___8 >= 128U) {
#line 3163
                    goto while_break___6;
                  }
#line 3163
                  net___3.pt[tmp___8].name = (char const   *)0;
#line 3163
                  net___3.pt[tmp___8].start_count = 0;
#line 3163
                  net___3.pt[tmp___8].y = 0;
#line 3163
                  net___3.pt[tmp___8].x = 0;
#line 3163
                  tmp___8 ++;
                }
                while_break___6: /* CIL Label */ ;
                }
                {
#line 3168
                rc = add_conn_net(model, 0, (struct w_net  const  *)(& net___3));
                }
#line 3168
                if (rc) {
#line 3168
                  goto xout;
                }
              } else {
                {
#line 3169
                tmp___11 = is_aty(32, model, y - 2);
                }
#line 3169
                if (tmp___11) {
#line 3169
                  if (x == model->center_x - 2) {
#line 3171
                    net___4.last_inc = 0;
#line 3171
                    net___4.num_pts = 5;
#line 3171
                    net___4.pt[0].name = "L_CIN";
#line 3171
                    net___4.pt[0].start_count = 0;
#line 3171
                    net___4.pt[0].y = y - 4;
#line 3171
                    net___4.pt[0].x = x;
#line 3171
                    net___4.pt[1].name = "INT_INTERFACE_COUT";
#line 3171
                    net___4.pt[1].start_count = 0;
#line 3171
                    net___4.pt[1].y = y - 3;
#line 3171
                    net___4.pt[1].x = x;
#line 3171
                    net___4.pt[2].name = "HCLK_CLEXL_COUT";
#line 3171
                    net___4.pt[2].start_count = 0;
#line 3171
                    net___4.pt[2].y = y - 2;
#line 3171
                    net___4.pt[2].x = x;
#line 3171
                    net___4.pt[3].name = "INT_INTERFACE_COUT_BOT";
#line 3171
                    net___4.pt[3].start_count = 0;
#line 3171
                    net___4.pt[3].y = y - 1;
#line 3171
                    net___4.pt[3].x = x;
#line 3171
                    net___4.pt[4].name = "XL_COUT_N";
#line 3171
                    net___4.pt[4].start_count = 0;
#line 3171
                    net___4.pt[4].y = y;
#line 3171
                    net___4.pt[4].x = x;
#line 3171
                    tmp___9 = 5U;
                    {
#line 3171
                    while (1) {
                      while_continue___7: /* CIL Label */ ;
#line 3171
                      if (tmp___9 >= 128U) {
#line 3171
                        goto while_break___7;
                      }
#line 3171
                      net___4.pt[tmp___9].name = (char const   *)0;
#line 3171
                      net___4.pt[tmp___9].start_count = 0;
#line 3171
                      net___4.pt[tmp___9].y = 0;
#line 3171
                      net___4.pt[tmp___9].x = 0;
#line 3171
                      tmp___9 ++;
                    }
                    while_break___7: /* CIL Label */ ;
                    }
                    {
#line 3178
                    rc = add_conn_net(model, 0, (struct w_net  const  *)(& net___4));
                    }
#line 3178
                    if (rc) {
#line 3178
                      goto xout;
                    }
                  } else {
#line 3169
                    goto _L___1;
                  }
                } else {
                  _L___1: /* CIL Label */ 
                  {
#line 3179
                  tmp___10 = has_device_type(model, y - 1, x, 1, 2);
                  }
#line 3179
                  if (tmp___10) {
                    {
#line 3180
                    rc = add_conn_bi(model, y, x, "XL_COUT_N", y - 1, x, "L_CIN");
                    }
#line 3180
                    if (rc) {
#line 3180
                      goto xout;
                    }
                  }
                }
              }
            }
          }
        }
#line 3122
        y ++;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 3120
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 3186
  return (model->rc);
  xout: 
#line 3188
  return (rc);
}
}
#line 3191 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int connect_clk_sr(struct fpga_model *model , char const   *clk_sr ) 
{ 
  int x ;
  int y ;
  int i ;
  int rc ;
  struct w_net n___0 ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  unsigned int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  char const   *tmp___9 ;
  char const   *tmp___10 ;
  int tmp___11 ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  char const   *tmp___15 ;
  char const   *tmp___16 ;
  struct w_net net ;
  char const   *tmp___17 ;
  char const   *tmp___18 ;
  char const   *tmp___19 ;
  unsigned int tmp___20 ;
  struct w_net net___0 ;
  char const   *tmp___21 ;
  char const   *tmp___22 ;
  char const   *tmp___23 ;
  unsigned int tmp___24 ;
  int tmp___25 ;
  struct w_net net___1 ;
  char const   *tmp___26 ;
  char const   *tmp___27 ;
  char const   *tmp___28 ;
  unsigned int tmp___29 ;
  struct w_net net___2 ;
  char const   *tmp___30 ;
  char const   *tmp___31 ;
  char const   *tmp___32 ;
  unsigned int tmp___33 ;
  int tmp___34 ;
  int tmp___35 ;
  int tmp___36 ;
  int tmp___37 ;
  char const   *tmp___38 ;
  char const   *tmp___39 ;
  char const   *tmp___40 ;
  char const   *tmp___41 ;
  char const   *tmp___42 ;
  char const   *tmp___43 ;
  int tmp___44 ;
  char const   *tmp___45 ;
  char const   *tmp___46 ;
  char const   *tmp___47 ;
  char const   *tmp___48 ;
  char const   *tmp___49 ;
  char const   *tmp___50 ;
  int tmp___51 ;

  {
  {
#line 3195
  while (1) {
    while_continue: /* CIL Label */ ;
#line 3195
    if (model->rc) {
#line 3195
      return (model->rc);
    }
#line 3195
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 3197
  x = 5;
  {
#line 3197
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 3197
    if (! (x < model->x_width - 5)) {
#line 3197
      goto while_break___0;
    }
    {
#line 3198
    tmp___4 = is_atx(512, model, x);
    }
#line 3198
    if (tmp___4) {
#line 3199
      y = 2;
      {
#line 3199
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 3199
        if (! (y < model->y_height - 2)) {
#line 3199
          goto while_break___1;
        }
        {
#line 3200
        tmp___3 = has_device(model, y, x + 2, 8);
        }
#line 3200
        if (tmp___3) {
#line 3201
          i = 0;
          {
#line 3201
          while (1) {
            while_continue___2: /* CIL Label */ ;
#line 3201
            if (! (i <= 3)) {
#line 3201
              goto while_break___2;
            }
            {
#line 3202
            tmp = pf("%s%%i", clk_sr);
#line 3202
            tmp___0 = pf("INT_INTERFACE_%s%%i", clk_sr);
#line 3202
            tmp___1 = pf("BRAM_%s%%i_INT%i", clk_sr, i);
#line 3202
            n___0.last_inc = 1;
#line 3202
            n___0.num_pts = 3;
#line 3202
            n___0.pt[0].name = tmp;
#line 3202
            n___0.pt[0].start_count = 0;
#line 3202
            n___0.pt[0].y = y - i;
#line 3202
            n___0.pt[0].x = x;
#line 3202
            n___0.pt[1].name = tmp___0;
#line 3202
            n___0.pt[1].start_count = 0;
#line 3202
            n___0.pt[1].y = y - i;
#line 3202
            n___0.pt[1].x = x + 1;
#line 3202
            n___0.pt[2].name = tmp___1;
#line 3202
            n___0.pt[2].start_count = 0;
#line 3202
            n___0.pt[2].y = y;
#line 3202
            n___0.pt[2].x = x + 2;
#line 3202
            tmp___2 = 3U;
            }
            {
#line 3202
            while (1) {
              while_continue___3: /* CIL Label */ ;
#line 3202
              if (tmp___2 >= 128U) {
#line 3202
                goto while_break___3;
              }
#line 3202
              n___0.pt[tmp___2].name = (char const   *)0;
#line 3202
              n___0.pt[tmp___2].start_count = 0;
#line 3202
              n___0.pt[tmp___2].y = 0;
#line 3202
              n___0.pt[tmp___2].x = 0;
#line 3202
              tmp___2 ++;
            }
            while_break___3: /* CIL Label */ ;
            }
            {
#line 3207
            rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___0));
            }
#line 3207
            if (rc) {
              {
#line 3207
              while (1) {
                while_continue___4: /* CIL Label */ ;
                {
#line 3207
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        3207);
                }
#line 3207
                if (! model->rc) {
#line 3207
                  model->rc = rc;
                }
#line 3207
                return (model->rc);
#line 3207
                goto while_break___4;
              }
              while_break___4: /* CIL Label */ ;
              }
            }
#line 3201
            i ++;
          }
          while_break___2: /* CIL Label */ ;
          }
        }
#line 3199
        y ++;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
    {
#line 3212
    tmp___14 = is_atx(32864, model, x);
    }
#line 3212
    if (tmp___14) {
#line 3213
      y = 2;
      {
#line 3213
      while (1) {
        while_continue___5: /* CIL Label */ ;
#line 3213
        if (! (y < model->y_height - 2)) {
#line 3213
          goto while_break___5;
        }
        {
#line 3214
        tmp___13 = has_device_type(model, y, x + 1, 1, 1);
        }
#line 3214
        if (tmp___13) {
          {
#line 3215
          tmp___5 = pf("CLEXM_%s%%i", clk_sr);
#line 3215
          tmp___6 = pf("%s%%i", clk_sr);
#line 3215
          rc = add_conn_range(model, & add_conn_bi, y, x, tmp___6, 0, 1, y, x + 1,
                              tmp___5, 0);
          }
#line 3215
          if (rc) {
            {
#line 3219
            while (1) {
              while_continue___6: /* CIL Label */ ;
              {
#line 3219
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3219);
              }
#line 3219
              if (! model->rc) {
#line 3219
                model->rc = rc;
              }
#line 3219
              return (model->rc);
#line 3219
              goto while_break___6;
            }
            while_break___6: /* CIL Label */ ;
            }
          }
        } else {
          {
#line 3220
          tmp___12 = has_device_type(model, y, x + 1, 1, 2);
          }
#line 3220
          if (tmp___12) {
            {
#line 3221
            tmp___7 = pf("CLEXL_%s%%i", clk_sr);
#line 3221
            tmp___8 = pf("%s%%i", clk_sr);
#line 3221
            rc = add_conn_range(model, & add_conn_bi, y, x, tmp___8, 0, 1, y, x + 1,
                                tmp___7, 0);
            }
#line 3221
            if (rc) {
              {
#line 3225
              while (1) {
                while_continue___7: /* CIL Label */ ;
                {
#line 3225
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        3225);
                }
#line 3225
                if (! model->rc) {
#line 3225
                  model->rc = rc;
                }
#line 3225
                return (model->rc);
#line 3225
                goto while_break___7;
              }
              while_break___7: /* CIL Label */ ;
              }
            }
          } else {
            {
#line 3226
            tmp___11 = has_device(model, y, x + 1, 5);
            }
#line 3226
            if (tmp___11) {
              {
#line 3227
              tmp___9 = pf("IOI_%s%%i", clk_sr);
#line 3227
              tmp___10 = pf("%s%%i", clk_sr);
#line 3227
              rc = add_conn_range(model, & add_conn_bi, y, x, tmp___10, 0, 1, y, x + 1,
                                  tmp___9, 0);
              }
#line 3227
              if (rc) {
                {
#line 3231
                while (1) {
                  while_continue___8: /* CIL Label */ ;
                  {
#line 3231
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3231);
                  }
#line 3231
                  if (! model->rc) {
#line 3231
                    model->rc = rc;
                  }
#line 3231
                  return (model->rc);
#line 3231
                  goto while_break___8;
                }
                while_break___8: /* CIL Label */ ;
                }
              }
            }
          }
        }
#line 3213
        y ++;
      }
      while_break___5: /* CIL Label */ ;
      }
    }
#line 3197
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 3237
  tmp___15 = pf("INT_INTERFACE_REGC_%s%%i", clk_sr);
#line 3237
  tmp___16 = pf("%s%%i", clk_sr);
#line 3237
  rc = add_conn_range(model, & add_conn_bi, model->center_y - 1, model->center_x - 3,
                      tmp___16, 0, 1, model->center_y - 1, model->center_x - 2, tmp___15,
                      0);
  }
#line 3237
  if (rc) {
    {
#line 3240
    while (1) {
      while_continue___9: /* CIL Label */ ;
      {
#line 3240
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              3240);
      }
#line 3240
      if (! model->rc) {
#line 3240
        model->rc = rc;
      }
#line 3240
      return (model->rc);
#line 3240
      goto while_break___9;
    }
    while_break___9: /* CIL Label */ ;
    }
  }
#line 3242
  y = 2;
  {
#line 3242
  while (1) {
    while_continue___10: /* CIL Label */ ;
#line 3242
    if (! (y < model->y_height - 2)) {
#line 3242
      goto while_break___10;
    }
    {
#line 3243
    tmp___35 = is_aty(32, model, y);
    }
#line 3243
    if (tmp___35) {
      {
#line 3244
      tmp___25 = has_device(model, y - 1, model->center_x - 1, 18);
      }
#line 3244
      if (tmp___25) {
        {
#line 3245
        tmp___17 = pf("%s%%i", clk_sr);
#line 3245
        tmp___18 = pf("INT_INTERFACE_%s%%i", clk_sr);
#line 3245
        tmp___19 = pf("PLL_CLB2_%s%%i", clk_sr);
#line 3245
        net.last_inc = 1;
#line 3245
        net.num_pts = 3;
#line 3245
        net.pt[0].name = tmp___17;
#line 3245
        net.pt[0].start_count = 0;
#line 3245
        net.pt[0].y = y - 1;
#line 3245
        net.pt[0].x = model->center_x - 3;
#line 3245
        net.pt[1].name = tmp___18;
#line 3245
        net.pt[1].start_count = 0;
#line 3245
        net.pt[1].y = y - 1;
#line 3245
        net.pt[1].x = model->center_x - 2;
#line 3245
        net.pt[2].name = tmp___19;
#line 3245
        net.pt[2].start_count = 0;
#line 3245
        net.pt[2].y = y - 1;
#line 3245
        net.pt[2].x = model->center_x - 1;
#line 3245
        tmp___20 = 3U;
        }
        {
#line 3245
        while (1) {
          while_continue___11: /* CIL Label */ ;
#line 3245
          if (tmp___20 >= 128U) {
#line 3245
            goto while_break___11;
          }
#line 3245
          net.pt[tmp___20].name = (char const   *)0;
#line 3245
          net.pt[tmp___20].start_count = 0;
#line 3245
          net.pt[tmp___20].y = 0;
#line 3245
          net.pt[tmp___20].x = 0;
#line 3245
          tmp___20 ++;
        }
        while_break___11: /* CIL Label */ ;
        }
        {
#line 3250
        rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
        }
#line 3250
        if (rc) {
          {
#line 3250
          while (1) {
            while_continue___12: /* CIL Label */ ;
            {
#line 3250
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                    3250);
            }
#line 3250
            if (! model->rc) {
#line 3250
              model->rc = rc;
            }
#line 3250
            return (model->rc);
#line 3250
            goto while_break___12;
          }
          while_break___12: /* CIL Label */ ;
          }
        }
        {
#line 3251
        tmp___21 = pf("%s%%i", clk_sr);
#line 3251
        tmp___22 = pf("INT_INTERFACE_%s%%i", clk_sr);
#line 3251
        tmp___23 = pf("PLL_CLB1_%s%%i", clk_sr);
#line 3251
        net___0.last_inc = 1;
#line 3251
        net___0.num_pts = 3;
#line 3251
        net___0.pt[0].name = tmp___21;
#line 3251
        net___0.pt[0].start_count = 0;
#line 3251
        net___0.pt[0].y = y + 1;
#line 3251
        net___0.pt[0].x = model->center_x - 3;
#line 3251
        net___0.pt[1].name = tmp___22;
#line 3251
        net___0.pt[1].start_count = 0;
#line 3251
        net___0.pt[1].y = y + 1;
#line 3251
        net___0.pt[1].x = model->center_x - 2;
#line 3251
        net___0.pt[2].name = tmp___23;
#line 3251
        net___0.pt[2].start_count = 0;
#line 3251
        net___0.pt[2].y = y - 1;
#line 3251
        net___0.pt[2].x = model->center_x - 1;
#line 3251
        tmp___24 = 3U;
        }
        {
#line 3251
        while (1) {
          while_continue___13: /* CIL Label */ ;
#line 3251
          if (tmp___24 >= 128U) {
#line 3251
            goto while_break___13;
          }
#line 3251
          net___0.pt[tmp___24].name = (char const   *)0;
#line 3251
          net___0.pt[tmp___24].start_count = 0;
#line 3251
          net___0.pt[tmp___24].y = 0;
#line 3251
          net___0.pt[tmp___24].x = 0;
#line 3251
          tmp___24 ++;
        }
        while_break___13: /* CIL Label */ ;
        }
        {
#line 3256
        rc = add_conn_net(model, 0, (struct w_net  const  *)(& net___0));
        }
#line 3256
        if (rc) {
          {
#line 3256
          while (1) {
            while_continue___14: /* CIL Label */ ;
            {
#line 3256
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                    3256);
            }
#line 3256
            if (! model->rc) {
#line 3256
              model->rc = rc;
            }
#line 3256
            return (model->rc);
#line 3256
            goto while_break___14;
          }
          while_break___14: /* CIL Label */ ;
          }
        }
      }
      {
#line 3258
      tmp___34 = has_device(model, y - 1, model->center_x - 1, 17);
      }
#line 3258
      if (tmp___34) {
        {
#line 3259
        tmp___26 = pf("%s%%i", clk_sr);
#line 3259
        tmp___27 = pf("INT_INTERFACE_%s%%i", clk_sr);
#line 3259
        tmp___28 = pf("DCM_CLB2_%s%%i", clk_sr);
#line 3259
        net___1.last_inc = 1;
#line 3259
        net___1.num_pts = 3;
#line 3259
        net___1.pt[0].name = tmp___26;
#line 3259
        net___1.pt[0].start_count = 0;
#line 3259
        net___1.pt[0].y = y - 1;
#line 3259
        net___1.pt[0].x = model->center_x - 3;
#line 3259
        net___1.pt[1].name = tmp___27;
#line 3259
        net___1.pt[1].start_count = 0;
#line 3259
        net___1.pt[1].y = y - 1;
#line 3259
        net___1.pt[1].x = model->center_x - 2;
#line 3259
        net___1.pt[2].name = tmp___28;
#line 3259
        net___1.pt[2].start_count = 0;
#line 3259
        net___1.pt[2].y = y - 1;
#line 3259
        net___1.pt[2].x = model->center_x - 1;
#line 3259
        tmp___29 = 3U;
        }
        {
#line 3259
        while (1) {
          while_continue___15: /* CIL Label */ ;
#line 3259
          if (tmp___29 >= 128U) {
#line 3259
            goto while_break___15;
          }
#line 3259
          net___1.pt[tmp___29].name = (char const   *)0;
#line 3259
          net___1.pt[tmp___29].start_count = 0;
#line 3259
          net___1.pt[tmp___29].y = 0;
#line 3259
          net___1.pt[tmp___29].x = 0;
#line 3259
          tmp___29 ++;
        }
        while_break___15: /* CIL Label */ ;
        }
        {
#line 3264
        rc = add_conn_net(model, 0, (struct w_net  const  *)(& net___1));
        }
#line 3264
        if (rc) {
          {
#line 3264
          while (1) {
            while_continue___16: /* CIL Label */ ;
            {
#line 3264
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                    3264);
            }
#line 3264
            if (! model->rc) {
#line 3264
              model->rc = rc;
            }
#line 3264
            return (model->rc);
#line 3264
            goto while_break___16;
          }
          while_break___16: /* CIL Label */ ;
          }
        }
        {
#line 3265
        tmp___30 = pf("%s%%i", clk_sr);
#line 3265
        tmp___31 = pf("INT_INTERFACE_%s%%i", clk_sr);
#line 3265
        tmp___32 = pf("DCM_CLB1_%s%%i", clk_sr);
#line 3265
        net___2.last_inc = 1;
#line 3265
        net___2.num_pts = 3;
#line 3265
        net___2.pt[0].name = tmp___30;
#line 3265
        net___2.pt[0].start_count = 0;
#line 3265
        net___2.pt[0].y = y + 1;
#line 3265
        net___2.pt[0].x = model->center_x - 3;
#line 3265
        net___2.pt[1].name = tmp___31;
#line 3265
        net___2.pt[1].start_count = 0;
#line 3265
        net___2.pt[1].y = y + 1;
#line 3265
        net___2.pt[1].x = model->center_x - 2;
#line 3265
        net___2.pt[2].name = tmp___32;
#line 3265
        net___2.pt[2].start_count = 0;
#line 3265
        net___2.pt[2].y = y - 1;
#line 3265
        net___2.pt[2].x = model->center_x - 1;
#line 3265
        tmp___33 = 3U;
        }
        {
#line 3265
        while (1) {
          while_continue___17: /* CIL Label */ ;
#line 3265
          if (tmp___33 >= 128U) {
#line 3265
            goto while_break___17;
          }
#line 3265
          net___2.pt[tmp___33].name = (char const   *)0;
#line 3265
          net___2.pt[tmp___33].start_count = 0;
#line 3265
          net___2.pt[tmp___33].y = 0;
#line 3265
          net___2.pt[tmp___33].x = 0;
#line 3265
          tmp___33 ++;
        }
        while_break___17: /* CIL Label */ ;
        }
        {
#line 3270
        rc = add_conn_net(model, 0, (struct w_net  const  *)(& net___2));
        }
#line 3270
        if (rc) {
          {
#line 3270
          while (1) {
            while_continue___18: /* CIL Label */ ;
            {
#line 3270
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                    3270);
            }
#line 3270
            if (! model->rc) {
#line 3270
              model->rc = rc;
            }
#line 3270
            return (model->rc);
#line 3270
            goto while_break___18;
          }
          while_break___18: /* CIL Label */ ;
          }
        }
      }
    }
#line 3242
    y ++;
  }
  while_break___10: /* CIL Label */ ;
  }
#line 3275
  y = 2;
  {
#line 3275
  while (1) {
    while_continue___19: /* CIL Label */ ;
#line 3275
    if (! (y < model->y_height - 2)) {
#line 3275
      goto while_break___19;
    }
    {
#line 3276
    tmp___36 = is_aty(48, model, y);
    }
#line 3276
    if (tmp___36) {
#line 3278
      goto __Cont;
    } else {
      {
#line 3276
      tmp___37 = find_mui_pos(model, y);
      }
#line 3276
      if (tmp___37 != -1) {
#line 3278
        goto __Cont;
      }
    }
#line 3280
    x = 2;
#line 3281
    if (y < 3) {
#line 3281
      goto _L;
    } else
#line 3281
    if (y > ((model->y_height - 2) - 1) - 1) {
      _L: /* CIL Label */ 
      {
#line 3282
      tmp___38 = pf("INT_INTERFACE_LOCAL_%s%%i", clk_sr);
#line 3282
      tmp___39 = pf("%s%%i", clk_sr);
#line 3282
      rc = add_conn_range(model, & add_conn_bi, y, x, tmp___39, 0, 1, y, x + 1, tmp___38,
                          0);
      }
#line 3282
      if (rc) {
        {
#line 3282
        while (1) {
          while_continue___20: /* CIL Label */ ;
          {
#line 3282
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3282);
          }
#line 3282
          if (! model->rc) {
#line 3282
            model->rc = rc;
          }
#line 3282
          return (model->rc);
#line 3282
          goto while_break___20;
        }
        while_break___20: /* CIL Label */ ;
        }
      }
    } else {
      {
#line 3283
      tmp___44 = is_aty(128, model, y);
      }
#line 3283
      if (tmp___44) {
        {
#line 3284
        tmp___40 = pf("IOI_%s%%i", clk_sr);
#line 3284
        tmp___41 = pf("%s%%i", clk_sr);
#line 3284
        rc = add_conn_range(model, & add_conn_bi, y, x, tmp___41, 0, 1, y, x + 1,
                            tmp___40, 0);
        }
#line 3284
        if (rc) {
          {
#line 3284
          while (1) {
            while_continue___21: /* CIL Label */ ;
            {
#line 3284
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                    3284);
            }
#line 3284
            if (! model->rc) {
#line 3284
              model->rc = rc;
            }
#line 3284
            return (model->rc);
#line 3284
            goto while_break___21;
          }
          while_break___21: /* CIL Label */ ;
          }
        }
      } else {
        {
#line 3286
        tmp___42 = pf("INT_INTERFACE_%s%%i", clk_sr);
#line 3286
        tmp___43 = pf("%s%%i", clk_sr);
#line 3286
        rc = add_conn_range(model, & add_conn_bi, y, x, tmp___43, 0, 1, y, x + 1,
                            tmp___42, 0);
        }
#line 3286
        if (rc) {
          {
#line 3286
          while (1) {
            while_continue___22: /* CIL Label */ ;
            {
#line 3286
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                    3286);
            }
#line 3286
            if (! model->rc) {
#line 3286
              model->rc = rc;
            }
#line 3286
            return (model->rc);
#line 3286
            goto while_break___22;
          }
          while_break___22: /* CIL Label */ ;
          }
        }
      }
    }
#line 3289
    x = model->x_width - 5;
#line 3290
    if (y < 4) {
#line 3290
      goto _L___0;
    } else
#line 3290
    if (y > ((model->y_height - 2) - 2) - 1) {
      _L___0: /* CIL Label */ 
      {
#line 3291
      tmp___45 = pf("INT_INTERFACE_LOCAL_%s%%i", clk_sr);
#line 3291
      tmp___46 = pf("%s%%i", clk_sr);
#line 3291
      rc = add_conn_range(model, & add_conn_bi, y, x, tmp___46, 0, 1, y, x + 1, tmp___45,
                          0);
      }
#line 3291
      if (rc) {
        {
#line 3291
        while (1) {
          while_continue___23: /* CIL Label */ ;
          {
#line 3291
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3291);
          }
#line 3291
          if (! model->rc) {
#line 3291
            model->rc = rc;
          }
#line 3291
          return (model->rc);
#line 3291
          goto while_break___23;
        }
        while_break___23: /* CIL Label */ ;
        }
      }
    } else {
      {
#line 3292
      tmp___51 = is_aty(256, model, y);
      }
#line 3292
      if (tmp___51) {
        {
#line 3293
        tmp___47 = pf("IOI_%s%%i", clk_sr);
#line 3293
        tmp___48 = pf("%s%%i", clk_sr);
#line 3293
        rc = add_conn_range(model, & add_conn_bi, y, x, tmp___48, 0, 1, y, x + 1,
                            tmp___47, 0);
        }
#line 3293
        if (rc) {
          {
#line 3293
          while (1) {
            while_continue___24: /* CIL Label */ ;
            {
#line 3293
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                    3293);
            }
#line 3293
            if (! model->rc) {
#line 3293
              model->rc = rc;
            }
#line 3293
            return (model->rc);
#line 3293
            goto while_break___24;
          }
          while_break___24: /* CIL Label */ ;
          }
        }
      } else {
        {
#line 3295
        tmp___49 = pf("INT_INTERFACE_%s%%i", clk_sr);
#line 3295
        tmp___50 = pf("%s%%i", clk_sr);
#line 3295
        rc = add_conn_range(model, & add_conn_bi, y, x, tmp___50, 0, 1, y, x + 1,
                            tmp___49, 0);
        }
#line 3295
        if (rc) {
          {
#line 3295
          while (1) {
            while_continue___25: /* CIL Label */ ;
            {
#line 3295
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                    3295);
            }
#line 3295
            if (! model->rc) {
#line 3295
              model->rc = rc;
            }
#line 3295
            return (model->rc);
#line 3295
            goto while_break___25;
          }
          while_break___25: /* CIL Label */ ;
          }
        }
      }
    }
    __Cont: /* CIL Label */ 
#line 3275
    y ++;
  }
  while_break___19: /* CIL Label */ ;
  }
#line 3298
  return (model->rc);
}
}
#line 3301 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int run_gfan(struct fpga_model *model ) 
{ 
  int x ;
  int y ;
  int i ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  struct w_net net ;
  unsigned int tmp___3 ;
  struct w_net net___0 ;
  unsigned int tmp___4 ;
  struct w_net net___1 ;
  unsigned int tmp___5 ;
  int tmp___6 ;

  {
  {
#line 3305
  while (1) {
    while_continue: /* CIL Label */ ;
#line 3305
    if (model->rc) {
#line 3305
      return (model->rc);
    }
#line 3305
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 3307
  y = 2;
  {
#line 3307
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 3307
    if (! (y < model->y_height - 2)) {
#line 3307
      goto while_break___0;
    }
    {
#line 3308
    tmp = is_aty(128, model, y);
    }
#line 3308
    if (tmp) {
      {
#line 3309
      add_conn_range(model, & add_conn_bi, y, 2, "INT_IOI_GFAN%i", 0, 1, y, 3, "IOI_GFAN%i",
                     0);
      }
    }
    {
#line 3313
    tmp___0 = is_aty(256, model, y);
    }
#line 3313
    if (tmp___0) {
      {
#line 3314
      add_conn_range(model, & add_conn_bi, y, model->x_width - 5, "INT_IOI_GFAN%i",
                     0, 1, y, model->x_width - 4, "IOI_GFAN%i", 0);
      }
    }
#line 3307
    y ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 3322
  x = 5;
  {
#line 3322
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 3322
    if (! (x < model->x_width - 5)) {
#line 3322
      goto while_break___1;
    }
    {
#line 3323
    tmp___1 = is_atx(32864, model, x);
    }
#line 3323
    if (tmp___1) {
      {
#line 3323
      tmp___2 = is_atx(16, model, x);
      }
#line 3323
      if (tmp___2) {
#line 3325
        goto __Cont;
      }
    } else {
#line 3325
      goto __Cont;
    }
#line 3326
    i = 0;
    {
#line 3326
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 3326
      if (! (i < 2)) {
#line 3326
        goto while_break___2;
      }
      {
#line 3327
      add_conn_range(model, & add_conn_bi, 2 + i, x, "INT_IOI_GFAN%i", 0, 1, 2 + i,
                     x + 1, "IOI_GFAN%i", 0);
#line 3330
      add_conn_range(model, & add_conn_bi, (model->y_height - 3) - i, x, "INT_IOI_GFAN%i",
                     0, 1, (model->y_height - 3) - i, x + 1, "IOI_GFAN%i", 0);
#line 3326
      i ++;
      }
    }
    while_break___2: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 3322
    x ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 3338
  y = 2;
  {
#line 3338
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 3338
    if (! (y < model->y_height - 2)) {
#line 3338
      goto while_break___3;
    }
    {
#line 3339
    tmp___6 = is_aty(32, model, y);
    }
#line 3339
    if (tmp___6) {
#line 3340
      if ((model->tiles + ((y - 1) * model->x_width + (model->center_x - 1)))->flags & 8192) {
#line 3341
        net.last_inc = 1;
#line 3341
        net.num_pts = 3;
#line 3341
        net.pt[0].name = "INT_IOI_GFAN%i";
#line 3341
        net.pt[0].start_count = 0;
#line 3341
        net.pt[0].y = y - 1;
#line 3341
        net.pt[0].x = model->center_x - 3;
#line 3341
        net.pt[1].name = "INT_INTERFACE_GFAN%i";
#line 3341
        net.pt[1].start_count = 0;
#line 3341
        net.pt[1].y = y - 1;
#line 3341
        net.pt[1].x = model->center_x - 2;
#line 3341
        net.pt[2].name = "DCM2_GFAN%i";
#line 3341
        net.pt[2].start_count = 0;
#line 3341
        net.pt[2].y = y - 1;
#line 3341
        net.pt[2].x = model->center_x - 1;
#line 3341
        tmp___3 = 3U;
        {
#line 3341
        while (1) {
          while_continue___4: /* CIL Label */ ;
#line 3341
          if (tmp___3 >= 128U) {
#line 3341
            goto while_break___4;
          }
#line 3341
          net.pt[tmp___3].name = (char const   *)0;
#line 3341
          net.pt[tmp___3].start_count = 0;
#line 3341
          net.pt[tmp___3].y = 0;
#line 3341
          net.pt[tmp___3].x = 0;
#line 3341
          tmp___3 ++;
        }
        while_break___4: /* CIL Label */ ;
        }
        {
#line 3346
        add_conn_net(model, 0, (struct w_net  const  *)(& net));
#line 3347
        net___0.last_inc = 1;
#line 3347
        net___0.num_pts = 3;
#line 3347
        net___0.pt[0].name = "INT_IOI_GFAN%i";
#line 3347
        net___0.pt[0].start_count = 0;
#line 3347
        net___0.pt[0].y = y + 1;
#line 3347
        net___0.pt[0].x = model->center_x - 3;
#line 3347
        net___0.pt[1].name = "INT_INTERFACE_GFAN%i";
#line 3347
        net___0.pt[1].start_count = 0;
#line 3347
        net___0.pt[1].y = y + 1;
#line 3347
        net___0.pt[1].x = model->center_x - 2;
#line 3347
        net___0.pt[2].name = "DCM1_GFAN%i";
#line 3347
        net___0.pt[2].start_count = 0;
#line 3347
        net___0.pt[2].y = y - 1;
#line 3347
        net___0.pt[2].x = model->center_x - 1;
#line 3347
        tmp___4 = 3U;
        }
        {
#line 3347
        while (1) {
          while_continue___5: /* CIL Label */ ;
#line 3347
          if (tmp___4 >= 128U) {
#line 3347
            goto while_break___5;
          }
#line 3347
          net___0.pt[tmp___4].name = (char const   *)0;
#line 3347
          net___0.pt[tmp___4].start_count = 0;
#line 3347
          net___0.pt[tmp___4].y = 0;
#line 3347
          net___0.pt[tmp___4].x = 0;
#line 3347
          tmp___4 ++;
        }
        while_break___5: /* CIL Label */ ;
        }
        {
#line 3352
        add_conn_net(model, 0, (struct w_net  const  *)(& net___0));
        }
      } else
#line 3353
      if ((model->tiles + ((y - 1) * model->x_width + (model->center_x - 1)))->flags & 16384) {
#line 3354
        net___1.last_inc = 1;
#line 3354
        net___1.num_pts = 3;
#line 3354
        net___1.pt[0].name = "INT_IOI_GFAN%i";
#line 3354
        net___1.pt[0].start_count = 0;
#line 3354
        net___1.pt[0].y = y - 1;
#line 3354
        net___1.pt[0].x = model->center_x - 3;
#line 3354
        net___1.pt[1].name = "INT_INTERFACE_GFAN%i";
#line 3354
        net___1.pt[1].start_count = 0;
#line 3354
        net___1.pt[1].y = y - 1;
#line 3354
        net___1.pt[1].x = model->center_x - 2;
#line 3354
        net___1.pt[2].name = "PLL_CLB2_GFAN%i";
#line 3354
        net___1.pt[2].start_count = 0;
#line 3354
        net___1.pt[2].y = y - 1;
#line 3354
        net___1.pt[2].x = model->center_x - 1;
#line 3354
        tmp___5 = 3U;
        {
#line 3354
        while (1) {
          while_continue___6: /* CIL Label */ ;
#line 3354
          if (tmp___5 >= 128U) {
#line 3354
            goto while_break___6;
          }
#line 3354
          net___1.pt[tmp___5].name = (char const   *)0;
#line 3354
          net___1.pt[tmp___5].start_count = 0;
#line 3354
          net___1.pt[tmp___5].y = 0;
#line 3354
          net___1.pt[tmp___5].x = 0;
#line 3354
          tmp___5 ++;
        }
        while_break___6: /* CIL Label */ ;
        }
        {
#line 3359
        add_conn_net(model, 0, (struct w_net  const  *)(& net___1));
        }
      }
    }
#line 3338
    y ++;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 3363
  return (model->rc);
}
}
#line 3368 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static char const   *s___7[4]  = {      "IBUF",      "O",      "T",      ""};
#line 3366 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int run_io_wires(struct fpga_model *model ) 
{ 
  int x ;
  int y ;
  int i ;
  int rc ;
  struct w_net net1 ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  unsigned int tmp___3 ;
  struct w_net net2 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  unsigned int tmp___9 ;
  int tmp___10 ;
  struct w_net net1___0 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;
  char const   *tmp___13 ;
  char const   *tmp___14 ;
  char const   *tmp___15 ;
  unsigned int tmp___16 ;
  char const   *tmp___17 ;
  char const   *tmp___18 ;
  char const   *tmp___19 ;
  char const   *tmp___20 ;
  char const   *tmp___21 ;
  char const   *tmp___22 ;
  char const   *tmp___23 ;
  char const   *tmp___24 ;
  char const   *tmp___25 ;
  char const   *tmp___26 ;
  char const   *tmp___27 ;
  char const   *tmp___28 ;
  int tmp___29 ;
  struct w_net net ;
  char const   *tmp___30 ;
  char const   *tmp___31 ;
  char const   *tmp___32 ;
  char const   *tmp___33 ;
  unsigned int tmp___34 ;
  int tmp___35 ;
  struct w_net net___0 ;
  char const   *tmp___36 ;
  char const   *tmp___37 ;
  char const   *tmp___38 ;
  char const   *tmp___39 ;
  unsigned int tmp___40 ;
  int tmp___41 ;

  {
  {
#line 3371
  while (1) {
    while_continue: /* CIL Label */ ;
#line 3371
    if (model->rc) {
#line 3371
      return (model->rc);
    }
#line 3371
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 3379
  x = 5;
  {
#line 3379
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 3379
    if (! (x < model->x_width - 5)) {
#line 3379
      goto while_break___0;
    }
    {
#line 3381
    y = 0;
#line 3382
    tmp___10 = has_device(model, y, x, 4);
    }
#line 3382
    if (tmp___10) {
#line 3383
      i = 0;
      {
#line 3383
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 3383
        if (! *(s___7[i] + 0)) {
#line 3383
          goto while_break___1;
        }
        {
#line 3384
        tmp = pf("TIOB_%s%%i", s___7[i]);
#line 3384
        tmp___0 = pf("IOI_TTERM_IOIUP_%s%%i", s___7[i]);
#line 3384
        tmp___1 = pf("TTERM_IOIUP_%s%%i", s___7[i]);
#line 3384
        tmp___2 = pf("TIOI_OUTER_%s%%i", s___7[i]);
#line 3384
        net1.last_inc = 1;
#line 3384
        net1.num_pts = 4;
#line 3384
        net1.pt[0].name = tmp;
#line 3384
        net1.pt[0].start_count = 0;
#line 3384
        net1.pt[0].y = y;
#line 3384
        net1.pt[0].x = x;
#line 3384
        net1.pt[1].name = tmp___0;
#line 3384
        net1.pt[1].start_count = 0;
#line 3384
        net1.pt[1].y = y + 1;
#line 3384
        net1.pt[1].x = x;
#line 3384
        net1.pt[2].name = tmp___1;
#line 3384
        net1.pt[2].start_count = 0;
#line 3384
        net1.pt[2].y = y + 1;
#line 3384
        net1.pt[2].x = x + 1;
#line 3384
        net1.pt[3].name = tmp___2;
#line 3384
        net1.pt[3].start_count = 0;
#line 3384
        net1.pt[3].y = y + 2;
#line 3384
        net1.pt[3].x = x + 1;
#line 3384
        tmp___3 = 4U;
        }
        {
#line 3384
        while (1) {
          while_continue___2: /* CIL Label */ ;
#line 3384
          if (tmp___3 >= 128U) {
#line 3384
            goto while_break___2;
          }
#line 3384
          net1.pt[tmp___3].name = (char const   *)0;
#line 3384
          net1.pt[tmp___3].start_count = 0;
#line 3384
          net1.pt[tmp___3].y = 0;
#line 3384
          net1.pt[tmp___3].x = 0;
#line 3384
          tmp___3 ++;
        }
        while_break___2: /* CIL Label */ ;
        }
        {
#line 3390
        tmp___4 = pf("TIOB_%s%%i", s___7[i]);
#line 3390
        tmp___5 = pf("IOI_TTERM_IOIBOT_%s%%i", s___7[i]);
#line 3390
        tmp___6 = pf("TTERM_IOIBOT_%s%%i", s___7[i]);
#line 3390
        tmp___7 = pf("TIOI_OUTER_%s%%i_EXT", s___7[i]);
#line 3390
        tmp___8 = pf("TIOI_INNER_%s%%i", s___7[i]);
#line 3390
        net2.last_inc = 1;
#line 3390
        net2.num_pts = 5;
#line 3390
        net2.pt[0].name = tmp___4;
#line 3390
        net2.pt[0].start_count = 2;
#line 3390
        net2.pt[0].y = y;
#line 3390
        net2.pt[0].x = x;
#line 3390
        net2.pt[1].name = tmp___5;
#line 3390
        net2.pt[1].start_count = 0;
#line 3390
        net2.pt[1].y = y + 1;
#line 3390
        net2.pt[1].x = x;
#line 3390
        net2.pt[2].name = tmp___6;
#line 3390
        net2.pt[2].start_count = 0;
#line 3390
        net2.pt[2].y = y + 1;
#line 3390
        net2.pt[2].x = x + 1;
#line 3390
        net2.pt[3].name = tmp___7;
#line 3390
        net2.pt[3].start_count = 0;
#line 3390
        net2.pt[3].y = y + 2;
#line 3390
        net2.pt[3].x = x + 1;
#line 3390
        net2.pt[4].name = tmp___8;
#line 3390
        net2.pt[4].start_count = 0;
#line 3390
        net2.pt[4].y = y + 3;
#line 3390
        net2.pt[4].x = x + 1;
#line 3390
        tmp___9 = 5U;
        }
        {
#line 3390
        while (1) {
          while_continue___3: /* CIL Label */ ;
#line 3390
          if (tmp___9 >= 128U) {
#line 3390
            goto while_break___3;
          }
#line 3390
          net2.pt[tmp___9].name = (char const   *)0;
#line 3390
          net2.pt[tmp___9].start_count = 0;
#line 3390
          net2.pt[tmp___9].y = 0;
#line 3390
          net2.pt[tmp___9].x = 0;
#line 3390
          tmp___9 ++;
        }
        while_break___3: /* CIL Label */ ;
        }
        {
#line 3397
        rc = add_conn_net(model, 0, (struct w_net  const  *)(& net1));
        }
#line 3397
        if (rc) {
#line 3397
          goto xout;
        }
        {
#line 3398
        rc = add_conn_net(model, 0, (struct w_net  const  *)(& net2));
        }
#line 3398
        if (rc) {
#line 3398
          goto xout;
        }
#line 3383
        i ++;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
    {
#line 3402
    y = model->y_height - 1;
#line 3403
    tmp___29 = has_device(model, y, x, 4);
    }
#line 3403
    if (tmp___29) {
#line 3404
      i = 0;
      {
#line 3404
      while (1) {
        while_continue___4: /* CIL Label */ ;
#line 3404
        if (! *(s___7[i] + 0)) {
#line 3404
          goto while_break___4;
        }
        {
#line 3405
        tmp___11 = pf("BIOI_INNER_%s%%i", s___7[i]);
#line 3405
        tmp___12 = pf("BIOI_OUTER_%s%%i_EXT", s___7[i]);
#line 3405
        tmp___13 = pf("BTERM_IOIUP_%s%%i", s___7[i]);
#line 3405
        tmp___14 = pf("IOI_BTERM_IOIUP_%s%%i", s___7[i]);
#line 3405
        tmp___15 = pf("BIOB_%s%%i", s___7[i]);
#line 3405
        net1___0.last_inc = 1;
#line 3405
        net1___0.num_pts = 5;
#line 3405
        net1___0.pt[0].name = tmp___11;
#line 3405
        net1___0.pt[0].start_count = 0;
#line 3405
        net1___0.pt[0].y = y - 3;
#line 3405
        net1___0.pt[0].x = x + 1;
#line 3405
        net1___0.pt[1].name = tmp___12;
#line 3405
        net1___0.pt[1].start_count = 0;
#line 3405
        net1___0.pt[1].y = y - 2;
#line 3405
        net1___0.pt[1].x = x + 1;
#line 3405
        net1___0.pt[2].name = tmp___13;
#line 3405
        net1___0.pt[2].start_count = 0;
#line 3405
        net1___0.pt[2].y = y - 1;
#line 3405
        net1___0.pt[2].x = x + 1;
#line 3405
        net1___0.pt[3].name = tmp___14;
#line 3405
        net1___0.pt[3].start_count = 0;
#line 3405
        net1___0.pt[3].y = y - 1;
#line 3405
        net1___0.pt[3].x = x;
#line 3405
        net1___0.pt[4].name = tmp___15;
#line 3405
        net1___0.pt[4].start_count = 0;
#line 3405
        net1___0.pt[4].y = y;
#line 3405
        net1___0.pt[4].x = x;
#line 3405
        tmp___16 = 5U;
        }
        {
#line 3405
        while (1) {
          while_continue___5: /* CIL Label */ ;
#line 3405
          if (tmp___16 >= 128U) {
#line 3405
            goto while_break___5;
          }
#line 3405
          net1___0.pt[tmp___16].name = (char const   *)0;
#line 3405
          net1___0.pt[tmp___16].start_count = 0;
#line 3405
          net1___0.pt[tmp___16].y = 0;
#line 3405
          net1___0.pt[tmp___16].x = 0;
#line 3405
          tmp___16 ++;
        }
        while_break___5: /* CIL Label */ ;
        }
        {
#line 3413
        rc = add_conn_net(model, 0, (struct w_net  const  *)(& net1___0));
        }
#line 3413
        if (rc) {
#line 3413
          goto xout;
        }
        {
#line 3416
        tmp___17 = pf("IOI_BTERM_IOIBOT_%s%%i", s___7[i]);
#line 3416
        tmp___18 = pf("BIOB_%s%%i", s___7[i]);
#line 3416
        rc = add_conn_range(model, & add_conn_bi, y, x, tmp___18, 2, 3, y - 1, x,
                            tmp___17, 257);
        }
#line 3417
        if (rc) {
#line 3417
          goto xout;
        }
        {
#line 3418
        tmp___19 = pf("BTERM_IOIBOT_%s%%i", s___7[i]);
#line 3418
        tmp___20 = pf("BIOB_%s%%i", s___7[i]);
#line 3418
        rc = add_conn_range(model, & add_conn_bi, y, x, tmp___20, 2, 3, y - 1, x + 1,
                            tmp___19, 257);
        }
#line 3419
        if (rc) {
#line 3419
          goto xout;
        }
        {
#line 3420
        tmp___21 = pf("BIOI_OUTER_%s%%i", s___7[i]);
#line 3420
        tmp___22 = pf("BIOB_%s%%i", s___7[i]);
#line 3420
        rc = add_conn_range(model, & add_conn_bi, y, x, tmp___22, 2, 3, y - 2, x + 1,
                            tmp___21, 257);
        }
#line 3421
        if (rc) {
#line 3421
          goto xout;
        }
        {
#line 3422
        tmp___23 = pf("BTERM_IOIBOT_%s%%i", s___7[i]);
#line 3422
        tmp___24 = pf("IOI_BTERM_IOIBOT_%s%%i", s___7[i]);
#line 3422
        rc = add_conn_range(model, & add_conn_bi, y - 1, x, tmp___24, 0, 1, y - 1,
                            x + 1, tmp___23, 0);
        }
#line 3423
        if (rc) {
#line 3423
          goto xout;
        }
        {
#line 3424
        tmp___25 = pf("BIOI_OUTER_%s%%i", s___7[i]);
#line 3424
        tmp___26 = pf("IOI_BTERM_IOIBOT_%s%%i", s___7[i]);
#line 3424
        rc = add_conn_range(model, & add_conn_bi, y - 1, x, tmp___26, 0, 1, y - 2,
                            x + 1, tmp___25, 0);
        }
#line 3425
        if (rc) {
#line 3425
          goto xout;
        }
        {
#line 3426
        tmp___27 = pf("BIOI_OUTER_%s%%i", s___7[i]);
#line 3426
        tmp___28 = pf("BTERM_IOIBOT_%s%%i", s___7[i]);
#line 3426
        rc = add_conn_range(model, & add_conn_bi, y - 1, x + 1, tmp___28, 0, 1, y - 2,
                            x + 1, tmp___27, 0);
        }
#line 3427
        if (rc) {
#line 3427
          goto xout;
        }
#line 3404
        i ++;
      }
      while_break___4: /* CIL Label */ ;
      }
    }
#line 3379
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 3431
  y = 2;
  {
#line 3431
  while (1) {
    while_continue___6: /* CIL Label */ ;
#line 3431
    if (! (y < model->y_height - 2)) {
#line 3431
      goto while_break___6;
    }
    {
#line 3432
    tmp___35 = has_device(model, y, 3, 5);
    }
#line 3432
    if (tmp___35) {
#line 3433
      x = 0;
#line 3434
      i = 0;
      {
#line 3434
      while (1) {
        while_continue___7: /* CIL Label */ ;
#line 3434
        if (! *(s___7[i] + 0)) {
#line 3434
          goto while_break___7;
        }
        {
#line 3435
        tmp___30 = pf("LIOB_%s%%i", s___7[i]);
#line 3435
        tmp___31 = pf("LTERM_IOB_%s%%i", s___7[i]);
#line 3435
        tmp___32 = pf("LIOI_INT_%s%%i", s___7[i]);
#line 3435
        tmp___33 = pf("LIOI_IOB_%s%%i", s___7[i]);
#line 3435
        net.last_inc = 1;
#line 3435
        net.num_pts = 4;
#line 3435
        net.pt[0].name = tmp___30;
#line 3435
        net.pt[0].start_count = 0;
#line 3435
        net.pt[0].y = y;
#line 3435
        net.pt[0].x = x;
#line 3435
        net.pt[1].name = tmp___31;
#line 3435
        net.pt[1].start_count = 0;
#line 3435
        net.pt[1].y = y;
#line 3435
        net.pt[1].x = x + 1;
#line 3435
        net.pt[2].name = tmp___32;
#line 3435
        net.pt[2].start_count = 0;
#line 3435
        net.pt[2].y = y;
#line 3435
        net.pt[2].x = x + 2;
#line 3435
        net.pt[3].name = tmp___33;
#line 3435
        net.pt[3].start_count = 0;
#line 3435
        net.pt[3].y = y;
#line 3435
        net.pt[3].x = x + 3;
#line 3435
        tmp___34 = 4U;
        }
        {
#line 3435
        while (1) {
          while_continue___8: /* CIL Label */ ;
#line 3435
          if (tmp___34 >= 128U) {
#line 3435
            goto while_break___8;
          }
#line 3435
          net.pt[tmp___34].name = (char const   *)0;
#line 3435
          net.pt[tmp___34].start_count = 0;
#line 3435
          net.pt[tmp___34].y = 0;
#line 3435
          net.pt[tmp___34].x = 0;
#line 3435
          tmp___34 ++;
        }
        while_break___8: /* CIL Label */ ;
        }
        {
#line 3441
        rc = add_conn_net(model, 0, (struct w_net  const  *)(& net));
        }
#line 3441
        if (rc) {
#line 3441
          goto xout;
        }
#line 3434
        i ++;
      }
      while_break___7: /* CIL Label */ ;
      }
    }
    {
#line 3444
    tmp___41 = has_device(model, y, model->x_width - 4, 5);
    }
#line 3444
    if (tmp___41) {
#line 3445
      x = model->x_width - 1;
#line 3446
      i = 0;
      {
#line 3446
      while (1) {
        while_continue___9: /* CIL Label */ ;
#line 3446
        if (! *(s___7[i] + 0)) {
#line 3446
          goto while_break___9;
        }
        {
#line 3447
        tmp___36 = pf("RIOB_%s%%i", s___7[i]);
#line 3447
        tmp___37 = pf("RTERM_IOB_%s%%i", s___7[i]);
#line 3447
        tmp___38 = pf("MCB_%s%%i", s___7[i]);
#line 3447
        tmp___39 = pf("RIOI_IOB_%s%%i", s___7[i]);
#line 3447
        net___0.last_inc = 1;
#line 3447
        net___0.num_pts = 4;
#line 3447
        net___0.pt[0].name = tmp___36;
#line 3447
        net___0.pt[0].start_count = 0;
#line 3447
        net___0.pt[0].y = y;
#line 3447
        net___0.pt[0].x = x;
#line 3447
        net___0.pt[1].name = tmp___37;
#line 3447
        net___0.pt[1].start_count = 0;
#line 3447
        net___0.pt[1].y = y;
#line 3447
        net___0.pt[1].x = x - 1;
#line 3447
        net___0.pt[2].name = tmp___38;
#line 3447
        net___0.pt[2].start_count = 0;
#line 3447
        net___0.pt[2].y = y;
#line 3447
        net___0.pt[2].x = x - 2;
#line 3447
        net___0.pt[3].name = tmp___39;
#line 3447
        net___0.pt[3].start_count = 0;
#line 3447
        net___0.pt[3].y = y;
#line 3447
        net___0.pt[3].x = x - 3;
#line 3447
        tmp___40 = 4U;
        }
        {
#line 3447
        while (1) {
          while_continue___10: /* CIL Label */ ;
#line 3447
          if (tmp___40 >= 128U) {
#line 3447
            goto while_break___10;
          }
#line 3447
          net___0.pt[tmp___40].name = (char const   *)0;
#line 3447
          net___0.pt[tmp___40].start_count = 0;
#line 3447
          net___0.pt[tmp___40].y = 0;
#line 3447
          net___0.pt[tmp___40].x = 0;
#line 3447
          tmp___40 ++;
        }
        while_break___10: /* CIL Label */ ;
        }
        {
#line 3453
        rc = add_conn_net(model, 0, (struct w_net  const  *)(& net___0));
        }
#line 3453
        if (rc) {
#line 3453
          goto xout;
        }
#line 3446
        i ++;
      }
      while_break___9: /* CIL Label */ ;
      }
    }
#line 3431
    y ++;
  }
  while_break___6: /* CIL Label */ ;
  }
#line 3457
  return (model->rc);
  xout: 
#line 3459
  return (rc);
}
}
#line 3637 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int const   north_p[4]  = {      (int const   )21,      (int const   )28,      (int const   )52,      (int const   )60};
#line 3638 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int const   south_p[4]  = {      (int const   )20,      (int const   )36,      (int const   )44,      (int const   )62};
#line 3462 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int run_logic_inout(struct fpga_model *model ) 
{ 
  struct fpga_tile *tile ;
  char buf___6[128] ;
  int x ;
  int y ;
  int i ;
  int j ;
  int rc ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int wired_side ;
  int local_size ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  struct w_net n___0 ;
  char const   *tmp___10 ;
  unsigned int tmp___11 ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;
  int tmp___17 ;
  char const   *tmp___18 ;
  char const   *tmp___19 ;
  char const   *tmp___20 ;
  char const   *tmp___21 ;
  int tmp___22 ;
  char const   *tmp___23 ;
  char const   *tmp___24 ;
  char const   *tmp___25 ;
  char const   *tmp___26 ;
  int tmp___27 ;
  char const   *tmp___28 ;
  char const   *tmp___29 ;
  int tmp___30 ;
  int tmp___31 ;
  char const   *tmp___32 ;
  char const   *tmp___33 ;
  int tmp___34 ;
  char const   *tmp___35 ;
  char const   *tmp___36 ;
  char const   *tmp___37 ;
  char const   *tmp___38 ;
  char const   *tmp___39 ;
  char const   *tmp___40 ;
  char const   *tmp___41 ;
  char const   *tmp___42 ;
  int tmp___43 ;
  char const   *tmp___44 ;
  char const   *tmp___45 ;
  int tmp___46 ;
  int tmp___47 ;
  int tmp___48 ;
  char const   *prefix___0 ;
  char const   *tmp___49 ;
  char const   *tmp___50 ;
  char const   *tmp___51 ;
  char const   *tmp___52 ;
  char const   *tmp___53 ;
  char const   *tmp___54 ;
  char const   *tmp___55 ;
  char const   *tmp___56 ;
  int tmp___57 ;
  int tmp___58 ;
  int tmp___59 ;

  {
  {
#line 3468
  while (1) {
    while_continue: /* CIL Label */ ;
#line 3468
    if (model->rc) {
#line 3468
      return (model->rc);
    }
#line 3468
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 3470
  x = 0;
  {
#line 3470
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 3470
    if (! (x < model->x_width)) {
#line 3470
      goto while_break___0;
    }
    {
#line 3471
    tmp = is_atx(32864, model, x);
    }
#line 3471
    if (tmp) {
#line 3472
      y = 0;
      {
#line 3472
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 3472
        if (! (y < model->y_height)) {
#line 3472
          goto while_break___1;
        }
#line 3473
        tile = model->tiles + (y * model->x_width + x);
#line 3474
        if ((tile + 1)->flags & 2048) {
          {
#line 3475
          rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICOUT%i", 0, 23, y,
                              x + 1, "CLEXM_LOGICOUT%i", 0);
          }
#line 3475
          if (rc) {
            {
#line 3475
            while (1) {
              while_continue___2: /* CIL Label */ ;
              {
#line 3475
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3475);
              }
#line 3475
              if (! model->rc) {
#line 3475
                model->rc = rc;
              }
#line 3475
              return (model->rc);
#line 3475
              goto while_break___2;
            }
            while_break___2: /* CIL Label */ ;
            }
          }
        }
#line 3477
        if ((tile + 1)->flags & 1024) {
          {
#line 3478
          rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICOUT%i", 0, 23, y,
                              x + 1, "CLEXL_LOGICOUT%i", 0);
          }
#line 3478
          if (rc) {
            {
#line 3478
            while (1) {
              while_continue___3: /* CIL Label */ ;
              {
#line 3478
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3478);
              }
#line 3478
              if (! model->rc) {
#line 3478
                model->rc = rc;
              }
#line 3478
              return (model->rc);
#line 3478
              goto while_break___3;
            }
            while_break___3: /* CIL Label */ ;
            }
          }
        }
#line 3480
        if ((tile + 1)->flags & 4096) {
          {
#line 3481
          rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICOUT%i", 0, 23, y,
                              x + 1, "IOI_LOGICOUT%i", 0);
          }
#line 3481
          if (rc) {
            {
#line 3481
            while (1) {
              while_continue___4: /* CIL Label */ ;
              {
#line 3481
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3481);
              }
#line 3481
              if (! model->rc) {
#line 3481
                model->rc = rc;
              }
#line 3481
              return (model->rc);
#line 3481
              goto while_break___4;
            }
            while_break___4: /* CIL Label */ ;
            }
          }
        }
#line 3472
        y ++;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
    {
#line 3485
    tmp___1 = is_atx(512, model, x);
    }
#line 3485
    if (tmp___1) {
#line 3486
      y = 2;
      {
#line 3486
      while (1) {
        while_continue___5: /* CIL Label */ ;
#line 3486
        if (! (y < model->y_height - 2)) {
#line 3486
          goto while_break___5;
        }
        {
#line 3487
        tmp___0 = is_aty(48, model, y);
        }
#line 3487
        if (tmp___0) {
#line 3489
          goto __Cont;
        }
        {
#line 3490
        rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICOUT%i", 0, 23, y, x + 1,
                            "INT_INTERFACE_LOGICOUT%i", 0);
        }
#line 3490
        if (rc) {
          {
#line 3490
          while (1) {
            while_continue___6: /* CIL Label */ ;
            {
#line 3490
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                    3490);
            }
#line 3490
            if (! model->rc) {
#line 3490
              model->rc = rc;
            }
#line 3490
            return (model->rc);
#line 3490
            goto while_break___6;
          }
          while_break___6: /* CIL Label */ ;
          }
        }
#line 3491
        if (((model->tiles + (y * model->x_width + x)) + 2)->flags & 256) {
          {
#line 3492
          rc = add_conn_range(model, & add_conn_bi, y - 3, x + 1, "INT_INTERFACE_LOGICOUT_%i",
                              0, 23, y, x + 2, "BRAM_LOGICOUT%i_INT3", 0);
          }
#line 3492
          if (rc) {
            {
#line 3492
            while (1) {
              while_continue___7: /* CIL Label */ ;
              {
#line 3492
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3492);
              }
#line 3492
              if (! model->rc) {
#line 3492
                model->rc = rc;
              }
#line 3492
              return (model->rc);
#line 3492
              goto while_break___7;
            }
            while_break___7: /* CIL Label */ ;
            }
          }
          {
#line 3493
          rc = add_conn_range(model, & add_conn_bi, y - 2, x + 1, "INT_INTERFACE_LOGICOUT_%i",
                              0, 23, y, x + 2, "BRAM_LOGICOUT%i_INT2", 0);
          }
#line 3493
          if (rc) {
            {
#line 3493
            while (1) {
              while_continue___8: /* CIL Label */ ;
              {
#line 3493
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3493);
              }
#line 3493
              if (! model->rc) {
#line 3493
                model->rc = rc;
              }
#line 3493
              return (model->rc);
#line 3493
              goto while_break___8;
            }
            while_break___8: /* CIL Label */ ;
            }
          }
          {
#line 3494
          rc = add_conn_range(model, & add_conn_bi, y - 1, x + 1, "INT_INTERFACE_LOGICOUT_%i",
                              0, 23, y, x + 2, "BRAM_LOGICOUT%i_INT1", 0);
          }
#line 3494
          if (rc) {
            {
#line 3494
            while (1) {
              while_continue___9: /* CIL Label */ ;
              {
#line 3494
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3494);
              }
#line 3494
              if (! model->rc) {
#line 3494
                model->rc = rc;
              }
#line 3494
              return (model->rc);
#line 3494
              goto while_break___9;
            }
            while_break___9: /* CIL Label */ ;
            }
          }
          {
#line 3495
          rc = add_conn_range(model, & add_conn_bi, y, x + 1, "INT_INTERFACE_LOGICOUT_%i",
                              0, 23, y, x + 2, "BRAM_LOGICOUT%i_INT0", 0);
          }
#line 3495
          if (rc) {
            {
#line 3495
            while (1) {
              while_continue___10: /* CIL Label */ ;
              {
#line 3495
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3495);
              }
#line 3495
              if (! model->rc) {
#line 3495
                model->rc = rc;
              }
#line 3495
              return (model->rc);
#line 3495
              goto while_break___10;
            }
            while_break___10: /* CIL Label */ ;
            }
          }
        }
        __Cont: /* CIL Label */ 
#line 3486
        y ++;
      }
      while_break___5: /* CIL Label */ ;
      }
    }
    {
#line 3499
    tmp___4 = is_atx(32768, model, x);
    }
#line 3499
    if (tmp___4) {
#line 3500
      y = 2;
      {
#line 3500
      while (1) {
        while_continue___11: /* CIL Label */ ;
#line 3500
        if (! (y < model->y_height - 2)) {
#line 3500
          goto while_break___11;
        }
        {
#line 3501
        tmp___2 = is_aty(32, model, y);
        }
#line 3501
        if (tmp___2) {
          {
#line 3502
          rc = add_conn_range(model, & add_conn_bi, y - 1, x, "LOGICOUT%i", 0, 23,
                              y - 1, x + 1, "INT_INTERFACE_LOGICOUT%i", 0);
          }
#line 3502
          if (rc) {
            {
#line 3502
            while (1) {
              while_continue___12: /* CIL Label */ ;
              {
#line 3502
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3502);
              }
#line 3502
              if (! model->rc) {
#line 3502
                model->rc = rc;
              }
#line 3502
              return (model->rc);
#line 3502
              goto while_break___12;
            }
            while_break___12: /* CIL Label */ ;
            }
          }
          {
#line 3503
          rc = add_conn_range(model, & add_conn_bi, y + 1, x, "LOGICOUT%i", 0, 23,
                              y + 1, x + 1, "INT_INTERFACE_LOGICOUT%i", 0);
          }
#line 3503
          if (rc) {
            {
#line 3503
            while (1) {
              while_continue___13: /* CIL Label */ ;
              {
#line 3503
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3503);
              }
#line 3503
              if (! model->rc) {
#line 3503
                model->rc = rc;
              }
#line 3503
              return (model->rc);
#line 3503
              goto while_break___13;
            }
            while_break___13: /* CIL Label */ ;
            }
          }
#line 3504
          if ((model->tiles + ((y - 1) * model->x_width + (x + 2)))->flags & 8192) {
            {
#line 3505
            rc = add_conn_range(model, & add_conn_bi, y - 1, x + 1, "INT_INTERFACE_LOGICOUT_%i",
                                0, 23, y - 1, x + 2, "DCM_CLB2_LOGICOUT%i", 0);
            }
#line 3505
            if (rc) {
              {
#line 3505
              while (1) {
                while_continue___14: /* CIL Label */ ;
                {
#line 3505
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        3505);
                }
#line 3505
                if (! model->rc) {
#line 3505
                  model->rc = rc;
                }
#line 3505
                return (model->rc);
#line 3505
                goto while_break___14;
              }
              while_break___14: /* CIL Label */ ;
              }
            }
            {
#line 3506
            rc = add_conn_range(model, & add_conn_bi, y + 1, x + 1, "INT_INTERFACE_LOGICOUT_%i",
                                0, 23, y - 1, x + 2, "DCM_CLB1_LOGICOUT%i", 0);
            }
#line 3506
            if (rc) {
              {
#line 3506
              while (1) {
                while_continue___15: /* CIL Label */ ;
                {
#line 3506
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        3506);
                }
#line 3506
                if (! model->rc) {
#line 3506
                  model->rc = rc;
                }
#line 3506
                return (model->rc);
#line 3506
                goto while_break___15;
              }
              while_break___15: /* CIL Label */ ;
              }
            }
          } else
#line 3507
          if ((model->tiles + ((y - 1) * model->x_width + (x + 2)))->flags & 16384) {
            {
#line 3508
            rc = add_conn_range(model, & add_conn_bi, y - 1, x + 1, "INT_INTERFACE_LOGICOUT_%i",
                                0, 23, y - 1, x + 2, "PLL_CLB2_LOGICOUT%i", 0);
            }
#line 3508
            if (rc) {
              {
#line 3508
              while (1) {
                while_continue___16: /* CIL Label */ ;
                {
#line 3508
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        3508);
                }
#line 3508
                if (! model->rc) {
#line 3508
                  model->rc = rc;
                }
#line 3508
                return (model->rc);
#line 3508
                goto while_break___16;
              }
              while_break___16: /* CIL Label */ ;
              }
            }
            {
#line 3509
            rc = add_conn_range(model, & add_conn_bi, y + 1, x + 1, "INT_INTERFACE_LOGICOUT_%i",
                                0, 23, y - 1, x + 2, "PLL_CLB1_LOGICOUT%i", 0);
            }
#line 3509
            if (rc) {
              {
#line 3509
              while (1) {
                while_continue___17: /* CIL Label */ ;
                {
#line 3509
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        3509);
                }
#line 3509
                if (! model->rc) {
#line 3509
                  model->rc = rc;
                }
#line 3509
                return (model->rc);
#line 3509
                goto while_break___17;
              }
              while_break___17: /* CIL Label */ ;
              }
            }
          }
        }
        {
#line 3512
        tmp___3 = is_aty(16, model, y);
        }
#line 3512
        if (tmp___3) {
          {
#line 3513
          rc = add_conn_range(model, & add_conn_bi, y - 1, x, "LOGICOUT%i", 0, 23,
                              y - 1, x + 1, "INT_INTERFACE_REGC_LOGICOUT%i", 0);
          }
#line 3513
          if (rc) {
            {
#line 3513
            while (1) {
              while_continue___18: /* CIL Label */ ;
              {
#line 3513
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3513);
              }
#line 3513
              if (! model->rc) {
#line 3513
                model->rc = rc;
              }
#line 3513
              return (model->rc);
#line 3513
              goto while_break___18;
            }
            while_break___18: /* CIL Label */ ;
            }
          }
        }
#line 3500
        y ++;
      }
      while_break___11: /* CIL Label */ ;
      }
    }
    {
#line 3517
    tmp___9 = is_atx(2621440, model, x);
    }
#line 3517
    if (tmp___9) {
      {
#line 3519
      tmp___5 = is_atx(524288, model, x);
      }
#line 3519
      if (tmp___5) {
#line 3520
        local_size = 1;
#line 3521
        wired_side = 128;
      } else {
#line 3523
        local_size = 2;
#line 3524
        wired_side = 256;
      }
#line 3526
      y = 2;
      {
#line 3526
      while (1) {
        while_continue___19: /* CIL Label */ ;
#line 3526
        if (! (y < model->y_height - 2)) {
#line 3526
          goto while_break___19;
        }
        {
#line 3527
        tmp___6 = is_aty(48, model, y);
        }
#line 3527
        if (tmp___6) {
#line 3529
          goto __Cont___0;
        }
#line 3530
        if (y < 2 + local_size) {
#line 3530
          goto _L;
        } else
#line 3530
        if (y > ((model->y_height - 2) - local_size) - 1) {
          _L: /* CIL Label */ 
          {
#line 3531
          rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICOUT%i", 0, 23, y,
                              x + 1, "INT_INTERFACE_LOCAL_LOGICOUT%i", 0);
          }
#line 3531
          if (rc) {
            {
#line 3531
            while (1) {
              while_continue___20: /* CIL Label */ ;
              {
#line 3531
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3531);
              }
#line 3531
              if (! model->rc) {
#line 3531
                model->rc = rc;
              }
#line 3531
              return (model->rc);
#line 3531
              goto while_break___20;
            }
            while_break___20: /* CIL Label */ ;
            }
          }
        } else {
          {
#line 3532
          tmp___8 = is_aty(wired_side, model, y);
          }
#line 3532
          if (tmp___8) {
            {
#line 3533
            rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICOUT%i", 0, 23, y,
                                x + 1, "IOI_LOGICOUT%i", 0);
            }
#line 3533
            if (rc) {
              {
#line 3533
              while (1) {
                while_continue___21: /* CIL Label */ ;
                {
#line 3533
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        3533);
                }
#line 3533
                if (! model->rc) {
#line 3533
                  model->rc = rc;
                }
#line 3533
                return (model->rc);
#line 3533
                goto while_break___21;
              }
              while_break___21: /* CIL Label */ ;
              }
            }
          } else {
            {
#line 3536
            tmp___7 = find_mui_pos(model, y);
            }
#line 3536
            if (tmp___7 == -1) {
              {
#line 3537
              rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICOUT%i", 0, 23,
                                  y, x + 1, "INT_INTERFACE_LOGICOUT%i", 0);
              }
#line 3537
              if (rc) {
                {
#line 3538
                while (1) {
                  while_continue___22: /* CIL Label */ ;
                  {
#line 3538
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3538);
                  }
#line 3538
                  if (! model->rc) {
#line 3538
                    model->rc = rc;
                  }
#line 3538
                  return (model->rc);
#line 3538
                  goto while_break___22;
                }
                while_break___22: /* CIL Label */ ;
                }
              }
            }
          }
        }
        __Cont___0: /* CIL Label */ 
#line 3526
        y ++;
      }
      while_break___19: /* CIL Label */ ;
      }
    }
#line 3470
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 3545
  i = 0;
  {
#line 3545
  while (1) {
    while_continue___23: /* CIL Label */ ;
#line 3545
    if (! (i < (int )(model->die)->num_rows)) {
#line 3545
      goto while_break___23;
    }
#line 3546
    y = 10 + i * 17;
#line 3547
    if (y > model->center_y) {
#line 3547
      y ++;
    }
#line 3549
    if (i % 2) {
      {
#line 3550
      rc = add_conn_range(model, & add_conn_bi, y - 1, model->center_x - 2, "INT_INTERFACE_LOGICBIN%i",
                          0, 3, y - 1, model->center_x - 1, "DCM_CLB2_LOGICINB%i",
                          0);
      }
#line 3550
      if (rc) {
        {
#line 3552
        while (1) {
          while_continue___24: /* CIL Label */ ;
          {
#line 3552
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3552);
          }
#line 3552
          if (! model->rc) {
#line 3552
            model->rc = rc;
          }
#line 3552
          return (model->rc);
#line 3552
          goto while_break___24;
        }
        while_break___24: /* CIL Label */ ;
        }
      }
      {
#line 3553
      rc = add_conn_bi(model, y - 1, model->center_x - 2, "INT_INTERFACE_IOI_LOGICBIN4",
                       y - 1, model->center_x - 1, "DCM_CLB2_LOGICINB4");
      }
#line 3553
      if (rc) {
        {
#line 3555
        while (1) {
          while_continue___25: /* CIL Label */ ;
          {
#line 3555
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3555);
          }
#line 3555
          if (! model->rc) {
#line 3555
            model->rc = rc;
          }
#line 3555
          return (model->rc);
#line 3555
          goto while_break___25;
        }
        while_break___25: /* CIL Label */ ;
        }
      }
      {
#line 3556
      rc = add_conn_range(model, & add_conn_bi, y - 1, model->center_x - 2, "INT_INTERFACE_LOGICBIN%i",
                          5, 9, y - 1, model->center_x - 1, "DCM_CLB2_LOGICINB%i",
                          5);
      }
#line 3556
      if (rc) {
        {
#line 3558
        while (1) {
          while_continue___26: /* CIL Label */ ;
          {
#line 3558
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3558);
          }
#line 3558
          if (! model->rc) {
#line 3558
            model->rc = rc;
          }
#line 3558
          return (model->rc);
#line 3558
          goto while_break___26;
        }
        while_break___26: /* CIL Label */ ;
        }
      }
      {
#line 3559
      rc = add_conn_bi(model, y - 1, model->center_x - 2, "INT_INTERFACE_IOI_LOGICBIN10",
                       y - 1, model->center_x - 1, "DCM_CLB2_LOGICINB10");
      }
#line 3559
      if (rc) {
        {
#line 3561
        while (1) {
          while_continue___27: /* CIL Label */ ;
          {
#line 3561
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3561);
          }
#line 3561
          if (! model->rc) {
#line 3561
            model->rc = rc;
          }
#line 3561
          return (model->rc);
#line 3561
          goto while_break___27;
        }
        while_break___27: /* CIL Label */ ;
        }
      }
      {
#line 3562
      rc = add_conn_range(model, & add_conn_bi, y - 1, model->center_x - 2, "INT_INTERFACE_LOGICBIN%i",
                          11, 62, y - 1, model->center_x - 1, "DCM_CLB2_LOGICINB%i",
                          11);
      }
#line 3562
      if (rc) {
        {
#line 3564
        while (1) {
          while_continue___28: /* CIL Label */ ;
          {
#line 3564
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3564);
          }
#line 3564
          if (! model->rc) {
#line 3564
            model->rc = rc;
          }
#line 3564
          return (model->rc);
#line 3564
          goto while_break___28;
        }
        while_break___28: /* CIL Label */ ;
        }
      }
      {
#line 3566
      rc = add_conn_range(model, & add_conn_bi, y + 1, model->center_x - 2, "INT_INTERFACE_LOGICBIN%i",
                          0, 3, y - 1, model->center_x - 1, "DCM_CLB1_LOGICINB%i",
                          0);
      }
#line 3566
      if (rc) {
        {
#line 3568
        while (1) {
          while_continue___29: /* CIL Label */ ;
          {
#line 3568
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3568);
          }
#line 3568
          if (! model->rc) {
#line 3568
            model->rc = rc;
          }
#line 3568
          return (model->rc);
#line 3568
          goto while_break___29;
        }
        while_break___29: /* CIL Label */ ;
        }
      }
      {
#line 3569
      rc = add_conn_bi(model, y + 1, model->center_x - 2, "INT_INTERFACE_IOI_LOGICBIN4",
                       y - 1, model->center_x - 1, "DCM_CLB1_LOGICINB4");
      }
#line 3569
      if (rc) {
        {
#line 3571
        while (1) {
          while_continue___30: /* CIL Label */ ;
          {
#line 3571
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3571);
          }
#line 3571
          if (! model->rc) {
#line 3571
            model->rc = rc;
          }
#line 3571
          return (model->rc);
#line 3571
          goto while_break___30;
        }
        while_break___30: /* CIL Label */ ;
        }
      }
      {
#line 3572
      rc = add_conn_range(model, & add_conn_bi, y + 1, model->center_x - 2, "INT_INTERFACE_LOGICBIN%i",
                          5, 9, y - 1, model->center_x - 1, "DCM_CLB1_LOGICINB%i",
                          5);
      }
#line 3572
      if (rc) {
        {
#line 3574
        while (1) {
          while_continue___31: /* CIL Label */ ;
          {
#line 3574
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3574);
          }
#line 3574
          if (! model->rc) {
#line 3574
            model->rc = rc;
          }
#line 3574
          return (model->rc);
#line 3574
          goto while_break___31;
        }
        while_break___31: /* CIL Label */ ;
        }
      }
      {
#line 3575
      rc = add_conn_bi(model, y + 1, model->center_x - 2, "INT_INTERFACE_IOI_LOGICBIN10",
                       y - 1, model->center_x - 1, "DCM_CLB1_LOGICINB10");
      }
#line 3575
      if (rc) {
        {
#line 3577
        while (1) {
          while_continue___32: /* CIL Label */ ;
          {
#line 3577
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3577);
          }
#line 3577
          if (! model->rc) {
#line 3577
            model->rc = rc;
          }
#line 3577
          return (model->rc);
#line 3577
          goto while_break___32;
        }
        while_break___32: /* CIL Label */ ;
        }
      }
      {
#line 3578
      rc = add_conn_range(model, & add_conn_bi, y + 1, model->center_x - 2, "INT_INTERFACE_LOGICBIN%i",
                          11, 62, y - 1, model->center_x - 1, "DCM_CLB1_LOGICINB%i",
                          11);
      }
#line 3578
      if (rc) {
        {
#line 3580
        while (1) {
          while_continue___33: /* CIL Label */ ;
          {
#line 3580
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3580);
          }
#line 3580
          if (! model->rc) {
#line 3580
            model->rc = rc;
          }
#line 3580
          return (model->rc);
#line 3580
          goto while_break___33;
        }
        while_break___33: /* CIL Label */ ;
        }
      }
    } else {
      {
#line 3582
      rc = add_conn_range(model, & add_conn_bi, y - 1, model->center_x - 2, "INT_INTERFACE_LOGICBIN%i",
                          0, 3, y - 1, model->center_x - 1, "PLL_CLB2_LOGICINB%i",
                          0);
      }
#line 3582
      if (rc) {
        {
#line 3584
        while (1) {
          while_continue___34: /* CIL Label */ ;
          {
#line 3584
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3584);
          }
#line 3584
          if (! model->rc) {
#line 3584
            model->rc = rc;
          }
#line 3584
          return (model->rc);
#line 3584
          goto while_break___34;
        }
        while_break___34: /* CIL Label */ ;
        }
      }
      {
#line 3585
      rc = add_conn_bi(model, y - 1, model->center_x - 2, "INT_INTERFACE_IOI_LOGICBIN4",
                       y - 1, model->center_x - 1, "PLL_CLB2_LOGICINB4");
      }
#line 3585
      if (rc) {
        {
#line 3587
        while (1) {
          while_continue___35: /* CIL Label */ ;
          {
#line 3587
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3587);
          }
#line 3587
          if (! model->rc) {
#line 3587
            model->rc = rc;
          }
#line 3587
          return (model->rc);
#line 3587
          goto while_break___35;
        }
        while_break___35: /* CIL Label */ ;
        }
      }
      {
#line 3588
      rc = add_conn_range(model, & add_conn_bi, y - 1, model->center_x - 2, "INT_INTERFACE_LOGICBIN%i",
                          5, 9, y - 1, model->center_x - 1, "PLL_CLB2_LOGICINB%i",
                          5);
      }
#line 3588
      if (rc) {
        {
#line 3590
        while (1) {
          while_continue___36: /* CIL Label */ ;
          {
#line 3590
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3590);
          }
#line 3590
          if (! model->rc) {
#line 3590
            model->rc = rc;
          }
#line 3590
          return (model->rc);
#line 3590
          goto while_break___36;
        }
        while_break___36: /* CIL Label */ ;
        }
      }
      {
#line 3591
      rc = add_conn_bi(model, y - 1, model->center_x - 2, "INT_INTERFACE_IOI_LOGICBIN10",
                       y - 1, model->center_x - 1, "PLL_CLB2_LOGICINB10");
      }
#line 3591
      if (rc) {
        {
#line 3593
        while (1) {
          while_continue___37: /* CIL Label */ ;
          {
#line 3593
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3593);
          }
#line 3593
          if (! model->rc) {
#line 3593
            model->rc = rc;
          }
#line 3593
          return (model->rc);
#line 3593
          goto while_break___37;
        }
        while_break___37: /* CIL Label */ ;
        }
      }
      {
#line 3594
      rc = add_conn_range(model, & add_conn_bi, y - 1, model->center_x - 2, "INT_INTERFACE_LOGICBIN%i",
                          11, 62, y - 1, model->center_x - 1, "PLL_CLB2_LOGICINB%i",
                          11);
      }
#line 3594
      if (rc) {
        {
#line 3596
        while (1) {
          while_continue___38: /* CIL Label */ ;
          {
#line 3596
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3596);
          }
#line 3596
          if (! model->rc) {
#line 3596
            model->rc = rc;
          }
#line 3596
          return (model->rc);
#line 3596
          goto while_break___38;
        }
        while_break___38: /* CIL Label */ ;
        }
      }
      {
#line 3598
      rc = add_conn_range(model, & add_conn_bi, y + 1, model->center_x - 2, "INT_INTERFACE_LOGICBIN%i",
                          0, 62, y - 1, model->center_x - 1, "PLL_CLB1_LOGICINB%i",
                          0);
      }
#line 3598
      if (rc) {
        {
#line 3600
        while (1) {
          while_continue___39: /* CIL Label */ ;
          {
#line 3600
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  3600);
          }
#line 3600
          if (! model->rc) {
#line 3600
            model->rc = rc;
          }
#line 3600
          return (model->rc);
#line 3600
          goto while_break___39;
        }
        while_break___39: /* CIL Label */ ;
        }
      }
    }
#line 3545
    i ++;
  }
  while_break___23: /* CIL Label */ ;
  }
#line 3604
  x = 2;
  {
#line 3604
  while (1) {
    while_continue___40: /* CIL Label */ ;
#line 3605
    y = 2;
    {
#line 3605
    while (1) {
      while_continue___41: /* CIL Label */ ;
#line 3605
      if (! (y <= model->y_height - 3)) {
#line 3605
        goto while_break___41;
      }
      {
#line 3606
      tmp___15 = has_device(model, y, x + 1, 16);
      }
#line 3606
      if (tmp___15) {
#line 3606
        goto _L___1;
      } else {
        {
#line 3606
        tmp___16 = has_device(model, y, x + 1, 24);
        }
#line 3606
        if (tmp___16) {
#line 3606
          goto _L___1;
        } else {
          {
#line 3606
          tmp___17 = has_device(model, y, x + 1, 21);
          }
#line 3606
          if (tmp___17) {
            _L___1: /* CIL Label */ 
            {
#line 3609
            rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICIN_B%i", 0, 62,
                                y, x + 1, "INT_INTERFACE_LOCAL_LOGICBIN%i", 0);
            }
#line 3609
            if (rc) {
              {
#line 3611
              while (1) {
                while_continue___42: /* CIL Label */ ;
                {
#line 3611
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        3611);
                }
#line 3611
                if (! model->rc) {
#line 3611
                  model->rc = rc;
                }
#line 3611
                return (model->rc);
#line 3611
                goto while_break___42;
              }
              while_break___42: /* CIL Label */ ;
              }
            }
          } else
#line 3612
          if (y > (int )((model->die)->mcb_ypos - 6)) {
#line 3612
            if (y <= (int )((model->die)->mcb_ypos + 6)) {
              {
#line 3613
              tmp___10 = pf("MCB_L_CLEXM_LOGICIN_B%%i_%i", y - (int )((model->die)->mcb_ypos - 6));
#line 3613
              n___0.last_inc = 62;
#line 3613
              n___0.num_pts = 3;
#line 3613
              n___0.pt[0].name = "LOGICIN_B%i";
#line 3613
              n___0.pt[0].start_count = 0;
#line 3613
              n___0.pt[0].y = y;
#line 3613
              n___0.pt[0].x = x;
#line 3613
              n___0.pt[1].name = "INT_INTERFACE_LOGICBIN%i";
#line 3613
              n___0.pt[1].start_count = 0;
#line 3613
              n___0.pt[1].y = y;
#line 3613
              n___0.pt[1].x = x + 1;
#line 3613
              n___0.pt[2].name = tmp___10;
#line 3613
              n___0.pt[2].start_count = 0;
#line 3613
              n___0.pt[2].y = (int )(model->die)->mcb_ypos;
#line 3613
              n___0.pt[2].x = x + 2;
#line 3613
              tmp___11 = 3U;
              }
              {
#line 3613
              while (1) {
                while_continue___43: /* CIL Label */ ;
#line 3613
                if (tmp___11 >= 128U) {
#line 3613
                  goto while_break___43;
                }
#line 3613
                n___0.pt[tmp___11].name = (char const   *)0;
#line 3613
                n___0.pt[tmp___11].start_count = 0;
#line 3613
                n___0.pt[tmp___11].y = 0;
#line 3613
                n___0.pt[tmp___11].x = 0;
#line 3613
                tmp___11 ++;
              }
              while_break___43: /* CIL Label */ ;
              }
              {
#line 3618
              rc = add_conn_net(model, 0, (struct w_net  const  *)(& n___0));
              }
#line 3618
              if (rc) {
                {
#line 3618
                while (1) {
                  while_continue___44: /* CIL Label */ ;
                  {
#line 3618
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3618);
                  }
#line 3618
                  if (! model->rc) {
#line 3618
                    model->rc = rc;
                  }
#line 3618
                  return (model->rc);
#line 3618
                  goto while_break___44;
                }
                while_break___44: /* CIL Label */ ;
                }
              }
            } else {
#line 3612
              goto _L___0;
            }
          } else {
            _L___0: /* CIL Label */ 
            {
#line 3620
            tmp___12 = find_mui_pos(model, y);
            }
#line 3620
            if (tmp___12 == -1) {
              {
#line 3620
              tmp___13 = is_aty(48, model, y);
              }
#line 3620
              if (! tmp___13) {
                {
#line 3620
                tmp___14 = has_device(model, y, x + 1, 7);
                }
#line 3620
                if (! tmp___14) {
                  {
#line 3623
                  rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICIN_B%i", 0,
                                      62, y, x + 1, "INT_INTERFACE_LOGICBIN%i", 0);
                  }
#line 3623
                  if (rc) {
                    {
#line 3625
                    while (1) {
                      while_continue___45: /* CIL Label */ ;
                      {
#line 3625
                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                              3625);
                      }
#line 3625
                      if (! model->rc) {
#line 3625
                        model->rc = rc;
                      }
#line 3625
                      return (model->rc);
#line 3625
                      goto while_break___45;
                    }
                    while_break___45: /* CIL Label */ ;
                    }
                  }
                }
              }
            }
          }
        }
      }
#line 3605
      y ++;
    }
    while_break___41: /* CIL Label */ ;
    }
#line 3629
    if (x == model->x_width - 5) {
#line 3630
      goto while_break___40;
    }
#line 3604
    x = model->x_width - 5;
  }
  while_break___40: /* CIL Label */ ;
  }
#line 3632
  y = 0;
  {
#line 3632
  while (1) {
    while_continue___46: /* CIL Label */ ;
#line 3632
    if (! (y < model->y_height)) {
#line 3632
      goto while_break___46;
    }
#line 3633
    x = 0;
    {
#line 3633
    while (1) {
      while_continue___47: /* CIL Label */ ;
#line 3633
      if (! (x < model->x_width)) {
#line 3633
        goto while_break___47;
      }
      {
#line 3634
      tile = model->tiles + (y * model->x_width + x);
#line 3636
      tmp___59 = is_atyx(1, model, y, x);
      }
#line 3636
      if (tmp___59) {
#line 3640
        i = 0;
        {
#line 3640
        while (1) {
          while_continue___48: /* CIL Label */ ;
#line 3640
          if (! ((unsigned long )i < sizeof(north_p) / sizeof(north_p[0]))) {
#line 3640
            goto while_break___48;
          }
          {
#line 3641
          tmp___22 = is_aty(2, model, y - 1);
          }
#line 3641
          if (tmp___22) {
            {
#line 3642
            tmp___18 = pf("LOGICIN%i", north_p[i]);
#line 3642
            tmp___19 = pf("LOGICIN%i", north_p[i]);
#line 3642
            rc = add_conn_bi_pref(model, y, x, tmp___19, y - 1, x, tmp___18);
            }
#line 3642
            if (rc) {
              {
#line 3642
              while (1) {
                while_continue___49: /* CIL Label */ ;
                {
#line 3642
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        3642);
                }
#line 3642
                if (! model->rc) {
#line 3642
                  model->rc = rc;
                }
#line 3642
                return (model->rc);
#line 3642
                goto while_break___49;
              }
              while_break___49: /* CIL Label */ ;
              }
            }
          } else {
            {
#line 3644
            tmp___20 = pf("LOGICIN_N%i", north_p[i]);
#line 3644
            tmp___21 = pf("LOGICIN%i", north_p[i]);
#line 3644
            rc = add_conn_bi_pref(model, y, x, tmp___21, y - 1, x, tmp___20);
            }
#line 3644
            if (rc) {
              {
#line 3644
              while (1) {
                while_continue___50: /* CIL Label */ ;
                {
#line 3644
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        3644);
                }
#line 3644
                if (! model->rc) {
#line 3644
                  model->rc = rc;
                }
#line 3644
                return (model->rc);
#line 3644
                goto while_break___50;
              }
              while_break___50: /* CIL Label */ ;
              }
            }
          }
          {
#line 3646
          tmp___27 = is_aty(48, model, y - 1);
          }
#line 3646
          if (tmp___27) {
            {
#line 3647
            tmp___23 = pf("LOGICIN_N%i", north_p[i]);
#line 3647
            tmp___24 = pf("LOGICIN%i", north_p[i]);
#line 3647
            rc = add_conn_bi_pref(model, y, x, tmp___24, y - 2, x, tmp___23);
            }
#line 3647
            if (rc) {
              {
#line 3647
              while (1) {
                while_continue___51: /* CIL Label */ ;
                {
#line 3647
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        3647);
                }
#line 3647
                if (! model->rc) {
#line 3647
                  model->rc = rc;
                }
#line 3647
                return (model->rc);
#line 3647
                goto while_break___51;
              }
              while_break___51: /* CIL Label */ ;
              }
            }
            {
#line 3648
            tmp___25 = pf("LOGICIN_N%i", north_p[i]);
#line 3648
            tmp___26 = pf("LOGICIN_N%i", north_p[i]);
#line 3648
            rc = add_conn_bi_pref(model, y - 1, x, tmp___26, y - 2, x, tmp___25);
            }
#line 3648
            if (rc) {
              {
#line 3648
              while (1) {
                while_continue___52: /* CIL Label */ ;
                {
#line 3648
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        3648);
                }
#line 3648
                if (! model->rc) {
#line 3648
                  model->rc = rc;
                }
#line 3648
                return (model->rc);
#line 3648
                goto while_break___52;
              }
              while_break___52: /* CIL Label */ ;
              }
            }
          }
          {
#line 3650
          tmp___30 = is_aty(4, model, y + 1);
          }
#line 3650
          if (tmp___30) {
            {
#line 3650
            tmp___31 = is_atx(512, model, x);
            }
#line 3650
            if (! tmp___31) {
              {
#line 3651
              tmp___28 = pf("LOGICIN_N%i", north_p[i]);
#line 3651
              tmp___29 = pf("LOGICIN_N%i", north_p[i]);
#line 3651
              rc = add_conn_bi_pref(model, y, x, tmp___29, y + 1, x, tmp___28);
              }
#line 3651
              if (rc) {
                {
#line 3651
                while (1) {
                  while_continue___53: /* CIL Label */ ;
                  {
#line 3651
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3651);
                  }
#line 3651
                  if (! model->rc) {
#line 3651
                    model->rc = rc;
                  }
#line 3651
                  return (model->rc);
#line 3651
                  goto while_break___53;
                }
                while_break___53: /* CIL Label */ ;
                }
              }
            }
          }
#line 3640
          i ++;
        }
        while_break___48: /* CIL Label */ ;
        }
#line 3654
        i = 0;
        {
#line 3654
        while (1) {
          while_continue___54: /* CIL Label */ ;
#line 3654
          if (! ((unsigned long )i < sizeof(south_p) / sizeof(south_p[0]))) {
#line 3654
            goto while_break___54;
          }
          {
#line 3655
          tmp___34 = is_aty(2, model, y - 1);
          }
#line 3655
          if (tmp___34) {
            {
#line 3656
            tmp___32 = pf("LOGICIN_S%i", south_p[i]);
#line 3656
            tmp___33 = pf("LOGICIN_S%i", south_p[i]);
#line 3656
            rc = add_conn_bi_pref(model, y, x, tmp___33, y - 1, x, tmp___32);
            }
#line 3656
            if (rc) {
              {
#line 3656
              while (1) {
                while_continue___55: /* CIL Label */ ;
                {
#line 3656
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        3656);
                }
#line 3656
                if (! model->rc) {
#line 3656
                  model->rc = rc;
                }
#line 3656
                return (model->rc);
#line 3656
                goto while_break___55;
              }
              while_break___55: /* CIL Label */ ;
              }
            }
          }
          {
#line 3658
          tmp___47 = is_aty(48, model, y + 1);
          }
#line 3658
          if (tmp___47) {
            {
#line 3659
            tmp___35 = pf("LOGICIN%i", south_p[i]);
#line 3659
            tmp___36 = pf("LOGICIN%i", south_p[i]);
#line 3659
            rc = add_conn_bi_pref(model, y, x, tmp___36, y + 1, x, tmp___35);
            }
#line 3659
            if (rc) {
              {
#line 3659
              while (1) {
                while_continue___56: /* CIL Label */ ;
                {
#line 3659
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        3659);
                }
#line 3659
                if (! model->rc) {
#line 3659
                  model->rc = rc;
                }
#line 3659
                return (model->rc);
#line 3659
                goto while_break___56;
              }
              while_break___56: /* CIL Label */ ;
              }
            }
            {
#line 3660
            tmp___37 = pf("LOGICIN_S%i", south_p[i]);
#line 3660
            tmp___38 = pf("LOGICIN%i", south_p[i]);
#line 3660
            rc = add_conn_bi_pref(model, y, x, tmp___38, y + 2, x, tmp___37);
            }
#line 3660
            if (rc) {
              {
#line 3660
              while (1) {
                while_continue___57: /* CIL Label */ ;
                {
#line 3660
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        3660);
                }
#line 3660
                if (! model->rc) {
#line 3660
                  model->rc = rc;
                }
#line 3660
                return (model->rc);
#line 3660
                goto while_break___57;
              }
              while_break___57: /* CIL Label */ ;
              }
            }
            {
#line 3661
            tmp___39 = pf("LOGICIN_S%i", south_p[i]);
#line 3661
            tmp___40 = pf("LOGICIN%i", south_p[i]);
#line 3661
            rc = add_conn_bi_pref(model, y + 1, x, tmp___40, y + 2, x, tmp___39);
            }
#line 3661
            if (rc) {
              {
#line 3661
              while (1) {
                while_continue___58: /* CIL Label */ ;
                {
#line 3661
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                        3661);
                }
#line 3661
                if (! model->rc) {
#line 3661
                  model->rc = rc;
                }
#line 3661
                return (model->rc);
#line 3661
                goto while_break___58;
              }
              while_break___58: /* CIL Label */ ;
              }
            }
          } else {
            {
#line 3662
            tmp___46 = is_aty(4, model, y + 1);
            }
#line 3662
            if (tmp___46) {
              {
#line 3663
              tmp___43 = is_atx(512, model, x);
              }
#line 3663
              if (! tmp___43) {
                {
#line 3664
                tmp___41 = pf("LOGICIN%i", south_p[i]);
#line 3664
                tmp___42 = pf("LOGICIN%i", south_p[i]);
#line 3664
                rc = add_conn_bi_pref(model, y, x, tmp___42, y + 1, x, tmp___41);
                }
#line 3664
                if (rc) {
                  {
#line 3664
                  while (1) {
                    while_continue___59: /* CIL Label */ ;
                    {
#line 3664
                    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                            3664);
                    }
#line 3664
                    if (! model->rc) {
#line 3664
                      model->rc = rc;
                    }
#line 3664
                    return (model->rc);
#line 3664
                    goto while_break___59;
                  }
                  while_break___59: /* CIL Label */ ;
                  }
                }
              }
            } else {
              {
#line 3666
              tmp___44 = pf("LOGICIN_S%i", south_p[i]);
#line 3666
              tmp___45 = pf("LOGICIN%i", south_p[i]);
#line 3666
              rc = add_conn_bi_pref(model, y, x, tmp___45, y + 1, x, tmp___44);
              }
#line 3666
              if (rc) {
                {
#line 3666
                while (1) {
                  while_continue___60: /* CIL Label */ ;
                  {
#line 3666
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3666);
                  }
#line 3666
                  if (! model->rc) {
#line 3666
                    model->rc = rc;
                  }
#line 3666
                  return (model->rc);
#line 3666
                  goto while_break___60;
                }
                while_break___60: /* CIL Label */ ;
                }
              }
            }
          }
#line 3654
          i ++;
        }
        while_break___54: /* CIL Label */ ;
        }
#line 3670
        if ((tile + 1)->flags & 2048) {
          {
#line 3671
          rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICIN_B%i", 0, 62, y,
                              x + 1, "CLEXM_LOGICIN_B%i", 0);
          }
#line 3671
          if (rc) {
            {
#line 3671
            while (1) {
              while_continue___61: /* CIL Label */ ;
              {
#line 3671
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3671);
              }
#line 3671
              if (! model->rc) {
#line 3671
                model->rc = rc;
              }
#line 3671
              return (model->rc);
#line 3671
              goto while_break___61;
            }
            while_break___61: /* CIL Label */ ;
            }
          }
        }
#line 3673
        if ((tile + 1)->flags & 1024) {
          {
#line 3674
          rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICIN_B%i", 0, 35, y,
                              x + 1, "CLEXL_LOGICIN_B%i", 0);
          }
#line 3674
          if (rc) {
            {
#line 3674
            while (1) {
              while_continue___62: /* CIL Label */ ;
              {
#line 3674
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3674);
              }
#line 3674
              if (! model->rc) {
#line 3674
                model->rc = rc;
              }
#line 3674
              return (model->rc);
#line 3674
              goto while_break___62;
            }
            while_break___62: /* CIL Label */ ;
            }
          }
          {
#line 3675
          rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICIN_B%i", 37, 43, y,
                              x + 1, "CLEXL_LOGICIN_B%i", 37);
          }
#line 3675
          if (rc) {
            {
#line 3675
            while (1) {
              while_continue___63: /* CIL Label */ ;
              {
#line 3675
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3675);
              }
#line 3675
              if (! model->rc) {
#line 3675
                model->rc = rc;
              }
#line 3675
              return (model->rc);
#line 3675
              goto while_break___63;
            }
            while_break___63: /* CIL Label */ ;
            }
          }
          {
#line 3676
          rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICIN_B%i", 45, 52, y,
                              x + 1, "CLEXL_LOGICIN_B%i", 45);
          }
#line 3676
          if (rc) {
            {
#line 3676
            while (1) {
              while_continue___64: /* CIL Label */ ;
              {
#line 3676
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3676);
              }
#line 3676
              if (! model->rc) {
#line 3676
                model->rc = rc;
              }
#line 3676
              return (model->rc);
#line 3676
              goto while_break___64;
            }
            while_break___64: /* CIL Label */ ;
            }
          }
          {
#line 3677
          rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICIN_B%i", 54, 60, y,
                              x + 1, "CLEXL_LOGICIN_B%i", 54);
          }
#line 3677
          if (rc) {
            {
#line 3677
            while (1) {
              while_continue___65: /* CIL Label */ ;
              {
#line 3677
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3677);
              }
#line 3677
              if (! model->rc) {
#line 3677
                model->rc = rc;
              }
#line 3677
              return (model->rc);
#line 3677
              goto while_break___65;
            }
            while_break___65: /* CIL Label */ ;
            }
          }
        }
#line 3679
        if ((tile + 1)->flags & 4096) {
          {
#line 3680
          rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICIN_B%i", 0, 3, y,
                              x + 1, "IOI_LOGICINB%i", 0);
          }
#line 3680
          if (rc) {
            {
#line 3680
            while (1) {
              while_continue___66: /* CIL Label */ ;
              {
#line 3680
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3680);
              }
#line 3680
              if (! model->rc) {
#line 3680
                model->rc = rc;
              }
#line 3680
              return (model->rc);
#line 3680
              goto while_break___66;
            }
            while_break___66: /* CIL Label */ ;
            }
          }
          {
#line 3681
          rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICIN_B%i", 5, 9, y,
                              x + 1, "IOI_LOGICINB%i", 5);
          }
#line 3681
          if (rc) {
            {
#line 3681
            while (1) {
              while_continue___67: /* CIL Label */ ;
              {
#line 3681
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3681);
              }
#line 3681
              if (! model->rc) {
#line 3681
                model->rc = rc;
              }
#line 3681
              return (model->rc);
#line 3681
              goto while_break___67;
            }
            while_break___67: /* CIL Label */ ;
            }
          }
          {
#line 3682
          rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICIN_B%i", 11, 62, y,
                              x + 1, "IOI_LOGICINB%i", 11);
          }
#line 3682
          if (rc) {
            {
#line 3682
            while (1) {
              while_continue___68: /* CIL Label */ ;
              {
#line 3682
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3682);
              }
#line 3682
              if (! model->rc) {
#line 3682
                model->rc = rc;
              }
#line 3682
              return (model->rc);
#line 3682
              goto while_break___68;
            }
            while_break___68: /* CIL Label */ ;
            }
          }
        }
        {
#line 3684
        tmp___48 = is_atx(512, model, x);
        }
#line 3684
        if (tmp___48) {
          {
#line 3685
          rc = add_conn_range(model, & add_conn_bi, y, x, "LOGICIN_B%i", 0, 62, y,
                              x + 1, "INT_INTERFACE_LOGICBIN%i", 0);
          }
#line 3685
          if (rc) {
            {
#line 3685
            while (1) {
              while_continue___69: /* CIL Label */ ;
              {
#line 3685
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                      3685);
              }
#line 3685
              if (! model->rc) {
#line 3685
                model->rc = rc;
              }
#line 3685
              return (model->rc);
#line 3685
              goto while_break___69;
            }
            while_break___69: /* CIL Label */ ;
            }
          }
#line 3686
          if ((tile + 2)->flags & 256) {
#line 3687
            i = 0;
            {
#line 3687
            while (1) {
              while_continue___70: /* CIL Label */ ;
#line 3687
              if (! (i < 4)) {
#line 3687
                goto while_break___70;
              }
              {
#line 3688
              sprintf((char */* __restrict  */)(buf___6), (char const   */* __restrict  */)"BRAM_LOGICINB%%i_INT%i",
                      3 - i);
#line 3689
              rc = add_conn_range(model, & add_conn_bi, y - (3 - i), x, "LOGICIN_B%i",
                                  0, 62, y, x + 2, (char const   *)(buf___6), 0);
              }
#line 3689
              if (rc) {
                {
#line 3689
                while (1) {
                  while_continue___71: /* CIL Label */ ;
                  {
#line 3689
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3689);
                  }
#line 3689
                  if (! model->rc) {
#line 3689
                    model->rc = rc;
                  }
#line 3689
                  return (model->rc);
#line 3689
                  goto while_break___71;
                }
                while_break___71: /* CIL Label */ ;
                }
              }
              {
#line 3690
              rc = add_conn_range(model, & add_conn_bi, y - (3 - i), x + 1, "INT_INTERFACE_LOGICBIN%i",
                                  0, 62, y, x + 2, (char const   *)(buf___6), 0);
              }
#line 3690
              if (rc) {
                {
#line 3690
                while (1) {
                  while_continue___72: /* CIL Label */ ;
                  {
#line 3690
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3690);
                  }
#line 3690
                  if (! model->rc) {
#line 3690
                    model->rc = rc;
                  }
#line 3690
                  return (model->rc);
#line 3690
                  goto while_break___72;
                }
                while_break___72: /* CIL Label */ ;
                }
              }
#line 3687
              i ++;
            }
            while_break___70: /* CIL Label */ ;
            }
          }
        }
        {
#line 3694
        tmp___58 = is_atx(262144, model, x + 3);
        }
#line 3694
        if (tmp___58) {
#line 3695
          if ((tile + 2)->flags & 24576) {
#line 3696
            if ((tile + 2)->flags & 16384) {
#line 3696
              tmp___49 = "PLL_CLB2";
            } else {
#line 3696
              tmp___49 = "DCM_CLB2";
            }
#line 3696
            prefix___0 = tmp___49;
#line 3698
            i = 0;
            {
#line 3698
            while (1) {
              while_continue___73: /* CIL Label */ ;
              {
#line 3699
              rc = add_conn_range(model, & add_conn_bi, y + i, x, "LOGICIN_B%i", 0,
                                  3, y + i, x + 1, "INT_INTERFACE_LOGICBIN%i", 0);
              }
#line 3699
              if (rc) {
                {
#line 3699
                while (1) {
                  while_continue___74: /* CIL Label */ ;
                  {
#line 3699
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3699);
                  }
#line 3699
                  if (! model->rc) {
#line 3699
                    model->rc = rc;
                  }
#line 3699
                  return (model->rc);
#line 3699
                  goto while_break___74;
                }
                while_break___74: /* CIL Label */ ;
                }
              }
              {
#line 3700
              rc = add_conn_bi(model, y + i, x, "INT_IOI_LOGICIN_B4", y + i, x + 1,
                               "INT_INTERFACE_IOI_LOGICBIN4");
              }
#line 3700
              if (rc) {
                {
#line 3700
                while (1) {
                  while_continue___75: /* CIL Label */ ;
                  {
#line 3700
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3700);
                  }
#line 3700
                  if (! model->rc) {
#line 3700
                    model->rc = rc;
                  }
#line 3700
                  return (model->rc);
#line 3700
                  goto while_break___75;
                }
                while_break___75: /* CIL Label */ ;
                }
              }
              {
#line 3701
              rc = add_conn_range(model, & add_conn_bi, y + i, x, "LOGICIN_B%i", 5,
                                  9, y + i, x + 1, "INT_INTERFACE_LOGICBIN%i", 5);
              }
#line 3701
              if (rc) {
                {
#line 3701
                while (1) {
                  while_continue___76: /* CIL Label */ ;
                  {
#line 3701
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3701);
                  }
#line 3701
                  if (! model->rc) {
#line 3701
                    model->rc = rc;
                  }
#line 3701
                  return (model->rc);
#line 3701
                  goto while_break___76;
                }
                while_break___76: /* CIL Label */ ;
                }
              }
              {
#line 3702
              rc = add_conn_bi(model, y + i, x, "INT_IOI_LOGICIN_B10", y + i, x + 1,
                               "INT_INTERFACE_IOI_LOGICBIN10");
              }
#line 3702
              if (rc) {
                {
#line 3702
                while (1) {
                  while_continue___77: /* CIL Label */ ;
                  {
#line 3702
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3702);
                  }
#line 3702
                  if (! model->rc) {
#line 3702
                    model->rc = rc;
                  }
#line 3702
                  return (model->rc);
#line 3702
                  goto while_break___77;
                }
                while_break___77: /* CIL Label */ ;
                }
              }
              {
#line 3703
              rc = add_conn_range(model, & add_conn_bi, y + i, x, "LOGICIN_B%i", 11,
                                  62, y + i, x + 1, "INT_INTERFACE_LOGICBIN%i", 11);
              }
#line 3703
              if (rc) {
                {
#line 3703
                while (1) {
                  while_continue___78: /* CIL Label */ ;
                  {
#line 3703
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3703);
                  }
#line 3703
                  if (! model->rc) {
#line 3703
                    model->rc = rc;
                  }
#line 3703
                  return (model->rc);
#line 3703
                  goto while_break___78;
                }
                while_break___78: /* CIL Label */ ;
                }
              }
              {
#line 3705
              tmp___50 = pf("%s_LOGICINB%%i", prefix___0);
#line 3705
              rc = add_conn_range(model, & add_conn_bi, y + i, x, "LOGICIN_B%i", 0,
                                  3, y, x + 2, tmp___50, 0);
              }
#line 3705
              if (rc) {
                {
#line 3705
                while (1) {
                  while_continue___79: /* CIL Label */ ;
                  {
#line 3705
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3705);
                  }
#line 3705
                  if (! model->rc) {
#line 3705
                    model->rc = rc;
                  }
#line 3705
                  return (model->rc);
#line 3705
                  goto while_break___79;
                }
                while_break___79: /* CIL Label */ ;
                }
              }
              {
#line 3706
              tmp___51 = pf("%s_LOGICINB4", prefix___0);
#line 3706
              rc = add_conn_bi(model, y + i, x, "INT_IOI_LOGICIN_B4", y, x + 2, tmp___51);
              }
#line 3706
              if (rc) {
                {
#line 3706
                while (1) {
                  while_continue___80: /* CIL Label */ ;
                  {
#line 3706
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3706);
                  }
#line 3706
                  if (! model->rc) {
#line 3706
                    model->rc = rc;
                  }
#line 3706
                  return (model->rc);
#line 3706
                  goto while_break___80;
                }
                while_break___80: /* CIL Label */ ;
                }
              }
              {
#line 3707
              tmp___52 = pf("%s_LOGICINB%%i", prefix___0);
#line 3707
              rc = add_conn_range(model, & add_conn_bi, y + i, x, "LOGICIN_B%i", 5,
                                  9, y, x + 2, tmp___52, 5);
              }
#line 3707
              if (rc) {
                {
#line 3707
                while (1) {
                  while_continue___81: /* CIL Label */ ;
                  {
#line 3707
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3707);
                  }
#line 3707
                  if (! model->rc) {
#line 3707
                    model->rc = rc;
                  }
#line 3707
                  return (model->rc);
#line 3707
                  goto while_break___81;
                }
                while_break___81: /* CIL Label */ ;
                }
              }
              {
#line 3708
              tmp___53 = pf("%s_LOGICINB10", prefix___0);
#line 3708
              rc = add_conn_bi(model, y + i, x, "INT_IOI_LOGICIN_B10", y, x + 2, tmp___53);
              }
#line 3708
              if (rc) {
                {
#line 3708
                while (1) {
                  while_continue___82: /* CIL Label */ ;
                  {
#line 3708
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3708);
                  }
#line 3708
                  if (! model->rc) {
#line 3708
                    model->rc = rc;
                  }
#line 3708
                  return (model->rc);
#line 3708
                  goto while_break___82;
                }
                while_break___82: /* CIL Label */ ;
                }
              }
              {
#line 3709
              tmp___54 = pf("%s_LOGICINB%%i", prefix___0);
#line 3709
              rc = add_conn_range(model, & add_conn_bi, y + i, x, "LOGICIN_B%i", 11,
                                  62, y, x + 2, tmp___54, 11);
              }
#line 3709
              if (rc) {
                {
#line 3709
                while (1) {
                  while_continue___83: /* CIL Label */ ;
                  {
#line 3709
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                          3709);
                  }
#line 3709
                  if (! model->rc) {
#line 3709
                    model->rc = rc;
                  }
#line 3709
                  return (model->rc);
#line 3709
                  goto while_break___83;
                }
                while_break___83: /* CIL Label */ ;
                }
              }
#line 3711
              if ((tile + 2)->flags & 16384) {
                {
#line 3712
                rc = add_conn_range(model, & add_conn_bi, y + 2, x, "LOGICIN_B%i",
                                    0, 62, y + 2, x + 1, "INT_INTERFACE_LOGICBIN%i",
                                    0);
                }
#line 3712
                if (rc) {
                  {
#line 3712
                  while (1) {
                    while_continue___84: /* CIL Label */ ;
                    {
#line 3712
                    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                            3712);
                    }
#line 3712
                    if (! model->rc) {
#line 3712
                      model->rc = rc;
                    }
#line 3712
                    return (model->rc);
#line 3712
                    goto while_break___84;
                  }
                  while_break___84: /* CIL Label */ ;
                  }
                }
                {
#line 3713
                rc = add_conn_range(model, & add_conn_bi, y + 2, x, "LOGICIN_B%i",
                                    0, 62, y, x + 2, "PLL_CLB1_LOGICINB%i", 0);
                }
#line 3713
                if (rc) {
                  {
#line 3713
                  while (1) {
                    while_continue___85: /* CIL Label */ ;
                    {
#line 3713
                    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                            3713);
                    }
#line 3713
                    if (! model->rc) {
#line 3713
                      model->rc = rc;
                    }
#line 3713
                    return (model->rc);
#line 3713
                    goto while_break___85;
                  }
                  while_break___85: /* CIL Label */ ;
                  }
                }
#line 3714
                goto while_break___73;
              }
#line 3716
              if (i == 2) {
#line 3716
                goto while_break___73;
              }
#line 3717
              prefix___0 = "DCM_CLB1";
#line 3698
              i = 2;
            }
            while_break___73: /* CIL Label */ ;
            }
          }
          {
#line 3720
          tmp___57 = is_aty(16, model, y + 1);
          }
#line 3720
          if (tmp___57) {
#line 3721
            i = 0;
            {
#line 3721
            while (1) {
              while_continue___86: /* CIL Label */ ;
#line 3721
              if (! (i <= 62)) {
#line 3721
                goto while_break___86;
              }
#line 3722
              j = 0;
              {
#line 3722
              while (1) {
                while_continue___87: /* CIL Label */ ;
#line 3722
                if (! ((unsigned long )j < sizeof((model->die)->sel_logicin) / sizeof((model->die)->sel_logicin[0]))) {
#line 3722
                  goto while_break___87;
                }
#line 3723
                if (i == (model->die)->sel_logicin[j]) {
#line 3724
                  goto while_break___87;
                }
#line 3722
                j ++;
              }
              while_break___87: /* CIL Label */ ;
              }
#line 3727
              if ((unsigned long )j >= sizeof((model->die)->sel_logicin) / sizeof((model->die)->sel_logicin[0])) {
                {
#line 3727
                tmp___55 = pf("INT_INTERFACE_REGC_LOGICBIN%i", i);
#line 3727
                tmp___56 = pf("LOGICIN_B%i", i);
#line 3727
                rc = add_conn_bi(model, y, x, tmp___56, y, x + 1, tmp___55);
                }
#line 3727
                if (rc) {
                  {
#line 3730
                  while (1) {
                    while_continue___88: /* CIL Label */ ;
                    {
#line 3730
                    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                            3730);
                    }
#line 3730
                    if (! model->rc) {
#line 3730
                      model->rc = rc;
                    }
#line 3730
                    return (model->rc);
#line 3730
                    goto while_break___88;
                  }
                  while_break___88: /* CIL Label */ ;
                  }
                }
              }
#line 3721
              i ++;
            }
            while_break___86: /* CIL Label */ ;
            }
          }
        }
      }
#line 3633
      x ++;
    }
    while_break___47: /* CIL Label */ ;
    }
#line 3632
    y ++;
  }
  while_break___46: /* CIL Label */ ;
  }
#line 3737
  return (model->rc);
}
}
#line 3740 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int net_includes_routing(struct fpga_model *model , struct w_net  const  *net ) 
{ 
  int i ;
  int tmp ;

  {
  {
#line 3743
  while (1) {
    while_continue: /* CIL Label */ ;
#line 3743
    if (model->rc) {
#line 3743
      return (model->rc);
    }
#line 3743
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 3744
  i = 0;
  {
#line 3744
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 3744
    if (! (i < (int )net->num_pts)) {
#line 3744
      goto while_break___0;
    }
    {
#line 3745
    tmp = is_atyx(1, model, (int )net->pt[i].y, (int )net->pt[i].x);
    }
#line 3745
    if (tmp) {
#line 3746
      return (1);
    }
#line 3744
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 3747
  return (model->rc);
}
}
#line 3750 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int y_to_regular(struct fpga_model *model , int y ) 
{ 
  int tmp ;

  {
  {
#line 3752
  while (1) {
    while_continue: /* CIL Label */ ;
#line 3752
    if (model->rc) {
#line 3752
      return (model->rc);
    }
#line 3752
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 3753
  if (y < 2) {
#line 3754
    return (2);
  }
  {
#line 3755
  tmp = is_aty(48, model, y);
  }
#line 3755
  if (tmp) {
#line 3756
    return (y - 1);
  }
#line 3757
  if (y > model->y_height - 3) {
#line 3758
    return (model->y_height - 3);
  }
#line 3759
  return (y);
}
}
#line 3762 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static char dirwire_next_bamce(enum wire_type wire , char bamce ) 
{ 


  {
#line 3764
  if ((unsigned int )wire >= 17U) {
#line 3764
    if ((unsigned int )wire <= 24U) {
#line 3766
      if ((int )bamce == 66) {
#line 3766
        return ((char )'A');
      }
#line 3767
      if ((int )bamce == 65) {
#line 3767
        return ((char )'M');
      }
#line 3768
      if ((int )bamce == 77) {
#line 3768
        return ((char )'C');
      }
#line 3769
      if ((int )bamce == 67) {
#line 3769
        return ((char )'E');
      }
#line 3770
      if ((int )bamce == 69) {
#line 3770
        return ((char )'B');
      }
    } else {
#line 3764
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 3771
  if ((unsigned int )wire >= 9U) {
#line 3771
    if ((unsigned int )wire <= 16U) {
#line 3773
      if ((int )bamce == 66) {
#line 3773
        return ((char )'M');
      }
#line 3774
      if ((int )bamce == 77) {
#line 3774
        return ((char )'E');
      }
#line 3775
      if ((int )bamce == 69) {
#line 3775
        return ((char )'B');
      }
    } else {
#line 3771
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 3776
  if ((unsigned int )wire >= 1U) {
#line 3776
    if ((unsigned int )wire <= 8U) {
#line 3778
      if ((int )bamce == 66) {
#line 3778
        return ((char )'E');
      }
#line 3779
      if ((int )bamce == 69) {
#line 3779
        return ((char )'B');
      }
    }
  }
  {
#line 3781
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
          3781);
  }
#line 3782
  return (bamce);
}
}
#line 3785 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static void dirwire_next_hop(struct fpga_model *model , enum wire_type wire , char bamce ,
                             int *y , int *x ) 
{ 
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;

  {
#line 3787
  if ((unsigned int )wire == 17U) {
#line 3788
    (*y) --;
  } else
#line 3787
  if ((unsigned int )wire == 9U) {
#line 3788
    (*y) --;
  } else
#line 3787
  if ((unsigned int )wire == 1U) {
#line 3788
    (*y) --;
  } else
#line 3787
  if ((unsigned int )wire == 2U) {
#line 3788
    (*y) --;
  } else
#line 3789
  if ((unsigned int )wire == 21U) {
#line 3790
    (*y) ++;
  } else
#line 3789
  if ((unsigned int )wire == 13U) {
#line 3790
    (*y) ++;
  } else
#line 3789
  if ((unsigned int )wire == 5U) {
#line 3790
    (*y) ++;
  } else
#line 3789
  if ((unsigned int )wire == 6U) {
#line 3790
    (*y) ++;
  } else
#line 3791
  if ((unsigned int )wire == 19U) {
#line 3792
    (*x) ++;
  } else
#line 3791
  if ((unsigned int )wire == 11U) {
#line 3792
    (*x) ++;
  } else
#line 3791
  if ((unsigned int )wire == 3U) {
#line 3792
    (*x) ++;
  } else
#line 3791
  if ((unsigned int )wire == 4U) {
#line 3792
    (*x) ++;
  } else
#line 3793
  if ((unsigned int )wire == 23U) {
#line 3794
    (*x) --;
  } else
#line 3793
  if ((unsigned int )wire == 15U) {
#line 3794
    (*x) --;
  } else
#line 3793
  if ((unsigned int )wire == 7U) {
#line 3794
    (*x) --;
  } else
#line 3793
  if ((unsigned int )wire == 8U) {
#line 3794
    (*x) --;
  } else
#line 3795
  if ((unsigned int )wire == 24U) {
#line 3795
    goto _L___2;
  } else
#line 3795
  if ((unsigned int )wire == 16U) {
    _L___2: /* CIL Label */ 
#line 3796
    if ((int )bamce == 66) {
#line 3797
      (*y) --;
    } else
#line 3796
    if ((int )bamce == 65) {
#line 3797
      (*y) --;
    } else
#line 3798
    if ((int )bamce == 77) {
      {
#line 3799
      tmp = is_aty(52, model, *y);
      }
#line 3799
      if (tmp) {
#line 3800
        (*y) --;
      } else {
#line 3802
        (*x) --;
      }
    } else
#line 3803
    if ((int )bamce == 67) {
#line 3804
      (*x) --;
    } else
#line 3803
    if ((int )bamce == 69) {
#line 3804
      (*x) --;
    } else {
      {
#line 3805
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              3805);
      }
    }
  } else
#line 3806
  if ((unsigned int )wire == 18U) {
#line 3806
    goto _L___1;
  } else
#line 3806
  if ((unsigned int )wire == 10U) {
    _L___1: /* CIL Label */ 
#line 3807
    if ((int )bamce == 66) {
#line 3808
      (*y) --;
    } else
#line 3807
    if ((int )bamce == 65) {
#line 3808
      (*y) --;
    } else
#line 3809
    if ((int )bamce == 77) {
      {
#line 3810
      tmp___0 = is_aty(52, model, *y);
      }
#line 3810
      if (tmp___0) {
#line 3811
        (*y) --;
      } else {
#line 3813
        (*x) ++;
      }
    } else
#line 3814
    if ((int )bamce == 67) {
#line 3815
      (*x) ++;
    } else
#line 3814
    if ((int )bamce == 69) {
#line 3815
      (*x) ++;
    } else {
      {
#line 3816
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              3816);
      }
    }
  } else
#line 3817
  if ((unsigned int )wire == 22U) {
#line 3817
    goto _L___0;
  } else
#line 3817
  if ((unsigned int )wire == 14U) {
    _L___0: /* CIL Label */ 
#line 3818
    if ((int )bamce == 66) {
#line 3819
      (*y) ++;
    } else
#line 3818
    if ((int )bamce == 65) {
#line 3819
      (*y) ++;
    } else
#line 3820
    if ((int )bamce == 77) {
      {
#line 3821
      tmp___1 = is_aty(2, model, *y);
      }
#line 3821
      if (tmp___1) {
#line 3822
        (*y) ++;
      } else {
#line 3824
        (*x) --;
      }
    } else
#line 3825
    if ((int )bamce == 67) {
#line 3826
      (*x) --;
    } else
#line 3825
    if ((int )bamce == 69) {
#line 3826
      (*x) --;
    } else {
      {
#line 3827
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              3827);
      }
    }
  } else
#line 3828
  if ((unsigned int )wire == 20U) {
#line 3828
    goto _L;
  } else
#line 3828
  if ((unsigned int )wire == 12U) {
    _L: /* CIL Label */ 
#line 3829
    if ((int )bamce == 66) {
#line 3830
      (*y) ++;
    } else
#line 3829
    if ((int )bamce == 65) {
#line 3830
      (*y) ++;
    } else
#line 3831
    if ((int )bamce == 77) {
      {
#line 3832
      tmp___2 = is_aty(2, model, *y);
      }
#line 3832
      if (tmp___2) {
#line 3833
        (*y) ++;
      } else {
#line 3835
        (*x) ++;
      }
    } else
#line 3836
    if ((int )bamce == 67) {
#line 3837
      (*x) ++;
    } else
#line 3836
    if ((int )bamce == 69) {
#line 3837
      (*x) ++;
    } else {
      {
#line 3838
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
              3838);
      }
    }
  } else {
    {
#line 3839
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
            3839);
    }
  }
#line 3840
  return;
}
}
#line 3899 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static char const   *dirw_str(enum wire_type wire_type , char bamce , int num_0to3 ) 
{ 
  char const   *s___8[4] ;
  char const   *s___9[4] ;
  char const   *s___10[4] ;
  char const   *s___11[4] ;
  char const   *s___12[4] ;
  char const   *s___13[4] ;
  char const   *s___14[4] ;
  char const   *s___15[4] ;
  char const   *s___16[4] ;
  char const   *s___17[4] ;
  char const   *s___18[4] ;
  char const   *s___19[4] ;
  char const   *s___20[4] ;
  char const   *s___21[4] ;
  char const   *s___22[4] ;
  char const   *s___23[4] ;
  char const   *s___24[4] ;
  char const   *s___25[4] ;
  char const   *s___26[4] ;
  char const   *s___27[4] ;
  char const   *s___28[4] ;
  char const   *s___29[4] ;
  char const   *s___30[4] ;
  char const   *s___31[4] ;
  char const   *s___32[4] ;
  char const   *s___33[4] ;
  char const   *s___34[4] ;
  char const   *s___35[4] ;
  char const   *s___36[4] ;
  char const   *s___37[4] ;
  char const   *s___38[4] ;
  char const   *s___39[4] ;
  char const   *s___40[4] ;
  char const   *s___41[4] ;
  char const   *s___42[4] ;
  char const   *s___43[4] ;
  char const   *s___44[4] ;
  char const   *s___45[4] ;
  char const   *s___46[4] ;
  char const   *s___47[4] ;
  char const   *s___48[4] ;
  char const   *s___49[4] ;
  char const   *s___50[4] ;
  char const   *s___51[4] ;
  char const   *s___52[4] ;
  char const   *s___53[4] ;
  char const   *s___54[4] ;
  char const   *s___55[4] ;
  char const   *s___56[4] ;
  char const   *s___57[4] ;
  char const   *s___58[4] ;
  char const   *s___59[4] ;
  char const   *s___60[4] ;
  char const   *s___61[4] ;
  char const   *s___62[4] ;
  char const   *s___63[4] ;
  char const   *s___64[4] ;
  char const   *s___65[4] ;
  char const   *s___66[4] ;
  char const   *s___67[4] ;
  char const   *s___68[4] ;
  char const   *s___69[4] ;
  char const   *s___70[4] ;
  char const   *s___71[4] ;
  char const   *s___72[4] ;
  char const   *s___73[4] ;
  char const   *s___74[4] ;
  char const   *s___75[4] ;
  char const   *s___76[4] ;
  char const   *s___77[4] ;
  char const   *s___78[4] ;
  char const   *s___79[4] ;
  char const   *s___80[4] ;
  char const   *s___81[4] ;
  char const   *s___82[4] ;
  char const   *s___83[4] ;
  char const   *s___84[4] ;
  char const   *s___85[4] ;
  char const   *s___86[4] ;
  char const   *s___87[4] ;
  char const   *tmp ;
  char const   *tmp___0 ;

  {
#line 3902
  if ((unsigned int )wire_type == 1U) {
#line 3902
    if ((int )bamce == 66) {
#line 3902
      s___8[0] = "NL1B0";
#line 3902
      s___8[1] = "NL1B1";
#line 3902
      s___8[2] = "NL1B2";
#line 3902
      s___8[3] = "NL1B3";
#line 3902
      return (s___8[num_0to3]);
    }
#line 3902
    if ((int )bamce == 69) {
#line 3902
      s___9[0] = "NL1E0";
#line 3902
      s___9[1] = "NL1E1";
#line 3902
      s___9[2] = "NL1E2";
#line 3902
      s___9[3] = "NL1E3";
#line 3902
      return (s___9[num_0to3]);
    }
  }
#line 3903
  if ((unsigned int )wire_type == 2U) {
#line 3903
    if ((int )bamce == 66) {
#line 3903
      s___10[0] = "NR1B0";
#line 3903
      s___10[1] = "NR1B1";
#line 3903
      s___10[2] = "NR1B2";
#line 3903
      s___10[3] = "NR1B3";
#line 3903
      return (s___10[num_0to3]);
    }
#line 3903
    if ((int )bamce == 69) {
#line 3903
      s___11[0] = "NR1E0";
#line 3903
      s___11[1] = "NR1E1";
#line 3903
      s___11[2] = "NR1E2";
#line 3903
      s___11[3] = "NR1E3";
#line 3903
      return (s___11[num_0to3]);
    }
  }
#line 3904
  if ((unsigned int )wire_type == 3U) {
#line 3904
    if ((int )bamce == 66) {
#line 3904
      s___12[0] = "EL1B0";
#line 3904
      s___12[1] = "EL1B1";
#line 3904
      s___12[2] = "EL1B2";
#line 3904
      s___12[3] = "EL1B3";
#line 3904
      return (s___12[num_0to3]);
    }
#line 3904
    if ((int )bamce == 69) {
#line 3904
      s___13[0] = "EL1E0";
#line 3904
      s___13[1] = "EL1E1";
#line 3904
      s___13[2] = "EL1E2";
#line 3904
      s___13[3] = "EL1E3";
#line 3904
      return (s___13[num_0to3]);
    }
  }
#line 3905
  if ((unsigned int )wire_type == 4U) {
#line 3905
    if ((int )bamce == 66) {
#line 3905
      s___14[0] = "ER1B0";
#line 3905
      s___14[1] = "ER1B1";
#line 3905
      s___14[2] = "ER1B2";
#line 3905
      s___14[3] = "ER1B3";
#line 3905
      return (s___14[num_0to3]);
    }
#line 3905
    if ((int )bamce == 69) {
#line 3905
      s___15[0] = "ER1E0";
#line 3905
      s___15[1] = "ER1E1";
#line 3905
      s___15[2] = "ER1E2";
#line 3905
      s___15[3] = "ER1E3";
#line 3905
      return (s___15[num_0to3]);
    }
  }
#line 3906
  if ((unsigned int )wire_type == 5U) {
#line 3906
    if ((int )bamce == 66) {
#line 3906
      s___16[0] = "SL1B0";
#line 3906
      s___16[1] = "SL1B1";
#line 3906
      s___16[2] = "SL1B2";
#line 3906
      s___16[3] = "SL1B3";
#line 3906
      return (s___16[num_0to3]);
    }
#line 3906
    if ((int )bamce == 69) {
#line 3906
      s___17[0] = "SL1E0";
#line 3906
      s___17[1] = "SL1E1";
#line 3906
      s___17[2] = "SL1E2";
#line 3906
      s___17[3] = "SL1E3";
#line 3906
      return (s___17[num_0to3]);
    }
  }
#line 3907
  if ((unsigned int )wire_type == 6U) {
#line 3907
    if ((int )bamce == 66) {
#line 3907
      s___18[0] = "SR1B0";
#line 3907
      s___18[1] = "SR1B1";
#line 3907
      s___18[2] = "SR1B2";
#line 3907
      s___18[3] = "SR1B3";
#line 3907
      return (s___18[num_0to3]);
    }
#line 3907
    if ((int )bamce == 69) {
#line 3907
      s___19[0] = "SR1E0";
#line 3907
      s___19[1] = "SR1E1";
#line 3907
      s___19[2] = "SR1E2";
#line 3907
      s___19[3] = "SR1E3";
#line 3907
      return (s___19[num_0to3]);
    }
  }
#line 3908
  if ((unsigned int )wire_type == 7U) {
#line 3908
    if ((int )bamce == 66) {
#line 3908
      s___20[0] = "WL1B0";
#line 3908
      s___20[1] = "WL1B1";
#line 3908
      s___20[2] = "WL1B2";
#line 3908
      s___20[3] = "WL1B3";
#line 3908
      return (s___20[num_0to3]);
    }
#line 3908
    if ((int )bamce == 69) {
#line 3908
      s___21[0] = "WL1E0";
#line 3908
      s___21[1] = "WL1E1";
#line 3908
      s___21[2] = "WL1E2";
#line 3908
      s___21[3] = "WL1E3";
#line 3908
      return (s___21[num_0to3]);
    }
  }
#line 3909
  if ((unsigned int )wire_type == 8U) {
#line 3909
    if ((int )bamce == 66) {
#line 3909
      s___22[0] = "WR1B0";
#line 3909
      s___22[1] = "WR1B1";
#line 3909
      s___22[2] = "WR1B2";
#line 3909
      s___22[3] = "WR1B3";
#line 3909
      return (s___22[num_0to3]);
    }
#line 3909
    if ((int )bamce == 69) {
#line 3909
      s___23[0] = "WR1E0";
#line 3909
      s___23[1] = "WR1E1";
#line 3909
      s___23[2] = "WR1E2";
#line 3909
      s___23[3] = "WR1E3";
#line 3909
      return (s___23[num_0to3]);
    }
  }
#line 3912
  if ((unsigned int )wire_type == 9U) {
#line 3912
    if ((int )bamce == 66) {
#line 3912
      s___24[0] = "NN2B0";
#line 3912
      s___24[1] = "NN2B1";
#line 3912
      s___24[2] = "NN2B2";
#line 3912
      s___24[3] = "NN2B3";
#line 3912
      return (s___24[num_0to3]);
    }
#line 3912
    if ((int )bamce == 69) {
#line 3912
      s___25[0] = "NN2E0";
#line 3912
      s___25[1] = "NN2E1";
#line 3912
      s___25[2] = "NN2E2";
#line 3912
      s___25[3] = "NN2E3";
#line 3912
      return (s___25[num_0to3]);
    }
  }
#line 3912
  if ((unsigned int )wire_type == 9U) {
#line 3912
    if ((int )bamce == 77) {
#line 3912
      s___26[0] = "NN2M0";
#line 3912
      s___26[1] = "NN2M1";
#line 3912
      s___26[2] = "NN2M2";
#line 3912
      s___26[3] = "NN2M3";
#line 3912
      return (s___26[num_0to3]);
    }
  }
#line 3913
  if ((unsigned int )wire_type == 10U) {
#line 3913
    if ((int )bamce == 66) {
#line 3913
      s___27[0] = "NE2B0";
#line 3913
      s___27[1] = "NE2B1";
#line 3913
      s___27[2] = "NE2B2";
#line 3913
      s___27[3] = "NE2B3";
#line 3913
      return (s___27[num_0to3]);
    }
#line 3913
    if ((int )bamce == 69) {
#line 3913
      s___28[0] = "NE2E0";
#line 3913
      s___28[1] = "NE2E1";
#line 3913
      s___28[2] = "NE2E2";
#line 3913
      s___28[3] = "NE2E3";
#line 3913
      return (s___28[num_0to3]);
    }
  }
#line 3913
  if ((unsigned int )wire_type == 10U) {
#line 3913
    if ((int )bamce == 77) {
#line 3913
      s___29[0] = "NE2M0";
#line 3913
      s___29[1] = "NE2M1";
#line 3913
      s___29[2] = "NE2M2";
#line 3913
      s___29[3] = "NE2M3";
#line 3913
      return (s___29[num_0to3]);
    }
  }
#line 3914
  if ((unsigned int )wire_type == 11U) {
#line 3914
    if ((int )bamce == 66) {
#line 3914
      s___30[0] = "EE2B0";
#line 3914
      s___30[1] = "EE2B1";
#line 3914
      s___30[2] = "EE2B2";
#line 3914
      s___30[3] = "EE2B3";
#line 3914
      return (s___30[num_0to3]);
    }
#line 3914
    if ((int )bamce == 69) {
#line 3914
      s___31[0] = "EE2E0";
#line 3914
      s___31[1] = "EE2E1";
#line 3914
      s___31[2] = "EE2E2";
#line 3914
      s___31[3] = "EE2E3";
#line 3914
      return (s___31[num_0to3]);
    }
  }
#line 3914
  if ((unsigned int )wire_type == 11U) {
#line 3914
    if ((int )bamce == 77) {
#line 3914
      s___32[0] = "EE2M0";
#line 3914
      s___32[1] = "EE2M1";
#line 3914
      s___32[2] = "EE2M2";
#line 3914
      s___32[3] = "EE2M3";
#line 3914
      return (s___32[num_0to3]);
    }
  }
#line 3915
  if ((unsigned int )wire_type == 12U) {
#line 3915
    if ((int )bamce == 66) {
#line 3915
      s___33[0] = "SE2B0";
#line 3915
      s___33[1] = "SE2B1";
#line 3915
      s___33[2] = "SE2B2";
#line 3915
      s___33[3] = "SE2B3";
#line 3915
      return (s___33[num_0to3]);
    }
#line 3915
    if ((int )bamce == 69) {
#line 3915
      s___34[0] = "SE2E0";
#line 3915
      s___34[1] = "SE2E1";
#line 3915
      s___34[2] = "SE2E2";
#line 3915
      s___34[3] = "SE2E3";
#line 3915
      return (s___34[num_0to3]);
    }
  }
#line 3915
  if ((unsigned int )wire_type == 12U) {
#line 3915
    if ((int )bamce == 77) {
#line 3915
      s___35[0] = "SE2M0";
#line 3915
      s___35[1] = "SE2M1";
#line 3915
      s___35[2] = "SE2M2";
#line 3915
      s___35[3] = "SE2M3";
#line 3915
      return (s___35[num_0to3]);
    }
  }
#line 3916
  if ((unsigned int )wire_type == 13U) {
#line 3916
    if ((int )bamce == 66) {
#line 3916
      s___36[0] = "SS2B0";
#line 3916
      s___36[1] = "SS2B1";
#line 3916
      s___36[2] = "SS2B2";
#line 3916
      s___36[3] = "SS2B3";
#line 3916
      return (s___36[num_0to3]);
    }
#line 3916
    if ((int )bamce == 69) {
#line 3916
      s___37[0] = "SS2E0";
#line 3916
      s___37[1] = "SS2E1";
#line 3916
      s___37[2] = "SS2E2";
#line 3916
      s___37[3] = "SS2E3";
#line 3916
      return (s___37[num_0to3]);
    }
  }
#line 3916
  if ((unsigned int )wire_type == 13U) {
#line 3916
    if ((int )bamce == 77) {
#line 3916
      s___38[0] = "SS2M0";
#line 3916
      s___38[1] = "SS2M1";
#line 3916
      s___38[2] = "SS2M2";
#line 3916
      s___38[3] = "SS2M3";
#line 3916
      return (s___38[num_0to3]);
    }
  }
#line 3917
  if ((unsigned int )wire_type == 14U) {
#line 3917
    if ((int )bamce == 66) {
#line 3917
      s___39[0] = "SW2B0";
#line 3917
      s___39[1] = "SW2B1";
#line 3917
      s___39[2] = "SW2B2";
#line 3917
      s___39[3] = "SW2B3";
#line 3917
      return (s___39[num_0to3]);
    }
#line 3917
    if ((int )bamce == 69) {
#line 3917
      s___40[0] = "SW2E0";
#line 3917
      s___40[1] = "SW2E1";
#line 3917
      s___40[2] = "SW2E2";
#line 3917
      s___40[3] = "SW2E3";
#line 3917
      return (s___40[num_0to3]);
    }
  }
#line 3917
  if ((unsigned int )wire_type == 14U) {
#line 3917
    if ((int )bamce == 77) {
#line 3917
      s___41[0] = "SW2M0";
#line 3917
      s___41[1] = "SW2M1";
#line 3917
      s___41[2] = "SW2M2";
#line 3917
      s___41[3] = "SW2M3";
#line 3917
      return (s___41[num_0to3]);
    }
  }
#line 3918
  if ((unsigned int )wire_type == 15U) {
#line 3918
    if ((int )bamce == 66) {
#line 3918
      s___42[0] = "WW2B0";
#line 3918
      s___42[1] = "WW2B1";
#line 3918
      s___42[2] = "WW2B2";
#line 3918
      s___42[3] = "WW2B3";
#line 3918
      return (s___42[num_0to3]);
    }
#line 3918
    if ((int )bamce == 69) {
#line 3918
      s___43[0] = "WW2E0";
#line 3918
      s___43[1] = "WW2E1";
#line 3918
      s___43[2] = "WW2E2";
#line 3918
      s___43[3] = "WW2E3";
#line 3918
      return (s___43[num_0to3]);
    }
  }
#line 3918
  if ((unsigned int )wire_type == 15U) {
#line 3918
    if ((int )bamce == 77) {
#line 3918
      s___44[0] = "WW2M0";
#line 3918
      s___44[1] = "WW2M1";
#line 3918
      s___44[2] = "WW2M2";
#line 3918
      s___44[3] = "WW2M3";
#line 3918
      return (s___44[num_0to3]);
    }
  }
#line 3919
  if ((unsigned int )wire_type == 16U) {
#line 3919
    if ((int )bamce == 66) {
#line 3919
      s___45[0] = "NW2B0";
#line 3919
      s___45[1] = "NW2B1";
#line 3919
      s___45[2] = "NW2B2";
#line 3919
      s___45[3] = "NW2B3";
#line 3919
      return (s___45[num_0to3]);
    }
#line 3919
    if ((int )bamce == 69) {
#line 3919
      s___46[0] = "NW2E0";
#line 3919
      s___46[1] = "NW2E1";
#line 3919
      s___46[2] = "NW2E2";
#line 3919
      s___46[3] = "NW2E3";
#line 3919
      return (s___46[num_0to3]);
    }
  }
#line 3919
  if ((unsigned int )wire_type == 16U) {
#line 3919
    if ((int )bamce == 77) {
#line 3919
      s___47[0] = "NW2M0";
#line 3919
      s___47[1] = "NW2M1";
#line 3919
      s___47[2] = "NW2M2";
#line 3919
      s___47[3] = "NW2M3";
#line 3919
      return (s___47[num_0to3]);
    }
  }
#line 3922
  if ((unsigned int )wire_type == 17U) {
#line 3922
    if ((int )bamce == 66) {
#line 3922
      s___48[0] = "NN4B0";
#line 3922
      s___48[1] = "NN4B1";
#line 3922
      s___48[2] = "NN4B2";
#line 3922
      s___48[3] = "NN4B3";
#line 3922
      return (s___48[num_0to3]);
    }
#line 3922
    if ((int )bamce == 69) {
#line 3922
      s___49[0] = "NN4E0";
#line 3922
      s___49[1] = "NN4E1";
#line 3922
      s___49[2] = "NN4E2";
#line 3922
      s___49[3] = "NN4E3";
#line 3922
      return (s___49[num_0to3]);
    }
  }
#line 3922
  if ((unsigned int )wire_type == 17U) {
#line 3922
    if ((int )bamce == 77) {
#line 3922
      s___50[0] = "NN4M0";
#line 3922
      s___50[1] = "NN4M1";
#line 3922
      s___50[2] = "NN4M2";
#line 3922
      s___50[3] = "NN4M3";
#line 3922
      return (s___50[num_0to3]);
    }
  }
#line 3922
  if ((unsigned int )wire_type == 17U) {
#line 3922
    if ((int )bamce == 65) {
#line 3922
      s___51[0] = "NN4A0";
#line 3922
      s___51[1] = "NN4A1";
#line 3922
      s___51[2] = "NN4A2";
#line 3922
      s___51[3] = "NN4A3";
#line 3922
      return (s___51[num_0to3]);
    }
#line 3922
    if ((int )bamce == 67) {
#line 3922
      s___52[0] = "NN4C0";
#line 3922
      s___52[1] = "NN4C1";
#line 3922
      s___52[2] = "NN4C2";
#line 3922
      s___52[3] = "NN4C3";
#line 3922
      return (s___52[num_0to3]);
    }
  }
#line 3923
  if ((unsigned int )wire_type == 18U) {
#line 3923
    if ((int )bamce == 66) {
#line 3923
      s___53[0] = "NE4B0";
#line 3923
      s___53[1] = "NE4B1";
#line 3923
      s___53[2] = "NE4B2";
#line 3923
      s___53[3] = "NE4B3";
#line 3923
      return (s___53[num_0to3]);
    }
#line 3923
    if ((int )bamce == 69) {
#line 3923
      s___54[0] = "NE4E0";
#line 3923
      s___54[1] = "NE4E1";
#line 3923
      s___54[2] = "NE4E2";
#line 3923
      s___54[3] = "NE4E3";
#line 3923
      return (s___54[num_0to3]);
    }
  }
#line 3923
  if ((unsigned int )wire_type == 18U) {
#line 3923
    if ((int )bamce == 77) {
#line 3923
      s___55[0] = "NE4M0";
#line 3923
      s___55[1] = "NE4M1";
#line 3923
      s___55[2] = "NE4M2";
#line 3923
      s___55[3] = "NE4M3";
#line 3923
      return (s___55[num_0to3]);
    }
  }
#line 3923
  if ((unsigned int )wire_type == 18U) {
#line 3923
    if ((int )bamce == 65) {
#line 3923
      s___56[0] = "NE4A0";
#line 3923
      s___56[1] = "NE4A1";
#line 3923
      s___56[2] = "NE4A2";
#line 3923
      s___56[3] = "NE4A3";
#line 3923
      return (s___56[num_0to3]);
    }
#line 3923
    if ((int )bamce == 67) {
#line 3923
      s___57[0] = "NE4C0";
#line 3923
      s___57[1] = "NE4C1";
#line 3923
      s___57[2] = "NE4C2";
#line 3923
      s___57[3] = "NE4C3";
#line 3923
      return (s___57[num_0to3]);
    }
  }
#line 3924
  if ((unsigned int )wire_type == 19U) {
#line 3924
    if ((int )bamce == 66) {
#line 3924
      s___58[0] = "EE4B0";
#line 3924
      s___58[1] = "EE4B1";
#line 3924
      s___58[2] = "EE4B2";
#line 3924
      s___58[3] = "EE4B3";
#line 3924
      return (s___58[num_0to3]);
    }
#line 3924
    if ((int )bamce == 69) {
#line 3924
      s___59[0] = "EE4E0";
#line 3924
      s___59[1] = "EE4E1";
#line 3924
      s___59[2] = "EE4E2";
#line 3924
      s___59[3] = "EE4E3";
#line 3924
      return (s___59[num_0to3]);
    }
  }
#line 3924
  if ((unsigned int )wire_type == 19U) {
#line 3924
    if ((int )bamce == 77) {
#line 3924
      s___60[0] = "EE4M0";
#line 3924
      s___60[1] = "EE4M1";
#line 3924
      s___60[2] = "EE4M2";
#line 3924
      s___60[3] = "EE4M3";
#line 3924
      return (s___60[num_0to3]);
    }
  }
#line 3924
  if ((unsigned int )wire_type == 19U) {
#line 3924
    if ((int )bamce == 65) {
#line 3924
      s___61[0] = "EE4A0";
#line 3924
      s___61[1] = "EE4A1";
#line 3924
      s___61[2] = "EE4A2";
#line 3924
      s___61[3] = "EE4A3";
#line 3924
      return (s___61[num_0to3]);
    }
#line 3924
    if ((int )bamce == 67) {
#line 3924
      s___62[0] = "EE4C0";
#line 3924
      s___62[1] = "EE4C1";
#line 3924
      s___62[2] = "EE4C2";
#line 3924
      s___62[3] = "EE4C3";
#line 3924
      return (s___62[num_0to3]);
    }
  }
#line 3925
  if ((unsigned int )wire_type == 20U) {
#line 3925
    if ((int )bamce == 66) {
#line 3925
      s___63[0] = "SE4B0";
#line 3925
      s___63[1] = "SE4B1";
#line 3925
      s___63[2] = "SE4B2";
#line 3925
      s___63[3] = "SE4B3";
#line 3925
      return (s___63[num_0to3]);
    }
#line 3925
    if ((int )bamce == 69) {
#line 3925
      s___64[0] = "SE4E0";
#line 3925
      s___64[1] = "SE4E1";
#line 3925
      s___64[2] = "SE4E2";
#line 3925
      s___64[3] = "SE4E3";
#line 3925
      return (s___64[num_0to3]);
    }
  }
#line 3925
  if ((unsigned int )wire_type == 20U) {
#line 3925
    if ((int )bamce == 77) {
#line 3925
      s___65[0] = "SE4M0";
#line 3925
      s___65[1] = "SE4M1";
#line 3925
      s___65[2] = "SE4M2";
#line 3925
      s___65[3] = "SE4M3";
#line 3925
      return (s___65[num_0to3]);
    }
  }
#line 3925
  if ((unsigned int )wire_type == 20U) {
#line 3925
    if ((int )bamce == 65) {
#line 3925
      s___66[0] = "SE4A0";
#line 3925
      s___66[1] = "SE4A1";
#line 3925
      s___66[2] = "SE4A2";
#line 3925
      s___66[3] = "SE4A3";
#line 3925
      return (s___66[num_0to3]);
    }
#line 3925
    if ((int )bamce == 67) {
#line 3925
      s___67[0] = "SE4C0";
#line 3925
      s___67[1] = "SE4C1";
#line 3925
      s___67[2] = "SE4C2";
#line 3925
      s___67[3] = "SE4C3";
#line 3925
      return (s___67[num_0to3]);
    }
  }
#line 3926
  if ((unsigned int )wire_type == 21U) {
#line 3926
    if ((int )bamce == 66) {
#line 3926
      s___68[0] = "SS4B0";
#line 3926
      s___68[1] = "SS4B1";
#line 3926
      s___68[2] = "SS4B2";
#line 3926
      s___68[3] = "SS4B3";
#line 3926
      return (s___68[num_0to3]);
    }
#line 3926
    if ((int )bamce == 69) {
#line 3926
      s___69[0] = "SS4E0";
#line 3926
      s___69[1] = "SS4E1";
#line 3926
      s___69[2] = "SS4E2";
#line 3926
      s___69[3] = "SS4E3";
#line 3926
      return (s___69[num_0to3]);
    }
  }
#line 3926
  if ((unsigned int )wire_type == 21U) {
#line 3926
    if ((int )bamce == 77) {
#line 3926
      s___70[0] = "SS4M0";
#line 3926
      s___70[1] = "SS4M1";
#line 3926
      s___70[2] = "SS4M2";
#line 3926
      s___70[3] = "SS4M3";
#line 3926
      return (s___70[num_0to3]);
    }
  }
#line 3926
  if ((unsigned int )wire_type == 21U) {
#line 3926
    if ((int )bamce == 65) {
#line 3926
      s___71[0] = "SS4A0";
#line 3926
      s___71[1] = "SS4A1";
#line 3926
      s___71[2] = "SS4A2";
#line 3926
      s___71[3] = "SS4A3";
#line 3926
      return (s___71[num_0to3]);
    }
#line 3926
    if ((int )bamce == 67) {
#line 3926
      s___72[0] = "SS4C0";
#line 3926
      s___72[1] = "SS4C1";
#line 3926
      s___72[2] = "SS4C2";
#line 3926
      s___72[3] = "SS4C3";
#line 3926
      return (s___72[num_0to3]);
    }
  }
#line 3927
  if ((unsigned int )wire_type == 22U) {
#line 3927
    if ((int )bamce == 66) {
#line 3927
      s___73[0] = "SW4B0";
#line 3927
      s___73[1] = "SW4B1";
#line 3927
      s___73[2] = "SW4B2";
#line 3927
      s___73[3] = "SW4B3";
#line 3927
      return (s___73[num_0to3]);
    }
#line 3927
    if ((int )bamce == 69) {
#line 3927
      s___74[0] = "SW4E0";
#line 3927
      s___74[1] = "SW4E1";
#line 3927
      s___74[2] = "SW4E2";
#line 3927
      s___74[3] = "SW4E3";
#line 3927
      return (s___74[num_0to3]);
    }
  }
#line 3927
  if ((unsigned int )wire_type == 22U) {
#line 3927
    if ((int )bamce == 77) {
#line 3927
      s___75[0] = "SW4M0";
#line 3927
      s___75[1] = "SW4M1";
#line 3927
      s___75[2] = "SW4M2";
#line 3927
      s___75[3] = "SW4M3";
#line 3927
      return (s___75[num_0to3]);
    }
  }
#line 3927
  if ((unsigned int )wire_type == 22U) {
#line 3927
    if ((int )bamce == 65) {
#line 3927
      s___76[0] = "SW4A0";
#line 3927
      s___76[1] = "SW4A1";
#line 3927
      s___76[2] = "SW4A2";
#line 3927
      s___76[3] = "SW4A3";
#line 3927
      return (s___76[num_0to3]);
    }
#line 3927
    if ((int )bamce == 67) {
#line 3927
      s___77[0] = "SW4C0";
#line 3927
      s___77[1] = "SW4C1";
#line 3927
      s___77[2] = "SW4C2";
#line 3927
      s___77[3] = "SW4C3";
#line 3927
      return (s___77[num_0to3]);
    }
  }
#line 3928
  if ((unsigned int )wire_type == 23U) {
#line 3928
    if ((int )bamce == 66) {
#line 3928
      s___78[0] = "WW4B0";
#line 3928
      s___78[1] = "WW4B1";
#line 3928
      s___78[2] = "WW4B2";
#line 3928
      s___78[3] = "WW4B3";
#line 3928
      return (s___78[num_0to3]);
    }
#line 3928
    if ((int )bamce == 69) {
#line 3928
      s___79[0] = "WW4E0";
#line 3928
      s___79[1] = "WW4E1";
#line 3928
      s___79[2] = "WW4E2";
#line 3928
      s___79[3] = "WW4E3";
#line 3928
      return (s___79[num_0to3]);
    }
  }
#line 3928
  if ((unsigned int )wire_type == 23U) {
#line 3928
    if ((int )bamce == 77) {
#line 3928
      s___80[0] = "WW4M0";
#line 3928
      s___80[1] = "WW4M1";
#line 3928
      s___80[2] = "WW4M2";
#line 3928
      s___80[3] = "WW4M3";
#line 3928
      return (s___80[num_0to3]);
    }
  }
#line 3928
  if ((unsigned int )wire_type == 23U) {
#line 3928
    if ((int )bamce == 65) {
#line 3928
      s___81[0] = "WW4A0";
#line 3928
      s___81[1] = "WW4A1";
#line 3928
      s___81[2] = "WW4A2";
#line 3928
      s___81[3] = "WW4A3";
#line 3928
      return (s___81[num_0to3]);
    }
#line 3928
    if ((int )bamce == 67) {
#line 3928
      s___82[0] = "WW4C0";
#line 3928
      s___82[1] = "WW4C1";
#line 3928
      s___82[2] = "WW4C2";
#line 3928
      s___82[3] = "WW4C3";
#line 3928
      return (s___82[num_0to3]);
    }
  }
#line 3929
  if ((unsigned int )wire_type == 24U) {
#line 3929
    if ((int )bamce == 66) {
#line 3929
      s___83[0] = "NW4B0";
#line 3929
      s___83[1] = "NW4B1";
#line 3929
      s___83[2] = "NW4B2";
#line 3929
      s___83[3] = "NW4B3";
#line 3929
      return (s___83[num_0to3]);
    }
#line 3929
    if ((int )bamce == 69) {
#line 3929
      s___84[0] = "NW4E0";
#line 3929
      s___84[1] = "NW4E1";
#line 3929
      s___84[2] = "NW4E2";
#line 3929
      s___84[3] = "NW4E3";
#line 3929
      return (s___84[num_0to3]);
    }
  }
#line 3929
  if ((unsigned int )wire_type == 24U) {
#line 3929
    if ((int )bamce == 77) {
#line 3929
      s___85[0] = "NW4M0";
#line 3929
      s___85[1] = "NW4M1";
#line 3929
      s___85[2] = "NW4M2";
#line 3929
      s___85[3] = "NW4M3";
#line 3929
      return (s___85[num_0to3]);
    }
  }
#line 3929
  if ((unsigned int )wire_type == 24U) {
#line 3929
    if ((int )bamce == 65) {
#line 3929
      s___86[0] = "NW4A0";
#line 3929
      s___86[1] = "NW4A1";
#line 3929
      s___86[2] = "NW4A2";
#line 3929
      s___86[3] = "NW4A3";
#line 3929
      return (s___86[num_0to3]);
    }
#line 3929
    if ((int )bamce == 67) {
#line 3929
      s___87[0] = "NW4C0";
#line 3929
      s___87[1] = "NW4C1";
#line 3929
      s___87[2] = "NW4C2";
#line 3929
      s___87[3] = "NW4C3";
#line 3929
      return (s___87[num_0to3]);
    }
  }
  {
#line 3931
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
          3931);
#line 3932
  tmp = wire_base(wire_type);
#line 3932
  tmp___0 = pf("%s%c%i", tmp, (int )bamce, num_0to3);
  }
#line 3932
  return (tmp___0);
}
}
#line 3935 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int set_BAMCE_point(struct fpga_model *model , struct w_net *net , enum wire_type wire ,
                           char bamce , int num_0to3 , int *cur_y , int *cur_x ) 
{ 
  int y_dist_to_dev ;
  int row_pos ;
  int i ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  char const   *tmp___9 ;
  int tmp___10 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;
  char const   *tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  char const   *tmp___16 ;
  char const   *tmp___17 ;
  char const   *tmp___18 ;
  char const   *tmp___19 ;
  int tmp___20 ;
  int tmp___21 ;
  char const   *tmp___22 ;
  char const   *tmp___23 ;
  char const   *tmp___24 ;
  char const   *tmp___25 ;
  int tmp___26 ;
  int tmp___27 ;
  char const   *tmp___28 ;
  char const   *tmp___29 ;
  char const   *tmp___30 ;
  char const   *tmp___31 ;
  int tmp___32 ;
  int tmp___33 ;
  int tmp___34 ;
  int prior_x_major ;
  int prior_y_regular ;
  int tmp___35 ;
  int tmp___36 ;
  int tmp___37 ;
  int tmp___38 ;

  {
  {
#line 3940
  while (1) {
    while_continue: /* CIL Label */ ;
#line 3940
    if (model->rc) {
#line 3940
      return (model->rc);
    }
#line 3940
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 3941
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 3942
    net->pt[net->num_pts].start_count = 0;
#line 3943
    net->pt[net->num_pts].y = *cur_y;
#line 3944
    net->pt[net->num_pts].x = *cur_x;
#line 3945
    tmp___8 = is_atx(24576, model, *cur_x);
    }
#line 3945
    if (tmp___8) {
      {
#line 3946
      row_pos = regular_row_pos(*cur_y, model);
      }
#line 3947
      if (row_pos == -1) {
        {
#line 3948
        net->pt[net->num_pts].name = dirw_str(wire, bamce, num_0to3);
        }
      } else {
#line 3950
        y_dist_to_dev = 3 - row_pos % 4;
#line 3951
        if (y_dist_to_dev) {
          {
#line 3952
          net->pt[net->num_pts].y += y_dist_to_dev;
#line 3953
          tmp = wire_base(wire);
#line 3953
          net->pt[net->num_pts].name = pf("%s%c%i_%i", tmp, (int )bamce, num_0to3,
                                          y_dist_to_dev);
          }
        } else {
          {
#line 3955
          net->pt[net->num_pts].name = dirw_str(wire, bamce, num_0to3);
          }
        }
      }
    } else {
      {
#line 3957
      tmp___7 = is_atx(131072, model, *cur_x);
      }
#line 3957
      if (tmp___7) {
        {
#line 3958
        row_pos = regular_row_pos(*cur_y, model);
        }
#line 3959
        if (row_pos == -1) {
          {
#line 3960
          net->pt[net->num_pts].name = dirw_str(wire, bamce, num_0to3);
          }
        } else {
#line 3962
          y_dist_to_dev = 7 - row_pos;
#line 3963
          if (y_dist_to_dev > 0) {
            {
#line 3964
            net->pt[net->num_pts].y += y_dist_to_dev;
#line 3965
            tmp___0 = wire_base(wire);
#line 3965
            net->pt[net->num_pts].name = pf("%s%c%i_%i", tmp___0, (int )bamce, num_0to3,
                                            y_dist_to_dev);
            }
          } else
#line 3966
          if (! y_dist_to_dev) {
            {
#line 3967
            net->pt[net->num_pts].name = dirw_str(wire, bamce, num_0to3);
            }
          } else {
            {
#line 3969
            net->pt[net->num_pts].y += y_dist_to_dev - 1;
#line 3970
            tmp___1 = wire_base(wire);
#line 3970
            net->pt[net->num_pts].name = pf("%s%c%i_%i", tmp___1, (int )bamce, num_0to3,
                                            16 + y_dist_to_dev);
            }
          }
        }
      } else {
        {
#line 3973
        tmp___6 = is_atx(50331648, model, *cur_x);
        }
#line 3973
        if (tmp___6) {
#line 3974
          if (*cur_y > (int )((model->die)->mcb_ypos - 6)) {
#line 3974
            if (*cur_y <= (int )((model->die)->mcb_ypos + 6)) {
              {
#line 3975
              net->pt[net->num_pts].y = (int )(model->die)->mcb_ypos;
#line 3976
              tmp___2 = wire_base(wire);
#line 3976
              net->pt[net->num_pts].name = pf("%s%c%i_%i", tmp___2, (int )bamce, num_0to3,
                                              ((model->die)->mcb_ypos + 6) - (int const   )*cur_y);
              }
            } else {
#line 3974
              goto _L;
            }
          } else {
            _L: /* CIL Label */ 
#line 3978
            i = 0;
            {
#line 3978
            while (1) {
              while_continue___1: /* CIL Label */ ;
#line 3978
              if (! (i < (int )(model->die)->num_mui)) {
#line 3978
                goto while_break___1;
              }
#line 3979
              if (*cur_y == (model->die)->mui_pos[i]) {
                {
#line 3980
                (net->pt[net->num_pts].y) ++;
#line 3981
                tmp___3 = wire_base(wire);
#line 3981
                net->pt[net->num_pts].name = pf("%s%c%i_1", tmp___3, (int )bamce,
                                                num_0to3);
                }
#line 3982
                goto while_break___1;
              }
#line 3984
              if (*cur_y == (model->die)->mui_pos[i] + 1) {
                {
#line 3985
                tmp___4 = wire_base(wire);
#line 3985
                net->pt[net->num_pts].name = pf("%s%c%i_0", tmp___4, (int )bamce,
                                                num_0to3);
                }
#line 3986
                goto while_break___1;
              }
#line 3978
              i ++;
            }
            while_break___1: /* CIL Label */ ;
            }
#line 3989
            if (i >= (int )(model->die)->num_mui) {
              {
#line 3990
              net->pt[net->num_pts].name = dirw_str(wire, bamce, num_0to3);
              }
            }
          }
        } else {
          {
#line 3993
          tmp___5 = is_atx(2, model, *cur_x);
          }
#line 3993
          if (tmp___5) {
#line 3993
            if ((unsigned int )wire == 12U) {
#line 3993
              if ((int )bamce == 69) {
#line 3993
                if (num_0to3 == 3) {
#line 3994
                  net->pt[net->num_pts].name = "SE2M3";
                } else {
                  {
#line 3996
                  net->pt[net->num_pts].name = dirw_str(wire, bamce, num_0to3);
                  }
                }
              } else {
                {
#line 3996
                net->pt[net->num_pts].name = dirw_str(wire, bamce, num_0to3);
                }
              }
            } else {
              {
#line 3996
              net->pt[net->num_pts].name = dirw_str(wire, bamce, num_0to3);
              }
            }
          } else {
            {
#line 3996
            net->pt[net->num_pts].name = dirw_str(wire, bamce, num_0to3);
            }
          }
        }
      }
    }
#line 3998
    (net->num_pts) ++;
#line 4000
    if ((int )bamce == 69) {
      {
#line 4001
      tmp___34 = is_atyx(1, model, *cur_y, *cur_x);
      }
#line 4001
      if (tmp___34) {
#line 4002
        if ((unsigned int )wire == 3U) {
#line 4002
          goto _L___6;
        } else
#line 4002
        if ((unsigned int )wire == 10U) {
#line 4002
          goto _L___6;
        } else
#line 4002
        if ((unsigned int )wire == 24U) {
#line 4002
          goto _L___6;
        } else
#line 4002
        if ((unsigned int )wire == 16U) {
#line 4002
          goto _L___6;
        } else
#line 4002
        if ((unsigned int )wire == 23U) {
#line 4002
          goto _L___6;
        } else
#line 4002
        if ((unsigned int )wire == 8U) {
          _L___6: /* CIL Label */ 
#line 4002
          if (num_0to3 == 0) {
            {
#line 4004
            net->pt[net->num_pts].start_count = 0;
#line 4005
            net->pt[net->num_pts].y = *cur_y + 1;
#line 4006
            net->pt[net->num_pts].x = *cur_x;
#line 4007
            tmp___15 = is_aty(4, model, *cur_y + 1);
            }
#line 4007
            if (tmp___15) {
              {
#line 4008
              tmp___10 = is_atx(512, model, *cur_x);
              }
#line 4008
              if (! tmp___10) {
                {
#line 4009
                tmp___9 = wire_base(wire);
#line 4009
                net->pt[net->num_pts].name = pf("%sE0", tmp___9);
#line 4010
                (net->num_pts) ++;
                }
              }
            } else {
              {
#line 4012
              tmp___14 = is_aty(48, model, *cur_y + 1);
              }
#line 4012
              if (tmp___14) {
                {
#line 4013
                tmp___11 = wire_base(wire);
#line 4013
                net->pt[net->num_pts].name = pf("%sE0", tmp___11);
#line 4014
                (net->num_pts) ++;
#line 4015
                net->pt[net->num_pts].start_count = 0;
#line 4016
                net->pt[net->num_pts].y = *cur_y + 2;
#line 4017
                net->pt[net->num_pts].x = *cur_x;
#line 4018
                tmp___12 = wire_base(wire);
#line 4018
                net->pt[net->num_pts].name = pf("%sE_S0", tmp___12);
#line 4019
                (net->num_pts) ++;
                }
              } else {
                {
#line 4021
                tmp___13 = wire_base(wire);
#line 4021
                net->pt[net->num_pts].name = pf("%sE_S0", tmp___13);
#line 4022
                (net->num_pts) ++;
                }
              }
            }
          } else {
#line 4002
            goto _L___5;
          }
        } else
        _L___5: /* CIL Label */ 
#line 4024
        if ((unsigned int )wire == 9U) {
#line 4024
          goto _L___4;
        } else
#line 4024
        if ((unsigned int )wire == 1U) {
          _L___4: /* CIL Label */ 
#line 4024
          if (num_0to3 == 0) {
            {
#line 4026
            net->pt[net->num_pts].start_count = 0;
#line 4027
            net->pt[net->num_pts].y = *cur_y + 1;
#line 4028
            net->pt[net->num_pts].x = *cur_x;
#line 4029
            tmp___21 = is_aty(4, model, *cur_y + 1);
            }
#line 4029
            if (tmp___21) {
              {
#line 4030
              tmp___16 = wire_base(wire);
#line 4030
              net->pt[net->num_pts].name = pf("%sE_S0", tmp___16);
#line 4031
              (net->num_pts) ++;
              }
            } else {
              {
#line 4032
              tmp___20 = is_aty(48, model, *cur_y + 1);
              }
#line 4032
              if (tmp___20) {
                {
#line 4033
                tmp___17 = wire_base(wire);
#line 4033
                net->pt[net->num_pts].name = pf("%sE_S0", tmp___17);
#line 4034
                (net->num_pts) ++;
#line 4035
                net->pt[net->num_pts].start_count = 0;
#line 4036
                net->pt[net->num_pts].y = *cur_y + 2;
#line 4037
                net->pt[net->num_pts].x = *cur_x;
#line 4038
                tmp___18 = wire_base(wire);
#line 4038
                net->pt[net->num_pts].name = pf("%sE_S0", tmp___18);
#line 4039
                (net->num_pts) ++;
                }
              } else {
                {
#line 4041
                tmp___19 = wire_base(wire);
#line 4041
                net->pt[net->num_pts].name = pf("%sE_S0", tmp___19);
#line 4042
                (net->num_pts) ++;
                }
              }
            }
          } else {
#line 4024
            goto _L___3;
          }
        } else
        _L___3: /* CIL Label */ 
#line 4044
        if ((unsigned int )wire == 22U) {
#line 4044
          goto _L___2;
        } else
#line 4044
        if ((unsigned int )wire == 14U) {
#line 4044
          goto _L___2;
        } else
#line 4044
        if ((unsigned int )wire == 4U) {
#line 4044
          goto _L___2;
        } else
#line 4044
        if ((unsigned int )wire == 15U) {
#line 4044
          goto _L___2;
        } else
#line 4044
        if ((unsigned int )wire == 7U) {
          _L___2: /* CIL Label */ 
#line 4044
          if (num_0to3 == 3) {
            {
#line 4046
            net->pt[net->num_pts].start_count = 0;
#line 4047
            net->pt[net->num_pts].y = *cur_y - 1;
#line 4048
            net->pt[net->num_pts].x = *cur_x;
#line 4049
            tmp___27 = is_aty(2, model, *cur_y - 1);
            }
#line 4049
            if (tmp___27) {
              {
#line 4050
              tmp___22 = wire_base(wire);
#line 4050
              net->pt[net->num_pts].name = pf("%sE3", tmp___22);
#line 4051
              (net->num_pts) ++;
              }
            } else {
              {
#line 4052
              tmp___26 = is_aty(48, model, *cur_y - 1);
              }
#line 4052
              if (tmp___26) {
                {
#line 4053
                tmp___23 = wire_base(wire);
#line 4053
                net->pt[net->num_pts].name = pf("%sE_N3", tmp___23);
#line 4054
                (net->num_pts) ++;
#line 4055
                net->pt[net->num_pts].start_count = 0;
#line 4056
                net->pt[net->num_pts].y = *cur_y - 2;
#line 4057
                net->pt[net->num_pts].x = *cur_x;
#line 4058
                tmp___24 = wire_base(wire);
#line 4058
                net->pt[net->num_pts].name = pf("%sE_N3", tmp___24);
#line 4059
                (net->num_pts) ++;
                }
              } else {
                {
#line 4061
                tmp___25 = wire_base(wire);
#line 4061
                net->pt[net->num_pts].name = pf("%sE_N3", tmp___25);
#line 4062
                (net->num_pts) ++;
                }
              }
            }
          } else {
#line 4044
            goto _L___1;
          }
        } else
        _L___1: /* CIL Label */ 
#line 4064
        if ((unsigned int )wire == 21U) {
#line 4064
          goto _L___0;
        } else
#line 4064
        if ((unsigned int )wire == 13U) {
#line 4064
          goto _L___0;
        } else
#line 4064
        if ((unsigned int )wire == 6U) {
          _L___0: /* CIL Label */ 
#line 4064
          if (num_0to3 == 3) {
            {
#line 4066
            net->pt[net->num_pts].start_count = 0;
#line 4067
            net->pt[net->num_pts].y = *cur_y - 1;
#line 4068
            net->pt[net->num_pts].x = *cur_x;
#line 4069
            tmp___33 = is_aty(2, model, *cur_y - 1);
            }
#line 4069
            if (tmp___33) {
              {
#line 4070
              tmp___28 = wire_base(wire);
#line 4070
              net->pt[net->num_pts].name = pf("%sE_N3", tmp___28);
#line 4071
              (net->num_pts) ++;
              }
            } else {
              {
#line 4072
              tmp___32 = is_aty(48, model, *cur_y - 1);
              }
#line 4072
              if (tmp___32) {
                {
#line 4073
                tmp___29 = wire_base(wire);
#line 4073
                net->pt[net->num_pts].name = pf("%sE_N3", tmp___29);
#line 4074
                (net->num_pts) ++;
#line 4075
                net->pt[net->num_pts].start_count = 0;
#line 4076
                net->pt[net->num_pts].y = *cur_y - 2;
#line 4077
                net->pt[net->num_pts].x = *cur_x;
#line 4078
                tmp___30 = wire_base(wire);
#line 4078
                net->pt[net->num_pts].name = pf("%sE_N3", tmp___30);
#line 4079
                (net->num_pts) ++;
                }
              } else {
                {
#line 4081
                tmp___31 = wire_base(wire);
#line 4081
                net->pt[net->num_pts].name = pf("%sE_N3", tmp___31);
#line 4082
                (net->num_pts) ++;
                }
              }
            }
          }
        }
#line 4085
        goto while_break___0;
      }
      {
#line 4087
      dirwire_next_hop(model, wire, bamce, cur_y, cur_x);
      }
    } else {
      {
#line 4089
      prior_x_major = model->x_major[*cur_x];
#line 4090
      tmp___35 = y_to_regular(model, *cur_y);
#line 4090
      prior_y_regular = tmp___35;
#line 4091
      dirwire_next_hop(model, wire, bamce, cur_y, cur_x);
#line 4092
      tmp___37 = net_includes_routing(model, (struct w_net  const  *)net);
      }
#line 4092
      if (tmp___37) {
#line 4093
        if (prior_x_major != model->x_major[*cur_x]) {
#line 4094
          goto while_break___0;
        }
        {
#line 4095
        tmp___36 = y_to_regular(model, *cur_y);
        }
#line 4095
        if (prior_y_regular != tmp___36) {
#line 4096
          goto while_break___0;
        }
      }
    }
    {
#line 4099
    tmp___38 = is_atyx(256, model, *cur_y, *cur_x);
    }
#line 4099
    if (tmp___38) {
#line 4100
      goto while_break___0;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 4102
  return (model->rc);
}
}
#line 4105 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int run_dirwire(struct fpga_model *model , int start_y , int start_x , enum wire_type wire ,
                       char bamce_start , int num_0to3 ) 
{ 
  struct w_net net ;
  int cur_y ;
  int cur_x ;
  int outer_term_hit ;
  char cur_bamce ;
  int tmp ;

  {
  {
#line 4112
  while (1) {
    while_continue: /* CIL Label */ ;
#line 4112
    if (model->rc) {
#line 4112
      return (model->rc);
    }
#line 4112
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 4113
  net.last_inc = 0;
#line 4114
  net.num_pts = 0;
#line 4115
  cur_y = start_y;
#line 4116
  cur_x = start_x;
#line 4117
  cur_bamce = bamce_start;
  {
#line 4118
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 4119
    set_BAMCE_point(model, & net, wire, cur_bamce, num_0to3, & cur_y, & cur_x);
#line 4120
    outer_term_hit = is_atyx(256, model, cur_y, cur_x);
    }
#line 4122
    if ((int )cur_bamce == 69) {
#line 4122
      goto _L___3;
    } else
#line 4122
    if (outer_term_hit) {
      _L___3: /* CIL Label */ 
#line 4123
      if (net.num_pts < 2) {
        {
#line 4123
        while (1) {
          while_continue___1: /* CIL Label */ ;
          {
#line 4123
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c",
                  4123);
          }
#line 4123
          if (! model->rc) {
#line 4123
            model->rc = 22;
          }
#line 4123
          return (model->rc);
#line 4123
          goto while_break___1;
        }
        while_break___1: /* CIL Label */ ;
        }
      }
      {
#line 4124
      add_conn_net(model, 1, (struct w_net  const  *)(& net));
#line 4125
      net.num_pts = 0;
      }
#line 4126
      if (outer_term_hit) {
#line 4127
        goto while_break___0;
      }
      {
#line 4128
      tmp = is_atx(512, model, cur_x);
      }
#line 4128
      if (tmp) {
#line 4128
        if ((unsigned int )wire == 21U) {
#line 4128
          if (cur_y >= (model->y_height - 2) - 4) {
#line 4132
            goto while_break___0;
          } else {
#line 4128
            goto _L___2;
          }
        } else
        _L___2: /* CIL Label */ 
#line 4128
        if ((unsigned int )wire == 13U) {
#line 4128
          goto _L___1;
        } else
#line 4128
        if ((unsigned int )wire == 20U) {
#line 4128
          goto _L___1;
        } else
#line 4128
        if ((unsigned int )wire == 22U) {
          _L___1: /* CIL Label */ 
#line 4128
          if (cur_y >= (model->y_height - 2) - 2) {
#line 4132
            goto while_break___0;
          } else {
#line 4128
            goto _L___0;
          }
        } else
        _L___0: /* CIL Label */ 
#line 4128
        if ((unsigned int )wire == 5U) {
#line 4128
          goto _L;
        } else
#line 4128
        if ((unsigned int )wire == 6U) {
#line 4128
          goto _L;
        } else
#line 4128
        if ((unsigned int )wire == 12U) {
#line 4128
          goto _L;
        } else
#line 4128
        if ((unsigned int )wire == 14U) {
          _L: /* CIL Label */ 
#line 4128
          if (cur_y >= (model->y_height - 2) - 1) {
#line 4132
            goto while_break___0;
          }
        }
      }
    }
    {
#line 4134
    cur_bamce = dirwire_next_bamce(wire, cur_bamce);
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 4136
  return (model->rc);
}
}
#line 4139 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int run_dirwire_0to3(struct fpga_model *model , int start_y , int start_x ,
                            enum wire_type wire , char bamce_start ) 
{ 
  int i ;

  {
  {
#line 4144
  while (1) {
    while_continue: /* CIL Label */ ;
#line 4144
    if (model->rc) {
#line 4144
      return (model->rc);
    }
#line 4144
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 4145
  i = 0;
  {
#line 4145
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 4145
    if (! (i <= 3)) {
#line 4145
      goto while_break___0;
    }
    {
#line 4146
    run_dirwire(model, start_y, start_x, wire, bamce_start, i);
#line 4145
    i ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 4147
  return (model->rc);
}
}
#line 4150 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_conns.c"
static int run_dirwires(struct fpga_model *model ) 
{ 
  int y ;
  int x ;
  int i ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int plus_one_major ;
  int plus_two_majors ;
  int tmp___10 ;
  int tmp___11 ;
  struct w_net net ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int minus_one_major ;
  int minus_two_majors ;
  int tmp___15 ;
  int tmp___16 ;
  int tmp___17 ;
  int tmp___18 ;

  {
  {
#line 4154
  while (1) {
    while_continue: /* CIL Label */ ;
#line 4154
    if (model->rc) {
#line 4154
      return (model->rc);
    }
#line 4154
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 4174
  y = 2;
  {
#line 4174
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 4174
    if (! (y <= model->y_height - 3)) {
#line 4174
      goto while_break___0;
    }
    {
#line 4175
    tmp = is_aty(48, model, y);
    }
#line 4175
    if (tmp) {
#line 4176
      goto __Cont;
    }
    {
#line 4177
    run_dirwire_0to3(model, y, 1, (enum wire_type )19, (char )'E');
#line 4178
    run_dirwire_0to3(model, y, 1, (enum wire_type )19, (char )'C');
#line 4179
    run_dirwire_0to3(model, y, 1, (enum wire_type )19, (char )'M');
#line 4180
    run_dirwire_0to3(model, y, 1, (enum wire_type )19, (char )'A');
#line 4181
    run_dirwire_0to3(model, y, 1, (enum wire_type )11, (char )'E');
#line 4182
    run_dirwire_0to3(model, y, 1, (enum wire_type )11, (char )'M');
#line 4183
    run_dirwire_0to3(model, y, 1, (enum wire_type )3, (char )'E');
#line 4184
    run_dirwire_0to3(model, y, 1, (enum wire_type )4, (char )'E');
#line 4186
    run_dirwire_0to3(model, y, model->x_width - 2, (enum wire_type )23, (char )'E');
#line 4187
    run_dirwire_0to3(model, y, model->x_width - 2, (enum wire_type )23, (char )'C');
#line 4188
    run_dirwire_0to3(model, y, model->x_width - 2, (enum wire_type )23, (char )'M');
#line 4189
    run_dirwire_0to3(model, y, model->x_width - 2, (enum wire_type )23, (char )'A');
#line 4190
    run_dirwire_0to3(model, y, model->x_width - 2, (enum wire_type )15, (char )'E');
#line 4191
    run_dirwire_0to3(model, y, model->x_width - 2, (enum wire_type )15, (char )'M');
#line 4192
    run_dirwire_0to3(model, y, model->x_width - 2, (enum wire_type )7, (char )'E');
#line 4193
    run_dirwire_0to3(model, y, model->x_width - 2, (enum wire_type )8, (char )'E');
    }
    __Cont: /* CIL Label */ 
#line 4174
    y ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 4195
  x = 2;
  {
#line 4195
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 4195
    if (! (x <= model->x_width - 5)) {
#line 4195
      goto while_break___1;
    }
    {
#line 4196
    tmp___0 = is_atx(2655840, model, x);
    }
#line 4196
    if (! tmp___0) {
#line 4197
      goto __Cont___0;
    }
    {
#line 4198
    add_conn_bi_pref(model, 1, x, "WW4E_S0", 2, x, "WW4E_S0");
#line 4200
    add_conn_bi_pref(model, 1, x, "EL1E_S0", 2, x, "EL1E_S0");
#line 4202
    add_conn_bi_pref(model, 1, x, "WR1E_S0", 2, x, "WR1E_S0");
#line 4205
    tmp___1 = is_atx(512, model, x);
    }
#line 4205
    if (! tmp___1) {
      {
#line 4206
      add_conn_bi_pref(model, model->y_height - 2, x, "WW2E_N3", model->y_height - 3,
                       x, "WW2E_N3");
#line 4208
      add_conn_bi_pref(model, model->y_height - 2, x, "ER1E_N3", model->y_height - 3,
                       x, "ER1E_N3");
#line 4210
      add_conn_bi_pref(model, model->y_height - 2, x, "WL1E_N3", model->y_height - 3,
                       x, "WL1E_N3");
      }
    }
    __Cont___0: /* CIL Label */ 
#line 4195
    x ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 4220
  x = 2;
  {
#line 4220
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 4220
    if (! (x <= model->x_width - 5)) {
#line 4220
      goto while_break___2;
    }
    {
#line 4221
    tmp___2 = is_atx(2655840, model, x);
    }
#line 4221
    if (! tmp___2) {
#line 4222
      goto __Cont___1;
    }
    {
#line 4224
    tmp___3 = is_atx(512, model, x);
    }
#line 4224
    if (tmp___3) {
#line 4225
      i = 0;
      {
#line 4225
      while (1) {
        while_continue___3: /* CIL Label */ ;
#line 4225
        if (! (i <= 3)) {
#line 4225
          goto while_break___3;
        }
        {
#line 4226
        run_dirwire_0to3(model, ((model->y_height - 2) - 1) - i, x, (enum wire_type )17,
                         (char )'B');
#line 4225
        i ++;
        }
      }
      while_break___3: /* CIL Label */ ;
      }
      {
#line 4227
      run_dirwire_0to3(model, (model->y_height - 2) - 1, x, (enum wire_type )9, (char )'B');
#line 4228
      run_dirwire_0to3(model, (model->y_height - 2) - 2, x, (enum wire_type )9, (char )'B');
#line 4229
      add_conn_bi_pref(model, (model->y_height - 2) - 2, x, "NN2E0", (model->y_height - 2) - 1,
                       x, "NN2E_S0");
#line 4233
      run_dirwire_0to3(model, (model->y_height - 2) - 1, x, (enum wire_type )1, (char )'B');
#line 4234
      run_dirwire_0to3(model, (model->y_height - 2) - 1, x, (enum wire_type )2, (char )'B');
      }
    } else {
      {
#line 4237
      run_dirwire_0to3(model, model->y_height - 2, x, (enum wire_type )17, (char )'E');
#line 4238
      run_dirwire_0to3(model, model->y_height - 2, x, (enum wire_type )17, (char )'C');
#line 4239
      run_dirwire_0to3(model, model->y_height - 2, x, (enum wire_type )17, (char )'M');
#line 4240
      run_dirwire_0to3(model, model->y_height - 2, x, (enum wire_type )17, (char )'A');
#line 4241
      run_dirwire_0to3(model, model->y_height - 2, x, (enum wire_type )9, (char )'E');
#line 4242
      run_dirwire_0to3(model, model->y_height - 2, x, (enum wire_type )9, (char )'M');
#line 4243
      run_dirwire_0to3(model, model->y_height - 2, x, (enum wire_type )1, (char )'E');
#line 4244
      run_dirwire_0to3(model, model->y_height - 2, x, (enum wire_type )2, (char )'E');
      }
    }
    {
#line 4247
    run_dirwire_0to3(model, 1, x, (enum wire_type )21, (char )'E');
#line 4248
    run_dirwire_0to3(model, 1, x, (enum wire_type )21, (char )'M');
#line 4249
    run_dirwire_0to3(model, 1, x, (enum wire_type )21, (char )'C');
#line 4250
    run_dirwire_0to3(model, 1, x, (enum wire_type )21, (char )'A');
#line 4251
    run_dirwire_0to3(model, 1, x, (enum wire_type )13, (char )'E');
#line 4252
    run_dirwire_0to3(model, 1, x, (enum wire_type )13, (char )'M');
#line 4253
    run_dirwire_0to3(model, 1, x, (enum wire_type )5, (char )'E');
#line 4254
    run_dirwire_0to3(model, 1, x, (enum wire_type )6, (char )'E');
    }
    __Cont___1: /* CIL Label */ 
#line 4220
    x ++;
  }
  while_break___2: /* CIL Label */ ;
  }
#line 4257
  x = 2;
  {
#line 4257
  while (1) {
    while_continue___4: /* CIL Label */ ;
#line 4257
    if (! (x <= model->x_width - 5)) {
#line 4257
      goto while_break___4;
    }
    {
#line 4258
    tmp___4 = is_atx(2655840, model, x);
    }
#line 4258
    if (! tmp___4) {
#line 4259
      goto __Cont___2;
    }
    {
#line 4260
    add_conn_bi_pref(model, 1, x, "NN2E_S0", 2, x, "NN2E_S0");
#line 4262
    add_conn_bi_pref(model, 1, x, "NL1E_S0", 2, x, "NL1E_S0");
#line 4264
    tmp___5 = is_atx(512, model, x);
    }
#line 4264
    if (! tmp___5) {
      {
#line 4265
      add_conn_bi_pref(model, model->y_height - 2, x, "SS4E_N3", model->y_height - 3,
                       x, "SS4E_N3");
#line 4267
      add_conn_bi_pref(model, model->y_height - 2, x, "SS2E_N3", model->y_height - 3,
                       x, "SS2E_N3");
#line 4269
      add_conn_bi_pref(model, model->y_height - 2, x, "SR1E_N3", model->y_height - 3,
                       x, "SR1E_N3");
      }
    }
    __Cont___2: /* CIL Label */ 
#line 4257
    x ++;
  }
  while_break___4: /* CIL Label */ ;
  }
#line 4278
  x = 2;
  {
#line 4278
  while (1) {
    while_continue___5: /* CIL Label */ ;
#line 4278
    if (! (x <= model->x_width - 5)) {
#line 4278
      goto while_break___5;
    }
    {
#line 4279
    tmp___6 = is_atx(2655840, model, x);
    }
#line 4279
    if (! tmp___6) {
#line 4280
      goto __Cont___3;
    }
    {
#line 4281
    run_dirwire_0to3(model, 1, x, (enum wire_type )20, (char )'M');
#line 4282
    run_dirwire_0to3(model, 1, x, (enum wire_type )20, (char )'A');
#line 4283
    run_dirwire_0to3(model, 1, x, (enum wire_type )12, (char )'M');
#line 4285
    run_dirwire_0to3(model, 1, x, (enum wire_type )22, (char )'M');
#line 4286
    run_dirwire_0to3(model, 1, x, (enum wire_type )22, (char )'A');
#line 4287
    run_dirwire_0to3(model, 1, x, (enum wire_type )14, (char )'M');
#line 4289
    tmp___7 = is_atx(512, model, x);
    }
#line 4289
    if (! tmp___7) {
      {
#line 4290
      add_conn_bi_pref(model, model->y_height - 2, x, "SW4E_N3", model->y_height - 3,
                       x, "SW4E_N3");
#line 4292
      add_conn_bi_pref(model, model->y_height - 2, x, "SW2E_N3", model->y_height - 3,
                       x, "SW2E_N3");
      }
    }
    __Cont___3: /* CIL Label */ 
#line 4278
    x ++;
  }
  while_break___5: /* CIL Label */ ;
  }
#line 4296
  y = 2;
  {
#line 4296
  while (1) {
    while_continue___6: /* CIL Label */ ;
#line 4296
    if (! (y <= model->y_height - 3)) {
#line 4296
      goto while_break___6;
    }
    {
#line 4297
    tmp___8 = is_aty(48, model, y);
    }
#line 4297
    if (tmp___8) {
#line 4298
      goto __Cont___4;
    }
    {
#line 4299
    run_dirwire_0to3(model, y, 1, (enum wire_type )20, (char )'E');
#line 4300
    run_dirwire_0to3(model, y, 1, (enum wire_type )20, (char )'C');
#line 4301
    run_dirwire_0to3(model, y, 1, (enum wire_type )12, (char )'E');
#line 4303
    run_dirwire_0to3(model, y, model->x_width - 2, (enum wire_type )22, (char )'E');
#line 4304
    run_dirwire_0to3(model, y, model->x_width - 2, (enum wire_type )22, (char )'C');
#line 4305
    run_dirwire_0to3(model, y, model->x_width - 2, (enum wire_type )14, (char )'E');
    }
    __Cont___4: /* CIL Label */ 
#line 4296
    y ++;
  }
  while_break___6: /* CIL Label */ ;
  }
#line 4312
  x = 2;
  {
#line 4312
  while (1) {
    while_continue___7: /* CIL Label */ ;
#line 4312
    if (! (x <= model->x_width - 5)) {
#line 4312
      goto while_break___7;
    }
    {
#line 4313
    tmp___9 = is_atx(2655840, model, x);
    }
#line 4313
    if (! tmp___9) {
#line 4314
      goto __Cont___5;
    }
    {
#line 4316
    tmp___12 = is_atx(512, model, x);
    }
#line 4316
    if (tmp___12) {
#line 4319
      plus_one_major = x + 1;
      {
#line 4320
      while (1) {
        while_continue___8: /* CIL Label */ ;
#line 4320
        if (plus_one_major != -1) {
          {
#line 4320
          tmp___10 = is_atx(2655840, model, plus_one_major);
          }
#line 4320
          if (tmp___10) {
#line 4320
            goto while_break___8;
          }
        } else {
#line 4320
          goto while_break___8;
        }
#line 4322
        plus_one_major ++;
#line 4322
        if (plus_one_major >= model->x_width) {
#line 4323
          plus_one_major = -1;
        }
      }
      while_break___8: /* CIL Label */ ;
      }
#line 4325
      if (plus_one_major == -1) {
#line 4326
        plus_two_majors = -1;
      } else {
#line 4328
        plus_two_majors = plus_one_major + 1;
        {
#line 4329
        while (1) {
          while_continue___9: /* CIL Label */ ;
#line 4329
          if (plus_two_majors != -1) {
            {
#line 4329
            tmp___11 = is_atx(2655840, model, plus_two_majors);
            }
#line 4329
            if (tmp___11) {
#line 4329
              goto while_break___9;
            }
          } else {
#line 4329
            goto while_break___9;
          }
#line 4331
          plus_two_majors ++;
#line 4331
          if (plus_two_majors >= model->x_width) {
#line 4332
            plus_two_majors = -1;
          }
        }
        while_break___9: /* CIL Label */ ;
        }
      }
#line 4335
      if (plus_two_majors != -1) {
        {
#line 4336
        run_dirwire_0to3(model, (model->y_height - 2) - 1, plus_two_majors, (enum wire_type )18,
                         (char )'B');
#line 4337
        run_dirwire_0to3(model, (model->y_height - 2) - 2, plus_two_majors, (enum wire_type )18,
                         (char )'B');
        }
      }
#line 4339
      if (plus_one_major != -1) {
        {
#line 4342
        run_dirwire_0to3(model, (model->y_height - 2) - 1, plus_one_major, (enum wire_type )10,
                         (char )'B');
#line 4344
        net.last_inc = 2;
#line 4345
        net.num_pts = 0;
#line 4346
        i = x;
        }
        {
#line 4346
        while (1) {
          while_continue___10: /* CIL Label */ ;
#line 4346
          if (! (i <= plus_one_major)) {
#line 4346
            goto while_break___10;
          }
#line 4347
          net.pt[net.num_pts].start_count = 1;
#line 4348
          net.pt[net.num_pts].y = (model->y_height - 2) - 1;
#line 4349
          net.pt[net.num_pts].x = i;
#line 4350
          if (i == plus_one_major) {
#line 4350
            net.pt[net.num_pts].name = "NE2E%i";
          } else {
#line 4350
            net.pt[net.num_pts].name = "NE2M%i";
          }
#line 4351
          (net.num_pts) ++;
#line 4346
          i ++;
        }
        while_break___10: /* CIL Label */ ;
        }
        {
#line 4353
        add_conn_net(model, 1, (struct w_net  const  *)(& net));
#line 4354
        add_conn_bi_pref(model, (model->y_height - 2) - 1, plus_one_major, "NE2E0",
                         model->y_height - 2, plus_one_major, "NE2E0");
        }
      }
    } else {
      {
#line 4359
      run_dirwire_0to3(model, model->y_height - 2, x, (enum wire_type )18, (char )'M');
#line 4360
      run_dirwire_0to3(model, model->y_height - 2, x, (enum wire_type )18, (char )'A');
#line 4361
      run_dirwire_0to3(model, model->y_height - 2, x, (enum wire_type )10, (char )'M');
      }
    }
    {
#line 4363
    add_conn_bi_pref(model, 1, x, "NE2E_S0", 2, x, "NE2E_S0");
    }
    __Cont___5: /* CIL Label */ 
#line 4312
    x ++;
  }
  while_break___7: /* CIL Label */ ;
  }
#line 4366
  y = 2;
  {
#line 4366
  while (1) {
    while_continue___11: /* CIL Label */ ;
#line 4366
    if (! (y <= model->y_height - 3)) {
#line 4366
      goto while_break___11;
    }
    {
#line 4367
    tmp___13 = is_aty(48, model, y);
    }
#line 4367
    if (tmp___13) {
#line 4368
      goto __Cont___6;
    }
    {
#line 4369
    run_dirwire_0to3(model, y, 1, (enum wire_type )18, (char )'E');
#line 4370
    run_dirwire_0to3(model, y, 1, (enum wire_type )18, (char )'C');
#line 4371
    run_dirwire_0to3(model, y, 1, (enum wire_type )10, (char )'E');
    }
    __Cont___6: /* CIL Label */ 
#line 4366
    y ++;
  }
  while_break___11: /* CIL Label */ ;
  }
#line 4378
  x = 2;
  {
#line 4378
  while (1) {
    while_continue___12: /* CIL Label */ ;
#line 4378
    if (! (x <= model->x_width - 5)) {
#line 4378
      goto while_break___12;
    }
    {
#line 4379
    tmp___14 = is_atx(2655840, model, x);
    }
#line 4379
    if (! tmp___14) {
#line 4380
      goto __Cont___7;
    }
    {
#line 4382
    tmp___17 = is_atx(512, model, x);
    }
#line 4382
    if (tmp___17) {
#line 4385
      minus_one_major = x - 1;
      {
#line 4386
      while (1) {
        while_continue___13: /* CIL Label */ ;
#line 4386
        if (minus_one_major != -1) {
          {
#line 4386
          tmp___15 = is_atx(2655840, model, minus_one_major);
          }
#line 4386
          if (tmp___15) {
#line 4386
            goto while_break___13;
          }
        } else {
#line 4386
          goto while_break___13;
        }
#line 4388
        minus_one_major --;
#line 4388
        if (minus_one_major < 2) {
#line 4389
          minus_one_major = -1;
        }
      }
      while_break___13: /* CIL Label */ ;
      }
#line 4391
      if (minus_one_major == -1) {
#line 4392
        minus_two_majors = -1;
      } else {
#line 4394
        minus_two_majors = minus_one_major - 1;
        {
#line 4395
        while (1) {
          while_continue___14: /* CIL Label */ ;
#line 4395
          if (minus_two_majors != -1) {
            {
#line 4395
            tmp___16 = is_atx(2655840, model, minus_two_majors);
            }
#line 4395
            if (tmp___16) {
#line 4395
              goto while_break___14;
            }
          } else {
#line 4395
            goto while_break___14;
          }
#line 4397
          minus_two_majors --;
#line 4397
          if (minus_two_majors < 2) {
#line 4398
            minus_two_majors = -1;
          }
        }
        while_break___14: /* CIL Label */ ;
        }
      }
#line 4401
      if (minus_two_majors != -1) {
        {
#line 4402
        run_dirwire_0to3(model, (model->y_height - 2) - 1, minus_two_majors, (enum wire_type )24,
                         (char )'B');
#line 4403
        run_dirwire_0to3(model, (model->y_height - 2) - 2, minus_two_majors, (enum wire_type )24,
                         (char )'B');
#line 4405
        add_conn_bi_pref(model, (model->y_height - 2) - 2, minus_two_majors, "NW4E0",
                         (model->y_height - 2) - 1, minus_two_majors, "NW4E_S0");
#line 4408
        add_conn_bi_pref(model, (model->y_height - 2) - 1, minus_two_majors, "NW4E0",
                         model->y_height - 2, minus_two_majors, "NW4E0");
        }
      }
#line 4412
      if (minus_one_major != -1) {
        {
#line 4413
        run_dirwire_0to3(model, (model->y_height - 2) - 1, minus_one_major, (enum wire_type )16,
                         (char )'B');
#line 4414
        add_conn_bi_pref(model, (model->y_height - 2) - 1, minus_one_major, "NW2E0",
                         model->y_height - 2, minus_one_major, "NW2E0");
        }
      }
    } else {
      {
#line 4419
      run_dirwire_0to3(model, model->y_height - 2, x, (enum wire_type )24, (char )'M');
#line 4420
      run_dirwire_0to3(model, model->y_height - 2, x, (enum wire_type )24, (char )'A');
#line 4421
      run_dirwire_0to3(model, model->y_height - 2, x, (enum wire_type )16, (char )'M');
      }
    }
    {
#line 4423
    add_conn_bi_pref(model, 1, x, "NW4E_S0", 2, x, "NW4E_S0");
#line 4425
    add_conn_bi_pref(model, 1, x, "NW2E_S0", 2, x, "NW2E_S0");
    }
    __Cont___7: /* CIL Label */ 
#line 4378
    x ++;
  }
  while_break___12: /* CIL Label */ ;
  }
#line 4428
  y = 2;
  {
#line 4428
  while (1) {
    while_continue___15: /* CIL Label */ ;
#line 4428
    if (! (y <= model->y_height - 3)) {
#line 4428
      goto while_break___15;
    }
    {
#line 4429
    tmp___18 = is_aty(48, model, y);
    }
#line 4429
    if (tmp___18) {
#line 4430
      goto __Cont___8;
    }
    {
#line 4431
    run_dirwire_0to3(model, y, model->x_width - 2, (enum wire_type )24, (char )'E');
#line 4432
    run_dirwire_0to3(model, y, model->x_width - 2, (enum wire_type )24, (char )'C');
#line 4433
    run_dirwire_0to3(model, y, model->x_width - 2, (enum wire_type )16, (char )'E');
    }
    __Cont___8: /* CIL Label */ 
#line 4428
    y ++;
  }
  while_break___15: /* CIL Label */ ;
  }
#line 4435
  return (model->rc);
}
}
#line 304 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
void is_in_row(struct fpga_model  const  *model , int y , int *row_num , int *row_pos ) ;
#line 778
int init_ports(struct fpga_model *model , int dup_warn ) ;
#line 802
int add_connpt_2(struct fpga_model *model , int y , int x , char const   *connpt_name ,
                 char const   *suffix1___0 , char const   *suffix2___0 , int dup_warn ) ;
#line 19 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_ports.c"
static char const   *prefix  ;
#line 19 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_ports.c"
static char const   *suffix1  ;
#line 19 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_ports.c"
static char const   *suffix2  ;
#line 109
static int init_iologic_ports(struct fpga_model *model , int y , int x , enum which_side side ,
                              int dup_warn ) ;
#line 109 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_ports.c"
static char const   *mcb_2[46]  = 
#line 109
  {      "BITSLIP_ILOGIC_SITE",      "BUSY_IODELAY_SITE",      "CAL_IODELAY_SITE",      "CE0_ILOGIC_SITE", 
        "CE_IODELAY_SITE",      "CIN_IODELAY_SITE",      "CLKDIV_ILOGIC_SITE",      "CLKDIV_OLOGIC_SITE", 
        "CLK_IODELAY_SITE",      "DATAOUT_IODELAY_SITE",      "DDLY2_ILOGIC_SITE",      "DDLY_ILOGIC_SITE", 
        "DFB_ILOGIC_SITE",      "D_ILOGIC_IDATAIN_IODELAY",      "D_ILOGIC_SITE",      "DOUT_IODELAY_SITE", 
        "FABRICOUT_ILOGIC_SITE",      "IDATAIN_IODELAY_SITE",      "INCDEC_ILOGIC_SITE",      "INC_IODELAY_SITE", 
        "IOCE_ILOGIC_SITE",      "IOCE_OLOGIC_SITE",      "IOCLK1_IODELAY_SITE",      "IOCLK_IODELAY_SITE", 
        "LOAD_IODELAY_SITE",      "OCE_OLOGIC_SITE",      "ODATAIN_IODELAY_SITE",      "OFB_ILOGIC_SITE", 
        "OQ_OLOGIC_SITE",      "RCLK_IODELAY_SITE",      "READEN_IODELAY_UNUSED_SITE",      "REV_ILOGIC_SITE", 
        "REV_OLOGIC_SITE",      "RST_IODELAY_SITE",      "SHIFTIN_ILOGIC_SITE",      "SHIFTOUT_ILOGIC_SITE", 
        "SR_ILOGIC_SITE",      "SR_OLOGIC_SITE",      "TCE_OLOGIC_SITE",      "TFB_ILOGIC_SITE", 
        "T_IODELAY_SITE",      "TOUT_IODELAY_SITE",      "TQ_OLOGIC_SITE",      "TRAIN_OLOGIC_SITE", 
        "VALID_ILOGIC_SITE",      ""};
#line 167 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_ports.c"
static char const   *mcb_2___0[6]  = {      "IOI_MCB_DQIEN",      "IOI_MCB_INBYP",      "IOI_MCB_IN",      "IOI_MCB_OUTN", 
        "IOI_MCB_OUTP",      ""};
#line 171 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_ports.c"
static char const   *mcb_1[8]  = 
#line 171
  {      "IOI_MCB_DRPADD",      "IOI_MCB_DRPBROADCAST",      "IOI_MCB_DRPCLK",      "IOI_MCB_DRPCS", 
        "IOI_MCB_DRPSDI",      "IOI_MCB_DRPSDO",      "IOI_MCB_DRPTRAIN",      ""};
#line 16 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_ports.c"
static int init_iologic_ports(struct fpga_model *model , int y , int x , enum which_side side ,
                              int dup_warn ) 
{ 
  int rc ;
  int i ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  char const   *tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  char const   *tmp___9 ;
  char const   *tmp___10 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;
  char const   *tmp___13 ;

  {
  {
#line 22
  while (1) {
    while_continue: /* CIL Label */ ;
#line 22
    if (model->rc) {
#line 22
      return (model->rc);
    }
#line 22
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 24
  if ((unsigned int )side == 0U) {
#line 24
    goto case_0;
  }
#line 25
  if ((unsigned int )side == 1U) {
#line 25
    goto case_1;
  }
#line 26
  if ((unsigned int )side == 3U) {
#line 26
    goto case_3;
  }
#line 27
  if ((unsigned int )side == 2U) {
#line 27
    goto case_2;
  }
#line 28
  goto switch_default;
  case_0: /* CIL Label */ 
#line 24
  prefix = "TIOI";
#line 24
  goto switch_break;
  case_1: /* CIL Label */ 
#line 25
  prefix = "BIOI";
#line 25
  goto switch_break;
  case_3: /* CIL Label */ 
#line 26
  prefix = "LIOI";
#line 26
  goto switch_break;
  case_2: /* CIL Label */ 
#line 27
  prefix = "RIOI";
#line 27
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 28
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_ports.c",
          28);
#line 28
  exit(1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 30
  if ((unsigned int )side == 3U) {
#line 31
    suffix1 = "_M";
#line 32
    suffix2 = "_S";
  } else
#line 30
  if ((unsigned int )side == 2U) {
#line 31
    suffix1 = "_M";
#line 32
    suffix2 = "_S";
  } else {
#line 34
    suffix1 = "_STUB";
#line 35
    suffix2 = "_S_STUB";
  }
#line 38
  i = 0;
  {
#line 38
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 38
    if (! (i <= 23)) {
#line 38
      goto while_break___0;
    }
    {
#line 39
    tmp = pf("IOI_INTER_LOGICOUT%i", i);
#line 39
    rc = add_connpt_name(model, y, x, tmp, dup_warn, (uint16_t *)0, (int *)0);
    }
#line 41
    if (rc) {
#line 41
      goto xout;
    }
#line 38
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 43
  tmp___0 = pf("%s_GND_TIEOFF", prefix);
#line 43
  rc = add_connpt_name(model, y, x, tmp___0, dup_warn, (uint16_t *)0, (int *)0);
  }
#line 45
  if (rc) {
#line 45
    goto xout;
  }
  {
#line 46
  tmp___1 = pf("%s_VCC_TIEOFF", prefix);
#line 46
  rc = add_connpt_name(model, y, x, tmp___1, dup_warn, (uint16_t *)0, (int *)0);
  }
#line 48
  if (rc) {
#line 48
    goto xout;
  }
  {
#line 49
  tmp___2 = pf("%s_KEEP1_STUB", prefix);
#line 49
  rc = add_connpt_name(model, y, x, tmp___2, dup_warn, (uint16_t *)0, (int *)0);
  }
#line 51
  if (rc) {
#line 51
    goto xout;
  }
#line 52
  i = 0;
  {
#line 52
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 52
    if (! (i <= 4)) {
#line 52
      goto while_break___1;
    }
    {
#line 53
    tmp___3 = pf("AUXADDR%i_IODELAY", i);
#line 53
    rc = add_connpt_2(model, y, x, tmp___3, suffix1, suffix2, dup_warn);
    }
#line 55
    if (rc) {
#line 55
      goto xout;
    }
#line 52
    i ++;
  }
  while_break___1: /* CIL Label */ ;
  }
  {
#line 57
  rc = add_connpt_2(model, y, x, "AUXSDOIN_IODELAY", suffix1, suffix2, dup_warn);
  }
#line 59
  if (rc) {
#line 59
    goto xout;
  }
  {
#line 60
  rc = add_connpt_2(model, y, x, "AUXSDO_IODELAY", suffix1, suffix2, dup_warn);
  }
#line 62
  if (rc) {
#line 62
    goto xout;
  }
  {
#line 63
  rc = add_connpt_2(model, y, x, "MEMUPDATE_IODELAY", suffix1, suffix2, dup_warn);
  }
#line 65
  if (rc) {
#line 65
    goto xout;
  }
  {
#line 67
  rc = add_connpt_name(model, y, x, "OUTN_IODELAY_SITE", dup_warn, (uint16_t *)0,
                       (int *)0);
  }
#line 69
  if (rc) {
#line 69
    goto xout;
  }
  {
#line 70
  rc = add_connpt_name(model, y, x, "STUB_OUTN_IODELAY_S", dup_warn, (uint16_t *)0,
                       (int *)0);
  }
#line 72
  if (rc) {
#line 72
    goto xout;
  }
  {
#line 73
  rc = add_connpt_name(model, y, x, "OUTP_IODELAY_SITE", dup_warn, (uint16_t *)0,
                       (int *)0);
  }
#line 75
  if (rc) {
#line 75
    goto xout;
  }
  {
#line 76
  rc = add_connpt_name(model, y, x, "STUB_OUTP_IODELAY_S", dup_warn, (uint16_t *)0,
                       (int *)0);
  }
#line 78
  if (rc) {
#line 78
    goto xout;
  }
#line 80
  i = 1;
  {
#line 80
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 80
    if (! (i <= 4)) {
#line 80
      goto while_break___2;
    }
    {
#line 81
    tmp___4 = pf("Q%i_ILOGIC_SITE", i);
#line 81
    rc = add_connpt_2(model, y, x, tmp___4, "", "_S", dup_warn);
    }
#line 83
    if (rc) {
#line 83
      goto xout;
    }
    {
#line 84
    tmp___5 = pf("D%i_OLOGIC_SITE", i);
#line 84
    rc = add_connpt_2(model, y, x, tmp___5, "", "_S", dup_warn);
    }
#line 86
    if (rc) {
#line 86
      goto xout;
    }
    {
#line 87
    tmp___6 = pf("T%i_OLOGIC_SITE", i);
#line 87
    rc = add_connpt_2(model, y, x, tmp___6, "", "_S", dup_warn);
    }
#line 89
    if (rc) {
#line 89
      goto xout;
    }
    {
#line 90
    tmp___7 = pf("SHIFTIN%i_OLOGIC_SITE", i);
#line 90
    rc = add_connpt_2(model, y, x, tmp___7, "", "_S", dup_warn);
    }
#line 92
    if (rc) {
#line 92
      goto xout;
    }
    {
#line 93
    tmp___8 = pf("SHIFTOUT%i_OLOGIC_SITE", i);
#line 93
    rc = add_connpt_2(model, y, x, tmp___8, "", "_S", dup_warn);
    }
#line 95
    if (rc) {
#line 95
      goto xout;
    }
#line 80
    i ++;
  }
  while_break___2: /* CIL Label */ ;
  }
#line 97
  i = 0;
  {
#line 97
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 97
    if (! (i <= 1)) {
#line 97
      goto while_break___3;
    }
    {
#line 98
    tmp___9 = pf("CFB%i_ILOGIC_SITE", i);
#line 98
    rc = add_connpt_2(model, y, x, tmp___9, "", "_S", dup_warn);
    }
#line 100
    if (rc) {
#line 100
      goto xout;
    }
    {
#line 101
    tmp___10 = pf("CLK%i_ILOGIC_SITE", i);
#line 101
    rc = add_connpt_2(model, y, x, tmp___10, "", "_S", dup_warn);
    }
#line 103
    if (rc) {
#line 103
      goto xout;
    }
    {
#line 104
    tmp___11 = pf("CLK%i_OLOGIC_SITE", i);
#line 104
    rc = add_connpt_2(model, y, x, tmp___11, "", "_S", dup_warn);
    }
#line 106
    if (rc) {
#line 106
      goto xout;
    }
#line 97
    i ++;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 134
  i = 0;
  {
#line 134
  while (1) {
    while_continue___4: /* CIL Label */ ;
#line 134
    if (! *(mcb_2[i] + 0)) {
#line 134
      goto while_break___4;
    }
    {
#line 135
    rc = add_connpt_2(model, y, x, mcb_2[i], "", "_S", dup_warn);
#line 134
    i ++;
    }
  }
  while_break___4: /* CIL Label */ ;
  }
  {
#line 139
  rc = add_connpt_name(model, y, x, "DATAOUT2_IODELAY_SITE", dup_warn, (uint16_t *)0,
                       (int *)0);
  }
#line 141
  if (rc) {
#line 141
    goto xout;
  }
  {
#line 142
  rc = add_connpt_name(model, y, x, "DATAOUT2_IODELAY2_SITE_S", dup_warn, (uint16_t *)0,
                       (int *)0);
  }
#line 144
  if (rc) {
#line 144
    goto xout;
  }
#line 146
  i = 0;
  {
#line 146
  while (1) {
    while_continue___5: /* CIL Label */ ;
#line 146
    if (! (i <= 2)) {
#line 146
      goto while_break___5;
    }
    {
#line 147
    tmp___12 = pf("IOI_CLK%iINTER", i);
#line 147
    rc = add_connpt_2(model, y, x, tmp___12, "_M", "_S", dup_warn);
    }
#line 149
    if (rc) {
#line 149
      goto xout;
    }
#line 146
    i ++;
  }
  while_break___5: /* CIL Label */ ;
  }
#line 151
  i = 0;
  {
#line 151
  while (1) {
    while_continue___6: /* CIL Label */ ;
#line 151
    if (! (i <= 1)) {
#line 151
      goto while_break___6;
    }
    {
#line 152
    tmp___13 = pf("IOI_CLKDIST_IOCE%i", i);
#line 152
    rc = add_connpt_2(model, y, x, tmp___13, "_M", "_S", dup_warn);
    }
#line 154
    if (rc) {
#line 154
      goto xout;
    }
#line 151
    i ++;
  }
  while_break___6: /* CIL Label */ ;
  }
  {
#line 156
  rc = add_connpt_2(model, y, x, "IOI_CLKDIST_CLK0_ILOGIC", "_M", "_S", dup_warn);
  }
#line 158
  if (rc) {
#line 158
    goto xout;
  }
  {
#line 159
  rc = add_connpt_2(model, y, x, "IOI_CLKDIST_CLK0_OLOGIC", "_M", "_S", dup_warn);
  }
#line 161
  if (rc) {
#line 161
    goto xout;
  }
  {
#line 162
  rc = add_connpt_2(model, y, x, "IOI_CLKDIST_CLK1", "_M", "_S", dup_warn);
  }
#line 164
  if (rc) {
#line 164
    goto xout;
  }
#line 166
  if ((unsigned int )side == 0U) {
#line 166
    goto _L;
  } else
#line 166
  if ((unsigned int )side == 1U) {
    _L: /* CIL Label */ 
#line 177
    i = 0;
    {
#line 177
    while (1) {
      while_continue___7: /* CIL Label */ ;
#line 177
      if (! *(mcb_2___0[i] + 0)) {
#line 177
        goto while_break___7;
      }
      {
#line 178
      rc = add_connpt_2(model, y, x, mcb_2___0[i], "_M", "_S", dup_warn);
      }
#line 180
      if (rc) {
#line 180
        goto xout;
      }
#line 177
      i ++;
    }
    while_break___7: /* CIL Label */ ;
    }
#line 182
    i = 0;
    {
#line 182
    while (1) {
      while_continue___8: /* CIL Label */ ;
#line 182
      if (! *(mcb_1[i] + 0)) {
#line 182
        goto while_break___8;
      }
      {
#line 183
      rc = add_connpt_name(model, y, x, mcb_1[i], dup_warn, (uint16_t *)0, (int *)0);
      }
#line 185
      if (rc) {
#line 185
        goto xout;
      }
#line 182
      i ++;
    }
    while_break___8: /* CIL Label */ ;
    }
  }
#line 188
  return (0);
  xout: 
#line 190
  return (rc);
}
}
#line 281 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_ports.c"
static int const   n[5]  = {      (int const   )36,      (int const   )44,      (int const   )53,      (int const   )61, 
        (int const   )62};
#line 308 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_ports.c"
static char const   *pass_str[3]  = {      "RAMB16BWER",      "RAMB8BWER_0",      "RAMB8BWER_1"};
#line 357 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_ports.c"
static char const   *pref[3]  = {      "CE",      "RST",      ""};
#line 358 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_ports.c"
static char const   *seq[8]  = 
#line 358
  {      "A",      "B",      "C",      "D", 
        "M",      "P",      "OPMODE",      ""};
#line 193 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_ports.c"
int init_ports(struct fpga_model *model , int dup_warn ) 
{ 
  int x ;
  int y ;
  int i ;
  int j ;
  int k ;
  int row_num ;
  int row_pos ;
  int rc ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;
  int tmp___17 ;
  int tmp___18 ;
  char const   *tmp___19 ;
  int tmp___20 ;
  char const   *tmp___21 ;
  char const   *tmp___22 ;
  char const   *tmp___23 ;
  char const   *tmp___24 ;
  char const   *tmp___25 ;
  char const   *tmp___26 ;
  char const   *tmp___27 ;
  int tmp___28 ;
  char const   *tmp___29 ;
  int tmp___30 ;
  char const   *tmp___31 ;
  char const   *tmp___32 ;
  int tmp___33 ;
  int tmp___34 ;
  char const   *tmp___35 ;
  char const   *tmp___36 ;
  char const   *tmp___37 ;
  char const   *tmp___38 ;
  char const   *tmp___39 ;
  char const   *tmp___40 ;
  char const   *tmp___41 ;
  char const   *tmp___42 ;
  char const   *tmp___43 ;
  char const   *tmp___44 ;
  char const   *tmp___45 ;
  char const   *tmp___46 ;
  int tmp___47 ;

  {
  {
#line 197
  while (1) {
    while_continue: /* CIL Label */ ;
#line 197
    if (model->rc) {
#line 197
      return (model->rc);
    }
#line 197
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 199
  x = 5;
  {
#line 199
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 199
    if (! (x < model->x_width - 5)) {
#line 199
      goto while_break___0;
    }
    {
#line 200
    tmp = has_device(model, 2, x, 5);
    }
#line 200
    if (tmp) {
      {
#line 201
      rc = init_iologic_ports(model, 2, x, (enum which_side )0, dup_warn);
      }
#line 202
      if (rc) {
#line 202
        goto xout;
      }
    }
    {
#line 204
    tmp___0 = has_device(model, 3, x, 5);
    }
#line 204
    if (tmp___0) {
      {
#line 205
      rc = init_iologic_ports(model, 3, x, (enum which_side )0, dup_warn);
      }
#line 206
      if (rc) {
#line 206
        goto xout;
      }
    }
    {
#line 208
    tmp___1 = has_device(model, model->y_height - 4, x, 5);
    }
#line 208
    if (tmp___1) {
      {
#line 209
      rc = init_iologic_ports(model, model->y_height - 4, x, (enum which_side )1,
                              dup_warn);
      }
#line 210
      if (rc) {
#line 210
        goto xout;
      }
    }
    {
#line 212
    tmp___2 = has_device(model, model->y_height - 3, x, 5);
    }
#line 212
    if (tmp___2) {
      {
#line 213
      rc = init_iologic_ports(model, model->y_height - 3, x, (enum which_side )1,
                              dup_warn);
      }
#line 214
      if (rc) {
#line 214
        goto xout;
      }
    }
#line 199
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 217
  y = 2;
  {
#line 217
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 217
    if (! (y < model->y_height - 2)) {
#line 217
      goto while_break___1;
    }
    {
#line 218
    tmp___3 = has_device(model, y, 3, 5);
    }
#line 218
    if (tmp___3) {
      {
#line 219
      rc = init_iologic_ports(model, y, 3, (enum which_side )3, dup_warn);
      }
#line 220
      if (rc) {
#line 220
        goto xout;
      }
    }
    {
#line 222
    tmp___4 = has_device(model, y, model->x_width - 4, 5);
    }
#line 222
    if (tmp___4) {
      {
#line 223
      rc = init_iologic_ports(model, y, model->x_width - 4, (enum which_side )2, dup_warn);
      }
#line 224
      if (rc) {
#line 224
        goto xout;
      }
    }
#line 217
    y ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 228
  x = 0;
  {
#line 228
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 228
    if (! (x < model->x_width)) {
#line 228
      goto while_break___2;
    }
    {
#line 230
    tmp___12 = is_atx(2655840, model, x);
    }
#line 230
    if (tmp___12) {
#line 231
      y = 2;
      {
#line 231
      while (1) {
        while_continue___3: /* CIL Label */ ;
#line 231
        if (! (y < model->y_height - 2)) {
#line 231
          goto while_break___3;
        }
        {
#line 232
        tmp___5 = is_aty(48, model, y);
        }
#line 232
        if (tmp___5) {
#line 234
          goto __Cont;
        }
        {
#line 235
        rc = add_connpt_name(model, y, x, "VCC_WIRE", dup_warn, (uint16_t *)0, (int *)0);
        }
#line 237
        if (rc) {
#line 237
          goto xout;
        }
        {
#line 238
        rc = add_connpt_name(model, y, x, "GND_WIRE", dup_warn, (uint16_t *)0, (int *)0);
        }
#line 240
        if (rc) {
#line 240
          goto xout;
        }
        {
#line 241
        rc = add_connpt_name(model, y, x, "KEEP1_WIRE", dup_warn, (uint16_t *)0, (int *)0);
        }
#line 243
        if (rc) {
#line 243
          goto xout;
        }
        {
#line 244
        rc = add_connpt_name(model, y, x, "FAN", dup_warn, (uint16_t *)0, (int *)0);
        }
#line 246
        if (rc) {
#line 246
          goto xout;
        }
        {
#line 247
        rc = add_connpt_name(model, y, x, "FAN_B", dup_warn, (uint16_t *)0, (int *)0);
        }
#line 249
        if (rc) {
#line 249
          goto xout;
        }
        {
#line 251
        tmp___11 = is_atyx(2, model, y, x);
        }
#line 251
        if (tmp___11) {
          {
#line 258
          tmp___9 = is_atx(32768, model, x);
          }
#line 258
          if (tmp___9) {
            {
#line 258
            tmp___10 = is_aty(512, model, y);
            }
#line 258
            if (tmp___10) {
              _L: /* CIL Label */ 
              {
#line 263
              tmp___7 = logicin_s(4, 1);
#line 263
              rc = add_connpt_name(model, y, x, tmp___7, dup_warn, (uint16_t *)0,
                                   (int *)0);
              }
#line 266
              if (rc) {
#line 266
                goto xout;
              }
              {
#line 267
              tmp___8 = logicin_s(10, 1);
#line 267
              rc = add_connpt_name(model, y, x, tmp___8, dup_warn, (uint16_t *)0,
                                   (int *)0);
              }
#line 270
              if (rc) {
#line 270
                goto xout;
              }
            }
          } else {
#line 258
            goto _L;
          }
        } else {
#line 252
          i = 0;
          {
#line 252
          while (1) {
            while_continue___4: /* CIL Label */ ;
#line 252
            if (! (i <= 1)) {
#line 252
              goto while_break___4;
            }
            {
#line 253
            tmp___6 = pf("GFAN%i", i);
#line 253
            rc = add_connpt_name(model, y, x, tmp___6, dup_warn, (uint16_t *)0, (int *)0);
            }
#line 255
            if (rc) {
#line 255
              goto xout;
            }
#line 252
            i ++;
          }
          while_break___4: /* CIL Label */ ;
          }
        }
        __Cont: /* CIL Label */ 
#line 231
        y ++;
      }
      while_break___3: /* CIL Label */ ;
      }
    }
    {
#line 277
    tmp___20 = is_atx(32832, model, x);
    }
#line 277
    if (tmp___20) {
#line 280
      y = 2;
      {
#line 280
      while (1) {
        while_continue___5: /* CIL Label */ ;
#line 280
        if (! (y < model->y_height - 2)) {
#line 280
          goto while_break___5;
        }
        {
#line 283
        tmp___13 = is_aty(512, model, y);
        }
#line 283
        if (tmp___13) {
          {
#line 283
          tmp___14 = is_atx(16, model, x);
          }
#line 283
          if (! tmp___14) {
#line 285
            goto __Cont___0;
          }
        }
        {
#line 286
        tmp___15 = is_aty(48, model, y);
        }
#line 286
        if (tmp___15) {
#line 288
          goto __Cont___0;
        }
        {
#line 289
        tmp___16 = is_atx(32768, model, x);
        }
#line 289
        if (tmp___16) {
          {
#line 289
          tmp___17 = is_aty(48, model, y + 1);
          }
#line 289
          if (tmp___17) {
#line 293
            goto __Cont___0;
          } else {
            {
#line 289
            tmp___18 = is_aty(32, model, y - 1);
            }
#line 289
            if (tmp___18) {
#line 293
              goto __Cont___0;
            }
          }
        }
#line 295
        i = 0;
        {
#line 295
        while (1) {
          while_continue___6: /* CIL Label */ ;
#line 295
          if (! ((unsigned long )i < sizeof(n) / sizeof(n[0]))) {
#line 295
            goto while_break___6;
          }
          {
#line 296
          tmp___19 = pf("LOGICIN_B%i", n[i]);
#line 296
          rc = add_connpt_name(model, y, x, tmp___19, dup_warn, (uint16_t *)0, (int *)0);
          }
#line 298
          if (rc) {
#line 298
            goto xout;
          }
#line 295
          i ++;
        }
        while_break___6: /* CIL Label */ ;
        }
        __Cont___0: /* CIL Label */ 
#line 280
        y ++;
      }
      while_break___5: /* CIL Label */ ;
      }
    }
    {
#line 304
    tmp___34 = is_atx(8192, model, x);
    }
#line 304
    if (tmp___34) {
#line 305
      y = 2;
      {
#line 305
      while (1) {
        while_continue___7: /* CIL Label */ ;
#line 305
        if (! (y < model->y_height - 2)) {
#line 305
          goto while_break___7;
        }
#line 306
        if ((model->tiles + (y * model->x_width + x))->flags & 256) {
#line 310
          i = 0;
          {
#line 310
          while (1) {
            while_continue___8: /* CIL Label */ ;
#line 310
            if (! (i <= 2)) {
#line 310
              goto while_break___8;
            }
#line 311
            j = 'A';
            {
#line 311
            while (1) {
              while_continue___9: /* CIL Label */ ;
#line 311
              if (! (j <= 66)) {
#line 311
                goto while_break___9;
              }
              {
#line 312
              tmp___21 = pf("%s_CLK%c", pass_str[i], j);
#line 312
              rc = add_connpt_name(model, y, x, tmp___21, dup_warn, (uint16_t *)0,
                                   (int *)0);
              }
#line 314
              if (rc) {
#line 314
                goto xout;
              }
              {
#line 315
              tmp___22 = pf("%s_EN%c", pass_str[i], j);
#line 315
              rc = add_connpt_name(model, y, x, tmp___22, dup_warn, (uint16_t *)0,
                                   (int *)0);
              }
#line 317
              if (rc) {
#line 317
                goto xout;
              }
              {
#line 318
              tmp___23 = pf("%s_REGCE%c", pass_str[i], j);
#line 318
              rc = add_connpt_name(model, y, x, tmp___23, dup_warn, (uint16_t *)0,
                                   (int *)0);
              }
#line 320
              if (rc) {
#line 320
                goto xout;
              }
              {
#line 321
              tmp___24 = pf("%s_RST%c", pass_str[i], j);
#line 321
              rc = add_connpt_name(model, y, x, tmp___24, dup_warn, (uint16_t *)0,
                                   (int *)0);
              }
#line 323
              if (rc) {
#line 323
                goto xout;
              }
#line 324
              k = 0;
              {
#line 324
              while (1) {
                while_continue___10: /* CIL Label */ ;
#line 324
                if (! i) {
#line 324
                  tmp___28 = 3;
                } else {
#line 324
                  tmp___28 = 1;
                }
#line 324
                if (! (k <= tmp___28)) {
#line 324
                  goto while_break___10;
                }
                {
#line 325
                tmp___25 = pf("%s_DIP%c%i", pass_str[i], j, k);
#line 325
                rc = add_connpt_name(model, y, x, tmp___25, dup_warn, (uint16_t *)0,
                                     (int *)0);
                }
#line 327
                if (rc) {
#line 327
                  goto xout;
                }
                {
#line 328
                tmp___26 = pf("%s_DOP%c%i", pass_str[i], j, k);
#line 328
                rc = add_connpt_name(model, y, x, tmp___26, dup_warn, (uint16_t *)0,
                                     (int *)0);
                }
#line 330
                if (rc) {
#line 330
                  goto xout;
                }
                {
#line 331
                tmp___27 = pf("%s_WE%c%i", pass_str[i], j, k);
#line 331
                rc = add_connpt_name(model, y, x, tmp___27, dup_warn, (uint16_t *)0,
                                     (int *)0);
                }
#line 333
                if (rc) {
#line 333
                  goto xout;
                }
#line 324
                k ++;
              }
              while_break___10: /* CIL Label */ ;
              }
#line 335
              k = 0;
              {
#line 335
              while (1) {
                while_continue___11: /* CIL Label */ ;
#line 335
                if (! i) {
#line 335
                  tmp___30 = 13;
                } else {
#line 335
                  tmp___30 = 12;
                }
#line 335
                if (! (k <= tmp___30)) {
#line 335
                  goto while_break___11;
                }
                {
#line 336
                tmp___29 = pf("%s_ADDR%c%i", pass_str[i], j, k);
#line 336
                rc = add_connpt_name(model, y, x, tmp___29, dup_warn, (uint16_t *)0,
                                     (int *)0);
                }
#line 338
                if (rc) {
#line 338
                  goto xout;
                }
#line 335
                k ++;
              }
              while_break___11: /* CIL Label */ ;
              }
#line 340
              k = 0;
              {
#line 340
              while (1) {
                while_continue___12: /* CIL Label */ ;
#line 340
                if (! i) {
#line 340
                  tmp___33 = 31;
                } else {
#line 340
                  tmp___33 = 15;
                }
#line 340
                if (! (k <= tmp___33)) {
#line 340
                  goto while_break___12;
                }
                {
#line 341
                tmp___31 = pf("%s_DI%c%i", pass_str[i], j, k);
#line 341
                rc = add_connpt_name(model, y, x, tmp___31, dup_warn, (uint16_t *)0,
                                     (int *)0);
                }
#line 343
                if (rc) {
#line 343
                  goto xout;
                }
                {
#line 344
                tmp___32 = pf("%s_DO%c%i", pass_str[i], j, k);
#line 344
                rc = add_connpt_name(model, y, x, tmp___32, dup_warn, (uint16_t *)0,
                                     (int *)0);
                }
#line 346
                if (rc) {
#line 346
                  goto xout;
                }
#line 340
                k ++;
              }
              while_break___12: /* CIL Label */ ;
              }
#line 311
              j ++;
            }
            while_break___9: /* CIL Label */ ;
            }
#line 310
            i ++;
          }
          while_break___8: /* CIL Label */ ;
          }
        }
#line 305
        y ++;
      }
      while_break___7: /* CIL Label */ ;
      }
    }
    {
#line 354
    tmp___47 = is_atx(16384, model, x);
    }
#line 354
    if (tmp___47) {
#line 355
      y = 2;
      {
#line 355
      while (1) {
        while_continue___13: /* CIL Label */ ;
#line 355
        if (! (y < model->y_height - 2)) {
#line 355
          goto while_break___13;
        }
#line 356
        if ((model->tiles + (y * model->x_width + x))->flags & 512) {
          {
#line 360
          is_in_row((struct fpga_model  const  *)model, y, & row_num, & row_pos);
          }
#line 361
          if (! row_num) {
#line 361
            if (row_pos == 16) {
              {
#line 362
              rc = add_connpt_name(model, y, x, "CARRYIN_DSP48A1_SITE", dup_warn,
                                   (uint16_t *)0, (int *)0);
              }
#line 364
              if (rc) {
#line 364
                goto xout;
              }
#line 365
              i = 0;
              {
#line 365
              while (1) {
                while_continue___14: /* CIL Label */ ;
#line 365
                if (! (i <= 47)) {
#line 365
                  goto while_break___14;
                }
                {
#line 366
                tmp___35 = pf("PCIN%i_DSP48A1_SITE", i);
#line 366
                rc = add_connpt_name(model, y, x, tmp___35, dup_warn, (uint16_t *)0,
                                     (int *)0);
                }
#line 368
                if (rc) {
#line 368
                  goto xout;
                }
#line 365
                i ++;
              }
              while_break___14: /* CIL Label */ ;
              }
            }
          }
          {
#line 372
          rc = add_connpt_name(model, y, x, "CLK_DSP48A1_SITE", dup_warn, (uint16_t *)0,
                               (int *)0);
          }
#line 374
          if (rc) {
#line 374
            goto xout;
          }
          {
#line 375
          rc = add_connpt_name(model, y, x, "CARRYOUT_DSP48A1_SITE", dup_warn, (uint16_t *)0,
                               (int *)0);
          }
#line 377
          if (rc) {
#line 377
            goto xout;
          }
          {
#line 378
          rc = add_connpt_name(model, y, x, "CARRYOUTF_DSP48A1_SITE", dup_warn, (uint16_t *)0,
                               (int *)0);
          }
#line 380
          if (rc) {
#line 380
            goto xout;
          }
#line 382
          i = 0;
          {
#line 382
          while (1) {
            while_continue___15: /* CIL Label */ ;
#line 382
            if (! *(pref[i] + 0)) {
#line 382
              goto while_break___15;
            }
            {
#line 383
            tmp___36 = pf("%sCARRYIN_DSP48A1_SITE", pref[i]);
#line 383
            rc = add_connpt_name(model, y, x, tmp___36, dup_warn, (uint16_t *)0, (int *)0);
            }
#line 385
            if (rc) {
#line 385
              goto xout;
            }
#line 386
            j = 0;
            {
#line 386
            while (1) {
              while_continue___16: /* CIL Label */ ;
#line 386
              if (! *(seq[j] + 0)) {
#line 386
                goto while_break___16;
              }
              {
#line 387
              tmp___37 = pf("%s%s_DSP48A1_SITE", pref[i], seq[j]);
#line 387
              rc = add_connpt_name(model, y, x, tmp___37, dup_warn, (uint16_t *)0,
                                   (int *)0);
              }
#line 389
              if (rc) {
#line 389
                goto xout;
              }
#line 386
              j ++;
            }
            while_break___16: /* CIL Label */ ;
            }
#line 382
            i ++;
          }
          while_break___15: /* CIL Label */ ;
          }
#line 393
          i = 0;
          {
#line 393
          while (1) {
            while_continue___17: /* CIL Label */ ;
#line 393
            if (! (i <= 17)) {
#line 393
              goto while_break___17;
            }
            {
#line 394
            tmp___38 = pf("A%i_DSP48A1_SITE", i);
#line 394
            rc = add_connpt_name(model, y, x, tmp___38, dup_warn, (uint16_t *)0, (int *)0);
            }
#line 396
            if (rc) {
#line 396
              goto xout;
            }
            {
#line 397
            tmp___39 = pf("B%i_DSP48A1_SITE", i);
#line 397
            rc = add_connpt_name(model, y, x, tmp___39, dup_warn, (uint16_t *)0, (int *)0);
            }
#line 399
            if (rc) {
#line 399
              goto xout;
            }
            {
#line 400
            tmp___40 = pf("D%i_DSP48A1_SITE", i);
#line 400
            rc = add_connpt_name(model, y, x, tmp___40, dup_warn, (uint16_t *)0, (int *)0);
            }
#line 402
            if (rc) {
#line 402
              goto xout;
            }
            {
#line 403
            tmp___41 = pf("BCOUT%i_DSP48A1_SITE", i);
#line 403
            rc = add_connpt_name(model, y, x, tmp___41, dup_warn, (uint16_t *)0, (int *)0);
            }
#line 405
            if (rc) {
#line 405
              goto xout;
            }
#line 393
            i ++;
          }
          while_break___17: /* CIL Label */ ;
          }
#line 407
          i = 0;
          {
#line 407
          while (1) {
            while_continue___18: /* CIL Label */ ;
#line 407
            if (! (i <= 47)) {
#line 407
              goto while_break___18;
            }
            {
#line 408
            tmp___42 = pf("C%i_DSP48A1_SITE", i);
#line 408
            rc = add_connpt_name(model, y, x, tmp___42, dup_warn, (uint16_t *)0, (int *)0);
            }
#line 410
            if (rc) {
#line 410
              goto xout;
            }
            {
#line 411
            tmp___43 = pf("P%i_DSP48A1_SITE", i);
#line 411
            rc = add_connpt_name(model, y, x, tmp___43, dup_warn, (uint16_t *)0, (int *)0);
            }
#line 413
            if (rc) {
#line 413
              goto xout;
            }
            {
#line 414
            tmp___44 = pf("PCOUT%i_DSP48A1_SITE", i);
#line 414
            rc = add_connpt_name(model, y, x, tmp___44, dup_warn, (uint16_t *)0, (int *)0);
            }
#line 416
            if (rc) {
#line 416
              goto xout;
            }
#line 407
            i ++;
          }
          while_break___18: /* CIL Label */ ;
          }
#line 418
          i = 0;
          {
#line 418
          while (1) {
            while_continue___19: /* CIL Label */ ;
#line 418
            if (! (i <= 35)) {
#line 418
              goto while_break___19;
            }
            {
#line 419
            tmp___45 = pf("M%i_DSP48A1_SITE", i);
#line 419
            rc = add_connpt_name(model, y, x, tmp___45, dup_warn, (uint16_t *)0, (int *)0);
            }
#line 421
            if (rc) {
#line 421
              goto xout;
            }
#line 418
            i ++;
          }
          while_break___19: /* CIL Label */ ;
          }
#line 423
          i = 0;
          {
#line 423
          while (1) {
            while_continue___20: /* CIL Label */ ;
#line 423
            if (! (i <= 7)) {
#line 423
              goto while_break___20;
            }
            {
#line 424
            tmp___46 = pf("OPMODE%i_DSP48A1_SITE", i);
#line 424
            rc = add_connpt_name(model, y, x, tmp___46, dup_warn, (uint16_t *)0, (int *)0);
            }
#line 426
            if (rc) {
#line 426
              goto xout;
            }
#line 423
            i ++;
          }
          while_break___20: /* CIL Label */ ;
          }
        }
#line 355
        y ++;
      }
      while_break___13: /* CIL Label */ ;
      }
    }
#line 228
    x ++;
  }
  while_break___2: /* CIL Label */ ;
  }
#line 432
  return (0);
  xout: 
#line 434
  return (rc);
}
}
#line 137 "/usr/include/string.h"
extern  __attribute__((__nothrow__)) char *( __attribute__((__nonnull__(1,2), __leaf__)) strcat)(char * __restrict  __dest ,
                                                                                                 char const   * __restrict  __src ) ;
#line 308 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
int which_row(int y , struct fpga_model *model ) ;
#line 309
int pos_in_row(int y , struct fpga_model *model ) ;
#line 312
int row_to_hclk(int row , struct fpga_model *model ) ;
#line 788
char const   *wpref(struct fpga_model *model , int y , int x , char const   *wire_name ) ;
#line 1060
str16_t fpga_wire2str_i(struct fpga_model *model , enum extra_wires wire ) ;
#line 1061
enum extra_wires fpga_str2wire(char const   *str___1 ) ;
#line 1062
int fdev_logic_inbit(pinw_idx_t idx ) ;
#line 1063
int fdev_logic_outbit(pinw_idx_t idx ) ;
#line 17 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
static char pf_buf[32][128]  ;
#line 18 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
static int last_buf___5  =    0;
#line 13 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
char const   *pf(char const   *fmt  , ...) 
{ 
  va_list list ;

  {
  {
#line 20
  last_buf___5 = (last_buf___5 + 1) % 32;
#line 21
  pf_buf[last_buf___5][0] = (char)0;
#line 22
  __builtin_va_start(list, fmt);
#line 23
  vsnprintf((char */* __restrict  */)(pf_buf[last_buf___5]), sizeof(pf_buf[0]), (char const   */* __restrict  */)fmt,
            list);
#line 24
  __builtin_va_end(list);
  }
#line 25
  return ((char const   *)(pf_buf[last_buf___5]));
}
}
#line 30 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
static char buf___3[8][128]  ;
#line 31 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
static int last_buf___6  =    0;
#line 28 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
char const   *wpref(struct fpga_model *model , int y , int x , char const   *wire_name ) 
{ 
  char const   *prefix___0 ;
  int i ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;
  int tmp___17 ;

  {
  {
#line 35
  prefix___0 = "";
#line 36
  tmp___17 = is_aty(16, model, y);
  }
#line 36
  if (tmp___17) {
    {
#line 37
    tmp___0 = is_atx(262144, model, x + 3);
    }
#line 37
    if (tmp___0) {
#line 37
      prefix___0 = "REGC_INT_";
    } else {
#line 37
      prefix___0 = "REGH_";
    }
  } else {
    {
#line 39
    tmp___16 = is_aty(32, model, y);
    }
#line 39
    if (tmp___16) {
#line 40
      prefix___0 = "HCLK_";
    } else {
      {
#line 41
      tmp___15 = is_aty(2, model, y);
      }
#line 41
      if (tmp___15) {
#line 42
        prefix___0 = "IOI_TTERM_";
      } else {
        {
#line 43
        tmp___14 = is_aty(4, model, y);
        }
#line 43
        if (tmp___14) {
#line 44
          prefix___0 = "IOI_BTERM_";
        } else {
          {
#line 46
          tmp___13 = is_atx(5314944, model, x);
          }
#line 46
          if (tmp___13) {
            {
#line 51
            tmp___5 = has_device_type(model, y, x, 1, 1);
            }
#line 51
            if (tmp___5) {
#line 52
              prefix___0 = "CLEXM_";
            } else {
              {
#line 53
              tmp___4 = has_device_type(model, y, x, 1, 2);
              }
#line 53
              if (tmp___4) {
#line 54
                prefix___0 = "CLEXL_";
              } else {
                {
#line 55
                tmp___3 = has_device(model, y, x, 5);
                }
#line 55
                if (tmp___3) {
#line 56
                  prefix___0 = "IOI_";
                } else {
                  {
#line 57
                  tmp___1 = is_atx(65536, model, x);
                  }
#line 57
                  if (tmp___1) {
                    {
#line 57
                    tmp___2 = is_aty(16, model, y + 1);
                    }
#line 57
                    if (tmp___2) {
#line 59
                      prefix___0 = "INT_INTERFACE_REGC_";
                    } else {
#line 61
                      prefix___0 = "INT_INTERFACE_";
                    }
                  } else {
#line 61
                    prefix___0 = "INT_INTERFACE_";
                  }
                }
              }
            }
          } else {
            {
#line 63
            tmp___12 = is_atx(131072, model, x);
            }
#line 63
            if (tmp___12) {
#line 64
              prefix___0 = "CMT_PLL_";
            } else {
              {
#line 65
              tmp___11 = is_atx(50331648, model, x);
              }
#line 65
              if (tmp___11) {
#line 66
                if (y == (int )(model->die)->mcb_ypos) {
#line 67
                  prefix___0 = "MCB_";
                } else {
#line 69
                  i = 0;
                  {
#line 69
                  while (1) {
                    while_continue: /* CIL Label */ ;
#line 69
                    if (! (i < (int )(model->die)->num_mui)) {
#line 69
                      goto while_break;
                    }
#line 70
                    if (y == (model->die)->mui_pos[i] + 1) {
#line 71
                      prefix___0 = "MCB_MUI_";
#line 72
                      goto while_break;
                    }
#line 69
                    i ++;
                  }
                  while_break: /* CIL Label */ ;
                  }
#line 75
                  if (i >= (int )(model->die)->num_mui) {
#line 76
                    prefix___0 = "MCB_INT_";
                  }
                }
              } else {
                {
#line 78
                tmp___10 = is_atx(4, model, x);
                }
#line 78
                if (tmp___10) {
#line 79
                  prefix___0 = "RTERM_";
                } else {
                  {
#line 80
                  tmp___9 = is_atx(2, model, x);
                  }
#line 80
                  if (tmp___9) {
#line 81
                    prefix___0 = "LTERM_";
                  } else {
                    {
#line 82
                    tmp___8 = is_atx(262144, model, x);
                    }
#line 82
                    if (tmp___8) {
#line 83
                      prefix___0 = "CLKV_";
                    } else {
                      {
#line 84
                      tmp___7 = is_atx(8192, model, x);
                      }
#line 84
                      if (tmp___7) {
#line 85
                        prefix___0 = "BRAMSITE_";
                      } else {
                        {
#line 86
                        tmp___6 = is_atx(16384, model, x);
                        }
#line 86
                        if (tmp___6) {
#line 87
                          prefix___0 = "MACCSITE_";
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        }
      }
    }
  }
  {
#line 90
  last_buf___6 = (last_buf___6 + 1) % 8;
#line 91
  snprintf((char */* __restrict  */)(buf___3[last_buf___6]), sizeof(buf___3[0]), (char const   */* __restrict  */)"%s%s",
           prefix___0, wire_name);
  }
#line 92
  return ((char const   *)(buf___3[last_buf___6]));
}
}
#line 95 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int has_connpt(struct fpga_model *model , int y , int x , char const   *name ) 
{ 
  struct fpga_tile *tile ;
  uint16_t name_i ;
  int i ;

  {
  {
#line 102
  i = strarray_find(& model->str, name);
  }
#line 103
  if (i == 0) {
#line 104
    return (0);
  }
#line 105
  name_i = (uint16_t )i;
#line 107
  tile = model->tiles + (y * model->x_width + x);
#line 108
  i = 0;
  {
#line 108
  while (1) {
    while_continue: /* CIL Label */ ;
#line 108
    if (! (i < tile->num_conn_point_names)) {
#line 108
      goto while_break;
    }
#line 109
    if ((int )*(tile->conn_point_names + (i * 2 + 1)) == (int )name_i) {
#line 110
      return (1);
    }
#line 108
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 112
  return (0);
}
}
#line 119 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
static void connpt_names_array_append(struct fpga_tile *tile , int name_i ) 
{ 
  uint16_t *new_ptr ;
  void *tmp ;

  {
#line 121
  if (! (tile->num_conn_point_names % 128)) {
    {
#line 122
    tmp = realloc((void *)tile->conn_point_names, (unsigned long )((tile->num_conn_point_names + 128) * 2) * sizeof(uint16_t ));
#line 122
    new_ptr = (uint16_t *)tmp;
    }
#line 124
    if (! new_ptr) {
      {
#line 124
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
              124);
#line 124
      exit(1);
      }
    }
#line 125
    tile->conn_point_names = new_ptr;
  }
#line 127
  *(tile->conn_point_names + tile->num_conn_point_names * 2) = (uint16_t )tile->num_conn_point_dests;
#line 128
  *(tile->conn_point_names + (tile->num_conn_point_names * 2 + 1)) = (uint16_t )name_i;
#line 129
  (tile->num_conn_point_names) ++;
#line 130
  return;
}
}
#line 132 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
static int add_connpt_name_i(struct fpga_model *model , int y , int x , str16_t name_i ,
                             int warn_dup , int *conn_point_o ) 
{ 
  struct fpga_tile *tile ;
  int i ;
  char const   *tmp ;

  {
  {
#line 138
  while (1) {
    while_continue: /* CIL Label */ ;
#line 138
    if (model->rc) {
#line 138
      return (model->rc);
    }
#line 138
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 139
  tile = model->tiles + (y * model->x_width + x);
#line 144
  i = 0;
  {
#line 144
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 144
    if (! (i < tile->num_conn_point_names)) {
#line 144
      goto while_break___0;
    }
#line 145
    if ((int )*(tile->conn_point_names + (i * 2 + 1)) == (int )name_i) {
#line 146
      goto while_break___0;
    }
#line 144
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 148
  if (conn_point_o) {
#line 148
    *conn_point_o = i;
  }
#line 149
  if (i < tile->num_conn_point_names) {
#line 150
    if (warn_dup) {
      {
#line 151
      tmp = strarray_lookup(& model->str, (int )name_i);
#line 151
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Duplicate connection point name y%i x%i %s\n",
              y, x, tmp);
      }
    }
  } else {
    {
#line 156
    connpt_names_array_append(tile, (int )name_i);
    }
  }
#line 157
  return (model->rc);
}
}
#line 160 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int add_connpt_name(struct fpga_model *model , int y , int x , char const   *connpt_name ,
                    int warn_if_duplicate , uint16_t *name_i , int *conn_point_o ) 
{ 
  int rc ;
  int i ;
  int tmp ;

  {
  {
#line 166
  while (1) {
    while_continue: /* CIL Label */ ;
#line 166
    if (model->rc) {
#line 166
      return (model->rc);
    }
#line 166
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 168
  rc = strarray_add(& model->str, connpt_name, & i);
  }
#line 169
  if (rc) {
    {
#line 169
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 169
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
              169);
      }
#line 169
      if (! model->rc) {
#line 169
        model->rc = rc;
      }
#line 169
      return (model->rc);
#line 169
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 171
  while (1) {
    while_continue___1: /* CIL Label */ ;
    {
#line 171
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 171
      if (model->rc) {
#line 171
        return (model->rc);
      }
#line 171
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
#line 171
    if (i < 0) {
#line 171
      goto _L;
    } else
#line 171
    if (i > 65535) {
      _L: /* CIL Label */ 
      {
#line 171
      while (1) {
        while_continue___3: /* CIL Label */ ;
        {
#line 171
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                171);
        }
#line 171
        if (! model->rc) {
#line 171
          model->rc = 22;
        }
#line 171
        return (model->rc);
#line 171
        goto while_break___3;
      }
      while_break___3: /* CIL Label */ ;
      }
    }
#line 171
    goto while_break___1;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 172
  if (name_i) {
#line 172
    *name_i = (uint16_t )i;
  }
  {
#line 174
  tmp = add_connpt_name_i(model, y, x, (str16_t )i, warn_if_duplicate, conn_point_o);
  }
#line 174
  return (tmp);
}
}
#line 177 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int has_device(struct fpga_model *model , int y , int x , int dev ) 
{ 
  struct fpga_tile *tile ;
  int i ;
  int type_count ;

  {
#line 179
  tile = model->tiles + (y * model->x_width + x);
#line 182
  type_count = 0;
#line 183
  i = 0;
  {
#line 183
  while (1) {
    while_continue: /* CIL Label */ ;
#line 183
    if (! (i < tile->num_devs)) {
#line 183
      goto while_break;
    }
#line 184
    if ((unsigned int )(tile->devs + i)->type == (unsigned int )dev) {
#line 185
      type_count ++;
    }
#line 183
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 187
  return (type_count);
}
}
#line 190 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int has_device_type(struct fpga_model *model , int y , int x , int dev , int subtype ) 
{ 
  struct fpga_tile *tile ;
  int i ;
  int type_subtype_count ;

  {
#line 192
  tile = model->tiles + (y * model->x_width + x);
#line 195
  type_subtype_count = 0;
#line 196
  i = 0;
  {
#line 196
  while (1) {
    while_continue: /* CIL Label */ ;
#line 196
    if (! (i < tile->num_devs)) {
#line 196
      goto while_break;
    }
#line 197
    if ((unsigned int )(tile->devs + i)->type == (unsigned int )dev) {
#line 197
      if ((tile->devs + i)->subtype == subtype) {
#line 199
        type_subtype_count ++;
      }
    }
#line 196
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 201
  return (type_subtype_count);
}
}
#line 204 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int add_connpt_2(struct fpga_model *model , int y , int x , char const   *connpt_name ,
                 char const   *suffix1___0 , char const   *suffix2___0 , int dup_warn ) 
{ 
  char name_buf[64] ;

  {
  {
#line 210
  while (1) {
    while_continue: /* CIL Label */ ;
#line 210
    if (model->rc) {
#line 210
      return (model->rc);
    }
#line 210
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 212
  snprintf((char */* __restrict  */)(name_buf), sizeof(name_buf), (char const   */* __restrict  */)"%s%s",
           connpt_name, suffix1___0);
#line 213
  add_connpt_name(model, y, x, (char const   *)(name_buf), dup_warn, (uint16_t *)0,
                  (int *)0);
#line 216
  snprintf((char */* __restrict  */)(name_buf), sizeof(name_buf), (char const   */* __restrict  */)"%s%s",
           connpt_name, suffix2___0);
#line 217
  add_connpt_name(model, y, x, (char const   *)(name_buf), dup_warn, (uint16_t *)0,
                  (int *)0);
  }
#line 220
  return (model->rc);
}
}
#line 226 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
static int add_conn_uni_i(struct fpga_model *model , int from_y , int from_x , str16_t from_name ,
                          int *from_connpt_o , int to_y , int to_x , str16_t to_name ) 
{ 
  struct fpga_tile *tile ;
  uint16_t *new_ptr ;
  int conn_start ;
  int num_conn_point_dests_for_this_wire ;
  int j ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  void *tmp___3 ;

  {
  {
#line 234
  while (1) {
    while_continue: /* CIL Label */ ;
#line 234
    if (model->rc) {
#line 234
      return (model->rc);
    }
#line 234
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 242
  if (*from_connpt_o == -1) {
    {
#line 243
    add_connpt_name_i(model, from_y, from_x, from_name, 0, from_connpt_o);
    }
    {
#line 245
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 245
      if (model->rc) {
#line 245
        return (model->rc);
      }
#line 245
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 248
  tile = model->tiles + (from_y * model->x_width + from_x);
#line 249
  conn_start = (int )*(tile->conn_point_names + *from_connpt_o * 2);
#line 250
  if (*from_connpt_o + 1 >= tile->num_conn_point_names) {
#line 251
    num_conn_point_dests_for_this_wire = tile->num_conn_point_dests - conn_start;
  } else {
#line 253
    num_conn_point_dests_for_this_wire = (int )*(tile->conn_point_names + (*from_connpt_o + 1) * 2) - conn_start;
  }
#line 256
  j = conn_start;
  {
#line 256
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 256
    if (! (j < conn_start + num_conn_point_dests_for_this_wire)) {
#line 256
      goto while_break___1;
    }
#line 257
    if ((int )*(tile->conn_point_dests + j * 3) == to_x) {
#line 257
      if ((int )*(tile->conn_point_dests + (j * 3 + 1)) == to_y) {
#line 257
        if ((int )*(tile->conn_point_dests + (j * 3 + 2)) == (int )to_name) {
          {
#line 260
          tmp = strarray_lookup(& model->str, (int )to_name);
#line 260
          tmp___0 = strarray_lookup(& model->str, (int )from_name);
#line 260
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Duplicate conn (num_conn_point_dests %i): y%i x%i %s - y%i x%i %s.\n",
                  num_conn_point_dests_for_this_wire, from_y, from_x, tmp___0, to_y,
                  to_x, tmp);
#line 264
          j = conn_start;
          }
          {
#line 264
          while (1) {
            while_continue___2: /* CIL Label */ ;
#line 264
            if (! (j < conn_start + num_conn_point_dests_for_this_wire)) {
#line 264
              goto while_break___2;
            }
            {
#line 265
            tmp___1 = strarray_lookup(& model->str, (int )*(tile->conn_point_dests + (j * 3 + 2)));
#line 265
            tmp___2 = strarray_lookup(& model->str, (int )from_name);
#line 265
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"c%i: y%i x%i %s -> y%i x%i %s\n",
                    j, from_y, from_x, tmp___2, (int )*(tile->conn_point_dests + (j * 3 + 1)),
                    (int )*(tile->conn_point_dests + j * 3), tmp___1);
#line 264
            j ++;
            }
          }
          while_break___2: /* CIL Label */ ;
          }
#line 270
          return (model->rc);
        }
      }
    }
#line 256
    j ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 274
  if (! (tile->num_conn_point_dests % 128)) {
    {
#line 275
    tmp___3 = realloc((void *)tile->conn_point_dests, (unsigned long )((tile->num_conn_point_dests + 128) * 3) * sizeof(uint16_t ));
#line 275
    new_ptr = (uint16_t *)tmp___3;
    }
#line 277
    if (! new_ptr) {
      {
#line 277
      while (1) {
        while_continue___3: /* CIL Label */ ;
        {
#line 277
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                277);
        }
#line 277
        if (! model->rc) {
#line 277
          model->rc = 12;
        }
#line 277
        return (model->rc);
#line 277
        goto while_break___3;
      }
      while_break___3: /* CIL Label */ ;
      }
    }
#line 278
    tile->conn_point_dests = new_ptr;
  }
#line 280
  if (tile->num_conn_point_dests > j) {
    {
#line 281
    memmove((void *)(tile->conn_point_dests + (j + 1) * 3), (void const   *)(tile->conn_point_dests + j * 3),
            (unsigned long )((tile->num_conn_point_dests - j) * 3) * sizeof(uint16_t ));
    }
  }
#line 284
  *(tile->conn_point_dests + j * 3) = (uint16_t )to_x;
#line 285
  *(tile->conn_point_dests + (j * 3 + 1)) = (uint16_t )to_y;
#line 286
  *(tile->conn_point_dests + (j * 3 + 2)) = to_name;
#line 287
  (tile->num_conn_point_dests) ++;
#line 288
  j = *from_connpt_o + 1;
  {
#line 288
  while (1) {
    while_continue___4: /* CIL Label */ ;
#line 288
    if (! (j < tile->num_conn_point_names)) {
#line 288
      goto while_break___4;
    }
#line 289
    *(tile->conn_point_names + j * 2) = (uint16_t )((int )*(tile->conn_point_names + j * 2) + 1);
#line 288
    j ++;
  }
  while_break___4: /* CIL Label */ ;
  }
#line 300
  return (model->rc);
}
}
#line 303 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
static int add_conn_uni(struct fpga_model *model , int y1 , int x1 , char const   *name1 ,
                        int y2 , int x2 , char const   *name2 ) 
{ 
  str16_t name1_i ;
  str16_t name2_i ;
  int j ;
  int from_connpt_o ;
  int rc ;
  int tmp ;

  {
  {
#line 310
  while (1) {
    while_continue: /* CIL Label */ ;
#line 310
    if (model->rc) {
#line 310
      return (model->rc);
    }
#line 310
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 312
  rc = strarray_add(& model->str, name1, & j);
  }
#line 313
  if (rc) {
    {
#line 313
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 313
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
              313);
      }
#line 313
      if (! model->rc) {
#line 313
        model->rc = rc;
      }
#line 313
      return (model->rc);
#line 313
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 314
  while (1) {
    while_continue___1: /* CIL Label */ ;
    {
#line 314
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 314
      if (model->rc) {
#line 314
        return (model->rc);
      }
#line 314
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
#line 314
    if (j < 0) {
#line 314
      goto _L;
    } else
#line 314
    if (j > 65535) {
      _L: /* CIL Label */ 
      {
#line 314
      while (1) {
        while_continue___3: /* CIL Label */ ;
        {
#line 314
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                314);
        }
#line 314
        if (! model->rc) {
#line 314
          model->rc = 22;
        }
#line 314
        return (model->rc);
#line 314
        goto while_break___3;
      }
      while_break___3: /* CIL Label */ ;
      }
    }
#line 314
    goto while_break___1;
  }
  while_break___1: /* CIL Label */ ;
  }
  {
#line 315
  name1_i = (str16_t )j;
#line 316
  rc = strarray_add(& model->str, name2, & j);
  }
#line 317
  if (rc) {
    {
#line 317
    while (1) {
      while_continue___4: /* CIL Label */ ;
      {
#line 317
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
              317);
      }
#line 317
      if (! model->rc) {
#line 317
        model->rc = rc;
      }
#line 317
      return (model->rc);
#line 317
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
  }
  {
#line 318
  while (1) {
    while_continue___5: /* CIL Label */ ;
    {
#line 318
    while (1) {
      while_continue___6: /* CIL Label */ ;
#line 318
      if (model->rc) {
#line 318
        return (model->rc);
      }
#line 318
      goto while_break___6;
    }
    while_break___6: /* CIL Label */ ;
    }
#line 318
    if (j < 0) {
#line 318
      goto _L___0;
    } else
#line 318
    if (j > 65535) {
      _L___0: /* CIL Label */ 
      {
#line 318
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 318
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                318);
        }
#line 318
        if (! model->rc) {
#line 318
          model->rc = 22;
        }
#line 318
        return (model->rc);
#line 318
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
    }
#line 318
    goto while_break___5;
  }
  while_break___5: /* CIL Label */ ;
  }
  {
#line 319
  name2_i = (str16_t )j;
#line 321
  from_connpt_o = -1;
#line 322
  tmp = add_conn_uni_i(model, y1, x1, name1_i, & from_connpt_o, y2, x2, name2_i);
  }
#line 322
  return (tmp);
}
}
#line 325 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int add_conn_bi(struct fpga_model *model , int y1 , int x1 , char const   *name1 ,
                int y2 , int x2 , char const   *name2 ) 
{ 


  {
  {
#line 329
  add_conn_uni(model, y1, x1, name1, y2, x2, name2);
#line 330
  add_conn_uni(model, y2, x2, name2, y1, x1, name1);
  }
#line 331
  return (model->rc);
}
}
#line 334 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int add_conn_bi_pref(struct fpga_model *model , int y1 , int x1 , char const   *name1 ,
                     int y2 , int x2 , char const   *name2 ) 
{ 
  char const   *tmp ;
  char const   *tmp___0 ;

  {
  {
#line 338
  tmp = wpref(model, y2, x2, name2);
#line 338
  tmp___0 = wpref(model, y1, x1, name1);
#line 338
  add_conn_bi(model, y1, x1, tmp___0, y2, x2, tmp);
  }
#line 340
  return (model->rc);
}
}
#line 343 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int add_conn_range(struct fpga_model *model , int (*add_conn_func)(struct fpga_model *model ,
                                                                   int y1 , int x1 ,
                                                                   char const   *name1 ,
                                                                   int y2 , int x2 ,
                                                                   char const   *name2 ) ,
                   int y1 , int x1 , char const   *name1 , int start1 , int last1 ,
                   int y2 , int x2 , char const   *name2 , int start2 ) 
{ 
  char buf1[64] ;
  char buf2[64] ;
  int i ;

  {
  {
#line 350
  while (1) {
    while_continue: /* CIL Label */ ;
#line 350
    if (model->rc) {
#line 350
      return (model->rc);
    }
#line 350
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 351
  i = start1;
  {
#line 351
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 351
    if (! (i <= last1)) {
#line 351
      goto while_break___0;
    }
    {
#line 352
    snprintf((char */* __restrict  */)(buf1), sizeof(buf1), (char const   */* __restrict  */)name1,
             i);
    }
#line 353
    if (start2 & 256) {
      {
#line 354
      snprintf((char */* __restrict  */)(buf2), sizeof(buf2), (char const   */* __restrict  */)name2,
               (start2 & 255) - (i - start1));
      }
    } else {
      {
#line 356
      snprintf((char */* __restrict  */)(buf2), sizeof(buf2), (char const   */* __restrict  */)name2,
               (start2 & 255) + (i - start1));
      }
    }
    {
#line 357
    (*add_conn_func)(model, y1, x1, (char const   *)(buf1), y2, x2, (char const   *)(buf2));
#line 351
    i ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 359
  return (model->rc);
}
}
#line 362 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int add_conn_net(struct fpga_model *model , int add_pref , struct w_net  const  *net ) 
{ 
  int i ;
  int j ;
  int rc ;
  str16_t net_name_i[128] ;
  int str_i ;
  int net_connpt_o[128] ;
  char const   *tmp ;
  char const   *tmp___0 ;
  int (*tmp___1)(struct fpga_model *model , int y1 , int x1 , char const   *name1 ,
                 int y2 , int x2 , char const   *name2 ) ;

  {
  {
#line 366
  while (1) {
    while_continue: /* CIL Label */ ;
#line 366
    if (model->rc) {
#line 366
      return (model->rc);
    }
#line 366
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 367
  if (net->num_pts < 2) {
    {
#line 367
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 367
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
              367);
      }
#line 367
      if (! model->rc) {
#line 367
        model->rc = 22;
      }
#line 367
      return (model->rc);
#line 367
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 368
  if (! net->last_inc) {
#line 372
    i = 0;
    {
#line 372
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 372
      if (! (i < (int )net->num_pts)) {
#line 372
        goto while_break___1;
      }
#line 373
      if (add_pref) {
        {
#line 373
        tmp = wpref(model, (int )net->pt[i].y, (int )net->pt[i].x, (char const   *)net->pt[i].name);
#line 373
        tmp___0 = (char const   */* const  */)tmp;
        }
      } else {
#line 373
        tmp___0 = net->pt[i].name;
      }
      {
#line 373
      rc = strarray_add(& model->str, (char const   *)tmp___0, & str_i);
      }
#line 378
      if (rc) {
        {
#line 378
        while (1) {
          while_continue___2: /* CIL Label */ ;
          {
#line 378
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                  378);
          }
#line 378
          if (! model->rc) {
#line 378
            model->rc = rc;
          }
#line 378
          return (model->rc);
#line 378
          goto while_break___2;
        }
        while_break___2: /* CIL Label */ ;
        }
      }
      {
#line 379
      while (1) {
        while_continue___3: /* CIL Label */ ;
        {
#line 379
        while (1) {
          while_continue___4: /* CIL Label */ ;
#line 379
          if (model->rc) {
#line 379
            return (model->rc);
          }
#line 379
          goto while_break___4;
        }
        while_break___4: /* CIL Label */ ;
        }
#line 379
        if (str_i < 0) {
#line 379
          goto _L;
        } else
#line 379
        if (str_i > 65535) {
          _L: /* CIL Label */ 
          {
#line 379
          while (1) {
            while_continue___5: /* CIL Label */ ;
            {
#line 379
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                    379);
            }
#line 379
            if (! model->rc) {
#line 379
              model->rc = 22;
            }
#line 379
            return (model->rc);
#line 379
            goto while_break___5;
          }
          while_break___5: /* CIL Label */ ;
          }
        }
#line 379
        goto while_break___3;
      }
      while_break___3: /* CIL Label */ ;
      }
#line 380
      net_name_i[i] = (str16_t )str_i;
#line 382
      net_connpt_o[i] = -1;
#line 372
      i ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 384
    i = 0;
    {
#line 384
    while (1) {
      while_continue___6: /* CIL Label */ ;
#line 384
      if (! (i < (int )net->num_pts)) {
#line 384
        goto while_break___6;
      }
#line 385
      j = i + 1;
      {
#line 385
      while (1) {
        while_continue___7: /* CIL Label */ ;
#line 385
        if (! (j < (int )net->num_pts)) {
#line 385
          goto while_break___7;
        }
#line 386
        if (net->pt[j].y == net->pt[i].y) {
#line 386
          if (net->pt[j].x == net->pt[i].x) {
#line 388
            goto __Cont;
          }
        }
        {
#line 389
        add_conn_uni_i(model, (int )net->pt[i].y, (int )net->pt[i].x, net_name_i[i],
                       & net_connpt_o[i], (int )net->pt[j].y, (int )net->pt[j].x,
                       net_name_i[j]);
#line 393
        add_conn_uni_i(model, (int )net->pt[j].y, (int )net->pt[j].x, net_name_i[j],
                       & net_connpt_o[j], (int )net->pt[i].y, (int )net->pt[i].x,
                       net_name_i[i]);
        }
        __Cont: /* CIL Label */ 
#line 385
        j ++;
      }
      while_break___7: /* CIL Label */ ;
      }
#line 384
      i ++;
    }
    while_break___6: /* CIL Label */ ;
    }
  } else {
#line 400
    i = 0;
    {
#line 400
    while (1) {
      while_continue___8: /* CIL Label */ ;
#line 400
      if (! (i < (int )net->num_pts)) {
#line 400
        goto while_break___8;
      }
#line 401
      j = i + 1;
      {
#line 401
      while (1) {
        while_continue___9: /* CIL Label */ ;
#line 401
        if (! (j < (int )net->num_pts)) {
#line 401
          goto while_break___9;
        }
#line 406
        if (net->pt[j].y == net->pt[i].y) {
#line 406
          if (net->pt[j].x == net->pt[i].x) {
#line 408
            goto __Cont___0;
          }
        }
#line 409
        if (add_pref) {
#line 409
          tmp___1 = & add_conn_bi_pref;
        } else {
#line 409
          tmp___1 = & add_conn_bi;
        }
        {
#line 409
        add_conn_range(model, tmp___1, (int )net->pt[i].y, (int )net->pt[i].x, (char const   *)net->pt[i].name,
                       (int )net->pt[i].start_count, (int )(net->pt[i].start_count + net->last_inc),
                       (int )net->pt[j].y, (int )net->pt[j].x, (char const   *)net->pt[j].name,
                       (int )net->pt[j].start_count);
        }
        __Cont___0: /* CIL Label */ 
#line 401
        j ++;
      }
      while_break___9: /* CIL Label */ ;
      }
#line 400
      i ++;
    }
    while_break___8: /* CIL Label */ ;
    }
  }
#line 421
  return (model->rc);
}
}
#line 432 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int add_switch(struct fpga_model *model , int y , int x , char const   *from , char const   *to ,
               int is_bidirectional ) 
{ 
  struct fpga_tile *tile ;
  int rc ;
  int i ;
  int from_idx ;
  int to_idx ;
  int from_connpt_o ;
  int to_connpt_o ;
  uint32_t new_switch ;
  uint32_t *new_ptr ;
  void *tmp ;
  int tmp___0 ;

  {
#line 435
  tile = model->tiles + (y * model->x_width + x);
  {
#line 439
  while (1) {
    while_continue: /* CIL Label */ ;
#line 439
    if (model->rc) {
#line 439
      return (model->rc);
    }
#line 439
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 443
  rc = strarray_add(& model->str, from, & from_idx);
  }
#line 444
  if (rc) {
#line 444
    goto xout;
  }
  {
#line 445
  rc = strarray_add(& model->str, to, & to_idx);
  }
#line 446
  if (rc) {
#line 446
    goto xout;
  }
#line 451
  if (from_idx == 0) {
    {
#line 452
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"No string for switch from %s (%i) or %s (%i).\n",
            from, from_idx, to, to_idx);
    }
#line 454
    return (-1);
  } else
#line 451
  if (to_idx == 0) {
    {
#line 452
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"No string for switch from %s (%i) or %s (%i).\n",
            from, from_idx, to, to_idx);
    }
#line 454
    return (-1);
  }
#line 460
  from_connpt_o = -1;
#line 461
  i = tile->num_conn_point_names - 1;
  {
#line 461
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 461
    if (! (i >= 0)) {
#line 461
      goto while_break___0;
    }
#line 462
    if ((int )*(tile->conn_point_names + (i * 2 + 1)) == from_idx) {
#line 463
      from_connpt_o = i;
#line 464
      goto while_break___0;
    }
#line 461
    i --;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 467
  to_connpt_o = -1;
#line 468
  i = tile->num_conn_point_names - 1;
  {
#line 468
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 468
    if (! (i >= 0)) {
#line 468
      goto while_break___1;
    }
#line 469
    if ((int )*(tile->conn_point_names + (i * 2 + 1)) == to_idx) {
#line 470
      to_connpt_o = i;
#line 471
      goto while_break___1;
    }
#line 468
    i --;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 475
  if (from_connpt_o == -1) {
    {
#line 476
    from_connpt_o = tile->num_conn_point_names;
#line 477
    connpt_names_array_append(tile, from_idx);
    }
  }
#line 479
  if (to_connpt_o == -1) {
    {
#line 480
    to_connpt_o = tile->num_conn_point_names;
#line 481
    connpt_names_array_append(tile, to_idx);
    }
  }
#line 484
  if (from_connpt_o == -1) {
    {
#line 485
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"No conn point for switch from %s (%i/%i) or %s (%i/%i).\n",
            from, from_idx, from_connpt_o, to, to_idx, to_connpt_o);
    }
#line 487
    return (-1);
  } else
#line 484
  if (to_connpt_o == -1) {
    {
#line 485
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"No conn point for switch from %s (%i/%i) or %s (%i/%i).\n",
            from, from_idx, from_connpt_o, to, to_idx, to_connpt_o);
    }
#line 487
    return (-1);
  }
#line 489
  if (from_connpt_o > 32767) {
    {
#line 491
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Internal error in %s:%i (from_o %i to_o %i)\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            492, from_connpt_o, to_connpt_o);
    }
#line 493
    return (-1);
  } else
#line 489
  if (to_connpt_o > 32767) {
    {
#line 491
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Internal error in %s:%i (from_o %i to_o %i)\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            492, from_connpt_o, to_connpt_o);
    }
#line 493
    return (-1);
  }
#line 495
  new_switch = (uint32_t )((from_connpt_o << 15) | to_connpt_o);
#line 496
  if (is_bidirectional) {
#line 497
    new_switch |= 1073741824U;
  }
#line 508
  if (! (tile->num_switches % 256)) {
    {
#line 509
    tmp = realloc((void *)tile->switches, (unsigned long )(tile->num_switches + 256) * sizeof(*(tile->switches)));
#line 509
    new_ptr = (uint32_t *)tmp;
    }
#line 511
    if (! new_ptr) {
      {
#line 512
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Out of memory %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
              512);
      }
#line 513
      return (-1);
    }
#line 515
    tile->switches = new_ptr;
  }
#line 517
  tmp___0 = tile->num_switches;
#line 517
  (tile->num_switches) ++;
#line 517
  *(tile->switches + tmp___0) = new_switch;
#line 518
  return (0);
  xout: 
#line 520
  return (rc);
}
}
#line 523 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int add_switch_set(struct fpga_model *model , int y , int x , char const   *prefix___0 ,
                   char const   **pairs___6 , int suffix_inc ) 
{ 
  int i ;
  int j ;
  int from_len ;
  int to_len ;
  int rc ;
  char from[64] ;
  char to[64] ;
  size_t tmp ;
  size_t tmp___0 ;

  {
  {
#line 529
  while (1) {
    while_continue: /* CIL Label */ ;
#line 529
    if (model->rc) {
#line 529
      return (model->rc);
    }
#line 529
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 530
  if (! prefix___0) {
#line 530
    prefix___0 = "";
  }
#line 531
  i = 0;
  {
#line 531
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 531
    if (! *(*(pairs___6 + i * 2) + 0)) {
#line 531
      goto while_break___0;
    }
    {
#line 532
    snprintf((char */* __restrict  */)(from), sizeof(from), (char const   */* __restrict  */)"%s%s",
             prefix___0, *(pairs___6 + i * 2));
#line 533
    snprintf((char */* __restrict  */)(to), sizeof(to), (char const   */* __restrict  */)"%s%s",
             prefix___0, *(pairs___6 + (i * 2 + 1)));
    }
#line 534
    if (! suffix_inc) {
      {
#line 535
      rc = add_switch(model, y, x, (char const   *)(from), (char const   *)(to), 0);
      }
#line 537
      if (rc) {
#line 537
        goto xout;
      }
    } else {
      {
#line 539
      tmp = strlen((char const   *)(from));
#line 539
      from_len = (int )tmp;
#line 540
      tmp___0 = strlen((char const   *)(to));
#line 540
      to_len = (int )tmp___0;
#line 541
      j = 0;
      }
      {
#line 541
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 541
        if (! (j <= suffix_inc)) {
#line 541
          goto while_break___1;
        }
        {
#line 542
        snprintf((char */* __restrict  */)(& from[from_len]), sizeof(from) - (unsigned long )from_len,
                 (char const   */* __restrict  */)"%i", j);
#line 543
        snprintf((char */* __restrict  */)(& to[to_len]), sizeof(to) - (unsigned long )to_len,
                 (char const   */* __restrict  */)"%i", j);
#line 544
        rc = add_switch(model, y, x, (char const   *)(from), (char const   *)(to),
                        0);
        }
#line 546
        if (rc) {
#line 546
          goto xout;
        }
#line 541
        j ++;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 531
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 550
  return (0);
  xout: 
#line 552
  return (rc);
}
}
#line 555 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int replicate_switches_and_names(struct fpga_model *model , int y_from , int x_from ,
                                 int y_to , int x_to ) 
{ 
  struct fpga_tile *from_tile ;
  struct fpga_tile *to_tile ;
  int rc ;
  void *tmp ;
  void *tmp___0 ;

  {
  {
#line 561
  while (1) {
    while_continue: /* CIL Label */ ;
#line 561
    if (model->rc) {
#line 561
      return (model->rc);
    }
#line 561
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 562
  from_tile = model->tiles + (y_from * model->x_width + x_from);
#line 563
  to_tile = model->tiles + (y_to * model->x_width + x_to);
#line 564
  if (to_tile->num_conn_point_names) {
#line 564
    goto _L;
  } else
#line 564
  if (to_tile->num_conn_point_dests) {
#line 564
    goto _L;
  } else
#line 564
  if (to_tile->num_switches) {
#line 564
    goto _L;
  } else
#line 564
  if (from_tile->num_conn_point_dests) {
#line 564
    goto _L;
  } else
#line 564
  if (! from_tile->num_conn_point_names) {
#line 564
    goto _L;
  } else
#line 564
  if (! from_tile->num_switches) {
    _L: /* CIL Label */ 
    {
#line 569
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 569
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
              569);
#line 569
      rc = 22;
      }
#line 569
      goto fail;
#line 569
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 571
  tmp = malloc((unsigned long )(((from_tile->num_conn_point_names / 128 + 1) * 128) * 2) * sizeof(uint16_t ));
#line 571
  to_tile->conn_point_names = (uint16_t *)tmp;
  }
#line 572
  if (! to_tile->conn_point_names) {
    {
#line 572
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            572);
#line 572
    exit(1);
    }
  }
  {
#line 573
  memcpy((void */* __restrict  */)to_tile->conn_point_names, (void const   */* __restrict  */)from_tile->conn_point_names,
         (unsigned long )(from_tile->num_conn_point_names * 2) * sizeof(uint16_t ));
#line 574
  to_tile->num_conn_point_names = from_tile->num_conn_point_names;
#line 576
  tmp___0 = malloc((unsigned long )((from_tile->num_switches / 256 + 1) * 256) * sizeof(*(from_tile->switches)));
#line 576
  to_tile->switches = (uint32_t *)tmp___0;
  }
#line 577
  if (! to_tile->switches) {
    {
#line 577
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            577);
#line 577
    exit(1);
    }
  }
  {
#line 578
  memcpy((void */* __restrict  */)to_tile->switches, (void const   */* __restrict  */)from_tile->switches,
         (unsigned long )from_tile->num_switches * sizeof(*(from_tile->switches)));
#line 579
  to_tile->num_switches = from_tile->num_switches;
  }
#line 580
  return (0);
  fail: 
#line 582
  return (rc);
}
}
#line 585 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
void seed_strx(struct fpga_model *model , struct seed_data  const  *data ) 
{ 
  int x ;
  int i ;
  int tmp ;

  {
#line 588
  x = 0;
  {
#line 588
  while (1) {
    while_continue: /* CIL Label */ ;
#line 588
    if (! (x < model->x_width)) {
#line 588
      goto while_break;
    }
#line 589
    *(model->tmp_str + x) = (char const   *)0;
#line 590
    i = 0;
    {
#line 590
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 590
      if (! (data + i)->flags) {
#line 590
        goto while_break___0;
      }
      {
#line 591
      tmp = is_atx((int )(data + i)->flags, model, x);
      }
#line 591
      if (tmp) {
#line 592
        *(model->tmp_str + x) = (char const   *)(data + i)->str;
      }
#line 590
      i ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 588
    x ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 595
  return;
}
}
#line 597 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
void seed_stry(struct fpga_model *model , struct seed_data  const  *data ) 
{ 
  int y ;
  int i ;
  int tmp ;

  {
#line 600
  y = 0;
  {
#line 600
  while (1) {
    while_continue: /* CIL Label */ ;
#line 600
    if (! (y < model->y_height)) {
#line 600
      goto while_break;
    }
#line 601
    *(model->tmp_str + y) = (char const   *)0;
#line 602
    i = 0;
    {
#line 602
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 602
      if (! (data + i)->flags) {
#line 602
        goto while_break___0;
      }
      {
#line 603
      tmp = is_aty((int )(data + i)->flags, model, y);
      }
#line 603
      if (tmp) {
#line 604
        *(model->tmp_str + y) = (char const   *)(data + i)->str;
      }
#line 602
      i ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 600
    y ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 607
  return;
}
}
#line 609 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
char next_non_whitespace(char const   *s___8 ) 
{ 
  int i ;

  {
#line 612
  i = 0;
  {
#line 612
  while (1) {
    while_continue: /* CIL Label */ ;
#line 612
    if (! ((int const   )*(s___8 + i) == 32)) {
#line 612
      goto while_break;
    }
#line 612
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 613
  return ((char )*(s___8 + i));
}
}
#line 616 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
char last_major(char const   *str___1 , int cur_o ) 
{ 


  {
  {
#line 618
  while (1) {
    while_continue: /* CIL Label */ ;
#line 618
    if (! cur_o) {
#line 618
      goto while_break;
    }
#line 619
    if ((int const   )*(str___1 + (cur_o - 1)) >= 65) {
#line 619
      if ((int const   )*(str___1 + (cur_o - 1)) <= 90) {
#line 620
        return ((char )*(str___1 + (cur_o - 1)));
      }
    }
#line 618
    cur_o --;
  }
  while_break: /* CIL Label */ ;
  }
#line 622
  return ((char)0);
}
}
#line 625 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int is_aty(int check , struct fpga_model *model , int y ) 
{ 
  int row_pos ;

  {
#line 627
  if (y < 0) {
#line 627
    return (0);
  }
#line 628
  if (check & 1) {
#line 628
    if (y == 0) {
#line 628
      return (1);
    }
  }
#line 629
  if (check & 2) {
#line 629
    if (y == 1) {
#line 629
      return (1);
    }
  }
#line 630
  if (check & 4) {
#line 630
    if (y == model->y_height - 2) {
#line 630
      return (1);
    }
  }
#line 631
  if (check & 8) {
#line 631
    if (y == model->y_height - 1) {
#line 631
      return (1);
    }
  }
#line 632
  if (check & 16) {
#line 632
    if (y == model->center_y) {
#line 632
      return (1);
    }
  }
#line 633
  if (check & 16480) {
    {
#line 635
    is_in_row((struct fpga_model  const  *)model, y, (int *)0, & row_pos);
    }
#line 636
    if (check & 32) {
#line 636
      if (row_pos == 8) {
#line 636
        return (1);
      }
    }
#line 637
    if (check & 64) {
#line 637
      if (row_pos == 16) {
#line 637
        return (1);
      }
    }
#line 638
    if (check & 16384) {
#line 638
      if (row_pos >= 0) {
#line 638
        if (row_pos < 8) {
#line 638
          return (1);
        } else {
#line 638
          goto _L;
        }
      } else
      _L: /* CIL Label */ 
#line 638
      if (row_pos > 8) {
#line 638
        if (row_pos <= 16) {
#line 638
          return (1);
        }
      }
    }
  }
#line 640
  if (check & 128) {
#line 640
    if ((model->tiles + y * model->x_width)->flags & 32768) {
#line 640
      return (1);
    }
  }
#line 641
  if (check & 256) {
#line 641
    if ((model->tiles + ((y * model->x_width + model->x_width) - 1))->flags & 32768) {
#line 641
      return (1);
    }
  }
#line 642
  if (check & 512) {
#line 642
    if (y > 1) {
#line 642
      if (y <= 3) {
#line 644
        return (1);
      } else {
#line 642
        goto _L___0;
      }
    } else
    _L___0: /* CIL Label */ 
#line 642
    if (y >= (model->y_height - 2) - 2) {
#line 642
      if (y < model->y_height - 2) {
#line 644
        return (1);
      }
    }
  }
#line 645
  if (check & 1024) {
#line 645
    if (y == 2) {
#line 645
      return (1);
    }
  }
#line 646
  if (check & 2048) {
#line 646
    if (y == 3) {
#line 646
      return (1);
    }
  }
#line 647
  if (check & 4096) {
#line 647
    if (y == model->y_height - 4) {
#line 647
      return (1);
    }
  }
#line 648
  if (check & 8192) {
#line 648
    if (y == model->y_height - 3) {
#line 648
      return (1);
    }
  }
#line 649
  return (0);
}
}
#line 652 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int is_atx(int check , struct fpga_model *model , int x ) 
{ 


  {
#line 654
  if (x < 0) {
#line 654
    return (0);
  }
#line 655
  if (check & 1) {
#line 655
    if (! x) {
#line 655
      return (1);
    }
  }
#line 656
  if (check & 2) {
#line 656
    if (x == 1) {
#line 656
      return (1);
    }
  }
#line 657
  if (check & 4) {
#line 657
    if (x == model->x_width - 2) {
#line 657
      return (1);
    }
  }
#line 658
  if (check & 8) {
#line 658
    if (x == model->x_width - 1) {
#line 658
      return (1);
    }
  }
#line 659
  if (check & 16) {
#line 659
    if ((model->tiles + x)->flags & 128) {
#line 660
      return (1);
    }
  }
#line 661
  if (check & 32) {
#line 661
    if ((model->tiles + x)->flags & 1) {
#line 661
      if ((model->tiles + (x + 1))->flags & 2) {
#line 663
        return (1);
      }
    }
  }
#line 664
  if (check & 64) {
#line 664
    if ((model->tiles + x)->flags & 1) {
#line 664
      if ((model->tiles + (x + 1))->flags & 4) {
#line 666
        return (1);
      }
    }
  }
#line 667
  if (check & 128) {
#line 667
    if ((model->tiles + x)->flags & 2) {
#line 668
      return (1);
    }
  }
#line 669
  if (check & 256) {
#line 669
    if ((model->tiles + x)->flags & 4) {
#line 670
      return (1);
    }
  }
#line 671
  if (check & 512) {
#line 671
    if ((model->tiles + x)->flags & 1) {
#line 671
      if ((model->tiles + (x + 1))->flags & 8) {
#line 671
        if ((model->tiles + (x + 2))->flags & 32) {
#line 674
          return (1);
        }
      }
    }
  }
#line 675
  if (check & 1024) {
#line 675
    if ((model->tiles + x)->flags & 1) {
#line 675
      if ((model->tiles + (x + 1))->flags & 16) {
#line 675
        if ((model->tiles + (x + 2))->flags & 64) {
#line 678
          return (1);
        }
      }
    }
  }
#line 679
  if (check & 2048) {
#line 679
    if ((model->tiles + x)->flags & 8) {
#line 679
      return (1);
    }
  }
#line 680
  if (check & 4096) {
#line 680
    if ((model->tiles + x)->flags & 16) {
#line 680
      return (1);
    }
  }
#line 681
  if (check & 8192) {
#line 681
    if ((model->tiles + x)->flags & 32) {
#line 681
      return (1);
    }
  }
#line 682
  if (check & 16384) {
#line 682
    if ((model->tiles + x)->flags & 64) {
#line 682
      return (1);
    }
  }
#line 683
  if (check & 32768) {
#line 683
    if (x == model->center_x - 3) {
#line 683
      return (1);
    }
  }
#line 684
  if (check & 65536) {
#line 684
    if (x == model->center_x - 2) {
#line 684
      return (1);
    }
  }
#line 685
  if (check & 131072) {
#line 685
    if (x == model->center_x - 1) {
#line 685
      return (1);
    }
  }
#line 686
  if (check & 262144) {
#line 686
    if (x == model->center_x) {
#line 686
      return (1);
    }
  }
#line 687
  if (check & 524288) {
#line 687
    if (x == 2) {
#line 687
      return (1);
    }
  }
#line 688
  if (check & 1048576) {
#line 688
    if (x == 3) {
#line 688
      return (1);
    }
  }
#line 689
  if (check & 2097152) {
#line 689
    if (x == model->x_width - 5) {
#line 690
      return (1);
    }
  }
#line 691
  if (check & 4194304) {
#line 691
    if (x == model->x_width - 4) {
#line 692
      return (1);
    }
  }
#line 693
  if (check & 8388608) {
#line 693
    if (x < model->center_x) {
#line 693
      return (1);
    }
  }
#line 694
  if (check & 16777216) {
#line 694
    if (x == 4) {
#line 694
      return (1);
    }
  }
#line 695
  if (check & 33554432) {
#line 695
    if (x == model->x_width - 3) {
#line 695
      return (1);
    }
  }
#line 696
  return (0);
}
}
#line 699 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int is_atyx(int check , struct fpga_model *model , int y , int x ) 
{ 
  struct fpga_tile *tile ;
  int row_pos ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;

  {
#line 703
  if (y < 0) {
#line 703
    return (0);
  } else
#line 703
  if (x < 0) {
#line 703
    return (0);
  }
#line 705
  if (check & 1) {
#line 705
    if ((model->tiles + x)->flags & 1) {
#line 705
      goto _L;
    } else
#line 705
    if (x == 2) {
#line 705
      goto _L;
    } else
#line 705
    if (x == model->x_width - 5) {
#line 705
      goto _L;
    } else
#line 705
    if (x == model->center_x - 3) {
      _L: /* CIL Label */ 
      {
#line 710
      is_in_row((struct fpga_model  const  *)model, y, (int *)0, & row_pos);
      }
#line 711
      if (row_pos >= 0) {
#line 711
        if (row_pos != 8) {
#line 711
          return (1);
        }
      }
    }
  }
#line 713
  tile = model->tiles + (y * model->x_width + x);
#line 714
  if (check & 2) {
#line 714
    if ((unsigned int )tile->type == 66U) {
#line 715
      return (1);
    } else
#line 714
    if ((unsigned int )tile->type == 118U) {
#line 715
      return (1);
    }
  }
#line 716
  if (check & 4) {
#line 716
    if ((model->tiles + x)->flags & 1) {
      {
#line 716
      tmp = has_device(model, y, x + 1, 1);
      }
#line 716
      if (tmp) {
#line 718
        return (1);
      }
    }
  }
#line 719
  if (check & 8) {
    {
#line 719
    tmp___0 = has_device(model, y, x, 5);
    }
#line 719
    if (tmp___0) {
#line 719
      return (1);
    }
  }
#line 720
  if (check & 16) {
    {
#line 720
    tmp___1 = has_device(model, y, x, 6);
    }
#line 720
    if (tmp___1) {
#line 720
      return (1);
    }
  }
#line 721
  if (check & 32) {
    {
#line 721
    tmp___2 = has_device(model, y, x, 1);
    }
#line 721
    if (tmp___2) {
#line 721
      return (1);
    }
  }
#line 722
  if (check & 64) {
    {
#line 722
    tmp___3 = has_device(model, y, x, 4);
    }
#line 722
    if (tmp___3) {
#line 722
      return (1);
    }
  }
#line 723
  if (check & 128) {
#line 723
    if (tile->flags & 65536) {
#line 723
      return (1);
    }
  }
#line 724
  if (check & 256) {
    {
#line 724
    tmp___4 = is_atx(9, model, x);
    }
#line 724
    if (tmp___4) {
#line 726
      return (1);
    } else {
      {
#line 724
      tmp___5 = is_aty(9, model, y);
      }
#line 724
      if (tmp___5) {
#line 726
        return (1);
      }
    }
  }
#line 727
  if (check & 512) {
    {
#line 727
    tmp___6 = is_atx(6, model, x);
    }
#line 727
    if (tmp___6) {
#line 729
      return (1);
    } else {
      {
#line 727
      tmp___7 = is_aty(6, model, y);
      }
#line 727
      if (tmp___7) {
#line 729
        return (1);
      }
    }
  }
#line 730
  if (check & 1024) {
#line 730
    if (x < 2) {
#line 734
      return (1);
    } else
#line 730
    if (x > model->x_width - 5) {
#line 734
      return (1);
    } else
#line 730
    if (y <= 1) {
#line 734
      return (1);
    } else
#line 730
    if (y >= model->y_height - 2) {
#line 734
      return (1);
    }
  }
#line 735
  if (check & 2048) {
    {
#line 735
    tmp___8 = is_atx(131072, model, x);
    }
#line 735
    if (tmp___8) {
#line 736
      return (1);
    }
  }
#line 737
  if (check & 4096) {
    {
#line 737
    tmp___9 = is_aty(16, model, y);
    }
#line 737
    if (tmp___9) {
#line 738
      return (1);
    }
  }
#line 739
  if (check & 8192) {
    {
#line 739
    tmp___10 = is_atx(262144, model, x);
    }
#line 739
    if (tmp___10) {
      {
#line 739
      tmp___11 = is_aty(16, model, y);
      }
#line 739
      if (tmp___11) {
#line 741
        return (1);
      }
    }
  }
#line 742
  return (0);
}
}
#line 745 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
void is_in_row(struct fpga_model  const  *model , int y , int *row_num , int *row_pos ) 
{ 
  int dist_to_center ;

  {
#line 750
  if (row_num) {
#line 750
    *row_num = -1;
  }
#line 751
  if (row_pos) {
#line 751
    *row_pos = -1;
  }
#line 752
  if (y < 2) {
#line 752
    return;
  }
#line 754
  y -= 2;
#line 758
  dist_to_center = (int )(((model->die)->num_rows / 2) * 17);
#line 759
  if (y == dist_to_center) {
#line 759
    return;
  }
#line 760
  if (y > dist_to_center) {
#line 760
    y --;
  }
#line 763
  if (y >= (int )((model->die)->num_rows * 17)) {
#line 763
    return;
  }
#line 765
  if (row_num) {
#line 765
    *row_num = (int )(((model->die)->num_rows - (int const   )(y / 17)) - 1);
  }
#line 766
  if (row_pos) {
#line 766
    *row_pos = y % 17;
  }
#line 767
  return;
}
}
#line 769 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int which_row(int y , struct fpga_model *model ) 
{ 
  int result ;

  {
  {
#line 772
  is_in_row((struct fpga_model  const  *)model, y, & result, (int *)0);
  }
#line 773
  return (result);
}
}
#line 776 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int pos_in_row(int y , struct fpga_model *model ) 
{ 
  int result ;

  {
  {
#line 779
  is_in_row((struct fpga_model  const  *)model, y, (int *)0, & result);
  }
#line 780
  return (result);
}
}
#line 783 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int regular_row_pos(int y , struct fpga_model *model ) 
{ 
  int row_pos ;
  int tmp ;

  {
  {
#line 785
  tmp = pos_in_row(y, model);
#line 785
  row_pos = tmp;
  }
#line 786
  if (row_pos == -1) {
#line 786
    return (-1);
  } else
#line 786
  if (row_pos == 8) {
#line 786
    return (-1);
  }
#line 787
  if (row_pos > 8) {
#line 787
    row_pos --;
  }
#line 788
  return (row_pos);
}
}
#line 791 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int row_to_hclk(int row , struct fpga_model *model ) 
{ 
  int hclk_pos ;

  {
#line 793
  hclk_pos = ((model->y_height - 3) - row * 17) - 8;
#line 794
  if (hclk_pos < model->center_y) {
#line 795
    hclk_pos --;
  }
#line 796
  if (hclk_pos < 2) {
    {
#line 797
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            797);
    }
#line 797
    return (-1);
  }
#line 798
  return (hclk_pos);
}
}
#line 801 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int y_to_hclk(int y , struct fpga_model *model ) 
{ 
  int row_num ;
  int row_pos ;
  int tmp ;

  {
  {
#line 805
  is_in_row((struct fpga_model  const  *)model, y, & row_num, & row_pos);
  }
#line 806
  if (row_num == -1) {
    {
#line 808
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            808);
    }
#line 808
    return (-1);
  } else
#line 806
  if (row_pos == -1) {
    {
#line 808
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            808);
    }
#line 808
    return (-1);
  } else
#line 806
  if (row_pos == 8) {
    {
#line 808
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            808);
    }
#line 808
    return (-1);
  }
  {
#line 809
  tmp = row_to_hclk(row_num, model);
  }
#line 809
  return (tmp);
}
}
#line 812 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int regular_row_up(int y , struct fpga_model *model ) 
{ 
  int tmp ;

  {
#line 814
  if (y <= 2) {
#line 814
    return (-1);
  }
  {
#line 815
  y --;
#line 816
  tmp = is_aty(48, model, y);
  }
#line 816
  if (tmp) {
#line 817
    y --;
  }
#line 818
  return (y);
}
}
#line 821 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
char const   *logicin_s(int wire , int routing_io ) 
{ 
  char const   *tmp ;
  char const   *tmp___0 ;

  {
#line 823
  if (routing_io) {
#line 823
    if ((wire & 255) == 4) {
      {
#line 824
      tmp = pf("INT_IOI_LOGICIN_B%i", wire & 255);
      }
#line 824
      return (tmp);
    } else
#line 823
    if ((wire & 255) == 10) {
      {
#line 824
      tmp = pf("INT_IOI_LOGICIN_B%i", wire & 255);
      }
#line 824
      return (tmp);
    }
  }
  {
#line 825
  tmp___0 = pf("LOGICIN_B%i", wire & 255);
  }
#line 825
  return (tmp___0);
}
}
#line 828 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
char const   *logicin_str(enum logicin_wire w ) 
{ 


  {
  {
#line 832
  if ((unsigned int )w == 0U) {
#line 832
    goto case_0;
  }
#line 832
  if ((unsigned int )w == 29U) {
#line 832
    goto case_0;
  }
#line 834
  if ((unsigned int )w == 1U) {
#line 834
    goto case_1;
  }
#line 834
  if ((unsigned int )w == 30U) {
#line 834
    goto case_1;
  }
#line 836
  if ((unsigned int )w == 2U) {
#line 836
    goto case_2;
  }
#line 836
  if ((unsigned int )w == 31U) {
#line 836
    goto case_2;
  }
#line 838
  if ((unsigned int )w == 3U) {
#line 838
    goto case_3;
  }
#line 838
  if ((unsigned int )w == 32U) {
#line 838
    goto case_3;
  }
#line 840
  if ((unsigned int )w == 4U) {
#line 840
    goto case_4;
  }
#line 840
  if ((unsigned int )w == 33U) {
#line 840
    goto case_4;
  }
#line 842
  if ((unsigned int )w == 5U) {
#line 842
    goto case_5;
  }
#line 842
  if ((unsigned int )w == 34U) {
#line 842
    goto case_5;
  }
#line 844
  if ((unsigned int )w == 6U) {
#line 844
    goto case_6;
  }
#line 844
  if ((unsigned int )w == 35U) {
#line 844
    goto case_6;
  }
#line 846
  if ((unsigned int )w == 7U) {
#line 846
    goto case_7;
  }
#line 846
  if ((unsigned int )w == 37U) {
#line 846
    goto case_7;
  }
#line 848
  if ((unsigned int )w == 8U) {
#line 848
    goto case_8;
  }
#line 848
  if ((unsigned int )w == 38U) {
#line 848
    goto case_8;
  }
#line 850
  if ((unsigned int )w == 9U) {
#line 850
    goto case_9;
  }
#line 850
  if ((unsigned int )w == 39U) {
#line 850
    goto case_9;
  }
#line 852
  if ((unsigned int )w == 10U) {
#line 852
    goto case_10;
  }
#line 852
  if ((unsigned int )w == 40U) {
#line 852
    goto case_10;
  }
#line 854
  if ((unsigned int )w == 11U) {
#line 854
    goto case_11;
  }
#line 854
  if ((unsigned int )w == 41U) {
#line 854
    goto case_11;
  }
#line 856
  if ((unsigned int )w == 12U) {
#line 856
    goto case_12;
  }
#line 856
  if ((unsigned int )w == 42U) {
#line 856
    goto case_12;
  }
#line 858
  if ((unsigned int )w == 13U) {
#line 858
    goto case_13;
  }
#line 858
  if ((unsigned int )w == 43U) {
#line 858
    goto case_13;
  }
#line 860
  if ((unsigned int )w == 14U) {
#line 860
    goto case_14;
  }
#line 860
  if ((unsigned int )w == 45U) {
#line 860
    goto case_14;
  }
#line 862
  if ((unsigned int )w == 15U) {
#line 862
    goto case_15;
  }
#line 862
  if ((unsigned int )w == 46U) {
#line 862
    goto case_15;
  }
#line 864
  if ((unsigned int )w == 16U) {
#line 864
    goto case_16;
  }
#line 864
  if ((unsigned int )w == 47U) {
#line 864
    goto case_16;
  }
#line 866
  if ((unsigned int )w == 17U) {
#line 866
    goto case_17;
  }
#line 866
  if ((unsigned int )w == 48U) {
#line 866
    goto case_17;
  }
#line 868
  if ((unsigned int )w == 18U) {
#line 868
    goto case_18;
  }
#line 868
  if ((unsigned int )w == 49U) {
#line 868
    goto case_18;
  }
#line 870
  if ((unsigned int )w == 19U) {
#line 870
    goto case_19;
  }
#line 870
  if ((unsigned int )w == 50U) {
#line 870
    goto case_19;
  }
#line 872
  if ((unsigned int )w == 20U) {
#line 872
    goto case_20;
  }
#line 872
  if ((unsigned int )w == 51U) {
#line 872
    goto case_20;
  }
#line 874
  if ((unsigned int )w == 21U) {
#line 874
    goto case_21;
  }
#line 874
  if ((unsigned int )w == 52U) {
#line 874
    goto case_21;
  }
#line 876
  if ((unsigned int )w == 22U) {
#line 876
    goto case_22;
  }
#line 876
  if ((unsigned int )w == 54U) {
#line 876
    goto case_22;
  }
#line 878
  if ((unsigned int )w == 23U) {
#line 878
    goto case_23;
  }
#line 878
  if ((unsigned int )w == 55U) {
#line 878
    goto case_23;
  }
#line 880
  if ((unsigned int )w == 24U) {
#line 880
    goto case_24;
  }
#line 880
  if ((unsigned int )w == 56U) {
#line 880
    goto case_24;
  }
#line 882
  if ((unsigned int )w == 25U) {
#line 882
    goto case_25;
  }
#line 882
  if ((unsigned int )w == 57U) {
#line 882
    goto case_25;
  }
#line 884
  if ((unsigned int )w == 26U) {
#line 884
    goto case_26;
  }
#line 884
  if ((unsigned int )w == 58U) {
#line 884
    goto case_26;
  }
#line 886
  if ((unsigned int )w == 27U) {
#line 886
    goto case_27;
  }
#line 886
  if ((unsigned int )w == 59U) {
#line 886
    goto case_27;
  }
#line 888
  if ((unsigned int )w == 28U) {
#line 888
    goto case_28;
  }
#line 888
  if ((unsigned int )w == 60U) {
#line 888
    goto case_28;
  }
#line 890
  if ((unsigned int )w == 36U) {
#line 890
    goto case_36;
  }
#line 891
  if ((unsigned int )w == 44U) {
#line 891
    goto case_44;
  }
#line 892
  if ((unsigned int )w == 53U) {
#line 892
    goto case_53;
  }
#line 893
  if ((unsigned int )w == 61U) {
#line 893
    goto case_61;
  }
#line 894
  if ((unsigned int )w == 62U) {
#line 894
    goto case_62;
  }
#line 830
  goto switch_break;
  case_0: /* CIL Label */ 
  case_29: /* CIL Label */ 
#line 832
  return ("A1");
  case_1: /* CIL Label */ 
  case_30: /* CIL Label */ 
#line 834
  return ("A2");
  case_2: /* CIL Label */ 
  case_31: /* CIL Label */ 
#line 836
  return ("A3");
  case_3: /* CIL Label */ 
  case_32: /* CIL Label */ 
#line 838
  return ("A4");
  case_4: /* CIL Label */ 
  case_33: /* CIL Label */ 
#line 840
  return ("A5");
  case_5: /* CIL Label */ 
  case_34: /* CIL Label */ 
#line 842
  return ("A6");
  case_6: /* CIL Label */ 
  case_35: /* CIL Label */ 
#line 844
  return ("AX");
  case_7: /* CIL Label */ 
  case_37: /* CIL Label */ 
#line 846
  return ("B1");
  case_8: /* CIL Label */ 
  case_38: /* CIL Label */ 
#line 848
  return ("B2");
  case_9: /* CIL Label */ 
  case_39: /* CIL Label */ 
#line 850
  return ("B3");
  case_10: /* CIL Label */ 
  case_40: /* CIL Label */ 
#line 852
  return ("B4");
  case_11: /* CIL Label */ 
  case_41: /* CIL Label */ 
#line 854
  return ("B5");
  case_12: /* CIL Label */ 
  case_42: /* CIL Label */ 
#line 856
  return ("B6");
  case_13: /* CIL Label */ 
  case_43: /* CIL Label */ 
#line 858
  return ("BX");
  case_14: /* CIL Label */ 
  case_45: /* CIL Label */ 
#line 860
  return ("C1");
  case_15: /* CIL Label */ 
  case_46: /* CIL Label */ 
#line 862
  return ("C2");
  case_16: /* CIL Label */ 
  case_47: /* CIL Label */ 
#line 864
  return ("C3");
  case_17: /* CIL Label */ 
  case_48: /* CIL Label */ 
#line 866
  return ("C4");
  case_18: /* CIL Label */ 
  case_49: /* CIL Label */ 
#line 868
  return ("C5");
  case_19: /* CIL Label */ 
  case_50: /* CIL Label */ 
#line 870
  return ("C6");
  case_20: /* CIL Label */ 
  case_51: /* CIL Label */ 
#line 872
  return ("CE");
  case_21: /* CIL Label */ 
  case_52: /* CIL Label */ 
#line 874
  return ("CX");
  case_22: /* CIL Label */ 
  case_54: /* CIL Label */ 
#line 876
  return ("D1");
  case_23: /* CIL Label */ 
  case_55: /* CIL Label */ 
#line 878
  return ("D2");
  case_24: /* CIL Label */ 
  case_56: /* CIL Label */ 
#line 880
  return ("D3");
  case_25: /* CIL Label */ 
  case_57: /* CIL Label */ 
#line 882
  return ("D4");
  case_26: /* CIL Label */ 
  case_58: /* CIL Label */ 
#line 884
  return ("D5");
  case_27: /* CIL Label */ 
  case_59: /* CIL Label */ 
#line 886
  return ("D6");
  case_28: /* CIL Label */ 
  case_60: /* CIL Label */ 
#line 888
  return ("DX");
  case_36: /* CIL Label */ 
#line 890
  return ("AI");
  case_44: /* CIL Label */ 
#line 891
  return ("BI");
  case_53: /* CIL Label */ 
#line 892
  return ("CI");
  case_61: /* CIL Label */ 
#line 893
  return ("DI");
  case_62: /* CIL Label */ 
#line 894
  return ("WE");
  switch_break: /* CIL Label */ ;
  }
  {
#line 896
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
          896);
#line 896
  exit(1);
  }
#line 897
  return ((char const   *)0);
}
}
#line 900 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
char const   *logicout_str(enum logicout_wire w ) 
{ 


  {
  {
#line 904
  if ((unsigned int )w == 12U) {
#line 904
    goto case_12;
  }
#line 904
  if ((unsigned int )w == 0U) {
#line 904
    goto case_12;
  }
#line 906
  if ((unsigned int )w == 13U) {
#line 906
    goto case_13;
  }
#line 906
  if ((unsigned int )w == 1U) {
#line 906
    goto case_13;
  }
#line 908
  if ((unsigned int )w == 14U) {
#line 908
    goto case_14;
  }
#line 908
  if ((unsigned int )w == 2U) {
#line 908
    goto case_14;
  }
#line 910
  if ((unsigned int )w == 15U) {
#line 910
    goto case_15;
  }
#line 910
  if ((unsigned int )w == 3U) {
#line 910
    goto case_15;
  }
#line 912
  if ((unsigned int )w == 16U) {
#line 912
    goto case_16;
  }
#line 912
  if ((unsigned int )w == 4U) {
#line 912
    goto case_16;
  }
#line 914
  if ((unsigned int )w == 17U) {
#line 914
    goto case_17;
  }
#line 914
  if ((unsigned int )w == 5U) {
#line 914
    goto case_17;
  }
#line 916
  if ((unsigned int )w == 18U) {
#line 916
    goto case_18;
  }
#line 916
  if ((unsigned int )w == 6U) {
#line 916
    goto case_18;
  }
#line 918
  if ((unsigned int )w == 19U) {
#line 918
    goto case_19;
  }
#line 918
  if ((unsigned int )w == 7U) {
#line 918
    goto case_19;
  }
#line 920
  if ((unsigned int )w == 20U) {
#line 920
    goto case_20;
  }
#line 920
  if ((unsigned int )w == 8U) {
#line 920
    goto case_20;
  }
#line 922
  if ((unsigned int )w == 21U) {
#line 922
    goto case_21;
  }
#line 922
  if ((unsigned int )w == 9U) {
#line 922
    goto case_21;
  }
#line 924
  if ((unsigned int )w == 22U) {
#line 924
    goto case_22;
  }
#line 924
  if ((unsigned int )w == 10U) {
#line 924
    goto case_22;
  }
#line 926
  if ((unsigned int )w == 23U) {
#line 926
    goto case_23;
  }
#line 926
  if ((unsigned int )w == 11U) {
#line 926
    goto case_23;
  }
#line 902
  goto switch_break;
  case_12: /* CIL Label */ 
  case_0: /* CIL Label */ 
#line 904
  return ("A");
  case_13: /* CIL Label */ 
  case_1: /* CIL Label */ 
#line 906
  return ("AMUX");
  case_14: /* CIL Label */ 
  case_2: /* CIL Label */ 
#line 908
  return ("AQ");
  case_15: /* CIL Label */ 
  case_3: /* CIL Label */ 
#line 910
  return ("B");
  case_16: /* CIL Label */ 
  case_4: /* CIL Label */ 
#line 912
  return ("BMUX");
  case_17: /* CIL Label */ 
  case_5: /* CIL Label */ 
#line 914
  return ("BQ");
  case_18: /* CIL Label */ 
  case_6: /* CIL Label */ 
#line 916
  return ("C");
  case_19: /* CIL Label */ 
  case_7: /* CIL Label */ 
#line 918
  return ("CMUX");
  case_20: /* CIL Label */ 
  case_8: /* CIL Label */ 
#line 920
  return ("CQ");
  case_21: /* CIL Label */ 
  case_9: /* CIL Label */ 
#line 922
  return ("D");
  case_22: /* CIL Label */ 
  case_10: /* CIL Label */ 
#line 924
  return ("DMUX");
  case_23: /* CIL Label */ 
  case_11: /* CIL Label */ 
#line 926
  return ("DQ");
  switch_break: /* CIL Label */ ;
  }
  {
#line 928
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
          928);
#line 928
  exit(1);
  }
#line 929
  return ((char const   *)0);
}
}
#line 936 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
static char buf___4[8][64]  ;
#line 937 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
static int last_buf___7  =    0;
#line 932 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
char const   *fpga_connpt_str(struct fpga_model *model , enum extra_wires wire , int y ,
                              int x , int dest_y , int dest_x ) 
{ 
  char const   *wstr ;
  int i ;
  int wnum ;
  int wchar ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  int tmp___4 ;
  char const   *tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  char const   *tmp___11 ;
  char const   *tmp___12 ;
  int tmp___13 ;
  char const   *tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;
  int tmp___17 ;
  int tmp___18 ;
  int tmp___19 ;
  int tmp___20 ;
  char const   *tmp___21 ;
  char const   *tmp___22 ;
  int tmp___23 ;
  char const   *tmp___24 ;
  int tmp___25 ;
  int tmp___26 ;
  int tmp___27 ;
  int tmp___28 ;
  char const   *tmp___29 ;
  int tmp___30 ;
  int tmp___31 ;
  char const   *tmp___32 ;
  int tmp___33 ;
  char const   *tmp___34 ;
  char const   *tmp___35 ;
  char const   *tmp___36 ;
  int tmp___37 ;
  char const   *tmp___38 ;
  int tmp___39 ;
  int tmp___40 ;
  int tmp___41 ;
  int tmp___42 ;
  char const   *tmp___43 ;
  int tmp___44 ;
  char const   *tmp___45 ;
  char const   *tmp___46 ;
  int tmp___47 ;
  char const   *tmp___48 ;
  int tmp___49 ;
  char const   *tmp___50 ;
  char const   *tmp___51 ;
  int tmp___52 ;
  char const   *tmp___53 ;
  char const   *tmp___54 ;
  char const   *tmp___55 ;
  int tmp___56 ;
  char const   *tmp___57 ;
  char const   *tmp___58 ;
  char const   *tmp___59 ;
  char const   *tmp___60 ;
  char const   *tmp___61 ;
  int tmp___62 ;
  int tmp___63 ;
  int tmp___64 ;
  int tmp___65 ;
  char const   *tmp___66 ;
  int tmp___67 ;
  char const   *tmp___68 ;
  int tmp___69 ;
  char const   *tmp___70 ;
  char const   *tmp___71 ;
  int tmp___72 ;
  char const   *tmp___73 ;
  int tmp___74 ;
  char const   *tmp___75 ;
  char const   *tmp___76 ;
  int tmp___77 ;
  char const   *tmp___78 ;
  int tmp___79 ;
  int tmp___80 ;
  int tmp___81 ;
  char const   *tmp___82 ;
  int tmp___83 ;
  char const   *tmp___84 ;
  int tmp___85 ;
  char const   *tmp___86 ;
  char const   *tmp___87 ;
  char const   *tmp___88 ;
  int tmp___89 ;
  char const   *tmp___90 ;
  int tmp___91 ;
  char const   *tmp___92 ;
  char const   *tmp___93 ;
  char const   *tmp___94 ;
  int tmp___95 ;
  char const   *tmp___96 ;
  int tmp___97 ;
  int tmp___98 ;
  char const   *tmp___99 ;
  int tmp___100 ;
  int tmp___101 ;
  int tmp___102 ;
  int tmp___103 ;
  int tmp___104 ;
  int tmp___105 ;
  int tmp___106 ;
  int tmp___107 ;
  int tmp___108 ;
  int tmp___109 ;
  int tmp___110 ;
  int tmp___111 ;
  int tmp___112 ;
  int tmp___113 ;
  int tmp___114 ;
  int tmp___115 ;
  char const   *tmp___116 ;
  int tmp___117 ;
  char const   *tmp___118 ;
  char const   *tmp___119 ;
  char const   *tmp___120 ;
  char const   *tmp___121 ;
  char const   *tmp___122 ;
  int tmp___123 ;
  int tmp___124 ;
  int tmp___125 ;
  char const   *tmp___126 ;
  char const   *tmp___127 ;
  char const   *tmp___128 ;
  char const   *tmp___129 ;
  char const   *tmp___130 ;
  int tmp___131 ;
  int tmp___132 ;
  int tmp___133 ;
  char const   *tmp___134 ;
  int tmp___135 ;
  char const   *tmp___136 ;
  int tmp___137 ;
  char const   *tmp___138 ;
  char const   *tmp___139 ;
  char const   *tmp___140 ;
  char const   *tmp___141 ;
  char const   *tmp___142 ;
  char const   *tmp___143 ;
  int tmp___144 ;
  char const   *tmp___145 ;
  char const   *tmp___146 ;
  char const   *tmp___147 ;
  int tmp___148 ;
  char const   *tmp___149 ;
  char const   *tmp___150 ;
  char const   *tmp___151 ;
  char const   *tmp___152 ;
  int tmp___153 ;
  char const   *tmp___154 ;
  int tmp___155 ;
  int tmp___156 ;
  int tmp___157 ;
  int tmp___158 ;
  int tmp___159 ;
  int tmp___160 ;
  int tmp___161 ;
  int tmp___162 ;
  int tmp___163 ;
  char const   *tmp___164 ;
  int tmp___165 ;
  char const   *tmp___166 ;
  int tmp___167 ;
  char const   *tmp___168 ;
  char const   *tmp___169 ;
  char const   *tmp___170 ;
  char const   *tmp___171 ;
  int tmp___172 ;
  int tmp___173 ;
  int tmp___174 ;
  int tmp___175 ;
  char const   *tmp___176 ;
  char const   *tmp___177 ;
  char const   *tmp___178 ;
  char const   *tmp___179 ;
  char const   *tmp___180 ;
  int tmp___181 ;
  char const   *tmp___182 ;
  char const   *tmp___183 ;
  char const   *tmp___184 ;
  char const   *tmp___185 ;
  int tmp___186 ;
  int tmp___187 ;
  int tmp___188 ;
  int tmp___189 ;
  char const   *tmp___190 ;
  int tmp___191 ;
  char const   *tmp___192 ;
  int tmp___193 ;
  char const   *tmp___194 ;
  char const   *tmp___195 ;
  int tmp___196 ;
  char const   *tmp___197 ;
  int tmp___198 ;
  char const   *tmp___199 ;
  char const   *tmp___200 ;
  int tmp___201 ;
  char const   *tmp___202 ;
  int tmp___203 ;
  int tmp___204 ;
  char const   *tmp___205 ;
  char const   *tmp___206 ;
  int tmp___207 ;
  char const   *tmp___208 ;
  int tmp___209 ;
  char const   *tmp___210 ;
  char const   *tmp___211 ;
  char const   *tmp___212 ;
  int tmp___213 ;
  char const   *tmp___214 ;
  int tmp___215 ;
  int tmp___216 ;
  char const   *tmp___217 ;
  int tmp___218 ;
  int tmp___219 ;
  int tmp___220 ;
  int tmp___221 ;
  int tmp___222 ;
  int tmp___223 ;
  int tmp___224 ;
  int tmp___225 ;
  int tmp___226 ;
  int tmp___227 ;
  int tmp___228 ;
  int tmp___229 ;
  int tmp___230 ;
  int tmp___231 ;
  int tmp___232 ;
  int tmp___233 ;

  {
#line 941
  if (dest_y == -1) {
#line 941
    dest_y = y;
  }
#line 942
  if (dest_x == -1) {
#line 942
    dest_x = x;
  }
#line 943
  last_buf___7 = (last_buf___7 + 1) % 8;
#line 944
  buf___4[last_buf___7][0] = (char)0;
#line 946
  if ((unsigned int )wire == 104U) {
#line 946
    goto _L___15;
  } else
#line 946
  if ((unsigned int )wire == 105U) {
#line 946
    goto _L___15;
  } else
#line 946
  if ((unsigned int )wire == 106U) {
#line 946
    goto _L___15;
  } else
#line 946
  if ((unsigned int )wire == 107U) {
    _L___15: /* CIL Label */ 
    {
#line 948
    tmp___8 = is_atx(5314944, model, x);
    }
#line 948
    if (tmp___8) {
      {
#line 950
      tmp = fpga_wire2str(wire);
#line 950
      snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
               (char const   */* __restrict  */)"INT_INTERFACE_%s", tmp);
      }
    } else {
      {
#line 952
      tmp___7 = is_atx(50331648, model, x);
      }
#line 952
      if (tmp___7) {
#line 953
        i = 0;
        {
#line 953
        while (1) {
          while_continue: /* CIL Label */ ;
#line 953
          if (! (i < (int )(model->die)->num_mui)) {
#line 953
            goto while_break;
          }
#line 954
          if (y == (model->die)->mui_pos[i] + 1) {
#line 955
            if (y - dest_y < 0) {
              {
#line 955
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                      955);
              }
            } else
#line 955
            if (y - dest_y > 1) {
              {
#line 955
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                      955);
              }
            }
            {
#line 956
            tmp___0 = fpga_wire2str(wire);
#line 956
            snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                     (char const   */* __restrict  */)"MUI_%s_INT%i", tmp___0, y - dest_y);
            }
#line 958
            goto while_break;
          }
#line 953
          i ++;
        }
        while_break: /* CIL Label */ ;
        }
#line 961
        if (i >= (int )(model->die)->num_mui) {
          {
#line 962
          tmp___1 = fpga_wire2str(wire);
#line 962
          strcpy((char */* __restrict  */)(buf___4[last_buf___7]), (char const   */* __restrict  */)tmp___1);
          }
        }
      } else {
        {
#line 963
        tmp___6 = is_atx(16384, model, x);
        }
#line 963
        if (tmp___6) {
          {
#line 964
          tmp___4 = has_device(model, y, x, 3);
          }
#line 964
          if (tmp___4) {
#line 965
            if (y - dest_y < 0) {
              {
#line 965
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                      965);
              }
            } else
#line 965
            if (y - dest_y >= 4) {
              {
#line 965
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                      965);
              }
            }
            {
#line 966
            tmp___2 = fpga_wire2str(wire);
#line 966
            snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                     (char const   */* __restrict  */)"MACC_%s_INT%i", tmp___2, y - dest_y);
            }
          } else {
            {
#line 969
            tmp___3 = fpga_wire2str(wire);
#line 969
            strcpy((char */* __restrict  */)(buf___4[last_buf___7]), (char const   */* __restrict  */)tmp___3);
            }
          }
        } else {
          {
#line 971
          tmp___5 = fpga_wire2str(wire);
#line 971
          strcpy((char */* __restrict  */)(buf___4[last_buf___7]), (char const   */* __restrict  */)tmp___5);
          }
        }
      }
    }
  } else
#line 972
  if ((unsigned int )wire >= 185U) {
#line 972
    if ((unsigned int )wire <= 208U) {
      {
#line 973
      wnum = (int )((unsigned int )wire - 185U);
#line 974
      tmp___20 = is_atx(2655840, model, x);
      }
#line 974
      if (tmp___20) {
        {
#line 975
        snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                 (char const   */* __restrict  */)"LOGICOUT%i", wnum);
        }
      } else {
        {
#line 977
        tmp___19 = is_atx(5242880, model, x);
        }
#line 977
        if (tmp___19) {
          {
#line 978
          tmp___9 = is_atx(50331648, model, dest_x);
          }
#line 978
          if (tmp___9) {
            {
#line 979
            snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                     (char const   */* __restrict  */)"INT_INTERFACE_LOGICOUT_%i",
                     wnum);
            }
          } else {
            {
#line 982
            snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                     (char const   */* __restrict  */)"INT_INTERFACE_LOGICOUT%i",
                     wnum);
            }
          }
        } else {
          {
#line 984
          tmp___18 = is_atx(65920, model, x);
          }
#line 984
          if (tmp___18) {
            {
#line 985
            snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                     (char const   */* __restrict  */)"INT_INTERFACE_LOGICOUT%i",
                     wnum);
            }
          } else {
            {
#line 987
            tmp___17 = is_atx(6144, model, x);
            }
#line 987
            if (tmp___17) {
              {
#line 988
              tmp___10 = is_atx(16384, model, dest_x);
              }
#line 988
              if (tmp___10) {
                {
#line 989
                snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                         (char const   */* __restrict  */)"INT_INTERFACE_LOGICOUT_%i",
                         wnum);
                }
              } else {
                {
#line 992
                snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                         (char const   */* __restrict  */)"INT_INTERFACE_LOGICOUT%i",
                         wnum);
                }
              }
            } else {
              {
#line 994
              tmp___16 = is_atx(50331648, model, x);
              }
#line 994
              if (tmp___16) {
#line 995
                i = 0;
                {
#line 995
                while (1) {
                  while_continue___0: /* CIL Label */ ;
#line 995
                  if (! (i < (int )(model->die)->num_mui)) {
#line 995
                    goto while_break___0;
                  }
#line 996
                  if (y == (model->die)->mui_pos[i] + 1) {
#line 997
                    if (y - dest_y < 0) {
                      {
#line 997
                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                              997);
                      }
                    } else
#line 997
                    if (y - dest_y > 1) {
                      {
#line 997
                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                              997);
                      }
                    }
                    {
#line 998
                    snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                             (char const   */* __restrict  */)"MUI_LOGICOUT%i_INT%i",
                             wnum, y - dest_y);
                    }
#line 1000
                    goto while_break___0;
                  }
#line 995
                  i ++;
                }
                while_break___0: /* CIL Label */ ;
                }
#line 1003
                if (i >= (int )(model->die)->num_mui) {
                  {
#line 1004
                  tmp___11 = fpga_wire2str(wire);
#line 1004
                  strcpy((char */* __restrict  */)(buf___4[last_buf___7]), (char const   */* __restrict  */)tmp___11);
                  }
                }
              } else {
                {
#line 1005
                tmp___15 = is_atx(16384, model, x);
                }
#line 1005
                if (tmp___15) {
                  {
#line 1006
                  tmp___13 = has_device(model, y, x, 3);
                  }
#line 1006
                  if (tmp___13) {
#line 1007
                    if (y - dest_y < 0) {
                      {
#line 1007
                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                              1007);
                      }
                    } else
#line 1007
                    if (y - dest_y >= 4) {
                      {
#line 1007
                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                              1007);
                      }
                    }
                    {
#line 1008
                    snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                             (char const   */* __restrict  */)"MACC_LOGICOUT%i_INT%i",
                             wnum, y - dest_y);
                    }
                  } else {
                    {
#line 1011
                    tmp___12 = fpga_wire2str(wire);
#line 1011
                    strcpy((char */* __restrict  */)(buf___4[last_buf___7]), (char const   */* __restrict  */)tmp___12);
                    }
                  }
                } else {
                  {
#line 1013
                  tmp___14 = fpga_wire2str(wire);
#line 1013
                  strcpy((char */* __restrict  */)(buf___4[last_buf___7]), (char const   */* __restrict  */)tmp___14);
                  }
                }
              }
            }
          }
        }
      }
    } else {
#line 972
      goto _L___14;
    }
  } else
  _L___14: /* CIL Label */ 
#line 1014
  if ((unsigned int )wire >= 209U) {
#line 1014
    if ((unsigned int )wire <= 271U) {
      {
#line 1015
      wnum = (int )((unsigned int )wire - 209U);
#line 1016
      tmp___28 = is_atx(2655840, model, x);
      }
#line 1016
      if (tmp___28) {
        {
#line 1017
        snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                 (char const   */* __restrict  */)"LOGICIN_B%i", wnum);
        }
      } else {
        {
#line 1019
        tmp___27 = is_atx(5314944, model, x);
        }
#line 1019
        if (tmp___27) {
          {
#line 1022
          snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                   (char const   */* __restrict  */)"INT_INTERFACE_LOGICBIN%i", wnum);
          }
        } else {
          {
#line 1024
          tmp___26 = is_atx(50331648, model, x);
          }
#line 1024
          if (tmp___26) {
#line 1025
            i = 0;
            {
#line 1025
            while (1) {
              while_continue___1: /* CIL Label */ ;
#line 1025
              if (! (i < (int )(model->die)->num_mui)) {
#line 1025
                goto while_break___1;
              }
#line 1026
              if (y == (model->die)->mui_pos[i] + 1) {
#line 1027
                if (y - dest_y < 0) {
                  {
#line 1027
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                          1027);
                  }
                } else
#line 1027
                if (y - dest_y > 1) {
                  {
#line 1027
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                          1027);
                  }
                }
                {
#line 1028
                snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                         (char const   */* __restrict  */)"MUI_LOGICINB%i_INT%i",
                         wnum, y - dest_y);
                }
#line 1030
                goto while_break___1;
              }
#line 1025
              i ++;
            }
            while_break___1: /* CIL Label */ ;
            }
#line 1033
            if (i >= (int )(model->die)->num_mui) {
              {
#line 1034
              tmp___21 = fpga_wire2str(wire);
#line 1034
              strcpy((char */* __restrict  */)(buf___4[last_buf___7]), (char const   */* __restrict  */)tmp___21);
              }
            }
          } else {
            {
#line 1035
            tmp___25 = is_atx(16384, model, x);
            }
#line 1035
            if (tmp___25) {
              {
#line 1036
              tmp___23 = has_device(model, y, x, 3);
              }
#line 1036
              if (tmp___23) {
#line 1037
                if (y - dest_y < 0) {
                  {
#line 1037
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                          1037);
                  }
                } else
#line 1037
                if (y - dest_y >= 4) {
                  {
#line 1037
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                          1037);
                  }
                }
                {
#line 1038
                snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                         (char const   */* __restrict  */)"MACC_LOGICINB%i_INT%i",
                         wnum, y - dest_y);
                }
              } else {
                {
#line 1041
                tmp___22 = fpga_wire2str(wire);
#line 1041
                strcpy((char */* __restrict  */)(buf___4[last_buf___7]), (char const   */* __restrict  */)tmp___22);
                }
              }
            } else {
              {
#line 1043
              tmp___24 = fpga_wire2str(wire);
#line 1043
              strcpy((char */* __restrict  */)(buf___4[last_buf___7]), (char const   */* __restrict  */)tmp___24);
              }
            }
          }
        }
      }
    } else {
#line 1014
      goto _L___13;
    }
  } else
  _L___13: /* CIL Label */ 
#line 1044
  if ((unsigned int )wire >= 127U) {
#line 1044
    if ((unsigned int )wire <= 142U) {
#line 1044
      goto _L___10;
    } else {
#line 1044
      goto _L___12;
    }
  } else
  _L___12: /* CIL Label */ 
#line 1044
  if ((unsigned int )wire >= 143U) {
#line 1044
    if ((unsigned int )wire <= 150U) {
      _L___10: /* CIL Label */ 
#line 1046
      if ((unsigned int )wire >= 127U) {
#line 1046
        if ((unsigned int )wire <= 142U) {
#line 1047
          wstr = "CFB";
#line 1048
          wnum = (int )((unsigned int )wire - 127U);
        } else {
#line 1046
          goto _L;
        }
      } else
      _L: /* CIL Label */ 
#line 1049
      if ((unsigned int )wire >= 143U) {
#line 1049
        if ((unsigned int )wire <= 150U) {
#line 1050
          wstr = "DFB";
#line 1051
          wnum = (int )((unsigned int )wire - 143U);
        } else {
          {
#line 1052
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                  1052);
          }
        }
      } else {
        {
#line 1052
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                1052);
        }
      }
      {
#line 1054
      tmp___115 = is_aty(1, model, y);
      }
#line 1054
      if (tmp___115) {
        {
#line 1055
        tmp___30 = is_atx(131072, model, x);
        }
#line 1055
        if (tmp___30) {
          {
#line 1056
          tmp___29 = fpga_wire2str(wire);
#line 1056
          snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                   (char const   */* __restrict  */)"REGT_%s", tmp___29);
          }
        } else {
          {
#line 1058
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                  1058);
          }
        }
      } else {
        {
#line 1059
        tmp___114 = is_aty(2, model, y);
        }
#line 1059
        if (tmp___114) {
          {
#line 1060
          tmp___42 = is_atx(65536, model, x);
          }
#line 1060
          if (tmp___42) {
#line 1061
            if (wnum % 8 < 4) {
#line 1062
              if (wnum % 2) {
#line 1062
                tmp___31 = 'S';
              } else {
#line 1062
                tmp___31 = 'M';
              }
#line 1062
              if (wnum >= 8) {
#line 1062
                tmp___32 = "1";
              } else {
#line 1062
                tmp___32 = "";
              }
              {
#line 1062
              snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                       (char const   */* __restrict  */)"IOI_REGT_%s%s_%c%i", wstr,
                       tmp___32, tmp___31, (wnum % 4) / 2 + 1);
#line 1068
              tmp___33 = is_atyx(8, model, dest_y, dest_x);
              }
#line 1068
              if (tmp___33) {
                {
#line 1069
                strcat((char */* __restrict  */)(buf___4[last_buf___7]), (char const   */* __restrict  */)"_S");
                }
              }
            } else {
              {
#line 1070
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                      1070);
              }
            }
          } else {
            {
#line 1071
            tmp___41 = is_atx(131072, model, x);
            }
#line 1071
            if (tmp___41) {
              {
#line 1072
              tmp___34 = fpga_wire2str(wire);
#line 1072
              snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                       (char const   */* __restrict  */)"REGT_TTERM_%s", tmp___34);
              }
            } else {
              {
#line 1074
              tmp___40 = is_atx(262144, model, x);
              }
#line 1074
              if (tmp___40) {
                {
#line 1075
                tmp___35 = fpga_wire2str(wire);
#line 1075
                snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                         (char const   */* __restrict  */)"REGV_TTERM_%s", tmp___35);
                }
              } else
#line 1077
              if (x == model->center_x + 1) {
                {
#line 1078
                tmp___36 = fpga_wire2str(wire);
#line 1078
                snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                         (char const   */* __restrict  */)"IOI_TTERM_%s", tmp___36);
                }
              } else
#line 1080
              if (x == model->center_x + 2) {
#line 1081
                if (wnum % 8 >= 4) {
#line 1082
                  if (wnum % 2) {
#line 1082
                    tmp___37 = 'S';
                  } else {
#line 1082
                    tmp___37 = 'M';
                  }
#line 1082
                  if (wnum >= 8) {
#line 1082
                    tmp___38 = "1";
                  } else {
#line 1082
                    tmp___38 = "";
                  }
                  {
#line 1082
                  snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                           (char const   */* __restrict  */)"IOI_REGT_%s%s_%c%i",
                           wstr, tmp___38, tmp___37, (wnum % 4) / 2 + 1);
#line 1088
                  tmp___39 = is_atyx(8, model, dest_y, dest_x);
                  }
#line 1088
                  if (tmp___39) {
                    {
#line 1089
                    strcat((char */* __restrict  */)(buf___4[last_buf___7]), (char const   */* __restrict  */)"_S");
                    }
                  }
                } else {
                  {
#line 1090
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                          1090);
                  }
                }
              } else {
                {
#line 1091
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                        1091);
                }
              }
            }
          }
        } else {
          {
#line 1092
          tmp___113 = is_aty(1024, model, y);
          }
#line 1092
          if (tmp___113) {
#line 1093
            if ((wnum % 4) / 2) {
#line 1093
              tmp___43 = "_EXT";
            } else {
#line 1093
              tmp___43 = "";
            }
#line 1093
            if (wnum % 2) {
#line 1093
              tmp___44 = 'S';
            } else {
#line 1093
              tmp___44 = 'M';
            }
#line 1093
            if (wnum >= 8) {
#line 1093
              tmp___45 = "1";
            } else {
#line 1093
              tmp___45 = "";
            }
#line 1093
            if (wnum % 4 < 2) {
#line 1093
              tmp___46 = "OUTER";
            } else {
#line 1093
              tmp___46 = "INNER";
            }
            {
#line 1093
            snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                     (char const   */* __restrict  */)"TIOI_%s_%s%s_%c%s", tmp___46,
                     wstr, tmp___45, tmp___44, tmp___43);
            }
          } else {
            {
#line 1100
            tmp___112 = is_aty(2048, model, y);
            }
#line 1100
            if (tmp___112) {
#line 1101
              if (wnum % 4 >= 2) {
#line 1102
                if (wnum % 2) {
#line 1102
                  tmp___47 = 'S';
                } else {
#line 1102
                  tmp___47 = 'M';
                }
#line 1102
                if (wnum >= 8) {
#line 1102
                  tmp___48 = "1";
                } else {
#line 1102
                  tmp___48 = "";
                }
                {
#line 1102
                snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                         (char const   */* __restrict  */)"TIOI_INNER_%s%s_%c", wstr,
                         tmp___48, tmp___47);
                }
              } else {
                {
#line 1106
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                        1106);
                }
              }
            } else {
              {
#line 1107
              tmp___111 = is_aty(4096, model, y);
              }
#line 1107
              if (tmp___111) {
#line 1108
                if (wnum % 4 >= 2) {
#line 1109
                  if (wnum % 2) {
#line 1109
                    tmp___49 = 'S';
                  } else {
#line 1109
                    tmp___49 = 'M';
                  }
#line 1109
                  if (wnum >= 8) {
#line 1109
                    tmp___50 = "1";
                  } else {
#line 1109
                    tmp___50 = "";
                  }
                  {
#line 1109
                  snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                           (char const   */* __restrict  */)"BIOI_INNER_%s%s_%c",
                           wstr, tmp___50, tmp___49);
                  }
                } else {
                  {
#line 1113
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                          1113);
                  }
                }
              } else {
                {
#line 1114
                tmp___110 = is_aty(8192, model, y);
                }
#line 1114
                if (tmp___110) {
#line 1115
                  if ((wnum % 4) / 2) {
#line 1115
                    tmp___51 = "_EXT";
                  } else {
#line 1115
                    tmp___51 = "";
                  }
#line 1115
                  if (wnum % 2) {
#line 1115
                    tmp___52 = 'S';
                  } else {
#line 1115
                    tmp___52 = 'M';
                  }
#line 1115
                  if (wnum >= 8) {
#line 1115
                    tmp___53 = "1";
                  } else {
#line 1115
                    tmp___53 = "";
                  }
#line 1115
                  if (wnum % 4 < 2) {
#line 1115
                    tmp___54 = "OUTER";
                  } else {
#line 1115
                    tmp___54 = "INNER";
                  }
                  {
#line 1115
                  snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                           (char const   */* __restrict  */)"BIOI_%s_%s%s_%c%s", tmp___54,
                           wstr, tmp___53, tmp___52, tmp___51);
                  }
                } else {
                  {
#line 1122
                  tmp___109 = is_aty(4, model, y);
                  }
#line 1122
                  if (tmp___109) {
                    {
#line 1123
                    tmp___65 = is_atx(65536, model, x);
                    }
#line 1123
                    if (tmp___65) {
#line 1124
                      if (wnum % 8 >= 4) {
                        {
#line 1125
                        tmp___55 = fpga_wire2str(wire);
#line 1125
                        snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                 sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"BTERM_CLB_%s",
                                 tmp___55);
#line 1127
                        tmp___56 = is_atyx(8, model, dest_y, dest_x);
                        }
#line 1127
                        if (tmp___56) {
                          {
#line 1128
                          strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                 (char const   */* __restrict  */)"_N");
                          }
                        }
                      } else {
                        {
#line 1129
                        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                1129);
                        }
                      }
                    } else {
                      {
#line 1130
                      tmp___64 = is_atx(131072, model, x);
                      }
#line 1130
                      if (tmp___64) {
                        {
#line 1131
                        tmp___57 = fpga_wire2str(wire);
#line 1131
                        snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                 sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"REGB_BTERM_%s",
                                 tmp___57);
                        }
                      } else {
                        {
#line 1133
                        tmp___63 = is_atx(262144, model, x);
                        }
#line 1133
                        if (tmp___63) {
#line 1134
                          if (wnum % 8 < 4) {
                            {
#line 1135
                            tmp___58 = fpga_wire2str((enum extra_wires )((unsigned int )wire + 4U));
#line 1135
                            snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                     sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"REGV_BTERM_%s",
                                     tmp___58);
                            }
                          } else {
                            {
#line 1137
                            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                    1137);
                            }
                          }
                        } else
#line 1138
                        if (x == model->center_x + 1) {
#line 1139
                          if (wnum < 4) {
                            {
#line 1140
                            tmp___59 = fpga_wire2str((enum extra_wires )((unsigned int )wire + 4U));
#line 1140
                            snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                     sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_BTERM_%s",
                                     tmp___59);
                            }
                          } else
#line 1142
                          if (wnum >= 8) {
#line 1142
                            if (wnum <= 11) {
                              {
#line 1143
                              tmp___60 = fpga_wire2str((enum extra_wires )((unsigned int )wire + 4U));
#line 1143
                              snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                       sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_BTERM_BUFPLL_%s",
                                       tmp___60);
                              }
                            } else {
                              {
#line 1145
                              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                      1145);
                              }
                            }
                          } else {
                            {
#line 1145
                            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                    1145);
                            }
                          }
                        } else
#line 1146
                        if (x == model->center_x + 2) {
#line 1147
                          if (wnum % 8 < 4) {
                            {
#line 1148
                            tmp___61 = fpga_wire2str((enum extra_wires )((unsigned int )wire + 4U));
#line 1148
                            snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                     sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"BTERM_CLB_%s",
                                     tmp___61);
#line 1150
                            tmp___62 = is_atyx(8, model, dest_y, dest_x);
                            }
#line 1150
                            if (tmp___62) {
                              {
#line 1151
                              strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                     (char const   */* __restrict  */)"_N");
                              }
                            }
                          } else {
                            {
#line 1152
                            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                    1152);
                            }
                          }
                        } else {
                          {
#line 1153
                          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                  1153);
                          }
                        }
                      }
                    }
                  } else {
                    {
#line 1154
                    tmp___108 = is_aty(8, model, y);
                    }
#line 1154
                    if (tmp___108) {
                      {
#line 1155
                      tmp___67 = is_atx(131072, model, x);
                      }
#line 1155
                      if (tmp___67) {
                        {
#line 1156
                        tmp___66 = fpga_wire2str(wire);
#line 1156
                        snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                 sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"REGB_%s",
                                 tmp___66);
                        }
                      } else {
                        {
#line 1158
                        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                1158);
                        }
                      }
                    } else {
                      {
#line 1159
                      tmp___107 = is_atx(1, model, x);
                      }
#line 1159
                      if (tmp___107) {
                        {
#line 1160
                        tmp___69 = is_aty(16, model, y);
                        }
#line 1160
                        if (tmp___69) {
                          {
#line 1161
                          tmp___68 = fpga_wire2str(wire);
#line 1161
                          snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                   sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"REGL_%s",
                                   tmp___68);
                          }
                        } else {
                          {
#line 1163
                          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                  1163);
                          }
                        }
                      } else {
                        {
#line 1164
                        tmp___106 = is_atx(2, model, x);
                        }
#line 1164
                        if (tmp___106) {
                          {
#line 1165
                          tmp___80 = is_aty(16, model, y);
                          }
#line 1165
                          if (tmp___80) {
                            {
#line 1166
                            tmp___70 = fpga_wire2str(wire);
#line 1166
                            snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                     sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"REGH_LTERM_%s",
                                     tmp___70);
                            }
                          } else
#line 1168
                          if (y == model->center_y + 1) {
#line 1169
                            if (wnum % 8 < 4) {
                              {
#line 1170
                              tmp___71 = fpga_wire2str(wire);
#line 1170
                              snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                       sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_LTERM_TOP_%s",
                                       tmp___71);
#line 1172
                              tmp___72 = is_atx(1572864, model, dest_x);
                              }
#line 1172
                              if (tmp___72) {
                                {
#line 1173
                                strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                       (char const   */* __restrict  */)"_E");
                                }
                              }
                            } else {
                              {
#line 1174
                              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                      1174);
                              }
                            }
                          } else
#line 1175
                          if (y == model->center_y + 2) {
#line 1176
                            if (wnum % 8 < 2) {
                              {
#line 1177
                              tmp___73 = fpga_wire2str(wire);
#line 1177
                              snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                       sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_LTERM_BOT_%s",
                                       tmp___73);
#line 1179
                              tmp___74 = is_atx(1572864, model, dest_x);
                              }
#line 1179
                              if (tmp___74) {
                                {
#line 1180
                                strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                       (char const   */* __restrict  */)"_E");
                                }
                              }
                            } else {
                              {
#line 1181
                              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                      1181);
                              }
                            }
                          } else
#line 1182
                          if (y == model->center_y - 1) {
#line 1182
                            goto _L___0;
                          } else
#line 1182
                          if (y == model->center_y - 2) {
                            _L___0: /* CIL Label */ 
#line 1184
                            if (wnum % 8 >= 4) {
                              {
#line 1185
                              tmp___75 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 4U));
#line 1185
                              snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                       sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_LTERM_%s_EXT",
                                       tmp___75);
                              }
                            } else {
                              {
#line 1187
                              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                      1187);
                              }
                            }
                          } else
#line 1188
                          if (y == model->center_y - 3) {
#line 1189
                            if (wnum % 8 >= 4) {
                              {
#line 1190
                              tmp___76 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 4U));
#line 1190
                              snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                       sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_LTERM_BOT_%s",
                                       tmp___76);
#line 1192
                              tmp___77 = is_atx(1572864, model, dest_x);
                              }
#line 1192
                              if (tmp___77) {
                                {
#line 1193
                                strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                       (char const   */* __restrict  */)"_E");
                                }
                              }
                            } else {
                              {
#line 1194
                              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                      1194);
                              }
                            }
                          } else
#line 1195
                          if (y == model->center_y - 4) {
#line 1196
                            if (wnum % 8 >= 4) {
                              {
#line 1197
                              tmp___78 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 4U));
#line 1197
                              snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                       sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_LTERM_TOP_%s",
                                       tmp___78);
#line 1199
                              tmp___79 = is_atx(1572864, model, dest_x);
                              }
#line 1199
                              if (tmp___79) {
                                {
#line 1200
                                strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                       (char const   */* __restrict  */)"_E");
                                }
                              }
                            } else {
                              {
#line 1201
                              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                      1201);
                              }
                            }
                          } else {
                            {
#line 1202
                            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                    1202);
                            }
                          }
                        } else {
                          {
#line 1203
                          tmp___105 = is_atx(524288, model, x);
                          }
#line 1203
                          if (tmp___105) {
#line 1204
                            if (wnum % 2) {
#line 1204
                              tmp___81 = 'S';
                            } else {
#line 1204
                              tmp___81 = 'M';
                            }
#line 1204
                            if (wnum >= 8) {
#line 1204
                              tmp___82 = "1";
                            } else {
#line 1204
                              tmp___82 = "";
                            }
                            {
#line 1204
                            snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                     sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"INT_%s%s_%c",
                                     wstr, tmp___82, tmp___81);
                            }
                          } else {
                            {
#line 1207
                            tmp___104 = is_atx(1048576, model, x);
                            }
#line 1207
                            if (tmp___104) {
#line 1208
                              if (wnum % 2) {
#line 1208
                                tmp___83 = 'S';
                              } else {
#line 1208
                                tmp___83 = 'M';
                              }
#line 1208
                              if (wnum >= 8) {
#line 1208
                                tmp___84 = "1";
                              } else {
#line 1208
                                tmp___84 = "";
                              }
                              {
#line 1208
                              snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                       sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"LIOI_%s%s_%c_ILOGIC",
                                       wstr, tmp___84, tmp___83);
                              }
                            } else {
                              {
#line 1211
                              tmp___103 = is_atx(4194304, model, x);
                              }
#line 1211
                              if (tmp___103) {
#line 1212
                                if (wnum % 2) {
#line 1212
                                  tmp___85 = 'S';
                                } else {
#line 1212
                                  tmp___85 = 'M';
                                }
#line 1212
                                if (wnum >= 8) {
#line 1212
                                  tmp___86 = "1";
                                } else {
#line 1212
                                  tmp___86 = "";
                                }
                                {
#line 1212
                                snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                         sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"RIOI_%s%s_%c_ILOGIC",
                                         wstr, tmp___86, tmp___85);
                                }
                              } else {
                                {
#line 1215
                                tmp___102 = is_atx(4, model, x);
                                }
#line 1215
                                if (tmp___102) {
                                  {
#line 1216
                                  tmp___98 = is_aty(16, model, y);
                                  }
#line 1216
                                  if (tmp___98) {
                                    {
#line 1217
                                    tmp___87 = fpga_wire2str(wire);
#line 1217
                                    snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                             sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"REGH_RTERM_%s",
                                             tmp___87);
                                    }
                                  } else
#line 1219
                                  if (y == model->center_y + 1) {
#line 1220
                                    if (wnum % 8 >= 4) {
                                      {
#line 1221
                                      tmp___88 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 4U));
#line 1221
                                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                               sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_RTERM_TOP_%s",
                                               tmp___88);
#line 1223
                                      tmp___89 = is_atx(4194304, model, dest_x);
                                      }
#line 1223
                                      if (tmp___89) {
                                        {
#line 1224
                                        strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                               (char const   */* __restrict  */)"_W");
                                        }
                                      }
                                    } else {
                                      {
#line 1225
                                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                              1225);
                                      }
                                    }
                                  } else
#line 1226
                                  if (y == model->center_y + 2) {
#line 1227
                                    if (wnum % 8 >= 6) {
                                      {
#line 1228
                                      tmp___90 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 4U));
#line 1228
                                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                               sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_RTERM_BOT_%s",
                                               tmp___90);
#line 1230
                                      tmp___91 = is_atx(4194304, model, dest_x);
                                      }
#line 1230
                                      if (tmp___91) {
                                        {
#line 1231
                                        strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                               (char const   */* __restrict  */)"_W");
                                        }
                                      }
                                    } else {
                                      {
#line 1232
                                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                              1232);
                                      }
                                    }
                                  } else
#line 1233
                                  if (y == model->center_y - 1) {
#line 1233
                                    goto _L___1;
                                  } else
#line 1233
                                  if (y == model->center_y - 2) {
                                    _L___1: /* CIL Label */ 
#line 1235
                                    if (wnum % 8 < 4) {
#line 1236
                                      if (wnum < 8) {
#line 1236
                                        tmp___92 = "_EXT";
                                      } else {
#line 1236
                                        tmp___92 = "";
                                      }
                                      {
#line 1236
                                      tmp___93 = fpga_wire2str(wire);
#line 1236
                                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                               sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_RTERM_%s%s",
                                               tmp___93, tmp___92);
                                      }
                                    } else {
                                      {
#line 1239
                                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                              1239);
                                      }
                                    }
                                  } else
#line 1240
                                  if (y == model->center_y - 3) {
#line 1241
                                    if (wnum % 8 < 4) {
                                      {
#line 1242
                                      tmp___94 = fpga_wire2str(wire);
#line 1242
                                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                               sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_RTERM_BOT_%s",
                                               tmp___94);
#line 1244
                                      tmp___95 = is_atx(4194304, model, dest_x);
                                      }
#line 1244
                                      if (tmp___95) {
                                        {
#line 1245
                                        strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                               (char const   */* __restrict  */)"_W");
                                        }
                                      }
                                    } else {
                                      {
#line 1246
                                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                              1246);
                                      }
                                    }
                                  } else
#line 1247
                                  if (y == model->center_y - 4) {
#line 1248
                                    if (wnum % 8 < 4) {
                                      {
#line 1249
                                      tmp___96 = fpga_wire2str(wire);
#line 1249
                                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                               sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_RTERM_TOP_%s",
                                               tmp___96);
#line 1251
                                      tmp___97 = is_atx(4194304, model, dest_x);
                                      }
#line 1251
                                      if (tmp___97) {
                                        {
#line 1252
                                        strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                               (char const   */* __restrict  */)"_W");
                                        }
                                      }
                                    } else {
                                      {
#line 1253
                                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                              1253);
                                      }
                                    }
                                  } else {
                                    {
#line 1254
                                    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                            1254);
                                    }
                                  }
                                } else {
                                  {
#line 1255
                                  tmp___101 = is_atx(8, model, x);
                                  }
#line 1255
                                  if (tmp___101) {
                                    {
#line 1256
                                    tmp___100 = is_aty(16, model, y);
                                    }
#line 1256
                                    if (tmp___100) {
                                      {
#line 1257
                                      tmp___99 = fpga_wire2str(wire);
#line 1257
                                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                               sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"REGR_%s",
                                               tmp___99);
                                      }
                                    } else {
                                      {
#line 1259
                                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                              1259);
                                      }
                                    }
                                  } else {
                                    {
#line 1260
                                    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                            1260);
                                    }
                                  }
                                }
                              }
                            }
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        }
      }
    } else {
#line 1044
      goto _L___11;
    }
  } else
  _L___11: /* CIL Label */ 
#line 1261
  if ((unsigned int )wire >= 151U) {
#line 1261
    if ((unsigned int )wire <= 158U) {
      {
#line 1262
      wstr = "CLKPIN";
#line 1263
      wnum = (int )((unsigned int )wire - 151U);
#line 1265
      tmp___163 = is_aty(1, model, y);
      }
#line 1265
      if (tmp___163) {
        {
#line 1266
        tmp___117 = is_atx(131072, model, x);
        }
#line 1266
        if (tmp___117) {
          {
#line 1267
          tmp___116 = fpga_wire2str(wire);
#line 1267
          snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                   (char const   */* __restrict  */)"REGT_%s", tmp___116);
          }
        } else {
          {
#line 1269
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                  1269);
          }
        }
      } else {
        {
#line 1270
        tmp___162 = is_aty(2, model, y);
        }
#line 1270
        if (tmp___162) {
          {
#line 1271
          tmp___125 = is_atx(65536, model, x);
          }
#line 1271
          if (tmp___125) {
            {
#line 1272
            tmp___118 = fpga_wire2str(wire);
#line 1272
            snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                     (char const   */* __restrict  */)"IOI_REGT_%s", tmp___118);
            }
          } else {
            {
#line 1274
            tmp___124 = is_atx(131072, model, x);
            }
#line 1274
            if (tmp___124) {
              {
#line 1275
              tmp___119 = fpga_wire2str(wire);
#line 1275
              snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                       (char const   */* __restrict  */)"REGT_TTERM_%s", tmp___119);
              }
            } else {
              {
#line 1277
              tmp___123 = is_atx(262144, model, x);
              }
#line 1277
              if (tmp___123) {
                {
#line 1278
                tmp___120 = fpga_wire2str(wire);
#line 1278
                snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                         (char const   */* __restrict  */)"REGV_TTERM_%s", tmp___120);
                }
              } else
#line 1280
              if (x == model->center_x + 1) {
                {
#line 1281
                tmp___121 = fpga_wire2str(wire);
#line 1281
                snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                         (char const   */* __restrict  */)"IOI_TTERM_%s", tmp___121);
                }
              } else
#line 1283
              if (x == model->center_x + 2) {
#line 1284
                if (wnum >= 4) {
                  {
#line 1285
                  tmp___122 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 4U));
#line 1285
                  snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                           (char const   */* __restrict  */)"IOI_REGT_%s", tmp___122);
                  }
                } else {
                  {
#line 1288
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                          1288);
                  }
                }
              } else {
                {
#line 1289
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                        1289);
                }
              }
            }
          }
        } else {
          {
#line 1290
          tmp___161 = is_aty(4, model, y);
          }
#line 1290
          if (tmp___161) {
            {
#line 1291
            tmp___133 = is_atx(65536, model, x);
            }
#line 1291
            if (tmp___133) {
#line 1292
              if (wnum >= 4) {
                {
#line 1293
                tmp___126 = fpga_wire2str(wire);
#line 1293
                snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                         (char const   */* __restrict  */)"BTERM_CLB_%s", tmp___126);
                }
              } else {
                {
#line 1295
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                        1295);
                }
              }
            } else {
              {
#line 1296
              tmp___132 = is_atx(131072, model, x);
              }
#line 1296
              if (tmp___132) {
                {
#line 1297
                tmp___127 = fpga_wire2str(wire);
#line 1297
                snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                         (char const   */* __restrict  */)"REGB_BTERM_%s", tmp___127);
                }
              } else {
                {
#line 1299
                tmp___131 = is_atx(262144, model, x);
                }
#line 1299
                if (tmp___131) {
#line 1300
                  if (wnum % 8 < 4) {
                    {
#line 1301
                    tmp___128 = fpga_wire2str((enum extra_wires )((unsigned int )wire + 4U));
#line 1301
                    snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                             (char const   */* __restrict  */)"REGV_BTERM_%s", tmp___128);
                    }
                  } else {
                    {
#line 1303
                    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                            1303);
                    }
                  }
                } else
#line 1304
                if (x == model->center_x + 1) {
#line 1305
                  if (wnum < 4) {
                    {
#line 1306
                    tmp___129 = fpga_wire2str((enum extra_wires )((unsigned int )wire + 4U));
#line 1306
                    snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                             (char const   */* __restrict  */)"IOI_BTERM_%s", tmp___129);
                    }
                  } else {
                    {
#line 1308
                    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                            1308);
                    }
                  }
                } else
#line 1309
                if (x == model->center_x + 2) {
#line 1310
                  if (wnum < 4) {
                    {
#line 1311
                    tmp___130 = fpga_wire2str((enum extra_wires )((unsigned int )wire + 4U));
#line 1311
                    snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                             (char const   */* __restrict  */)"BTERM_CLB_%s", tmp___130);
                    }
                  } else {
                    {
#line 1313
                    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                            1313);
                    }
                  }
                } else {
                  {
#line 1314
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                          1314);
                  }
                }
              }
            }
          } else {
            {
#line 1315
            tmp___160 = is_aty(8, model, y);
            }
#line 1315
            if (tmp___160) {
              {
#line 1316
              tmp___135 = is_atx(131072, model, x);
              }
#line 1316
              if (tmp___135) {
                {
#line 1317
                tmp___134 = fpga_wire2str(wire);
#line 1317
                snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                         (char const   */* __restrict  */)"REGB_%s", tmp___134);
                }
              } else {
                {
#line 1319
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                        1319);
                }
              }
            } else {
              {
#line 1320
              tmp___159 = is_atx(1, model, x);
              }
#line 1320
              if (tmp___159) {
                {
#line 1321
                tmp___137 = is_aty(16, model, y);
                }
#line 1321
                if (tmp___137) {
                  {
#line 1322
                  tmp___136 = fpga_wire2str(wire);
#line 1322
                  snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                           (char const   */* __restrict  */)"REGL_%s", tmp___136);
                  }
                } else {
                  {
#line 1324
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                          1324);
                  }
                }
              } else {
                {
#line 1325
                tmp___158 = is_atx(2, model, x);
                }
#line 1325
                if (tmp___158) {
                  {
#line 1326
                  tmp___144 = is_aty(16, model, y);
                  }
#line 1326
                  if (tmp___144) {
                    {
#line 1327
                    tmp___138 = fpga_wire2str(wire);
#line 1327
                    snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                             (char const   */* __restrict  */)"REGH_LTERM_%s", tmp___138);
                    }
                  } else
#line 1329
                  if (y == model->center_y + 1) {
#line 1330
                    if (wnum < 4) {
                      {
#line 1331
                      tmp___139 = fpga_wire2str(wire);
#line 1331
                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                               (char const   */* __restrict  */)"IOI_LTERM_%s", tmp___139);
                      }
                    } else {
                      {
#line 1333
                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                              1333);
                      }
                    }
                  } else
#line 1334
                  if (y == model->center_y + 2) {
#line 1335
                    if (wnum < 2) {
                      {
#line 1336
                      tmp___140 = fpga_wire2str(wire);
#line 1336
                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                               (char const   */* __restrict  */)"IOI_LTERM_%s", tmp___140);
                      }
                    } else {
                      {
#line 1338
                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                              1338);
                      }
                    }
                  } else
#line 1339
                  if (y == model->center_y - 1) {
#line 1339
                    goto _L___2;
                  } else
#line 1339
                  if (y == model->center_y - 2) {
                    _L___2: /* CIL Label */ 
#line 1341
                    if (wnum >= 4) {
                      {
#line 1342
                      tmp___141 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 4U));
#line 1342
                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                               (char const   */* __restrict  */)"IOI_LTERM_%s_EXT",
                               tmp___141);
                      }
                    } else {
                      {
#line 1344
                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                              1344);
                      }
                    }
                  } else
#line 1345
                  if (y == model->center_y - 3) {
#line 1346
                    if (wnum >= 4) {
                      {
#line 1347
                      tmp___142 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 4U));
#line 1347
                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                               (char const   */* __restrict  */)"IOI_LTERM_%s", tmp___142);
                      }
                    } else {
                      {
#line 1349
                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                              1349);
                      }
                    }
                  } else
#line 1350
                  if (y == model->center_y - 4) {
#line 1351
                    if (wnum >= 4) {
                      {
#line 1352
                      tmp___143 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 4U));
#line 1352
                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                               (char const   */* __restrict  */)"IOI_LTERM_%s", tmp___143);
                      }
                    } else {
                      {
#line 1354
                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                              1354);
                      }
                    }
                  } else {
                    {
#line 1355
                    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                            1355);
                    }
                  }
                } else {
                  {
#line 1356
                  tmp___157 = is_atx(4, model, x);
                  }
#line 1356
                  if (tmp___157) {
                    {
#line 1357
                    tmp___153 = is_aty(16, model, y);
                    }
#line 1357
                    if (tmp___153) {
                      {
#line 1358
                      tmp___145 = fpga_wire2str(wire);
#line 1358
                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                               (char const   */* __restrict  */)"REGH_RTERM_%s", tmp___145);
                      }
                    } else
#line 1360
                    if (y == model->center_y + 1) {
#line 1361
                      if (wnum >= 4) {
                        {
#line 1362
                        tmp___146 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 4U));
#line 1362
                        snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                 sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_RTERM_%s",
                                 tmp___146);
                        }
                      } else {
                        {
#line 1364
                        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                1364);
                        }
                      }
                    } else
#line 1365
                    if (y == model->center_y + 2) {
#line 1366
                      if (wnum >= 6) {
                        {
#line 1367
                        tmp___147 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 4U));
#line 1367
                        snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                 sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_RTERM_%s",
                                 tmp___147);
#line 1369
                        tmp___148 = is_atx(4194304, model, dest_x);
                        }
#line 1369
                        if (tmp___148) {
                          {
#line 1370
                          strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                 (char const   */* __restrict  */)"_W");
                          }
                        }
                      } else {
                        {
#line 1371
                        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                1371);
                        }
                      }
                    } else
#line 1372
                    if (y == model->center_y - 1) {
#line 1372
                      goto _L___3;
                    } else
#line 1372
                    if (y == model->center_y - 2) {
                      _L___3: /* CIL Label */ 
#line 1374
                      if (wnum < 4) {
#line 1375
                        if (wnum < 8) {
#line 1375
                          tmp___149 = "_EXT";
                        } else {
#line 1375
                          tmp___149 = "";
                        }
                        {
#line 1375
                        tmp___150 = fpga_wire2str(wire);
#line 1375
                        snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                 sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_RTERM_%s%s",
                                 tmp___150, tmp___149);
                        }
                      } else {
                        {
#line 1378
                        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                1378);
                        }
                      }
                    } else
#line 1379
                    if (y == model->center_y - 3) {
#line 1380
                      if (wnum < 4) {
                        {
#line 1381
                        tmp___151 = fpga_wire2str(wire);
#line 1381
                        snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                 sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_RTERM_%s",
                                 tmp___151);
                        }
                      } else {
                        {
#line 1383
                        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                1383);
                        }
                      }
                    } else
#line 1384
                    if (y == model->center_y - 4) {
#line 1385
                      if (wnum < 4) {
                        {
#line 1386
                        tmp___152 = fpga_wire2str(wire);
#line 1386
                        snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                 sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_RTERM_%s",
                                 tmp___152);
                        }
                      } else {
                        {
#line 1388
                        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                1388);
                        }
                      }
                    } else {
                      {
#line 1389
                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                              1389);
                      }
                    }
                  } else {
                    {
#line 1390
                    tmp___156 = is_atx(8, model, x);
                    }
#line 1390
                    if (tmp___156) {
                      {
#line 1391
                      tmp___155 = is_aty(16, model, y);
                      }
#line 1391
                      if (tmp___155) {
                        {
#line 1392
                        tmp___154 = fpga_wire2str(wire);
#line 1392
                        snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                 sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"REGR_%s",
                                 tmp___154);
                        }
                      } else {
                        {
#line 1394
                        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                1394);
                        }
                      }
                    } else {
                      {
#line 1395
                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                              1395);
                      }
                    }
                  }
                }
              }
            }
          }
        }
      }
    } else {
#line 1261
      goto _L___9;
    }
  } else
  _L___9: /* CIL Label */ 
#line 1396
  if ((unsigned int )wire >= 159U) {
#line 1396
    if ((unsigned int )wire <= 162U) {
#line 1396
      goto _L___7;
    } else {
#line 1396
      goto _L___8;
    }
  } else
  _L___8: /* CIL Label */ 
#line 1396
  if ((unsigned int )wire >= 163U) {
#line 1396
    if ((unsigned int )wire <= 166U) {
      _L___7: /* CIL Label */ 
#line 1399
      if ((unsigned int )wire >= 159U) {
#line 1399
        if ((unsigned int )wire <= 162U) {
#line 1400
          wchar = 'N';
#line 1401
          wnum = (int )((unsigned int )wire - 159U);
        } else {
#line 1399
          goto _L___4;
        }
      } else
      _L___4: /* CIL Label */ 
#line 1402
      if ((unsigned int )wire >= 163U) {
#line 1402
        if ((unsigned int )wire <= 166U) {
#line 1403
          wchar = 'P';
#line 1404
          wnum = (int )((unsigned int )wire - 163U);
        } else {
          {
#line 1405
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                  1405);
          }
        }
      } else {
        {
#line 1405
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                1405);
        }
      }
      {
#line 1407
      tmp___233 = is_aty(1, model, y);
      }
#line 1407
      if (tmp___233) {
        {
#line 1408
        tmp___165 = is_atx(131072, model, x);
        }
#line 1408
        if (tmp___165) {
          {
#line 1409
          tmp___164 = fpga_wire2str(wire);
#line 1409
          snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                   (char const   */* __restrict  */)"REGT_%s", tmp___164);
          }
        } else {
          {
#line 1411
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                  1411);
          }
        }
      } else {
        {
#line 1412
        tmp___232 = is_aty(2, model, y);
        }
#line 1412
        if (tmp___232) {
          {
#line 1413
          tmp___175 = is_atx(65536, model, x);
          }
#line 1413
          if (tmp___175) {
#line 1414
            if (wnum % 8 < 4) {
              {
#line 1415
              tmp___166 = fpga_wire2str(wire);
#line 1415
              snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                       (char const   */* __restrict  */)"IOI_REGT_%s", tmp___166);
#line 1417
              tmp___167 = is_atyx(8, model, dest_y, dest_x);
              }
#line 1417
              if (tmp___167) {
                {
#line 1418
                strcat((char */* __restrict  */)(buf___4[last_buf___7]), (char const   */* __restrict  */)"_S");
                }
              }
            } else {
              {
#line 1419
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                      1419);
              }
            }
          } else {
            {
#line 1420
            tmp___174 = is_atx(131072, model, x);
            }
#line 1420
            if (tmp___174) {
              {
#line 1421
              tmp___168 = fpga_wire2str(wire);
#line 1421
              snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                       (char const   */* __restrict  */)"REGT_TTERM_%s", tmp___168);
              }
            } else {
              {
#line 1423
              tmp___173 = is_atx(262144, model, x);
              }
#line 1423
              if (tmp___173) {
                {
#line 1424
                tmp___169 = fpga_wire2str(wire);
#line 1424
                snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                         (char const   */* __restrict  */)"REGV_TTERM_%s", tmp___169);
                }
              } else
#line 1426
              if (x == model->center_x + 1) {
                {
#line 1427
                tmp___170 = fpga_wire2str(wire);
#line 1427
                snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                         (char const   */* __restrict  */)"IOI_TTERM_%s", tmp___170);
                }
              } else
#line 1429
              if (x == model->center_x + 2) {
#line 1430
                if (wnum % 8 >= 2) {
                  {
#line 1431
                  tmp___171 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 2U));
#line 1431
                  snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                           (char const   */* __restrict  */)"IOI_REGT_%s", tmp___171);
#line 1433
                  tmp___172 = is_atyx(8, model, dest_y, dest_x);
                  }
#line 1433
                  if (tmp___172) {
                    {
#line 1434
                    strcat((char */* __restrict  */)(buf___4[last_buf___7]), (char const   */* __restrict  */)"_S");
                    }
                  }
                } else {
                  {
#line 1435
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                          1435);
                  }
                }
              } else {
                {
#line 1436
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                        1436);
                }
              }
            }
          }
        } else {
          {
#line 1437
          tmp___231 = is_aty(1024, model, y);
          }
#line 1437
          if (tmp___231) {
#line 1438
            if (wnum % 2) {
#line 1438
              tmp___176 = "_EXT";
            } else {
#line 1438
              tmp___176 = "";
            }
#line 1438
            if (wnum % 2) {
#line 1438
              tmp___177 = "INNER";
            } else {
#line 1438
              tmp___177 = "UPPER";
            }
            {
#line 1438
            snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                     (char const   */* __restrict  */)"TIOI_%s_OUT%c%s", tmp___177,
                     wchar, tmp___176);
            }
          } else {
            {
#line 1442
            tmp___230 = is_aty(2048, model, y);
            }
#line 1442
            if (tmp___230) {
              {
#line 1443
              snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                       (char const   */* __restrict  */)"TIOI_INNER_OUT%c", wchar);
              }
            } else {
              {
#line 1445
              tmp___229 = is_aty(4096, model, y);
              }
#line 1445
              if (tmp___229) {
                {
#line 1446
                snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                         (char const   */* __restrict  */)"BIOI_INNER_OUT%c", wchar);
                }
              } else {
                {
#line 1448
                tmp___228 = is_aty(8192, model, y);
                }
#line 1448
                if (tmp___228) {
#line 1449
                  if (wnum % 2) {
#line 1449
                    tmp___178 = "_EXT";
                  } else {
#line 1449
                    tmp___178 = "";
                  }
#line 1449
                  if (wnum % 2) {
#line 1449
                    tmp___179 = "INNER";
                  } else {
#line 1449
                    tmp___179 = "OUTER";
                  }
                  {
#line 1449
                  snprintf((char */* __restrict  */)(buf___4[last_buf___7]), sizeof(buf___4[last_buf___7]),
                           (char const   */* __restrict  */)"BIOI_%s_OUT%c%s", tmp___179,
                           wchar, tmp___178);
                  }
                } else {
                  {
#line 1453
                  tmp___227 = is_aty(4, model, y);
                  }
#line 1453
                  if (tmp___227) {
                    {
#line 1454
                    tmp___189 = is_atx(65536, model, x);
                    }
#line 1454
                    if (tmp___189) {
#line 1455
                      if (wnum >= 2) {
                        {
#line 1456
                        tmp___180 = fpga_wire2str(wire);
#line 1456
                        snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                 sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"BTERM_CLB_%s",
                                 tmp___180);
#line 1458
                        tmp___181 = is_atyx(8, model, dest_y, dest_x);
                        }
#line 1458
                        if (tmp___181) {
                          {
#line 1459
                          strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                 (char const   */* __restrict  */)"_N");
                          }
                        }
                      } else {
                        {
#line 1460
                        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                1460);
                        }
                      }
                    } else {
                      {
#line 1461
                      tmp___188 = is_atx(131072, model, x);
                      }
#line 1461
                      if (tmp___188) {
                        {
#line 1462
                        tmp___182 = fpga_wire2str(wire);
#line 1462
                        snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                 sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"REGB_BTERM_%s",
                                 tmp___182);
                        }
                      } else {
                        {
#line 1464
                        tmp___187 = is_atx(262144, model, x);
                        }
#line 1464
                        if (tmp___187) {
#line 1465
                          if (wnum < 2) {
                            {
#line 1466
                            tmp___183 = fpga_wire2str((enum extra_wires )((unsigned int )wire + 2U));
#line 1466
                            snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                     sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"REGV_BTERM_%s",
                                     tmp___183);
                            }
                          } else {
                            {
#line 1468
                            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                    1468);
                            }
                          }
                        } else
#line 1469
                        if (x == model->center_x + 1) {
#line 1470
                          if (wnum < 2) {
                            {
#line 1471
                            tmp___184 = fpga_wire2str((enum extra_wires )((unsigned int )wire + 2U));
#line 1471
                            snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                     sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_BTERM_%s",
                                     tmp___184);
                            }
                          } else {
                            {
#line 1473
                            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                    1473);
                            }
                          }
                        } else
#line 1474
                        if (x == model->center_x + 2) {
#line 1475
                          if (wnum < 2) {
                            {
#line 1476
                            tmp___185 = fpga_wire2str((enum extra_wires )((unsigned int )wire + 2U));
#line 1476
                            snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                     sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"BTERM_CLB_%s",
                                     tmp___185);
#line 1478
                            tmp___186 = is_atyx(8, model, dest_y, dest_x);
                            }
#line 1478
                            if (tmp___186) {
                              {
#line 1479
                              strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                     (char const   */* __restrict  */)"_N");
                              }
                            }
                          } else {
                            {
#line 1480
                            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                    1480);
                            }
                          }
                        } else {
                          {
#line 1481
                          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                  1481);
                          }
                        }
                      }
                    }
                  } else {
                    {
#line 1482
                    tmp___226 = is_aty(8, model, y);
                    }
#line 1482
                    if (tmp___226) {
                      {
#line 1483
                      tmp___191 = is_atx(131072, model, x);
                      }
#line 1483
                      if (tmp___191) {
                        {
#line 1484
                        tmp___190 = fpga_wire2str(wire);
#line 1484
                        snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                 sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"REGB_%s",
                                 tmp___190);
                        }
                      } else {
                        {
#line 1486
                        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                1486);
                        }
                      }
                    } else {
                      {
#line 1487
                      tmp___225 = is_atx(1, model, x);
                      }
#line 1487
                      if (tmp___225) {
                        {
#line 1488
                        tmp___193 = is_aty(16, model, y);
                        }
#line 1488
                        if (tmp___193) {
                          {
#line 1489
                          tmp___192 = fpga_wire2str(wire);
#line 1489
                          snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                   sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"REGL_%s",
                                   tmp___192);
                          }
                        } else {
                          {
#line 1491
                          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                  1491);
                          }
                        }
                      } else {
                        {
#line 1492
                        tmp___224 = is_atx(2, model, x);
                        }
#line 1492
                        if (tmp___224) {
                          {
#line 1493
                          tmp___204 = is_aty(16, model, y);
                          }
#line 1493
                          if (tmp___204) {
                            {
#line 1494
                            tmp___194 = fpga_wire2str(wire);
#line 1494
                            snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                     sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"REGH_LTERM_%s",
                                     tmp___194);
                            }
                          } else
#line 1496
                          if (y == model->center_y + 1) {
#line 1497
                            if (wnum % 8 < 4) {
                              {
#line 1498
                              tmp___195 = fpga_wire2str(wire);
#line 1498
                              snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                       sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_LTERM_TOP_%s",
                                       tmp___195);
#line 1500
                              tmp___196 = is_atx(1572864, model, dest_x);
                              }
#line 1500
                              if (tmp___196) {
                                {
#line 1501
                                strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                       (char const   */* __restrict  */)"_E");
                                }
                              }
                            } else {
                              {
#line 1502
                              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                      1502);
                              }
                            }
                          } else
#line 1503
                          if (y == model->center_y + 2) {
#line 1504
                            if (wnum % 8 < 2) {
                              {
#line 1505
                              tmp___197 = fpga_wire2str(wire);
#line 1505
                              snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                       sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_LTERM_BOT_%s",
                                       tmp___197);
#line 1507
                              tmp___198 = is_atx(1572864, model, dest_x);
                              }
#line 1507
                              if (tmp___198) {
                                {
#line 1508
                                strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                       (char const   */* __restrict  */)"_E");
                                }
                              }
                            } else {
                              {
#line 1509
                              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                      1509);
                              }
                            }
                          } else
#line 1510
                          if (y == model->center_y - 1) {
#line 1510
                            goto _L___5;
                          } else
#line 1510
                          if (y == model->center_y - 2) {
                            _L___5: /* CIL Label */ 
#line 1512
                            if (wnum >= 2) {
                              {
#line 1513
                              tmp___199 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 2U));
#line 1513
                              snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                       sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_LTERM_%s_EXT",
                                       tmp___199);
                              }
                            } else {
                              {
#line 1515
                              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                      1515);
                              }
                            }
                          } else
#line 1516
                          if (y == model->center_y - 3) {
#line 1517
                            if (wnum >= 2) {
                              {
#line 1518
                              tmp___200 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 2U));
#line 1518
                              snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                       sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_LTERM_BOT_%s",
                                       tmp___200);
#line 1520
                              tmp___201 = is_atx(1572864, model, dest_x);
                              }
#line 1520
                              if (tmp___201) {
                                {
#line 1521
                                strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                       (char const   */* __restrict  */)"_E");
                                }
                              }
                            } else {
                              {
#line 1522
                              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                      1522);
                              }
                            }
                          } else
#line 1523
                          if (y == model->center_y - 4) {
#line 1524
                            if (wnum >= 2) {
                              {
#line 1525
                              tmp___202 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 2U));
#line 1525
                              snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                       sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_LTERM_TOP_%s",
                                       tmp___202);
#line 1527
                              tmp___203 = is_atx(1572864, model, dest_x);
                              }
#line 1527
                              if (tmp___203) {
                                {
#line 1528
                                strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                       (char const   */* __restrict  */)"_E");
                                }
                              }
                            } else {
                              {
#line 1529
                              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                      1529);
                              }
                            }
                          } else {
                            {
#line 1530
                            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                    1530);
                            }
                          }
                        } else {
                          {
#line 1531
                          tmp___223 = is_atx(524288, model, x);
                          }
#line 1531
                          if (tmp___223) {
                            {
#line 1532
                            snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                     sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"INT_OUT%c",
                                     wchar);
                            }
                          } else {
                            {
#line 1533
                            tmp___222 = is_atx(1048576, model, x);
                            }
#line 1533
                            if (tmp___222) {
                              {
#line 1534
                              snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                       sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"LIOI_OUT%c",
                                       wchar);
                              }
                            } else {
                              {
#line 1535
                              tmp___221 = is_atx(4194304, model, x);
                              }
#line 1535
                              if (tmp___221) {
                                {
#line 1536
                                snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                         sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"RIOI_OUT%c",
                                         wchar);
                                }
                              } else {
                                {
#line 1537
                                tmp___220 = is_atx(4, model, x);
                                }
#line 1537
                                if (tmp___220) {
                                  {
#line 1538
                                  tmp___216 = is_aty(16, model, y);
                                  }
#line 1538
                                  if (tmp___216) {
                                    {
#line 1539
                                    tmp___205 = fpga_wire2str(wire);
#line 1539
                                    snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                             sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"REGH_RTERM_%s",
                                             tmp___205);
                                    }
                                  } else
#line 1541
                                  if (y == model->center_y + 1) {
#line 1542
                                    if (wnum >= 2) {
                                      {
#line 1543
                                      tmp___206 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 2U));
#line 1543
                                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                               sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_RTERM_TOP_%s",
                                               tmp___206);
#line 1545
                                      tmp___207 = is_atx(4194304, model, dest_x);
                                      }
#line 1545
                                      if (tmp___207) {
                                        {
#line 1546
                                        strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                               (char const   */* __restrict  */)"_W");
                                        }
                                      }
                                    } else {
                                      {
#line 1547
                                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                              1547);
                                      }
                                    }
                                  } else
#line 1548
                                  if (y == model->center_y + 2) {
#line 1549
                                    if (wnum >= 3) {
                                      {
#line 1550
                                      tmp___208 = fpga_wire2str((enum extra_wires )((unsigned int )wire - 2U));
#line 1550
                                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                               sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_RTERM_BOT_%s",
                                               tmp___208);
#line 1552
                                      tmp___209 = is_atx(4194304, model, dest_x);
                                      }
#line 1552
                                      if (tmp___209) {
                                        {
#line 1553
                                        strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                               (char const   */* __restrict  */)"_W");
                                        }
                                      }
                                    } else {
                                      {
#line 1554
                                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                              1554);
                                      }
                                    }
                                  } else
#line 1555
                                  if (y == model->center_y - 1) {
#line 1555
                                    goto _L___6;
                                  } else
#line 1555
                                  if (y == model->center_y - 2) {
                                    _L___6: /* CIL Label */ 
#line 1557
                                    if (wnum < 2) {
#line 1558
                                      if (wnum < 8) {
#line 1558
                                        tmp___210 = "_EXT";
                                      } else {
#line 1558
                                        tmp___210 = "";
                                      }
                                      {
#line 1558
                                      tmp___211 = fpga_wire2str(wire);
#line 1558
                                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                               sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_RTERM_%s%s",
                                               tmp___211, tmp___210);
                                      }
                                    } else {
                                      {
#line 1561
                                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                              1561);
                                      }
                                    }
                                  } else
#line 1562
                                  if (y == model->center_y - 3) {
#line 1563
                                    if (wnum < 2) {
                                      {
#line 1564
                                      tmp___212 = fpga_wire2str(wire);
#line 1564
                                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                               sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_RTERM_BOT_%s",
                                               tmp___212);
#line 1566
                                      tmp___213 = is_atx(4194304, model, dest_x);
                                      }
#line 1566
                                      if (tmp___213) {
                                        {
#line 1567
                                        strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                               (char const   */* __restrict  */)"_W");
                                        }
                                      }
                                    } else {
                                      {
#line 1568
                                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                              1568);
                                      }
                                    }
                                  } else
#line 1569
                                  if (y == model->center_y - 4) {
#line 1570
                                    if (wnum < 2) {
                                      {
#line 1571
                                      tmp___214 = fpga_wire2str(wire);
#line 1571
                                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                               sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"IOI_RTERM_TOP_%s",
                                               tmp___214);
#line 1573
                                      tmp___215 = is_atx(4194304, model, dest_x);
                                      }
#line 1573
                                      if (tmp___215) {
                                        {
#line 1574
                                        strcat((char */* __restrict  */)(buf___4[last_buf___7]),
                                               (char const   */* __restrict  */)"_W");
                                        }
                                      }
                                    } else {
                                      {
#line 1575
                                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                              1575);
                                      }
                                    }
                                  } else {
                                    {
#line 1576
                                    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                            1576);
                                    }
                                  }
                                } else {
                                  {
#line 1577
                                  tmp___219 = is_atx(8, model, x);
                                  }
#line 1577
                                  if (tmp___219) {
                                    {
#line 1578
                                    tmp___218 = is_aty(16, model, y);
                                    }
#line 1578
                                    if (tmp___218) {
                                      {
#line 1579
                                      tmp___217 = fpga_wire2str(wire);
#line 1579
                                      snprintf((char */* __restrict  */)(buf___4[last_buf___7]),
                                               sizeof(buf___4[last_buf___7]), (char const   */* __restrict  */)"REGR_%s",
                                               tmp___217);
                                      }
                                    } else {
                                      {
#line 1581
                                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                              1581);
                                      }
                                    }
                                  } else {
                                    {
#line 1582
                                    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                                            1582);
                                    }
                                  }
                                }
                              }
                            }
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        }
      }
    } else {
      {
#line 1583
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
              1583);
      }
    }
  } else {
    {
#line 1583
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            1583);
    }
  }
#line 1584
  return ((char const   *)(buf___4[last_buf___7]));
}
}
#line 1590 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
static char buf___5[8][64]  ;
#line 1591 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
static int last_buf___8  =    0;
#line 1587 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
char const   *fpga_wire2str(enum extra_wires wire ) 
{ 
  int flags ;
  char beg_end ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  char const   *bram_pref ;
  int bram_w ;
  int macc_w ;

  {
  {
#line 1595
  if ((unsigned int )wire == 102U) {
#line 1595
    goto case_102;
  }
#line 1596
  if ((unsigned int )wire == 103U) {
#line 1596
    goto case_103;
  }
#line 1597
  if ((unsigned int )wire == 104U) {
#line 1597
    goto case_104;
  }
#line 1598
  if ((unsigned int )wire == 105U) {
#line 1598
    goto case_105;
  }
#line 1599
  if ((unsigned int )wire == 106U) {
#line 1599
    goto case_106;
  }
#line 1600
  if ((unsigned int )wire == 107U) {
#line 1600
    goto case_107;
  }
#line 1601
  if ((unsigned int )wire == 168U) {
#line 1601
    goto case_168;
  }
#line 1602
  if ((unsigned int )wire == 167U) {
#line 1602
    goto case_167;
  }
#line 1603
  if ((unsigned int )wire == 101U) {
#line 1603
    goto case_101;
  }
#line 1604
  if ((unsigned int )wire == 108U) {
#line 1604
    goto case_108;
  }
#line 1605
  if ((unsigned int )wire == 109U) {
#line 1605
    goto case_109;
  }
#line 1606
  if ((unsigned int )wire == 110U) {
#line 1606
    goto case_110;
  }
#line 1607
  if ((unsigned int )wire == 111U) {
#line 1607
    goto case_111;
  }
#line 1608
  if ((unsigned int )wire == 112U) {
#line 1608
    goto case_112;
  }
#line 1609
  if ((unsigned int )wire == 113U) {
#line 1609
    goto case_113;
  }
#line 1610
  if ((unsigned int )wire == 114U) {
#line 1610
    goto case_114;
  }
#line 1611
  if ((unsigned int )wire == 115U) {
#line 1611
    goto case_115;
  }
#line 1612
  if ((unsigned int )wire == 116U) {
#line 1612
    goto case_116;
  }
#line 1613
  if ((unsigned int )wire == 117U) {
#line 1613
    goto case_117;
  }
#line 1614
  if ((unsigned int )wire == 118U) {
#line 1614
    goto case_118;
  }
#line 1615
  if ((unsigned int )wire == 119U) {
#line 1615
    goto case_119;
  }
#line 1616
  if ((unsigned int )wire == 120U) {
#line 1616
    goto case_120;
  }
#line 1617
  if ((unsigned int )wire == 121U) {
#line 1617
    goto case_121;
  }
#line 1618
  if ((unsigned int )wire == 122U) {
#line 1618
    goto case_122;
  }
#line 1619
  if ((unsigned int )wire == 123U) {
#line 1619
    goto case_123;
  }
#line 1620
  if ((unsigned int )wire == 124U) {
#line 1620
    goto case_124;
  }
#line 1621
  if ((unsigned int )wire == 125U) {
#line 1621
    goto case_125;
  }
#line 1622
  if ((unsigned int )wire == 126U) {
#line 1622
    goto case_126;
  }
#line 1623
  if ((unsigned int )wire == 127U) {
#line 1623
    goto case_127;
  }
#line 1624
  if ((unsigned int )wire == 128U) {
#line 1624
    goto case_128;
  }
#line 1625
  if ((unsigned int )wire == 129U) {
#line 1625
    goto case_129;
  }
#line 1626
  if ((unsigned int )wire == 130U) {
#line 1626
    goto case_130;
  }
#line 1627
  if ((unsigned int )wire == 131U) {
#line 1627
    goto case_131;
  }
#line 1628
  if ((unsigned int )wire == 132U) {
#line 1628
    goto case_132;
  }
#line 1629
  if ((unsigned int )wire == 133U) {
#line 1629
    goto case_133;
  }
#line 1630
  if ((unsigned int )wire == 134U) {
#line 1630
    goto case_134;
  }
#line 1631
  if ((unsigned int )wire == 135U) {
#line 1631
    goto case_135;
  }
#line 1632
  if ((unsigned int )wire == 136U) {
#line 1632
    goto case_136;
  }
#line 1633
  if ((unsigned int )wire == 137U) {
#line 1633
    goto case_137;
  }
#line 1634
  if ((unsigned int )wire == 138U) {
#line 1634
    goto case_138;
  }
#line 1635
  if ((unsigned int )wire == 139U) {
#line 1635
    goto case_139;
  }
#line 1636
  if ((unsigned int )wire == 140U) {
#line 1636
    goto case_140;
  }
#line 1637
  if ((unsigned int )wire == 141U) {
#line 1637
    goto case_141;
  }
#line 1638
  if ((unsigned int )wire == 142U) {
#line 1638
    goto case_142;
  }
#line 1639
  if ((unsigned int )wire == 143U) {
#line 1639
    goto case_143;
  }
#line 1640
  if ((unsigned int )wire == 144U) {
#line 1640
    goto case_144;
  }
#line 1641
  if ((unsigned int )wire == 145U) {
#line 1641
    goto case_145;
  }
#line 1642
  if ((unsigned int )wire == 146U) {
#line 1642
    goto case_146;
  }
#line 1643
  if ((unsigned int )wire == 147U) {
#line 1643
    goto case_147;
  }
#line 1644
  if ((unsigned int )wire == 148U) {
#line 1644
    goto case_148;
  }
#line 1645
  if ((unsigned int )wire == 149U) {
#line 1645
    goto case_149;
  }
#line 1646
  if ((unsigned int )wire == 150U) {
#line 1646
    goto case_150;
  }
#line 1647
  if ((unsigned int )wire == 151U) {
#line 1647
    goto case_151;
  }
#line 1648
  if ((unsigned int )wire == 152U) {
#line 1648
    goto case_152;
  }
#line 1649
  if ((unsigned int )wire == 153U) {
#line 1649
    goto case_153;
  }
#line 1650
  if ((unsigned int )wire == 154U) {
#line 1650
    goto case_154;
  }
#line 1651
  if ((unsigned int )wire == 155U) {
#line 1651
    goto case_155;
  }
#line 1652
  if ((unsigned int )wire == 156U) {
#line 1652
    goto case_156;
  }
#line 1653
  if ((unsigned int )wire == 157U) {
#line 1653
    goto case_157;
  }
#line 1654
  if ((unsigned int )wire == 158U) {
#line 1654
    goto case_158;
  }
#line 1655
  if ((unsigned int )wire == 159U) {
#line 1655
    goto case_159;
  }
#line 1656
  if ((unsigned int )wire == 160U) {
#line 1656
    goto case_160;
  }
#line 1657
  if ((unsigned int )wire == 161U) {
#line 1657
    goto case_161;
  }
#line 1658
  if ((unsigned int )wire == 162U) {
#line 1658
    goto case_162;
  }
#line 1659
  if ((unsigned int )wire == 163U) {
#line 1659
    goto case_163;
  }
#line 1660
  if ((unsigned int )wire == 164U) {
#line 1660
    goto case_164;
  }
#line 1661
  if ((unsigned int )wire == 165U) {
#line 1661
    goto case_165;
  }
#line 1662
  if ((unsigned int )wire == 166U) {
#line 1662
    goto case_166;
  }
#line 1663
  goto switch_default;
  case_102: /* CIL Label */ 
#line 1595
  return ("GFAN0");
  case_103: /* CIL Label */ 
#line 1596
  return ("GFAN1");
  case_104: /* CIL Label */ 
#line 1597
  return ("CLK0");
  case_105: /* CIL Label */ 
#line 1598
  return ("CLK1");
  case_106: /* CIL Label */ 
#line 1599
  return ("SR0");
  case_107: /* CIL Label */ 
#line 1600
  return ("SR1");
  case_168: /* CIL Label */ 
#line 1601
  return ("GND_WIRE");
  case_167: /* CIL Label */ 
#line 1602
  return ("VCC_WIRE");
  case_101: /* CIL Label */ 
#line 1603
  return ("FAN_B");
  case_108: /* CIL Label */ 
#line 1604
  return ("LOGICIN20");
  case_109: /* CIL Label */ 
#line 1605
  return ("LOGICIN21");
  case_110: /* CIL Label */ 
#line 1606
  return ("LOGICIN44");
  case_111: /* CIL Label */ 
#line 1607
  return ("LOGICIN52");
  case_112: /* CIL Label */ 
#line 1608
  return ("LOGICIN_N21");
  case_113: /* CIL Label */ 
#line 1609
  return ("LOGICIN_N28");
  case_114: /* CIL Label */ 
#line 1610
  return ("LOGICIN_N52");
  case_115: /* CIL Label */ 
#line 1611
  return ("LOGICIN_N60");
  case_116: /* CIL Label */ 
#line 1612
  return ("LOGICIN_S20");
  case_117: /* CIL Label */ 
#line 1613
  return ("LOGICIN_S36");
  case_118: /* CIL Label */ 
#line 1614
  return ("LOGICIN_S44");
  case_119: /* CIL Label */ 
#line 1615
  return ("LOGICIN_S62");
  case_120: /* CIL Label */ 
#line 1616
  return ("IOCE");
  case_121: /* CIL Label */ 
#line 1617
  return ("IOCLK");
  case_122: /* CIL Label */ 
#line 1618
  return ("PLLCE");
  case_123: /* CIL Label */ 
#line 1619
  return ("PLLCLK");
  case_124: /* CIL Label */ 
#line 1620
  return ("CKPIN");
  case_125: /* CIL Label */ 
#line 1621
  return ("CLK_FEEDBACK");
  case_126: /* CIL Label */ 
#line 1622
  return ("CLK_INDIRECT");
  case_127: /* CIL Label */ 
#line 1623
  return ("CFB0");
  case_128: /* CIL Label */ 
#line 1624
  return ("CFB1");
  case_129: /* CIL Label */ 
#line 1625
  return ("CFB2");
  case_130: /* CIL Label */ 
#line 1626
  return ("CFB3");
  case_131: /* CIL Label */ 
#line 1627
  return ("CFB4");
  case_132: /* CIL Label */ 
#line 1628
  return ("CFB5");
  case_133: /* CIL Label */ 
#line 1629
  return ("CFB6");
  case_134: /* CIL Label */ 
#line 1630
  return ("CFB7");
  case_135: /* CIL Label */ 
#line 1631
  return ("CFB1_0");
  case_136: /* CIL Label */ 
#line 1632
  return ("CFB1_1");
  case_137: /* CIL Label */ 
#line 1633
  return ("CFB1_2");
  case_138: /* CIL Label */ 
#line 1634
  return ("CFB1_3");
  case_139: /* CIL Label */ 
#line 1635
  return ("CFB1_4");
  case_140: /* CIL Label */ 
#line 1636
  return ("CFB1_5");
  case_141: /* CIL Label */ 
#line 1637
  return ("CFB1_6");
  case_142: /* CIL Label */ 
#line 1638
  return ("CFB1_7");
  case_143: /* CIL Label */ 
#line 1639
  return ("DFB0");
  case_144: /* CIL Label */ 
#line 1640
  return ("DFB1");
  case_145: /* CIL Label */ 
#line 1641
  return ("DFB2");
  case_146: /* CIL Label */ 
#line 1642
  return ("DFB3");
  case_147: /* CIL Label */ 
#line 1643
  return ("DFB4");
  case_148: /* CIL Label */ 
#line 1644
  return ("DFB5");
  case_149: /* CIL Label */ 
#line 1645
  return ("DFB6");
  case_150: /* CIL Label */ 
#line 1646
  return ("DFB7");
  case_151: /* CIL Label */ 
#line 1647
  return ("CLKPIN0");
  case_152: /* CIL Label */ 
#line 1648
  return ("CLKPIN1");
  case_153: /* CIL Label */ 
#line 1649
  return ("CLKPIN2");
  case_154: /* CIL Label */ 
#line 1650
  return ("CLKPIN3");
  case_155: /* CIL Label */ 
#line 1651
  return ("CLKPIN4");
  case_156: /* CIL Label */ 
#line 1652
  return ("CLKPIN5");
  case_157: /* CIL Label */ 
#line 1653
  return ("CLKPIN6");
  case_158: /* CIL Label */ 
#line 1654
  return ("CLKPIN7");
  case_159: /* CIL Label */ 
#line 1655
  return ("DQSN0");
  case_160: /* CIL Label */ 
#line 1656
  return ("DQSN1");
  case_161: /* CIL Label */ 
#line 1657
  return ("DQSN2");
  case_162: /* CIL Label */ 
#line 1658
  return ("DQSN3");
  case_163: /* CIL Label */ 
#line 1659
  return ("DQSP0");
  case_164: /* CIL Label */ 
#line 1660
  return ("DQSP1");
  case_165: /* CIL Label */ 
#line 1661
  return ("DQSP2");
  case_166: /* CIL Label */ 
#line 1662
  return ("DQSP3");
  switch_default: /* CIL Label */ ;
  switch_break: /* CIL Label */ ;
  }
#line 1666
  last_buf___8 = (last_buf___8 + 1) % 8;
#line 1667
  buf___5[last_buf___8][0] = (char)0;
#line 1668
  if ((unsigned int )wire >= 185U) {
#line 1668
    if ((unsigned int )wire <= 208U) {
      {
#line 1669
      snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
               (char const   */* __restrict  */)"LOGICOUT%i", (unsigned int )wire - 185U);
      }
    } else {
#line 1668
      goto _L___25;
    }
  } else
  _L___25: /* CIL Label */ 
#line 1670
  if ((unsigned int )wire >= 209U) {
#line 1670
    if ((unsigned int )wire <= 271U) {
      {
#line 1671
      snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
               (char const   */* __restrict  */)"LOGICIN%i", (unsigned int )wire - 209U);
      }
    } else {
#line 1670
      goto _L___24;
    }
  } else
  _L___24: /* CIL Label */ 
#line 1672
  if ((unsigned int )wire >= 169U) {
#line 1672
    if ((unsigned int )wire <= 184U) {
      {
#line 1673
      snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
               (char const   */* __restrict  */)"GCLK%i", (unsigned int )wire - 169U);
      }
    } else {
#line 1672
      goto _L___23;
    }
  } else
  _L___23: /* CIL Label */ 
#line 1674
  if ((unsigned int )wire >= 500U) {
#line 1674
    if ((unsigned int )wire <= 1499U) {
#line 1677
      wire = (enum extra_wires )((unsigned int )wire - 500U);
#line 1678
      flags = (int )((unsigned int )wire & 896U);
#line 1679
      wire = (enum extra_wires )((unsigned int )wire & 4294966399U);
#line 1680
      if (flags & 128) {
#line 1680
        beg_end = (char )'B';
      } else {
#line 1680
        beg_end = (char )'E';
      }
#line 1681
      if (flags & 256) {
#line 1681
        if ((unsigned int )wire % 4U == 0U) {
          {
#line 1682
          tmp = wire_base((enum wire_type )((unsigned int )wire / 4U));
#line 1682
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"%s%c_S0", tmp, (int )beg_end);
          }
        } else {
#line 1681
          goto _L;
        }
      } else
      _L: /* CIL Label */ 
#line 1684
      if (flags & 512) {
#line 1684
        if ((unsigned int )wire % 4U == 3U) {
          {
#line 1685
          tmp___0 = wire_base((enum wire_type )((unsigned int )wire / 4U));
#line 1685
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"%s%c_N3", tmp___0, (int )beg_end);
          }
        } else {
          {
#line 1688
          tmp___1 = wire_base((enum wire_type )((unsigned int )wire / 4U));
#line 1688
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"%s%c%i", tmp___1, (int )beg_end,
                   (unsigned int )wire % 4U);
          }
        }
      } else {
        {
#line 1688
        tmp___1 = wire_base((enum wire_type )((unsigned int )wire / 4U));
#line 1688
        snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                 (char const   */* __restrict  */)"%s%c%i", tmp___1, (int )beg_end,
                 (unsigned int )wire % 4U);
        }
      }
    } else {
#line 1674
      goto _L___22;
    }
  } else
  _L___22: /* CIL Label */ 
#line 1691
  if ((unsigned int )wire >= 1500U) {
#line 1691
    if ((unsigned int )wire <= 1999U) {
#line 1692
      wire = (enum extra_wires )((unsigned int )wire - 1500U);
#line 1693
      if (((unsigned int )wire & 4294967039U) >= 0U) {
#line 1693
        if (((unsigned int )wire & 4294967039U) <= 36U) {
          {
#line 1694
          tmp___2 = fdev_logic_inbit((pinw_idx_t )wire);
#line 1694
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"LOGICIN_B%i", tmp___2);
          }
        } else {
#line 1693
          goto _L___0;
        }
      } else
      _L___0: /* CIL Label */ 
#line 1695
      if (((unsigned int )wire & 4294967039U) >= 37U) {
#line 1695
        if (((unsigned int )wire & 4294967039U) <= 49U) {
          {
#line 1696
          tmp___3 = fdev_logic_outbit((pinw_idx_t )wire);
#line 1696
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"LOGICOUT%i", tmp___3);
          }
        } else {
          {
#line 1697
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                  1697);
          }
        }
      } else {
        {
#line 1697
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                1697);
        }
      }
    } else {
#line 1691
      goto _L___21;
    }
  } else
  _L___21: /* CIL Label */ 
#line 1698
  if ((unsigned int )wire >= 2000U) {
#line 1698
    if ((unsigned int )wire <= 2999U) {
#line 1702
      wire = (enum extra_wires )((unsigned int )wire - 2000U);
#line 1703
      flags = (int )((unsigned int )wire & 768U);
#line 1704
      bram_w = (int )((unsigned int )wire & 4294966527U);
#line 1705
      if (flags & 256) {
#line 1706
        bram_pref = "RAMB8BWER_0_";
      } else
#line 1707
      if (flags & 512) {
#line 1708
        bram_pref = "RAMB8BWER_1_";
      } else {
#line 1710
        bram_pref = "RAMB16BWER_";
      }
#line 1712
      if (bram_w >= 0) {
#line 1712
        if (bram_w <= 13) {
          {
#line 1713
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"%sADDRA%i", bram_pref, bram_w);
          }
        } else {
#line 1712
          goto _L___12;
        }
      } else
      _L___12: /* CIL Label */ 
#line 1714
      if (bram_w >= 56) {
#line 1714
        if (bram_w <= 69) {
          {
#line 1715
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"%sADDRB%i", bram_pref, bram_w - 56);
          }
        } else {
#line 1714
          goto _L___11;
        }
      } else
      _L___11: /* CIL Label */ 
#line 1716
      if (bram_w >= 14) {
#line 1716
        if (bram_w <= 45) {
          {
#line 1717
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"%sDIA%i", bram_pref, bram_w - 14);
          }
        } else {
#line 1716
          goto _L___10;
        }
      } else
      _L___10: /* CIL Label */ 
#line 1718
      if (bram_w >= 70) {
#line 1718
        if (bram_w <= 101) {
          {
#line 1719
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"%sDIB%i", bram_pref, bram_w - 70);
          }
        } else {
#line 1718
          goto _L___9;
        }
      } else
      _L___9: /* CIL Label */ 
#line 1720
      if (bram_w >= 46) {
#line 1720
        if (bram_w <= 49) {
          {
#line 1721
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"%sDIPA%i", bram_pref, bram_w - 46);
          }
        } else {
#line 1720
          goto _L___8;
        }
      } else
      _L___8: /* CIL Label */ 
#line 1722
      if (bram_w >= 102) {
#line 1722
        if (bram_w <= 105) {
          {
#line 1723
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"%sDIPB%i", bram_pref, bram_w - 102);
          }
        } else {
#line 1722
          goto _L___7;
        }
      } else
      _L___7: /* CIL Label */ 
#line 1725
      if (bram_w >= 112) {
#line 1725
        if (bram_w <= 143) {
          {
#line 1726
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"%sDOA%i", bram_pref, bram_w - 112);
          }
        } else {
#line 1725
          goto _L___6;
        }
      } else
      _L___6: /* CIL Label */ 
#line 1727
      if (bram_w >= 148) {
#line 1727
        if (bram_w <= 179) {
          {
#line 1728
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"%sDOB%i", bram_pref, bram_w - 148);
          }
        } else {
#line 1727
          goto _L___5;
        }
      } else
      _L___5: /* CIL Label */ 
#line 1729
      if (bram_w >= 144) {
#line 1729
        if (bram_w <= 147) {
          {
#line 1730
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"%sDOPA%i", bram_pref, bram_w - 144);
          }
        } else {
#line 1729
          goto _L___4;
        }
      } else
      _L___4: /* CIL Label */ 
#line 1731
      if (bram_w >= 180) {
#line 1731
        if (bram_w <= 183) {
          {
#line 1732
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"%sDOPB%i", bram_pref, bram_w - 180);
          }
        } else {
#line 1731
          goto _L___3;
        }
      } else
      _L___3: /* CIL Label */ 
#line 1734
      if (bram_w >= 50) {
#line 1734
        if (bram_w <= 53) {
          {
#line 1735
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"%sWEA%i", bram_pref, bram_w - 50);
          }
        } else {
#line 1734
          goto _L___2;
        }
      } else
      _L___2: /* CIL Label */ 
#line 1736
      if (bram_w >= 106) {
#line 1736
        if (bram_w <= 109) {
          {
#line 1737
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"%sWEB%i", bram_pref, bram_w - 106);
          }
        } else {
#line 1736
          goto _L___1;
        }
      } else
      _L___1: /* CIL Label */ 
#line 1738
      if (bram_w == 54) {
        {
#line 1739
        snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                 (char const   */* __restrict  */)"%sREGCEA", bram_pref);
        }
      } else
#line 1740
      if (bram_w == 110) {
        {
#line 1741
        snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                 (char const   */* __restrict  */)"%sREGCEB", bram_pref);
        }
      } else
#line 1742
      if (bram_w == 55) {
        {
#line 1743
        snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                 (char const   */* __restrict  */)"%sENA", bram_pref);
        }
      } else
#line 1744
      if (bram_w == 111) {
        {
#line 1745
        snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                 (char const   */* __restrict  */)"%sENB", bram_pref);
        }
      } else {
        {
#line 1746
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                1746);
        }
      }
    } else {
#line 1698
      goto _L___20;
    }
  } else
  _L___20: /* CIL Label */ 
#line 1747
  if ((unsigned int )wire >= 3000U) {
#line 1747
    if ((unsigned int )wire <= 3499U) {
#line 1748
      macc_w = (int )((unsigned int )wire - 3000U);
#line 1749
      if (macc_w >= 16) {
#line 1749
        if (macc_w <= 33) {
          {
#line 1750
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"A%i_DSP48A1_SITE", macc_w - 16);
          }
        } else {
#line 1749
          goto _L___19;
        }
      } else
      _L___19: /* CIL Label */ 
#line 1751
      if (macc_w >= 34) {
#line 1751
        if (macc_w <= 51) {
          {
#line 1752
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"B%i_DSP48A1_SITE", macc_w - 34);
          }
        } else {
#line 1751
          goto _L___18;
        }
      } else
      _L___18: /* CIL Label */ 
#line 1753
      if (macc_w >= 52) {
#line 1753
        if (macc_w <= 99) {
          {
#line 1754
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"C%i_DSP48A1_SITE", macc_w - 52);
          }
        } else {
#line 1753
          goto _L___17;
        }
      } else
      _L___17: /* CIL Label */ 
#line 1755
      if (macc_w >= 100) {
#line 1755
        if (macc_w <= 117) {
          {
#line 1756
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"D%i_DSP48A1_SITE", macc_w - 100);
          }
        } else {
#line 1755
          goto _L___16;
        }
      } else
      _L___16: /* CIL Label */ 
#line 1757
      if (macc_w >= 8) {
#line 1757
        if (macc_w <= 15) {
          {
#line 1758
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"OPMODE%i_DSP48A1_SITE", macc_w - 8);
          }
        } else {
#line 1757
          goto _L___15;
        }
      } else
      _L___15: /* CIL Label */ 
#line 1759
      if (macc_w >= 119) {
#line 1759
        if (macc_w <= 166) {
          {
#line 1760
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"P%i_DSP48A1_SITE", macc_w - 119);
          }
        } else {
#line 1759
          goto _L___14;
        }
      } else
      _L___14: /* CIL Label */ 
#line 1761
      if (macc_w >= 167) {
#line 1761
        if (macc_w <= 202) {
          {
#line 1762
          snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                   (char const   */* __restrict  */)"M%i_DSP48A1_SITE", macc_w - 167);
          }
        } else {
#line 1761
          goto _L___13;
        }
      } else
      _L___13: /* CIL Label */ 
#line 1763
      if (macc_w == 0) {
        {
#line 1764
        snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                 (char const   */* __restrict  */)"CEA_DSP48A1_SITE");
        }
      } else
#line 1765
      if (macc_w == 1) {
        {
#line 1766
        snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                 (char const   */* __restrict  */)"CEB_DSP48A1_SITE");
        }
      } else
#line 1767
      if (macc_w == 2) {
        {
#line 1768
        snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                 (char const   */* __restrict  */)"CEC_DSP48A1_SITE");
        }
      } else
#line 1769
      if (macc_w == 3) {
        {
#line 1770
        snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                 (char const   */* __restrict  */)"CED_DSP48A1_SITE");
        }
      } else
#line 1771
      if (macc_w == 4) {
        {
#line 1772
        snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                 (char const   */* __restrict  */)"CEM_DSP48A1_SITE");
        }
      } else
#line 1773
      if (macc_w == 5) {
        {
#line 1774
        snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                 (char const   */* __restrict  */)"CEP_DSP48A1_SITE");
        }
      } else
#line 1775
      if (macc_w == 6) {
        {
#line 1776
        snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                 (char const   */* __restrict  */)"CEOPMODE_DSP48A1_SITE");
        }
      } else
#line 1777
      if (macc_w == 7) {
        {
#line 1778
        snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                 (char const   */* __restrict  */)"CECARRYIN_DSP48A1_SITE");
        }
      } else
#line 1779
      if (macc_w == 118) {
        {
#line 1780
        snprintf((char */* __restrict  */)(buf___5[last_buf___8]), sizeof(buf___5[0]),
                 (char const   */* __restrict  */)"CARRYOUTF_DSP48A1_SITE");
        }
      } else {
        {
#line 1781
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                1781);
        }
      }
    } else {
      {
#line 1782
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E %s:%i unsupported wire %i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
              1782, (unsigned int )wire);
      }
    }
  } else {
    {
#line 1782
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E %s:%i unsupported wire %i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            1782, (unsigned int )wire);
    }
  }
#line 1784
  return ((char const   *)(buf___5[last_buf___8]));
}
}
#line 1787 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
str16_t fpga_wire2str_i(struct fpga_model *model , enum extra_wires wire ) 
{ 
  char const   *tmp ;
  int tmp___0 ;

  {
  {
#line 1789
  tmp = fpga_wire2str(wire);
#line 1789
  tmp___0 = strarray_find(& model->str, tmp);
  }
#line 1789
  return ((str16_t )tmp___0);
}
}
#line 1792 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
enum extra_wires fpga_str2wire(char const   *str___1 ) 
{ 
  char const   *_str ;
  enum wire_type wtype ;
  int len ;
  int num ;
  int flags ;
  int tmp ;
  size_t tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  size_t tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  size_t tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;
  int tmp___17 ;
  int tmp___18 ;
  int tmp___19 ;
  int tmp___20 ;
  int tmp___21 ;
  int tmp___22 ;
  int tmp___23 ;
  int tmp___24 ;
  int tmp___25 ;
  int tmp___26 ;
  int tmp___27 ;
  int tmp___28 ;
  int tmp___29 ;
  int tmp___30 ;
  int tmp___31 ;
  int tmp___32 ;

  {
  {
#line 1798
  _str = str___1;
#line 1799
  tmp = strncmp(_str, "INT_IOI_", (size_t )8);
  }
#line 1799
  if (! tmp) {
#line 1800
    _str += 8;
  }
  {
#line 1802
  tmp___2 = strncmp(_str, "GCLK", (size_t )4);
  }
#line 1802
  if (! tmp___2) {
    {
#line 1803
    tmp___0 = strlen(_str);
#line 1803
    len = (int )tmp___0;
#line 1804
    tmp___1 = strcmp(_str + (len - 4), "_BRK");
    }
#line 1804
    if (! tmp___1) {
#line 1805
      len -= 4;
    }
#line 1806
    if (len > 4) {
      {
#line 1807
      num = to_i(_str + 4, len - 4);
      }
#line 1808
      if (num >= 0) {
#line 1808
        if (num <= 15) {
#line 1809
          return ((enum extra_wires )(169 + num));
        }
      }
    }
  }
  {
#line 1812
  tmp___5 = strncmp(_str, "LOGICIN_B", (size_t )9);
  }
#line 1812
  if (! tmp___5) {
    {
#line 1813
    tmp___3 = strlen(_str + 9);
#line 1813
    len = (int )tmp___3;
    }
#line 1814
    if (len) {
      {
#line 1815
      tmp___4 = to_i(_str + 9, len);
      }
      {
#line 1816
      if (tmp___4 == 0) {
#line 1816
        goto case_0;
      }
#line 1817
      if (tmp___4 == 1) {
#line 1817
        goto case_1;
      }
#line 1818
      if (tmp___4 == 2) {
#line 1818
        goto case_2;
      }
#line 1819
      if (tmp___4 == 3) {
#line 1819
        goto case_3;
      }
#line 1820
      if (tmp___4 == 4) {
#line 1820
        goto case_4;
      }
#line 1821
      if (tmp___4 == 5) {
#line 1821
        goto case_5;
      }
#line 1822
      if (tmp___4 == 6) {
#line 1822
        goto case_6;
      }
#line 1823
      if (tmp___4 == 7) {
#line 1823
        goto case_7;
      }
#line 1824
      if (tmp___4 == 8) {
#line 1824
        goto case_8;
      }
#line 1825
      if (tmp___4 == 9) {
#line 1825
        goto case_9;
      }
#line 1826
      if (tmp___4 == 10) {
#line 1826
        goto case_10;
      }
#line 1827
      if (tmp___4 == 11) {
#line 1827
        goto case_11;
      }
#line 1828
      if (tmp___4 == 12) {
#line 1828
        goto case_12;
      }
#line 1829
      if (tmp___4 == 13) {
#line 1829
        goto case_13;
      }
#line 1830
      if (tmp___4 == 14) {
#line 1830
        goto case_14;
      }
#line 1831
      if (tmp___4 == 15) {
#line 1831
        goto case_15;
      }
#line 1832
      if (tmp___4 == 16) {
#line 1832
        goto case_16;
      }
#line 1833
      if (tmp___4 == 17) {
#line 1833
        goto case_17;
      }
#line 1834
      if (tmp___4 == 18) {
#line 1834
        goto case_18;
      }
#line 1835
      if (tmp___4 == 19) {
#line 1835
        goto case_19;
      }
#line 1836
      if (tmp___4 == 20) {
#line 1836
        goto case_20;
      }
#line 1837
      if (tmp___4 == 21) {
#line 1837
        goto case_21;
      }
#line 1838
      if (tmp___4 == 22) {
#line 1838
        goto case_22;
      }
#line 1839
      if (tmp___4 == 23) {
#line 1839
        goto case_23;
      }
#line 1840
      if (tmp___4 == 24) {
#line 1840
        goto case_24;
      }
#line 1841
      if (tmp___4 == 25) {
#line 1841
        goto case_25;
      }
#line 1842
      if (tmp___4 == 26) {
#line 1842
        goto case_26;
      }
#line 1843
      if (tmp___4 == 27) {
#line 1843
        goto case_27;
      }
#line 1844
      if (tmp___4 == 28) {
#line 1844
        goto case_28;
      }
#line 1845
      if (tmp___4 == 29) {
#line 1845
        goto case_29;
      }
#line 1846
      if (tmp___4 == 30) {
#line 1846
        goto case_30;
      }
#line 1847
      if (tmp___4 == 31) {
#line 1847
        goto case_31;
      }
#line 1848
      if (tmp___4 == 32) {
#line 1848
        goto case_32;
      }
#line 1849
      if (tmp___4 == 33) {
#line 1849
        goto case_33;
      }
#line 1850
      if (tmp___4 == 34) {
#line 1850
        goto case_34;
      }
#line 1851
      if (tmp___4 == 35) {
#line 1851
        goto case_35;
      }
#line 1852
      if (tmp___4 == 36) {
#line 1852
        goto case_36;
      }
#line 1853
      if (tmp___4 == 37) {
#line 1853
        goto case_37;
      }
#line 1854
      if (tmp___4 == 38) {
#line 1854
        goto case_38;
      }
#line 1855
      if (tmp___4 == 39) {
#line 1855
        goto case_39;
      }
#line 1856
      if (tmp___4 == 40) {
#line 1856
        goto case_40;
      }
#line 1857
      if (tmp___4 == 41) {
#line 1857
        goto case_41;
      }
#line 1858
      if (tmp___4 == 42) {
#line 1858
        goto case_42;
      }
#line 1859
      if (tmp___4 == 43) {
#line 1859
        goto case_43;
      }
#line 1860
      if (tmp___4 == 44) {
#line 1860
        goto case_44;
      }
#line 1861
      if (tmp___4 == 45) {
#line 1861
        goto case_45;
      }
#line 1862
      if (tmp___4 == 46) {
#line 1862
        goto case_46;
      }
#line 1863
      if (tmp___4 == 47) {
#line 1863
        goto case_47;
      }
#line 1864
      if (tmp___4 == 48) {
#line 1864
        goto case_48;
      }
#line 1865
      if (tmp___4 == 49) {
#line 1865
        goto case_49;
      }
#line 1866
      if (tmp___4 == 50) {
#line 1866
        goto case_50;
      }
#line 1867
      if (tmp___4 == 51) {
#line 1867
        goto case_51;
      }
#line 1868
      if (tmp___4 == 52) {
#line 1868
        goto case_52;
      }
#line 1869
      if (tmp___4 == 53) {
#line 1869
        goto case_53;
      }
#line 1870
      if (tmp___4 == 54) {
#line 1870
        goto case_54;
      }
#line 1871
      if (tmp___4 == 55) {
#line 1871
        goto case_55;
      }
#line 1872
      if (tmp___4 == 56) {
#line 1872
        goto case_56;
      }
#line 1873
      if (tmp___4 == 57) {
#line 1873
        goto case_57;
      }
#line 1874
      if (tmp___4 == 58) {
#line 1874
        goto case_58;
      }
#line 1875
      if (tmp___4 == 59) {
#line 1875
        goto case_59;
      }
#line 1876
      if (tmp___4 == 60) {
#line 1876
        goto case_60;
      }
#line 1877
      if (tmp___4 == 61) {
#line 1877
        goto case_61;
      }
#line 1878
      if (tmp___4 == 62) {
#line 1878
        goto case_62;
      }
#line 1815
      goto switch_break;
      case_0: /* CIL Label */ 
#line 1816
      return ((enum extra_wires )1500);
      case_1: /* CIL Label */ 
#line 1817
      return ((enum extra_wires )1501);
      case_2: /* CIL Label */ 
#line 1818
      return ((enum extra_wires )1502);
      case_3: /* CIL Label */ 
#line 1819
      return ((enum extra_wires )1503);
      case_4: /* CIL Label */ 
#line 1820
      return ((enum extra_wires )1504);
      case_5: /* CIL Label */ 
#line 1821
      return ((enum extra_wires )1505);
      case_6: /* CIL Label */ 
#line 1822
      return ((enum extra_wires )1524);
      case_7: /* CIL Label */ 
#line 1823
      return ((enum extra_wires )1506);
      case_8: /* CIL Label */ 
#line 1824
      return ((enum extra_wires )1507);
      case_9: /* CIL Label */ 
#line 1825
      return ((enum extra_wires )1508);
      case_10: /* CIL Label */ 
#line 1826
      return ((enum extra_wires )1509);
      case_11: /* CIL Label */ 
#line 1827
      return ((enum extra_wires )1510);
      case_12: /* CIL Label */ 
#line 1828
      return ((enum extra_wires )1511);
      case_13: /* CIL Label */ 
#line 1829
      return ((enum extra_wires )1525);
      case_14: /* CIL Label */ 
#line 1830
      return ((enum extra_wires )1512);
      case_15: /* CIL Label */ 
#line 1831
      return ((enum extra_wires )1513);
      case_16: /* CIL Label */ 
#line 1832
      return ((enum extra_wires )1514);
      case_17: /* CIL Label */ 
#line 1833
      return ((enum extra_wires )1515);
      case_18: /* CIL Label */ 
#line 1834
      return ((enum extra_wires )1516);
      case_19: /* CIL Label */ 
#line 1835
      return ((enum extra_wires )1517);
      case_20: /* CIL Label */ 
#line 1836
      return ((enum extra_wires )1529);
      case_21: /* CIL Label */ 
#line 1837
      return ((enum extra_wires )1526);
      case_22: /* CIL Label */ 
#line 1838
      return ((enum extra_wires )1518);
      case_23: /* CIL Label */ 
#line 1839
      return ((enum extra_wires )1519);
      case_24: /* CIL Label */ 
#line 1840
      return ((enum extra_wires )1520);
      case_25: /* CIL Label */ 
#line 1841
      return ((enum extra_wires )1521);
      case_26: /* CIL Label */ 
#line 1842
      return ((enum extra_wires )1522);
      case_27: /* CIL Label */ 
#line 1843
      return ((enum extra_wires )1523);
      case_28: /* CIL Label */ 
#line 1844
      return ((enum extra_wires )1527);
      case_29: /* CIL Label */ 
#line 1845
      return ((enum extra_wires )1756);
      case_30: /* CIL Label */ 
#line 1846
      return ((enum extra_wires )1757);
      case_31: /* CIL Label */ 
#line 1847
      return ((enum extra_wires )1758);
      case_32: /* CIL Label */ 
#line 1848
      return ((enum extra_wires )1759);
      case_33: /* CIL Label */ 
#line 1849
      return ((enum extra_wires )1760);
      case_34: /* CIL Label */ 
#line 1850
      return ((enum extra_wires )1761);
      case_35: /* CIL Label */ 
#line 1851
      return ((enum extra_wires )1780);
      case_36: /* CIL Label */ 
#line 1852
      return ((enum extra_wires )1789);
      case_37: /* CIL Label */ 
#line 1853
      return ((enum extra_wires )1762);
      case_38: /* CIL Label */ 
#line 1854
      return ((enum extra_wires )1763);
      case_39: /* CIL Label */ 
#line 1855
      return ((enum extra_wires )1764);
      case_40: /* CIL Label */ 
#line 1856
      return ((enum extra_wires )1765);
      case_41: /* CIL Label */ 
#line 1857
      return ((enum extra_wires )1766);
      case_42: /* CIL Label */ 
#line 1858
      return ((enum extra_wires )1767);
      case_43: /* CIL Label */ 
#line 1859
      return ((enum extra_wires )1781);
      case_44: /* CIL Label */ 
#line 1860
      return ((enum extra_wires )1790);
      case_45: /* CIL Label */ 
#line 1861
      return ((enum extra_wires )1768);
      case_46: /* CIL Label */ 
#line 1862
      return ((enum extra_wires )1769);
      case_47: /* CIL Label */ 
#line 1863
      return ((enum extra_wires )1770);
      case_48: /* CIL Label */ 
#line 1864
      return ((enum extra_wires )1771);
      case_49: /* CIL Label */ 
#line 1865
      return ((enum extra_wires )1772);
      case_50: /* CIL Label */ 
#line 1866
      return ((enum extra_wires )1773);
      case_51: /* CIL Label */ 
#line 1867
      return ((enum extra_wires )1785);
      case_52: /* CIL Label */ 
#line 1868
      return ((enum extra_wires )1782);
      case_53: /* CIL Label */ 
#line 1869
      return ((enum extra_wires )1791);
      case_54: /* CIL Label */ 
#line 1870
      return ((enum extra_wires )1774);
      case_55: /* CIL Label */ 
#line 1871
      return ((enum extra_wires )1775);
      case_56: /* CIL Label */ 
#line 1872
      return ((enum extra_wires )1776);
      case_57: /* CIL Label */ 
#line 1873
      return ((enum extra_wires )1777);
      case_58: /* CIL Label */ 
#line 1874
      return ((enum extra_wires )1778);
      case_59: /* CIL Label */ 
#line 1875
      return ((enum extra_wires )1779);
      case_60: /* CIL Label */ 
#line 1876
      return ((enum extra_wires )1783);
      case_61: /* CIL Label */ 
#line 1877
      return ((enum extra_wires )1792);
      case_62: /* CIL Label */ 
#line 1878
      return ((enum extra_wires )1788);
      switch_break: /* CIL Label */ ;
      }
    }
  }
  {
#line 1882
  tmp___8 = strncmp(_str, "LOGICOUT", (size_t )8);
  }
#line 1882
  if (! tmp___8) {
    {
#line 1883
    tmp___6 = strlen(_str + 8);
#line 1883
    len = (int )tmp___6;
    }
#line 1884
    if (len) {
      {
#line 1885
      tmp___7 = to_i(_str + 8, len);
      }
      {
#line 1886
      if (tmp___7 == 12) {
#line 1886
        goto case_12___0;
      }
#line 1887
      if (tmp___7 == 13) {
#line 1887
        goto case_13___0;
      }
#line 1888
      if (tmp___7 == 14) {
#line 1888
        goto case_14___0;
      }
#line 1889
      if (tmp___7 == 15) {
#line 1889
        goto case_15___0;
      }
#line 1890
      if (tmp___7 == 16) {
#line 1890
        goto case_16___0;
      }
#line 1891
      if (tmp___7 == 17) {
#line 1891
        goto case_17___0;
      }
#line 1892
      if (tmp___7 == 18) {
#line 1892
        goto case_18___0;
      }
#line 1893
      if (tmp___7 == 19) {
#line 1893
        goto case_19___0;
      }
#line 1894
      if (tmp___7 == 20) {
#line 1894
        goto case_20___0;
      }
#line 1895
      if (tmp___7 == 21) {
#line 1895
        goto case_21___0;
      }
#line 1896
      if (tmp___7 == 22) {
#line 1896
        goto case_22___0;
      }
#line 1897
      if (tmp___7 == 23) {
#line 1897
        goto case_23___0;
      }
#line 1898
      if (tmp___7 == 0) {
#line 1898
        goto case_0___0;
      }
#line 1899
      if (tmp___7 == 1) {
#line 1899
        goto case_1___0;
      }
#line 1900
      if (tmp___7 == 2) {
#line 1900
        goto case_2___0;
      }
#line 1901
      if (tmp___7 == 3) {
#line 1901
        goto case_3___0;
      }
#line 1902
      if (tmp___7 == 4) {
#line 1902
        goto case_4___0;
      }
#line 1903
      if (tmp___7 == 5) {
#line 1903
        goto case_5___0;
      }
#line 1904
      if (tmp___7 == 6) {
#line 1904
        goto case_6___0;
      }
#line 1905
      if (tmp___7 == 7) {
#line 1905
        goto case_7___0;
      }
#line 1906
      if (tmp___7 == 8) {
#line 1906
        goto case_8___0;
      }
#line 1907
      if (tmp___7 == 9) {
#line 1907
        goto case_9___0;
      }
#line 1908
      if (tmp___7 == 10) {
#line 1908
        goto case_10___0;
      }
#line 1909
      if (tmp___7 == 11) {
#line 1909
        goto case_11___0;
      }
#line 1885
      goto switch_break___0;
      case_12___0: /* CIL Label */ 
#line 1886
      return ((enum extra_wires )1793);
      case_13___0: /* CIL Label */ 
#line 1887
      return ((enum extra_wires )1797);
      case_14___0: /* CIL Label */ 
#line 1888
      return ((enum extra_wires )1801);
      case_15___0: /* CIL Label */ 
#line 1889
      return ((enum extra_wires )1794);
      case_16___0: /* CIL Label */ 
#line 1890
      return ((enum extra_wires )1798);
      case_17___0: /* CIL Label */ 
#line 1891
      return ((enum extra_wires )1802);
      case_18___0: /* CIL Label */ 
#line 1892
      return ((enum extra_wires )1795);
      case_19___0: /* CIL Label */ 
#line 1893
      return ((enum extra_wires )1799);
      case_20___0: /* CIL Label */ 
#line 1894
      return ((enum extra_wires )1803);
      case_21___0: /* CIL Label */ 
#line 1895
      return ((enum extra_wires )1796);
      case_22___0: /* CIL Label */ 
#line 1896
      return ((enum extra_wires )1800);
      case_23___0: /* CIL Label */ 
#line 1897
      return ((enum extra_wires )1804);
      case_0___0: /* CIL Label */ 
#line 1898
      return ((enum extra_wires )1537);
      case_1___0: /* CIL Label */ 
#line 1899
      return ((enum extra_wires )1541);
      case_2___0: /* CIL Label */ 
#line 1900
      return ((enum extra_wires )1545);
      case_3___0: /* CIL Label */ 
#line 1901
      return ((enum extra_wires )1538);
      case_4___0: /* CIL Label */ 
#line 1902
      return ((enum extra_wires )1542);
      case_5___0: /* CIL Label */ 
#line 1903
      return ((enum extra_wires )1546);
      case_6___0: /* CIL Label */ 
#line 1904
      return ((enum extra_wires )1539);
      case_7___0: /* CIL Label */ 
#line 1905
      return ((enum extra_wires )1543);
      case_8___0: /* CIL Label */ 
#line 1906
      return ((enum extra_wires )1547);
      case_9___0: /* CIL Label */ 
#line 1907
      return ((enum extra_wires )1540);
      case_10___0: /* CIL Label */ 
#line 1908
      return ((enum extra_wires )1544);
      case_11___0: /* CIL Label */ 
#line 1909
      return ((enum extra_wires )1548);
      switch_break___0: /* CIL Label */ ;
      }
    }
  }
  {
#line 1913
  tmp___9 = strcmp(_str, "GFAN0");
  }
#line 1913
  if (! tmp___9) {
#line 1913
    return ((enum extra_wires )102);
  }
  {
#line 1914
  tmp___10 = strcmp(_str, "GFAN1");
  }
#line 1914
  if (! tmp___10) {
#line 1914
    return ((enum extra_wires )103);
  }
  {
#line 1915
  tmp___11 = strcmp(_str, "CLK0");
  }
#line 1915
  if (! tmp___11) {
#line 1915
    return ((enum extra_wires )104);
  }
  {
#line 1916
  tmp___12 = strcmp(_str, "CLK1");
  }
#line 1916
  if (! tmp___12) {
#line 1916
    return ((enum extra_wires )105);
  }
  {
#line 1917
  tmp___13 = strcmp(_str, "SR0");
  }
#line 1917
  if (! tmp___13) {
#line 1917
    return ((enum extra_wires )106);
  }
  {
#line 1918
  tmp___14 = strcmp(_str, "SR1");
  }
#line 1918
  if (! tmp___14) {
#line 1918
    return ((enum extra_wires )107);
  }
  {
#line 1919
  tmp___15 = strcmp(_str, "GND_WIRE");
  }
#line 1919
  if (! tmp___15) {
#line 1919
    return ((enum extra_wires )168);
  }
  {
#line 1920
  tmp___16 = strcmp(_str, "VCC_WIRE");
  }
#line 1920
  if (! tmp___16) {
#line 1920
    return ((enum extra_wires )167);
  }
  {
#line 1921
  tmp___17 = strcmp(_str, "FAN_B");
  }
#line 1921
  if (! tmp___17) {
#line 1921
    return ((enum extra_wires )101);
  }
  {
#line 1922
  tmp___30 = strncmp(_str, "LOGICIN", (size_t )7);
  }
#line 1922
  if (! tmp___30) {
    {
#line 1923
    tmp___18 = strcmp(_str + 7, "20");
    }
#line 1923
    if (! tmp___18) {
#line 1923
      return ((enum extra_wires )108);
    }
    {
#line 1924
    tmp___19 = strcmp(_str + 7, "21");
    }
#line 1924
    if (! tmp___19) {
#line 1924
      return ((enum extra_wires )109);
    }
    {
#line 1925
    tmp___20 = strcmp(_str + 7, "44");
    }
#line 1925
    if (! tmp___20) {
#line 1925
      return ((enum extra_wires )110);
    }
    {
#line 1926
    tmp___21 = strcmp(_str + 7, "52");
    }
#line 1926
    if (! tmp___21) {
#line 1926
      return ((enum extra_wires )111);
    }
    {
#line 1927
    tmp___22 = strcmp(_str + 7, "_N21");
    }
#line 1927
    if (! tmp___22) {
#line 1927
      return ((enum extra_wires )112);
    }
    {
#line 1928
    tmp___23 = strcmp(_str + 7, "_N28");
    }
#line 1928
    if (! tmp___23) {
#line 1928
      return ((enum extra_wires )113);
    }
    {
#line 1929
    tmp___24 = strcmp(_str + 7, "_N52");
    }
#line 1929
    if (! tmp___24) {
#line 1929
      return ((enum extra_wires )114);
    }
    {
#line 1930
    tmp___25 = strcmp(_str + 7, "_N60");
    }
#line 1930
    if (! tmp___25) {
#line 1930
      return ((enum extra_wires )115);
    }
    {
#line 1931
    tmp___26 = strcmp(_str + 7, "_S20");
    }
#line 1931
    if (! tmp___26) {
#line 1931
      return ((enum extra_wires )116);
    }
    {
#line 1932
    tmp___27 = strcmp(_str + 7, "_S36");
    }
#line 1932
    if (! tmp___27) {
#line 1932
      return ((enum extra_wires )117);
    }
    {
#line 1933
    tmp___28 = strcmp(_str + 7, "_S44");
    }
#line 1933
    if (! tmp___28) {
#line 1933
      return ((enum extra_wires )118);
    }
    {
#line 1934
    tmp___29 = strcmp(_str + 7, "_S62");
    }
#line 1934
    if (! tmp___29) {
#line 1934
      return ((enum extra_wires )119);
    }
  }
  {
#line 1936
  wtype = base2wire(_str);
  }
#line 1936
  if (wtype) {
#line 1937
    flags = 0;
#line 1938
    if ((int const   )*(_str + 3) == 66) {
#line 1939
      flags |= 128;
    }
#line 1940
    if ((int const   )*(_str + 3) != 66) {
#line 1940
      if ((int const   )*(_str + 3) != 69) {
        {
#line 1941
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                1941);
        }
      } else {
#line 1940
        goto _L;
      }
    } else {
      _L: /* CIL Label */ 
      {
#line 1943
      tmp___32 = strcmp(_str + 4, "_S0");
      }
#line 1943
      if (tmp___32) {
        {
#line 1946
        tmp___31 = strcmp(_str + 4, "_N3");
        }
#line 1946
        if (tmp___31) {
          {
#line 1950
          if ((int const   )*(_str + 4) == 48) {
#line 1950
            goto case_48___0;
          }
#line 1951
          if ((int const   )*(_str + 4) == 49) {
#line 1951
            goto case_49___0;
          }
#line 1952
          if ((int const   )*(_str + 4) == 50) {
#line 1952
            goto case_50___0;
          }
#line 1953
          if ((int const   )*(_str + 4) == 51) {
#line 1953
            goto case_51___0;
          }
#line 1954
          goto switch_default;
          case_48___0: /* CIL Label */ 
#line 1950
          num = 0;
#line 1950
          goto switch_break___1;
          case_49___0: /* CIL Label */ 
#line 1951
          num = 1;
#line 1951
          goto switch_break___1;
          case_50___0: /* CIL Label */ 
#line 1952
          num = 2;
#line 1952
          goto switch_break___1;
          case_51___0: /* CIL Label */ 
#line 1953
          num = 3;
#line 1953
          goto switch_break___1;
          switch_default: /* CIL Label */ 
          {
#line 1955
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
                  1955);
#line 1956
          num = -1;
          }
#line 1957
          goto switch_break___1;
          switch_break___1: /* CIL Label */ ;
          }
        } else {
#line 1947
          num = 3;
#line 1948
          flags |= 512;
        }
      } else {
#line 1944
        num = 0;
#line 1945
        flags |= 256;
      }
#line 1959
      if (num != -1) {
#line 1960
        return ((enum extra_wires )(500U + (((unsigned int )wtype * 4U + (unsigned int )num) | (unsigned int )flags)));
      }
    }
  }
  {
#line 1963
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
          1963);
  }
#line 1964
  return ((enum extra_wires )0);
}
}
#line 1967 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int fdev_logic_inbit(pinw_idx_t idx ) 
{ 


  {
#line 1969
  if (idx & 256) {
#line 1970
    idx &= -257;
#line 1971
    if (idx >= 0) {
#line 1971
      if (idx <= 17) {
#line 1972
        return ((29 + (idx / 6) * 8) + idx % 6);
      }
    }
#line 1973
    if (idx >= 18) {
#line 1973
      if (idx <= 23) {
#line 1974
        return (54 + (idx - 18));
      }
    }
    {
#line 1976
    if (idx == 24) {
#line 1976
      goto case_24;
    }
#line 1977
    if (idx == 25) {
#line 1977
      goto case_25;
    }
#line 1978
    if (idx == 29) {
#line 1978
      goto case_29;
    }
#line 1979
    if (idx == 26) {
#line 1979
      goto case_26;
    }
#line 1980
    if (idx == 27) {
#line 1980
      goto case_27;
    }
#line 1981
    if (idx == 33) {
#line 1981
      goto case_33;
    }
#line 1982
    if (idx == 34) {
#line 1982
      goto case_34;
    }
#line 1983
    if (idx == 35) {
#line 1983
      goto case_35;
    }
#line 1984
    if (idx == 36) {
#line 1984
      goto case_36;
    }
#line 1985
    if (idx == 32) {
#line 1985
      goto case_32;
    }
#line 1975
    goto switch_break;
    case_24: /* CIL Label */ 
#line 1976
    return (35);
    case_25: /* CIL Label */ 
#line 1977
    return (43);
    case_29: /* CIL Label */ 
#line 1978
    return (51);
    case_26: /* CIL Label */ 
#line 1979
    return (52);
    case_27: /* CIL Label */ 
#line 1980
    return (60);
    case_33: /* CIL Label */ 
#line 1981
    return (36);
    case_34: /* CIL Label */ 
#line 1982
    return (44);
    case_35: /* CIL Label */ 
#line 1983
    return (53);
    case_36: /* CIL Label */ 
#line 1984
    return (61);
    case_32: /* CIL Label */ 
#line 1985
    return (62);
    switch_break: /* CIL Label */ ;
    }
    {
#line 1987
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            1987);
    }
#line 1988
    return (-1);
  }
#line 1990
  if (idx >= 0) {
#line 1990
    if (idx <= 17) {
#line 1991
      return ((idx / 6) * 7 + idx % 6);
    } else {
#line 1990
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 1992
  if (idx >= 18) {
#line 1992
    if (idx <= 23) {
#line 1993
      return (22 + (idx - 18));
    } else {
#line 1992
      goto _L;
    }
  } else {
    _L: /* CIL Label */ 
    {
#line 1995
    if (idx == 24) {
#line 1995
      goto case_24___0;
    }
#line 1996
    if (idx == 25) {
#line 1996
      goto case_25___0;
    }
#line 1997
    if (idx == 29) {
#line 1997
      goto case_29___0;
    }
#line 1998
    if (idx == 26) {
#line 1998
      goto case_26___0;
    }
#line 1999
    if (idx == 27) {
#line 1999
      goto case_27___0;
    }
#line 1994
    goto switch_break___0;
    case_24___0: /* CIL Label */ 
#line 1995
    return (6);
    case_25___0: /* CIL Label */ 
#line 1996
    return (13);
    case_29___0: /* CIL Label */ 
#line 1997
    return (20);
    case_26___0: /* CIL Label */ 
#line 1998
    return (21);
    case_27___0: /* CIL Label */ 
#line 1999
    return (28);
    switch_break___0: /* CIL Label */ ;
    }
  }
  {
#line 2001
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
          2001);
  }
#line 2002
  return (-1);
}
}
#line 2005 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int fdev_logic_outbit(pinw_idx_t idx ) 
{ 


  {
#line 2007
  if (idx & 256) {
#line 2008
    idx &= -257;
    {
#line 2010
    if (idx == 37) {
#line 2010
      goto case_37;
    }
#line 2011
    if (idx == 41) {
#line 2011
      goto case_41;
    }
#line 2012
    if (idx == 45) {
#line 2012
      goto case_45;
    }
#line 2013
    if (idx == 38) {
#line 2013
      goto case_38;
    }
#line 2014
    if (idx == 42) {
#line 2014
      goto case_42;
    }
#line 2015
    if (idx == 46) {
#line 2015
      goto case_46;
    }
#line 2016
    if (idx == 39) {
#line 2016
      goto case_39;
    }
#line 2017
    if (idx == 43) {
#line 2017
      goto case_43;
    }
#line 2018
    if (idx == 47) {
#line 2018
      goto case_47;
    }
#line 2019
    if (idx == 40) {
#line 2019
      goto case_40;
    }
#line 2020
    if (idx == 44) {
#line 2020
      goto case_44;
    }
#line 2021
    if (idx == 48) {
#line 2021
      goto case_48;
    }
#line 2009
    goto switch_break;
    case_37: /* CIL Label */ 
#line 2010
    return (12);
    case_41: /* CIL Label */ 
#line 2011
    return (13);
    case_45: /* CIL Label */ 
#line 2012
    return (14);
    case_38: /* CIL Label */ 
#line 2013
    return (15);
    case_42: /* CIL Label */ 
#line 2014
    return (16);
    case_46: /* CIL Label */ 
#line 2015
    return (17);
    case_39: /* CIL Label */ 
#line 2016
    return (18);
    case_43: /* CIL Label */ 
#line 2017
    return (19);
    case_47: /* CIL Label */ 
#line 2018
    return (20);
    case_40: /* CIL Label */ 
#line 2019
    return (21);
    case_44: /* CIL Label */ 
#line 2020
    return (22);
    case_48: /* CIL Label */ 
#line 2021
    return (23);
    switch_break: /* CIL Label */ ;
    }
    {
#line 2023
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            2023);
    }
#line 2024
    return (-1);
  }
  {
#line 2027
  if (idx == 37) {
#line 2027
    goto case_37___0;
  }
#line 2028
  if (idx == 41) {
#line 2028
    goto case_41___0;
  }
#line 2029
  if (idx == 45) {
#line 2029
    goto case_45___0;
  }
#line 2030
  if (idx == 38) {
#line 2030
    goto case_38___0;
  }
#line 2031
  if (idx == 42) {
#line 2031
    goto case_42___0;
  }
#line 2032
  if (idx == 46) {
#line 2032
    goto case_46___0;
  }
#line 2033
  if (idx == 39) {
#line 2033
    goto case_39___0;
  }
#line 2034
  if (idx == 43) {
#line 2034
    goto case_43___0;
  }
#line 2035
  if (idx == 47) {
#line 2035
    goto case_47___0;
  }
#line 2036
  if (idx == 40) {
#line 2036
    goto case_40___0;
  }
#line 2037
  if (idx == 44) {
#line 2037
    goto case_44___0;
  }
#line 2038
  if (idx == 48) {
#line 2038
    goto case_48___0;
  }
#line 2026
  goto switch_break___0;
  case_37___0: /* CIL Label */ 
#line 2027
  return (0);
  case_41___0: /* CIL Label */ 
#line 2028
  return (1);
  case_45___0: /* CIL Label */ 
#line 2029
  return (2);
  case_38___0: /* CIL Label */ 
#line 2030
  return (3);
  case_42___0: /* CIL Label */ 
#line 2031
  return (4);
  case_46___0: /* CIL Label */ 
#line 2032
  return (5);
  case_39___0: /* CIL Label */ 
#line 2033
  return (6);
  case_43___0: /* CIL Label */ 
#line 2034
  return (7);
  case_47___0: /* CIL Label */ 
#line 2035
  return (8);
  case_40___0: /* CIL Label */ 
#line 2036
  return (9);
  case_44___0: /* CIL Label */ 
#line 2037
  return (10);
  case_48___0: /* CIL Label */ 
#line 2038
  return (11);
  switch_break___0: /* CIL Label */ ;
  }
  {
#line 2040
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
          2040);
  }
#line 2041
  return (-1);
}
}
#line 2044 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
void fdev_bram_inbit(enum extra_wires wire , int *tile0_to_3 , int *wire0_to_62 ) 
{ 
  int ramb16_map[252] ;
  int ramb8_map[252] ;
  int const   *search_map ;
  int i ;

  {
#line 2046
  ramb16_map[0] = 0;
#line 2046
  ramb16_map[1] = 2095;
#line 2046
  ramb16_map[2] = 0;
#line 2046
  ramb16_map[3] = 2094;
#line 2046
  ramb16_map[4] = 2092;
#line 2046
  ramb16_map[5] = 0;
#line 2046
  ramb16_map[6] = 0;
#line 2046
  ramb16_map[7] = 0;
#line 2046
  ramb16_map[8] = 2101;
#line 2046
  ramb16_map[9] = 2099;
#line 2046
  ramb16_map[10] = 2050;
#line 2046
  ramb16_map[11] = 0;
#line 2046
  ramb16_map[12] = 0;
#line 2046
  ramb16_map[13] = 0;
#line 2046
  ramb16_map[14] = 0;
#line 2046
  ramb16_map[15] = 0;
#line 2046
  ramb16_map[16] = 0;
#line 2046
  ramb16_map[17] = 0;
#line 2046
  ramb16_map[18] = 0;
#line 2046
  ramb16_map[19] = 2096;
#line 2046
  ramb16_map[20] = 0;
#line 2046
  ramb16_map[21] = 0;
#line 2046
  ramb16_map[22] = 0;
#line 2046
  ramb16_map[23] = 2089;
#line 2046
  ramb16_map[24] = 2069;
#line 2046
  ramb16_map[25] = 2110;
#line 2046
  ramb16_map[26] = 2104;
#line 2046
  ramb16_map[27] = 2097;
#line 2046
  ramb16_map[28] = 0;
#line 2046
  ramb16_map[29] = 0;
#line 2046
  ramb16_map[30] = 2051;
#line 2046
  ramb16_map[31] = 0;
#line 2046
  ramb16_map[32] = 0;
#line 2046
  ramb16_map[33] = 0;
#line 2046
  ramb16_map[34] = 0;
#line 2046
  ramb16_map[35] = 0;
#line 2046
  ramb16_map[36] = 0;
#line 2046
  ramb16_map[37] = 0;
#line 2046
  ramb16_map[38] = 2088;
#line 2046
  ramb16_map[39] = 2100;
#line 2046
  ramb16_map[40] = 0;
#line 2046
  ramb16_map[41] = 2105;
#line 2046
  ramb16_map[42] = 0;
#line 2046
  ramb16_map[43] = 0;
#line 2046
  ramb16_map[44] = 2053;
#line 2046
  ramb16_map[45] = 0;
#line 2046
  ramb16_map[46] = 0;
#line 2046
  ramb16_map[47] = 2087;
#line 2046
  ramb16_map[48] = 0;
#line 2046
  ramb16_map[49] = 0;
#line 2046
  ramb16_map[50] = 0;
#line 2046
  ramb16_map[51] = 0;
#line 2046
  ramb16_map[52] = 0;
#line 2046
  ramb16_map[53] = 0;
#line 2046
  ramb16_map[54] = 2090;
#line 2046
  ramb16_map[55] = 2093;
#line 2046
  ramb16_map[56] = 0;
#line 2046
  ramb16_map[57] = 2091;
#line 2046
  ramb16_map[58] = 2052;
#line 2046
  ramb16_map[59] = 2098;
#line 2046
  ramb16_map[60] = 0;
#line 2046
  ramb16_map[61] = 0;
#line 2046
  ramb16_map[62] = 2086;
#line 2046
  ramb16_map[63] = 0;
#line 2046
  ramb16_map[64] = 0;
#line 2046
  ramb16_map[65] = 0;
#line 2046
  ramb16_map[66] = 2041;
#line 2046
  ramb16_map[67] = 2066;
#line 2046
  ramb16_map[68] = 2058;
#line 2046
  ramb16_map[69] = 0;
#line 2046
  ramb16_map[70] = 2031;
#line 2046
  ramb16_map[71] = 0;
#line 2046
  ramb16_map[72] = 2045;
#line 2046
  ramb16_map[73] = 2068;
#line 2046
  ramb16_map[74] = 0;
#line 2046
  ramb16_map[75] = 2059;
#line 2046
  ramb16_map[76] = 0;
#line 2046
  ramb16_map[77] = 0;
#line 2046
  ramb16_map[78] = 2030;
#line 2046
  ramb16_map[79] = 2033;
#line 2046
  ramb16_map[80] = 2063;
#line 2046
  ramb16_map[81] = 0;
#line 2046
  ramb16_map[82] = 2042;
#line 2046
  ramb16_map[83] = 2034;
#line 2046
  ramb16_map[84] = 0;
#line 2046
  ramb16_map[85] = 0;
#line 2046
  ramb16_map[86] = 2036;
#line 2046
  ramb16_map[87] = 2056;
#line 2046
  ramb16_map[88] = 2065;
#line 2046
  ramb16_map[89] = 2038;
#line 2046
  ramb16_map[90] = 2044;
#line 2046
  ramb16_map[91] = 2043;
#line 2046
  ramb16_map[92] = 0;
#line 2046
  ramb16_map[93] = 2039;
#line 2046
  ramb16_map[94] = 0;
#line 2046
  ramb16_map[95] = 2054;
#line 2046
  ramb16_map[96] = 0;
#line 2046
  ramb16_map[97] = 0;
#line 2046
  ramb16_map[98] = 0;
#line 2046
  ramb16_map[99] = 2032;
#line 2046
  ramb16_map[100] = 0;
#line 2046
  ramb16_map[101] = 2035;
#line 2046
  ramb16_map[102] = 0;
#line 2046
  ramb16_map[103] = 0;
#line 2046
  ramb16_map[104] = 2040;
#line 2046
  ramb16_map[105] = 2057;
#line 2046
  ramb16_map[106] = 0;
#line 2046
  ramb16_map[107] = 2048;
#line 2046
  ramb16_map[108] = 2062;
#line 2046
  ramb16_map[109] = 0;
#line 2046
  ramb16_map[110] = 2061;
#line 2046
  ramb16_map[111] = 2037;
#line 2046
  ramb16_map[112] = 0;
#line 2046
  ramb16_map[113] = 0;
#line 2046
  ramb16_map[114] = 0;
#line 2046
  ramb16_map[115] = 0;
#line 2046
  ramb16_map[116] = 0;
#line 2046
  ramb16_map[117] = 2111;
#line 2046
  ramb16_map[118] = 2049;
#line 2046
  ramb16_map[119] = 0;
#line 2046
  ramb16_map[120] = 2064;
#line 2046
  ramb16_map[121] = 2067;
#line 2046
  ramb16_map[122] = 0;
#line 2046
  ramb16_map[123] = 0;
#line 2046
  ramb16_map[124] = 0;
#line 2046
  ramb16_map[125] = 2060;
#line 2046
  ramb16_map[126] = 0;
#line 2046
  ramb16_map[127] = 2005;
#line 2046
  ramb16_map[128] = 2083;
#line 2046
  ramb16_map[129] = 2078;
#line 2046
  ramb16_map[130] = 2075;
#line 2046
  ramb16_map[131] = 0;
#line 2046
  ramb16_map[132] = 0;
#line 2046
  ramb16_map[133] = 0;
#line 2046
  ramb16_map[134] = 2011;
#line 2046
  ramb16_map[135] = 2008;
#line 2046
  ramb16_map[136] = 2003;
#line 2046
  ramb16_map[137] = 0;
#line 2046
  ramb16_map[138] = 2070;
#line 2046
  ramb16_map[139] = 0;
#line 2046
  ramb16_map[140] = 2084;
#line 2046
  ramb16_map[141] = 0;
#line 2046
  ramb16_map[142] = 0;
#line 2046
  ramb16_map[143] = 0;
#line 2046
  ramb16_map[144] = 0;
#line 2046
  ramb16_map[145] = 2079;
#line 2046
  ramb16_map[146] = 0;
#line 2046
  ramb16_map[147] = 0;
#line 2046
  ramb16_map[148] = 0;
#line 2046
  ramb16_map[149] = 2073;
#line 2046
  ramb16_map[150] = 0;
#line 2046
  ramb16_map[151] = 0;
#line 2046
  ramb16_map[152] = 2077;
#line 2046
  ramb16_map[153] = 2006;
#line 2046
  ramb16_map[154] = 2080;
#line 2046
  ramb16_map[155] = 2081;
#line 2046
  ramb16_map[156] = 2103;
#line 2046
  ramb16_map[157] = 2012;
#line 2046
  ramb16_map[158] = 2007;
#line 2046
  ramb16_map[159] = 0;
#line 2046
  ramb16_map[160] = 2000;
#line 2046
  ramb16_map[161] = 0;
#line 2046
  ramb16_map[162] = 0;
#line 2046
  ramb16_map[163] = 2085;
#line 2046
  ramb16_map[164] = 2072;
#line 2046
  ramb16_map[165] = 2010;
#line 2046
  ramb16_map[166] = 0;
#line 2046
  ramb16_map[167] = 2102;
#line 2046
  ramb16_map[168] = 0;
#line 2046
  ramb16_map[169] = 0;
#line 2046
  ramb16_map[170] = 2002;
#line 2046
  ramb16_map[171] = 0;
#line 2046
  ramb16_map[172] = 0;
#line 2046
  ramb16_map[173] = 2071;
#line 2046
  ramb16_map[174] = 2055;
#line 2046
  ramb16_map[175] = 0;
#line 2046
  ramb16_map[176] = 0;
#line 2046
  ramb16_map[177] = 0;
#line 2046
  ramb16_map[178] = 2009;
#line 2046
  ramb16_map[179] = 0;
#line 2046
  ramb16_map[180] = 2001;
#line 2046
  ramb16_map[181] = 2076;
#line 2046
  ramb16_map[182] = 0;
#line 2046
  ramb16_map[183] = 2074;
#line 2046
  ramb16_map[184] = 2004;
#line 2046
  ramb16_map[185] = 2082;
#line 2046
  ramb16_map[186] = 0;
#line 2046
  ramb16_map[187] = 0;
#line 2046
  ramb16_map[188] = 0;
#line 2046
  ramb16_map[189] = 0;
#line 2046
  ramb16_map[190] = 0;
#line 2046
  ramb16_map[191] = 0;
#line 2046
  ramb16_map[192] = 2025;
#line 2046
  ramb16_map[193] = 2106;
#line 2046
  ramb16_map[194] = 0;
#line 2046
  ramb16_map[195] = 0;
#line 2046
  ramb16_map[196] = 2015;
#line 2046
  ramb16_map[197] = 0;
#line 2046
  ramb16_map[198] = 2029;
#line 2046
  ramb16_map[199] = 2024;
#line 2046
  ramb16_map[200] = 0;
#line 2046
  ramb16_map[201] = 0;
#line 2046
  ramb16_map[202] = 0;
#line 2046
  ramb16_map[203] = 0;
#line 2046
  ramb16_map[204] = 2014;
#line 2046
  ramb16_map[205] = 2017;
#line 2046
  ramb16_map[206] = 0;
#line 2046
  ramb16_map[207] = 0;
#line 2046
  ramb16_map[208] = 2026;
#line 2046
  ramb16_map[209] = 2018;
#line 2046
  ramb16_map[210] = 0;
#line 2046
  ramb16_map[211] = 0;
#line 2046
  ramb16_map[212] = 2020;
#line 2046
  ramb16_map[213] = 0;
#line 2046
  ramb16_map[214] = 2107;
#line 2046
  ramb16_map[215] = 2022;
#line 2046
  ramb16_map[216] = 2027;
#line 2046
  ramb16_map[217] = 0;
#line 2046
  ramb16_map[218] = 0;
#line 2046
  ramb16_map[219] = 2023;
#line 2046
  ramb16_map[220] = 2013;
#line 2046
  ramb16_map[221] = 2028;
#line 2046
  ramb16_map[222] = 0;
#line 2046
  ramb16_map[223] = 2109;
#line 2046
  ramb16_map[224] = 0;
#line 2046
  ramb16_map[225] = 2016;
#line 2046
  ramb16_map[226] = 0;
#line 2046
  ramb16_map[227] = 2019;
#line 2046
  ramb16_map[228] = 0;
#line 2046
  ramb16_map[229] = 0;
#line 2046
  ramb16_map[230] = 0;
#line 2046
  ramb16_map[231] = 0;
#line 2046
  ramb16_map[232] = 0;
#line 2046
  ramb16_map[233] = 0;
#line 2046
  ramb16_map[234] = 0;
#line 2046
  ramb16_map[235] = 0;
#line 2046
  ramb16_map[236] = 0;
#line 2046
  ramb16_map[237] = 2021;
#line 2046
  ramb16_map[238] = 0;
#line 2046
  ramb16_map[239] = 0;
#line 2046
  ramb16_map[240] = 0;
#line 2046
  ramb16_map[241] = 0;
#line 2046
  ramb16_map[242] = 0;
#line 2046
  ramb16_map[243] = 2108;
#line 2046
  ramb16_map[244] = 2047;
#line 2046
  ramb16_map[245] = 0;
#line 2046
  ramb16_map[246] = 2046;
#line 2046
  ramb16_map[247] = 0;
#line 2046
  ramb16_map[248] = 0;
#line 2046
  ramb16_map[249] = 0;
#line 2046
  ramb16_map[250] = 0;
#line 2046
  ramb16_map[251] = 0;
#line 2119
  ramb8_map[0] = 0;
#line 2119
  ramb8_map[1] = 2591;
#line 2119
  ramb8_map[2] = 0;
#line 2119
  ramb8_map[3] = 2590;
#line 2119
  ramb8_map[4] = 2588;
#line 2119
  ramb8_map[5] = 2572;
#line 2119
  ramb8_map[6] = 0;
#line 2119
  ramb8_map[7] = 2570;
#line 2119
  ramb8_map[8] = 2597;
#line 2119
  ramb8_map[9] = 2595;
#line 2119
  ramb8_map[10] = 2306;
#line 2119
  ramb8_map[11] = 0;
#line 2119
  ramb8_map[12] = 2574;
#line 2119
  ramb8_map[13] = 0;
#line 2119
  ramb8_map[14] = 0;
#line 2119
  ramb8_map[15] = 2569;
#line 2119
  ramb8_map[16] = 2576;
#line 2119
  ramb8_map[17] = 2578;
#line 2119
  ramb8_map[18] = 0;
#line 2119
  ramb8_map[19] = 2592;
#line 2119
  ramb8_map[20] = 2575;
#line 2119
  ramb8_map[21] = 0;
#line 2119
  ramb8_map[22] = 0;
#line 2119
  ramb8_map[23] = 2585;
#line 2119
  ramb8_map[24] = 2568;
#line 2119
  ramb8_map[25] = 2366;
#line 2119
  ramb8_map[26] = 2614;
#line 2119
  ramb8_map[27] = 2593;
#line 2119
  ramb8_map[28] = 0;
#line 2119
  ramb8_map[29] = 0;
#line 2119
  ramb8_map[30] = 2307;
#line 2119
  ramb8_map[31] = 0;
#line 2119
  ramb8_map[32] = 0;
#line 2119
  ramb8_map[33] = 0;
#line 2119
  ramb8_map[34] = 2579;
#line 2119
  ramb8_map[35] = 0;
#line 2119
  ramb8_map[36] = 2573;
#line 2119
  ramb8_map[37] = 0;
#line 2119
  ramb8_map[38] = 2584;
#line 2119
  ramb8_map[39] = 2596;
#line 2119
  ramb8_map[40] = 0;
#line 2119
  ramb8_map[41] = 2615;
#line 2119
  ramb8_map[42] = 2571;
#line 2119
  ramb8_map[43] = 0;
#line 2119
  ramb8_map[44] = 2563;
#line 2119
  ramb8_map[45] = 2577;
#line 2119
  ramb8_map[46] = 0;
#line 2119
  ramb8_map[47] = 2583;
#line 2119
  ramb8_map[48] = 2580;
#line 2119
  ramb8_map[49] = 0;
#line 2119
  ramb8_map[50] = 0;
#line 2119
  ramb8_map[51] = 0;
#line 2119
  ramb8_map[52] = 0;
#line 2119
  ramb8_map[53] = 0;
#line 2119
  ramb8_map[54] = 2586;
#line 2119
  ramb8_map[55] = 2589;
#line 2119
  ramb8_map[56] = 0;
#line 2119
  ramb8_map[57] = 2587;
#line 2119
  ramb8_map[58] = 2562;
#line 2119
  ramb8_map[59] = 2594;
#line 2119
  ramb8_map[60] = 0;
#line 2119
  ramb8_map[61] = 0;
#line 2119
  ramb8_map[62] = 2582;
#line 2119
  ramb8_map[63] = 0;
#line 2119
  ramb8_map[64] = 0;
#line 2119
  ramb8_map[65] = 0;
#line 2119
  ramb8_map[66] = 2537;
#line 2119
  ramb8_map[67] = 2322;
#line 2119
  ramb8_map[68] = 2314;
#line 2119
  ramb8_map[69] = 0;
#line 2119
  ramb8_map[70] = 2527;
#line 2119
  ramb8_map[71] = 0;
#line 2119
  ramb8_map[72] = 2541;
#line 2119
  ramb8_map[73] = 2324;
#line 2119
  ramb8_map[74] = 0;
#line 2119
  ramb8_map[75] = 2315;
#line 2119
  ramb8_map[76] = 0;
#line 2119
  ramb8_map[77] = 0;
#line 2119
  ramb8_map[78] = 2526;
#line 2119
  ramb8_map[79] = 2529;
#line 2119
  ramb8_map[80] = 2319;
#line 2119
  ramb8_map[81] = 0;
#line 2119
  ramb8_map[82] = 2538;
#line 2119
  ramb8_map[83] = 2530;
#line 2119
  ramb8_map[84] = 0;
#line 2119
  ramb8_map[85] = 0;
#line 2119
  ramb8_map[86] = 2532;
#line 2119
  ramb8_map[87] = 2312;
#line 2119
  ramb8_map[88] = 2321;
#line 2119
  ramb8_map[89] = 2534;
#line 2119
  ramb8_map[90] = 2540;
#line 2119
  ramb8_map[91] = 2539;
#line 2119
  ramb8_map[92] = 2566;
#line 2119
  ramb8_map[93] = 2535;
#line 2119
  ramb8_map[94] = 0;
#line 2119
  ramb8_map[95] = 2310;
#line 2119
  ramb8_map[96] = 0;
#line 2119
  ramb8_map[97] = 2623;
#line 2119
  ramb8_map[98] = 0;
#line 2119
  ramb8_map[99] = 2528;
#line 2119
  ramb8_map[100] = 0;
#line 2119
  ramb8_map[101] = 2531;
#line 2119
  ramb8_map[102] = 0;
#line 2119
  ramb8_map[103] = 0;
#line 2119
  ramb8_map[104] = 2536;
#line 2119
  ramb8_map[105] = 2313;
#line 2119
  ramb8_map[106] = 0;
#line 2119
  ramb8_map[107] = 2558;
#line 2119
  ramb8_map[108] = 2318;
#line 2119
  ramb8_map[109] = 0;
#line 2119
  ramb8_map[110] = 2317;
#line 2119
  ramb8_map[111] = 2533;
#line 2119
  ramb8_map[112] = 0;
#line 2119
  ramb8_map[113] = 0;
#line 2119
  ramb8_map[114] = 0;
#line 2119
  ramb8_map[115] = 0;
#line 2119
  ramb8_map[116] = 0;
#line 2119
  ramb8_map[117] = 2367;
#line 2119
  ramb8_map[118] = 2559;
#line 2119
  ramb8_map[119] = 0;
#line 2119
  ramb8_map[120] = 2320;
#line 2119
  ramb8_map[121] = 2323;
#line 2119
  ramb8_map[122] = 2622;
#line 2119
  ramb8_map[123] = 0;
#line 2119
  ramb8_map[124] = 0;
#line 2119
  ramb8_map[125] = 2316;
#line 2119
  ramb8_map[126] = 0;
#line 2119
  ramb8_map[127] = 2261;
#line 2119
  ramb8_map[128] = 2339;
#line 2119
  ramb8_map[129] = 2334;
#line 2119
  ramb8_map[130] = 2331;
#line 2119
  ramb8_map[131] = 0;
#line 2119
  ramb8_map[132] = 0;
#line 2119
  ramb8_map[133] = 0;
#line 2119
  ramb8_map[134] = 2267;
#line 2119
  ramb8_map[135] = 2264;
#line 2119
  ramb8_map[136] = 2259;
#line 2119
  ramb8_map[137] = 0;
#line 2119
  ramb8_map[138] = 2326;
#line 2119
  ramb8_map[139] = 0;
#line 2119
  ramb8_map[140] = 2340;
#line 2119
  ramb8_map[141] = 0;
#line 2119
  ramb8_map[142] = 0;
#line 2119
  ramb8_map[143] = 0;
#line 2119
  ramb8_map[144] = 0;
#line 2119
  ramb8_map[145] = 2335;
#line 2119
  ramb8_map[146] = 0;
#line 2119
  ramb8_map[147] = 0;
#line 2119
  ramb8_map[148] = 0;
#line 2119
  ramb8_map[149] = 2329;
#line 2119
  ramb8_map[150] = 0;
#line 2119
  ramb8_map[151] = 2567;
#line 2119
  ramb8_map[152] = 2333;
#line 2119
  ramb8_map[153] = 2262;
#line 2119
  ramb8_map[154] = 2336;
#line 2119
  ramb8_map[155] = 2337;
#line 2119
  ramb8_map[156] = 2359;
#line 2119
  ramb8_map[157] = 2268;
#line 2119
  ramb8_map[158] = 2263;
#line 2119
  ramb8_map[159] = 0;
#line 2119
  ramb8_map[160] = 2256;
#line 2119
  ramb8_map[161] = 0;
#line 2119
  ramb8_map[162] = 0;
#line 2119
  ramb8_map[163] = 2341;
#line 2119
  ramb8_map[164] = 2328;
#line 2119
  ramb8_map[165] = 2266;
#line 2119
  ramb8_map[166] = 0;
#line 2119
  ramb8_map[167] = 2358;
#line 2119
  ramb8_map[168] = 0;
#line 2119
  ramb8_map[169] = 0;
#line 2119
  ramb8_map[170] = 2258;
#line 2119
  ramb8_map[171] = 0;
#line 2119
  ramb8_map[172] = 0;
#line 2119
  ramb8_map[173] = 2327;
#line 2119
  ramb8_map[174] = 2311;
#line 2119
  ramb8_map[175] = 0;
#line 2119
  ramb8_map[176] = 0;
#line 2119
  ramb8_map[177] = 0;
#line 2119
  ramb8_map[178] = 2265;
#line 2119
  ramb8_map[179] = 0;
#line 2119
  ramb8_map[180] = 2257;
#line 2119
  ramb8_map[181] = 2332;
#line 2119
  ramb8_map[182] = 0;
#line 2119
  ramb8_map[183] = 2330;
#line 2119
  ramb8_map[184] = 2260;
#line 2119
  ramb8_map[185] = 2338;
#line 2119
  ramb8_map[186] = 0;
#line 2119
  ramb8_map[187] = 0;
#line 2119
  ramb8_map[188] = 0;
#line 2119
  ramb8_map[189] = 0;
#line 2119
  ramb8_map[190] = 2515;
#line 2119
  ramb8_map[191] = 2520;
#line 2119
  ramb8_map[192] = 2281;
#line 2119
  ramb8_map[193] = 2362;
#line 2119
  ramb8_map[194] = 0;
#line 2119
  ramb8_map[195] = 0;
#line 2119
  ramb8_map[196] = 2271;
#line 2119
  ramb8_map[197] = 2524;
#line 2119
  ramb8_map[198] = 2285;
#line 2119
  ramb8_map[199] = 2280;
#line 2119
  ramb8_map[200] = 0;
#line 2119
  ramb8_map[201] = 0;
#line 2119
  ramb8_map[202] = 0;
#line 2119
  ramb8_map[203] = 2521;
#line 2119
  ramb8_map[204] = 2270;
#line 2119
  ramb8_map[205] = 2273;
#line 2119
  ramb8_map[206] = 0;
#line 2119
  ramb8_map[207] = 0;
#line 2119
  ramb8_map[208] = 2282;
#line 2119
  ramb8_map[209] = 2274;
#line 2119
  ramb8_map[210] = 0;
#line 2119
  ramb8_map[211] = 0;
#line 2119
  ramb8_map[212] = 2276;
#line 2119
  ramb8_map[213] = 0;
#line 2119
  ramb8_map[214] = 2363;
#line 2119
  ramb8_map[215] = 2278;
#line 2119
  ramb8_map[216] = 2283;
#line 2119
  ramb8_map[217] = 2516;
#line 2119
  ramb8_map[218] = 2517;
#line 2119
  ramb8_map[219] = 2279;
#line 2119
  ramb8_map[220] = 2512;
#line 2119
  ramb8_map[221] = 2284;
#line 2119
  ramb8_map[222] = 0;
#line 2119
  ramb8_map[223] = 2619;
#line 2119
  ramb8_map[224] = 0;
#line 2119
  ramb8_map[225] = 2272;
#line 2119
  ramb8_map[226] = 2523;
#line 2119
  ramb8_map[227] = 2275;
#line 2119
  ramb8_map[228] = 2522;
#line 2119
  ramb8_map[229] = 0;
#line 2119
  ramb8_map[230] = 2513;
#line 2119
  ramb8_map[231] = 0;
#line 2119
  ramb8_map[232] = 0;
#line 2119
  ramb8_map[233] = 0;
#line 2119
  ramb8_map[234] = 0;
#line 2119
  ramb8_map[235] = 0;
#line 2119
  ramb8_map[236] = 0;
#line 2119
  ramb8_map[237] = 2277;
#line 2119
  ramb8_map[238] = 0;
#line 2119
  ramb8_map[239] = 0;
#line 2119
  ramb8_map[240] = 0;
#line 2119
  ramb8_map[241] = 2519;
#line 2119
  ramb8_map[242] = 0;
#line 2119
  ramb8_map[243] = 2618;
#line 2119
  ramb8_map[244] = 2303;
#line 2119
  ramb8_map[245] = 0;
#line 2119
  ramb8_map[246] = 2302;
#line 2119
  ramb8_map[247] = 2514;
#line 2119
  ramb8_map[248] = 2518;
#line 2119
  ramb8_map[249] = 0;
#line 2119
  ramb8_map[250] = 0;
#line 2119
  ramb8_map[251] = 0;
#line 2195
  if ((unsigned int )wire < 2000U) {
    {
#line 2196
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            2196);
#line 2197
    *tile0_to_3 = -1;
    }
#line 2198
    return;
  } else
#line 2195
  if ((unsigned int )wire > 2999U) {
    {
#line 2196
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            2196);
#line 2197
    *tile0_to_3 = -1;
    }
#line 2198
    return;
  }
#line 2200
  if (((unsigned int )wire - 2000U) & 768U) {
#line 2200
    search_map = (int const   *)(ramb8_map);
  } else {
#line 2200
    search_map = (int const   *)(ramb16_map);
  }
#line 2201
  i = 0;
  {
#line 2201
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2201
    if (! (i < 252)) {
#line 2201
      goto while_break;
    }
#line 2202
    if ((unsigned int )*(search_map + i) == (unsigned int )wire) {
#line 2203
      *tile0_to_3 = 3 - i / 63;
#line 2204
      *wire0_to_62 = i % 63;
#line 2205
      return;
    }
#line 2201
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2208
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E %s:%i unknown wire %i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
          2209, (unsigned int )wire);
#line 2210
  *tile0_to_3 = -1;
  }
#line 2211
  return;
}
}
#line 2213 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
void fdev_bram_outbit(enum extra_wires wire , int *tile0_to_3 , int *wire0_to_23 ) 
{ 
  int ramb16_map[96] ;
  int ramb8_map[96] ;
  int const   *search_map ;
  int i ;

  {
#line 2215
  ramb16_map[0] = 0;
#line 2215
  ramb16_map[1] = 2183;
#line 2215
  ramb16_map[2] = 0;
#line 2215
  ramb16_map[3] = 2175;
#line 2215
  ramb16_map[4] = 2141;
#line 2215
  ramb16_map[5] = 2137;
#line 2215
  ramb16_map[6] = 2177;
#line 2215
  ramb16_map[7] = 2136;
#line 2215
  ramb16_map[8] = 2147;
#line 2215
  ramb16_map[9] = 2179;
#line 2215
  ramb16_map[10] = 2173;
#line 2215
  ramb16_map[11] = 2143;
#line 2215
  ramb16_map[12] = 2172;
#line 2215
  ramb16_map[13] = 0;
#line 2215
  ramb16_map[14] = 0;
#line 2215
  ramb16_map[15] = 2139;
#line 2215
  ramb16_map[16] = 2142;
#line 2215
  ramb16_map[17] = 2138;
#line 2215
  ramb16_map[18] = 2140;
#line 2215
  ramb16_map[19] = 0;
#line 2215
  ramb16_map[20] = 2176;
#line 2215
  ramb16_map[21] = 2178;
#line 2215
  ramb16_map[22] = 2174;
#line 2215
  ramb16_map[23] = 0;
#line 2215
  ramb16_map[24] = 2130;
#line 2215
  ramb16_map[25] = 2168;
#line 2215
  ramb16_map[26] = 2128;
#line 2215
  ramb16_map[27] = 2182;
#line 2215
  ramb16_map[28] = 2135;
#line 2215
  ramb16_map[29] = 2166;
#line 2215
  ramb16_map[30] = 2170;
#line 2215
  ramb16_map[31] = 0;
#line 2215
  ramb16_map[32] = 2132;
#line 2215
  ramb16_map[33] = 0;
#line 2215
  ramb16_map[34] = 2131;
#line 2215
  ramb16_map[35] = 0;
#line 2215
  ramb16_map[36] = 2165;
#line 2215
  ramb16_map[37] = 2134;
#line 2215
  ramb16_map[38] = 2129;
#line 2215
  ramb16_map[39] = 0;
#line 2215
  ramb16_map[40] = 2171;
#line 2215
  ramb16_map[41] = 2167;
#line 2215
  ramb16_map[42] = 2133;
#line 2215
  ramb16_map[43] = 2164;
#line 2215
  ramb16_map[44] = 2169;
#line 2215
  ramb16_map[45] = 0;
#line 2215
  ramb16_map[46] = 2146;
#line 2215
  ramb16_map[47] = 0;
#line 2215
  ramb16_map[48] = 2156;
#line 2215
  ramb16_map[49] = 2145;
#line 2215
  ramb16_map[50] = 0;
#line 2215
  ramb16_map[51] = 2123;
#line 2215
  ramb16_map[52] = 2161;
#line 2215
  ramb16_map[53] = 2121;
#line 2215
  ramb16_map[54] = 2125;
#line 2215
  ramb16_map[55] = 0;
#line 2215
  ramb16_map[56] = 2159;
#line 2215
  ramb16_map[57] = 2163;
#line 2215
  ramb16_map[58] = 2157;
#line 2215
  ramb16_map[59] = 2127;
#line 2215
  ramb16_map[60] = 2120;
#line 2215
  ramb16_map[61] = 2160;
#line 2215
  ramb16_map[62] = 0;
#line 2215
  ramb16_map[63] = 0;
#line 2215
  ramb16_map[64] = 2126;
#line 2215
  ramb16_map[65] = 2122;
#line 2215
  ramb16_map[66] = 2181;
#line 2215
  ramb16_map[67] = 0;
#line 2215
  ramb16_map[68] = 2124;
#line 2215
  ramb16_map[69] = 2162;
#line 2215
  ramb16_map[70] = 2158;
#line 2215
  ramb16_map[71] = 0;
#line 2215
  ramb16_map[72] = 2114;
#line 2215
  ramb16_map[73] = 2152;
#line 2215
  ramb16_map[74] = 2112;
#line 2215
  ramb16_map[75] = 2180;
#line 2215
  ramb16_map[76] = 2154;
#line 2215
  ramb16_map[77] = 2150;
#line 2215
  ramb16_map[78] = 2118;
#line 2215
  ramb16_map[79] = 2113;
#line 2215
  ramb16_map[80] = 2116;
#line 2215
  ramb16_map[81] = 0;
#line 2215
  ramb16_map[82] = 2115;
#line 2215
  ramb16_map[83] = 0;
#line 2215
  ramb16_map[84] = 2149;
#line 2215
  ramb16_map[85] = 2153;
#line 2215
  ramb16_map[86] = 2148;
#line 2215
  ramb16_map[87] = 2144;
#line 2215
  ramb16_map[88] = 2119;
#line 2215
  ramb16_map[89] = 2151;
#line 2215
  ramb16_map[90] = 2117;
#line 2215
  ramb16_map[91] = 0;
#line 2215
  ramb16_map[92] = 0;
#line 2215
  ramb16_map[93] = 2155;
#line 2215
  ramb16_map[94] = 0;
#line 2215
  ramb16_map[95] = 0;
#line 2248
  ramb8_map[0] = 0;
#line 2248
  ramb8_map[1] = 2693;
#line 2248
  ramb8_map[2] = 0;
#line 2248
  ramb8_map[3] = 2671;
#line 2248
  ramb8_map[4] = 2637;
#line 2248
  ramb8_map[5] = 2633;
#line 2248
  ramb8_map[6] = 2673;
#line 2248
  ramb8_map[7] = 2632;
#line 2248
  ramb8_map[8] = 2657;
#line 2248
  ramb8_map[9] = 2675;
#line 2248
  ramb8_map[10] = 2669;
#line 2248
  ramb8_map[11] = 2639;
#line 2248
  ramb8_map[12] = 2668;
#line 2248
  ramb8_map[13] = 0;
#line 2248
  ramb8_map[14] = 0;
#line 2248
  ramb8_map[15] = 2635;
#line 2248
  ramb8_map[16] = 2638;
#line 2248
  ramb8_map[17] = 2634;
#line 2248
  ramb8_map[18] = 2636;
#line 2248
  ramb8_map[19] = 0;
#line 2248
  ramb8_map[20] = 2672;
#line 2248
  ramb8_map[21] = 2674;
#line 2248
  ramb8_map[22] = 2670;
#line 2248
  ramb8_map[23] = 0;
#line 2248
  ramb8_map[24] = 2626;
#line 2248
  ramb8_map[25] = 2664;
#line 2248
  ramb8_map[26] = 2624;
#line 2248
  ramb8_map[27] = 2692;
#line 2248
  ramb8_map[28] = 2631;
#line 2248
  ramb8_map[29] = 2662;
#line 2248
  ramb8_map[30] = 2666;
#line 2248
  ramb8_map[31] = 0;
#line 2248
  ramb8_map[32] = 2628;
#line 2248
  ramb8_map[33] = 0;
#line 2248
  ramb8_map[34] = 2627;
#line 2248
  ramb8_map[35] = 0;
#line 2248
  ramb8_map[36] = 2661;
#line 2248
  ramb8_map[37] = 2630;
#line 2248
  ramb8_map[38] = 2625;
#line 2248
  ramb8_map[39] = 0;
#line 2248
  ramb8_map[40] = 2667;
#line 2248
  ramb8_map[41] = 2663;
#line 2248
  ramb8_map[42] = 2629;
#line 2248
  ramb8_map[43] = 2660;
#line 2248
  ramb8_map[44] = 2665;
#line 2248
  ramb8_map[45] = 0;
#line 2248
  ramb8_map[46] = 2656;
#line 2248
  ramb8_map[47] = 0;
#line 2248
  ramb8_map[48] = 2412;
#line 2248
  ramb8_map[49] = 2401;
#line 2248
  ramb8_map[50] = 0;
#line 2248
  ramb8_map[51] = 2379;
#line 2248
  ramb8_map[52] = 2417;
#line 2248
  ramb8_map[53] = 2377;
#line 2248
  ramb8_map[54] = 2381;
#line 2248
  ramb8_map[55] = 0;
#line 2248
  ramb8_map[56] = 2415;
#line 2248
  ramb8_map[57] = 2419;
#line 2248
  ramb8_map[58] = 2413;
#line 2248
  ramb8_map[59] = 2383;
#line 2248
  ramb8_map[60] = 2376;
#line 2248
  ramb8_map[61] = 2416;
#line 2248
  ramb8_map[62] = 0;
#line 2248
  ramb8_map[63] = 0;
#line 2248
  ramb8_map[64] = 2382;
#line 2248
  ramb8_map[65] = 2378;
#line 2248
  ramb8_map[66] = 2437;
#line 2248
  ramb8_map[67] = 0;
#line 2248
  ramb8_map[68] = 2380;
#line 2248
  ramb8_map[69] = 2418;
#line 2248
  ramb8_map[70] = 2414;
#line 2248
  ramb8_map[71] = 0;
#line 2248
  ramb8_map[72] = 2370;
#line 2248
  ramb8_map[73] = 2408;
#line 2248
  ramb8_map[74] = 2368;
#line 2248
  ramb8_map[75] = 2436;
#line 2248
  ramb8_map[76] = 2410;
#line 2248
  ramb8_map[77] = 2406;
#line 2248
  ramb8_map[78] = 2374;
#line 2248
  ramb8_map[79] = 2369;
#line 2248
  ramb8_map[80] = 2372;
#line 2248
  ramb8_map[81] = 0;
#line 2248
  ramb8_map[82] = 2371;
#line 2248
  ramb8_map[83] = 0;
#line 2248
  ramb8_map[84] = 2405;
#line 2248
  ramb8_map[85] = 2409;
#line 2248
  ramb8_map[86] = 2404;
#line 2248
  ramb8_map[87] = 2400;
#line 2248
  ramb8_map[88] = 2375;
#line 2248
  ramb8_map[89] = 2407;
#line 2248
  ramb8_map[90] = 2373;
#line 2248
  ramb8_map[91] = 0;
#line 2248
  ramb8_map[92] = 0;
#line 2248
  ramb8_map[93] = 2411;
#line 2248
  ramb8_map[94] = 0;
#line 2248
  ramb8_map[95] = 0;
#line 2285
  if ((unsigned int )wire < 2000U) {
    {
#line 2286
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            2286);
#line 2287
    *tile0_to_3 = -1;
    }
#line 2288
    return;
  } else
#line 2285
  if ((unsigned int )wire > 2999U) {
    {
#line 2286
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            2286);
#line 2287
    *tile0_to_3 = -1;
    }
#line 2288
    return;
  }
#line 2290
  if (((unsigned int )wire - 2000U) & 768U) {
#line 2290
    search_map = (int const   *)(ramb8_map);
  } else {
#line 2290
    search_map = (int const   *)(ramb16_map);
  }
#line 2291
  i = 0;
  {
#line 2291
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2291
    if (! (i < 96)) {
#line 2291
      goto while_break;
    }
#line 2292
    if ((unsigned int )*(search_map + i) == (unsigned int )wire) {
#line 2293
      *tile0_to_3 = 3 - i / 24;
#line 2294
      *wire0_to_23 = i % 24;
#line 2295
      return;
    }
#line 2291
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2298
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E %s:%i unknown wire %i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
          2299, (unsigned int )wire);
#line 2300
  *tile0_to_3 = -1;
  }
#line 2301
  return;
}
}
#line 2303 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int fdev_is_bram8_inwire(int bi_wire ) 
{ 


  {
#line 2305
  if (bi_wire == 13) {
#line 2306
    return (0);
  } else
#line 2305
  if (bi_wire == 69) {
#line 2306
    return (0);
  }
#line 2307
  if (bi_wire == 52) {
#line 2309
    return (0);
  } else
#line 2307
  if (bi_wire == 53) {
#line 2309
    return (0);
  } else
#line 2307
  if (bi_wire == 108) {
#line 2309
    return (0);
  } else
#line 2307
  if (bi_wire == 109) {
#line 2309
    return (0);
  }
#line 2310
  if (bi_wire == 48) {
#line 2312
    return (0);
  } else
#line 2310
  if (bi_wire == 49) {
#line 2312
    return (0);
  } else
#line 2310
  if (bi_wire == 104) {
#line 2312
    return (0);
  } else
#line 2310
  if (bi_wire == 105) {
#line 2312
    return (0);
  }
#line 2313
  if (bi_wire >= 30) {
#line 2313
    if (bi_wire <= 45) {
#line 2315
      return (0);
    } else {
#line 2313
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 2313
  if (bi_wire >= 86) {
#line 2313
    if (bi_wire <= 101) {
#line 2315
      return (0);
    }
  }
#line 2316
  return (1);
}
}
#line 2319 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
int fdev_is_bram8_outwire(int bo_wire ) 
{ 


  {
#line 2321
  if (bo_wire == 146) {
#line 2323
    return (0);
  } else
#line 2321
  if (bo_wire == 147) {
#line 2323
    return (0);
  } else
#line 2321
  if (bo_wire == 182) {
#line 2323
    return (0);
  } else
#line 2321
  if (bo_wire == 183) {
#line 2323
    return (0);
  }
#line 2324
  if (bo_wire >= 128) {
#line 2324
    if (bo_wire <= 143) {
#line 2326
      return (0);
    } else {
#line 2324
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 2324
  if (bo_wire >= 164) {
#line 2324
    if (bo_wire <= 179) {
#line 2326
      return (0);
    }
  }
#line 2327
  return (1);
}
}
#line 2330 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
void fdev_macc_inbit(enum extra_wires wire , int *tile0_to_3 , int *wire0_to_62 ) 
{ 
  int map[252] ;
  int i ;

  {
#line 2332
  map[0] = 0;
#line 2332
  map[1] = 3028;
#line 2332
  map[2] = 0;
#line 2332
  map[3] = 3095;
#line 2332
  map[4] = 3092;
#line 2332
  map[5] = 0;
#line 2332
  map[6] = 0;
#line 2332
  map[7] = 3022;
#line 2332
  map[8] = 3033;
#line 2332
  map[9] = 0;
#line 2332
  map[10] = 3094;
#line 2332
  map[11] = 0;
#line 2332
  map[12] = 0;
#line 2332
  map[13] = 0;
#line 2332
  map[14] = 3032;
#line 2332
  map[15] = 3021;
#line 2332
  map[16] = 3023;
#line 2332
  map[17] = 3090;
#line 2332
  map[18] = 0;
#line 2332
  map[19] = 3029;
#line 2332
  map[20] = 0;
#line 2332
  map[21] = 0;
#line 2332
  map[22] = 0;
#line 2332
  map[23] = 3024;
#line 2332
  map[24] = 0;
#line 2332
  map[25] = 0;
#line 2332
  map[26] = 3026;
#line 2332
  map[27] = 3096;
#line 2332
  map[28] = 0;
#line 2332
  map[29] = 3030;
#line 2332
  map[30] = 3027;
#line 2332
  map[31] = 0;
#line 2332
  map[32] = 3097;
#line 2332
  map[33] = 0;
#line 2332
  map[34] = 0;
#line 2332
  map[35] = 0;
#line 2332
  map[36] = 3088;
#line 2332
  map[37] = 3099;
#line 2332
  map[38] = 0;
#line 2332
  map[39] = 3098;
#line 2332
  map[40] = 0;
#line 2332
  map[41] = 0;
#line 2332
  map[42] = 0;
#line 2332
  map[43] = 0;
#line 2332
  map[44] = 3025;
#line 2332
  map[45] = 0;
#line 2332
  map[46] = 0;
#line 2332
  map[47] = 3089;
#line 2332
  map[48] = 0;
#line 2332
  map[49] = 0;
#line 2332
  map[50] = 0;
#line 2332
  map[51] = 0;
#line 2332
  map[52] = 3031;
#line 2332
  map[53] = 0;
#line 2332
  map[54] = 0;
#line 2332
  map[55] = 3093;
#line 2332
  map[56] = 0;
#line 2332
  map[57] = 3091;
#line 2332
  map[58] = 0;
#line 2332
  map[59] = 0;
#line 2332
  map[60] = 0;
#line 2332
  map[61] = 0;
#line 2332
  map[62] = 0;
#line 2332
  map[63] = 0;
#line 2332
  map[64] = 0;
#line 2332
  map[65] = 0;
#line 2332
  map[66] = 3083;
#line 2332
  map[67] = 3080;
#line 2332
  map[68] = 0;
#line 2332
  map[69] = 0;
#line 2332
  map[70] = 3116;
#line 2332
  map[71] = 3020;
#line 2332
  map[72] = 0;
#line 2332
  map[73] = 3082;
#line 2332
  map[74] = 0;
#line 2332
  map[75] = 3117;
#line 2332
  map[76] = 0;
#line 2332
  map[77] = 3086;
#line 2332
  map[78] = 3011;
#line 2332
  map[79] = 3076;
#line 2332
  map[80] = 3003;
#line 2332
  map[81] = 0;
#line 2332
  map[82] = 3016;
#line 2332
  map[83] = 3077;
#line 2332
  map[84] = 0;
#line 2332
  map[85] = 0;
#line 2332
  map[86] = 3078;
#line 2332
  map[87] = 3015;
#line 2332
  map[88] = 0;
#line 2332
  map[89] = 3081;
#line 2332
  map[90] = 3084;
#line 2332
  map[91] = 0;
#line 2332
  map[92] = 3017;
#line 2332
  map[93] = 3000;
#line 2332
  map[94] = 3087;
#line 2332
  map[95] = 0;
#line 2332
  map[96] = 0;
#line 2332
  map[97] = 3007;
#line 2332
  map[98] = 0;
#line 2332
  map[99] = 3050;
#line 2332
  map[100] = 0;
#line 2332
  map[101] = 0;
#line 2332
  map[102] = 3019;
#line 2332
  map[103] = 0;
#line 2332
  map[104] = 3001;
#line 2332
  map[105] = 3010;
#line 2332
  map[106] = 0;
#line 2332
  map[107] = 3005;
#line 2332
  map[108] = 0;
#line 2332
  map[109] = 0;
#line 2332
  map[110] = 3051;
#line 2332
  map[111] = 3079;
#line 2332
  map[112] = 0;
#line 2332
  map[113] = 0;
#line 2332
  map[114] = 0;
#line 2332
  map[115] = 3018;
#line 2332
  map[116] = 0;
#line 2332
  map[117] = 0;
#line 2332
  map[118] = 3006;
#line 2332
  map[119] = 0;
#line 2332
  map[120] = 3002;
#line 2332
  map[121] = 3004;
#line 2332
  map[122] = 3085;
#line 2332
  map[123] = 0;
#line 2332
  map[124] = 0;
#line 2332
  map[125] = 3013;
#line 2332
  map[126] = 0;
#line 2332
  map[127] = 3046;
#line 2332
  map[128] = 3114;
#line 2332
  map[129] = 0;
#line 2332
  map[130] = 3111;
#line 2332
  map[131] = 3012;
#line 2332
  map[132] = 0;
#line 2332
  map[133] = 0;
#line 2332
  map[134] = 3009;
#line 2332
  map[135] = 3075;
#line 2332
  map[136] = 3112;
#line 2332
  map[137] = 0;
#line 2332
  map[138] = 0;
#line 2332
  map[139] = 0;
#line 2332
  map[140] = 3115;
#line 2332
  map[141] = 3064;
#line 2332
  map[142] = 3014;
#line 2332
  map[143] = 3067;
#line 2332
  map[144] = 0;
#line 2332
  map[145] = 3073;
#line 2332
  map[146] = 0;
#line 2332
  map[147] = 0;
#line 2332
  map[148] = 0;
#line 2332
  map[149] = 3110;
#line 2332
  map[150] = 0;
#line 2332
  map[151] = 0;
#line 2332
  map[152] = 3070;
#line 2332
  map[153] = 3047;
#line 2332
  map[154] = 3113;
#line 2332
  map[155] = 0;
#line 2332
  map[156] = 0;
#line 2332
  map[157] = 3008;
#line 2332
  map[158] = 3074;
#line 2332
  map[159] = 0;
#line 2332
  map[160] = 3043;
#line 2332
  map[161] = 0;
#line 2332
  map[162] = 3065;
#line 2332
  map[163] = 0;
#line 2332
  map[164] = 0;
#line 2332
  map[165] = 3049;
#line 2332
  map[166] = 0;
#line 2332
  map[167] = 3071;
#line 2332
  map[168] = 0;
#line 2332
  map[169] = 0;
#line 2332
  map[170] = 3069;
#line 2332
  map[171] = 3109;
#line 2332
  map[172] = 0;
#line 2332
  map[173] = 3066;
#line 2332
  map[174] = 3068;
#line 2332
  map[175] = 0;
#line 2332
  map[176] = 0;
#line 2332
  map[177] = 0;
#line 2332
  map[178] = 3048;
#line 2332
  map[179] = 0;
#line 2332
  map[180] = 0;
#line 2332
  map[181] = 3045;
#line 2332
  map[182] = 0;
#line 2332
  map[183] = 3044;
#line 2332
  map[184] = 3072;
#line 2332
  map[185] = 0;
#line 2332
  map[186] = 0;
#line 2332
  map[187] = 0;
#line 2332
  map[188] = 0;
#line 2332
  map[189] = 0;
#line 2332
  map[190] = 3105;
#line 2332
  map[191] = 0;
#line 2332
  map[192] = 3060;
#line 2332
  map[193] = 3057;
#line 2332
  map[194] = 0;
#line 2332
  map[195] = 0;
#line 2332
  map[196] = 3100;
#line 2332
  map[197] = 3108;
#line 2332
  map[198] = 0;
#line 2332
  map[199] = 0;
#line 2332
  map[200] = 0;
#line 2332
  map[201] = 0;
#line 2332
  map[202] = 0;
#line 2332
  map[203] = 3063;
#line 2332
  map[204] = 3052;
#line 2332
  map[205] = 0;
#line 2332
  map[206] = 3055;
#line 2332
  map[207] = 0;
#line 2332
  map[208] = 0;
#line 2332
  map[209] = 3054;
#line 2332
  map[210] = 0;
#line 2332
  map[211] = 0;
#line 2332
  map[212] = 3056;
#line 2332
  map[213] = 0;
#line 2332
  map[214] = 3102;
#line 2332
  map[215] = 3104;
#line 2332
  map[216] = 0;
#line 2332
  map[217] = 3061;
#line 2332
  map[218] = 3040;
#line 2332
  map[219] = 3038;
#line 2332
  map[220] = 3042;
#line 2332
  map[221] = 3062;
#line 2332
  map[222] = 0;
#line 2332
  map[223] = 3036;
#line 2332
  map[224] = 0;
#line 2332
  map[225] = 0;
#line 2332
  map[226] = 3041;
#line 2332
  map[227] = 3035;
#line 2332
  map[228] = 3107;
#line 2332
  map[229] = 0;
#line 2332
  map[230] = 3059;
#line 2332
  map[231] = 3034;
#line 2332
  map[232] = 0;
#line 2332
  map[233] = 3037;
#line 2332
  map[234] = 0;
#line 2332
  map[235] = 0;
#line 2332
  map[236] = 3101;
#line 2332
  map[237] = 0;
#line 2332
  map[238] = 0;
#line 2332
  map[239] = 0;
#line 2332
  map[240] = 0;
#line 2332
  map[241] = 0;
#line 2332
  map[242] = 0;
#line 2332
  map[243] = 0;
#line 2332
  map[244] = 3058;
#line 2332
  map[245] = 0;
#line 2332
  map[246] = 3103;
#line 2332
  map[247] = 3039;
#line 2332
  map[248] = 3106;
#line 2332
  map[249] = 0;
#line 2332
  map[250] = 0;
#line 2332
  map[251] = 3053;
#line 2406
  if ((unsigned int )wire < 3000U) {
    {
#line 2407
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            2407);
#line 2408
    *tile0_to_3 = -1;
    }
#line 2409
    return;
  } else
#line 2406
  if ((unsigned int )wire > 3499U) {
    {
#line 2407
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            2407);
#line 2408
    *tile0_to_3 = -1;
    }
#line 2409
    return;
  }
#line 2411
  i = 0;
  {
#line 2411
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2411
    if (! (i < 252)) {
#line 2411
      goto while_break;
    }
#line 2412
    if ((unsigned int )map[i] == (unsigned int )wire) {
#line 2413
      *tile0_to_3 = 3 - i / 63;
#line 2414
      *wire0_to_62 = i % 63;
#line 2415
      return;
    }
#line 2411
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2418
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E %s:%i unknown wire %i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
          2419, (unsigned int )wire);
#line 2420
  *tile0_to_3 = -1;
  }
#line 2421
  return;
}
}
#line 2423 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c"
void fdev_macc_outbit(enum extra_wires wire , int *tile0_to_3 , int *wire0_to_23 ) 
{ 
  int map[96] ;
  int i ;

  {
#line 2425
  map[0] = 3156;
#line 2425
  map[1] = 3200;
#line 2425
  map[2] = 3154;
#line 2425
  map[3] = 3160;
#line 2425
  map[4] = 3201;
#line 2425
  map[5] = 3157;
#line 2425
  map[6] = 3163;
#line 2425
  map[7] = 3196;
#line 2425
  map[8] = 3199;
#line 2425
  map[9] = 3118;
#line 2425
  map[10] = 3197;
#line 2425
  map[11] = 3166;
#line 2425
  map[12] = 3155;
#line 2425
  map[13] = 0;
#line 2425
  map[14] = 0;
#line 2425
  map[15] = 3159;
#line 2425
  map[16] = 3202;
#line 2425
  map[17] = 3198;
#line 2425
  map[18] = 3161;
#line 2425
  map[19] = 3195;
#line 2425
  map[20] = 3162;
#line 2425
  map[21] = 3164;
#line 2425
  map[22] = 3158;
#line 2425
  map[23] = 3165;
#line 2425
  map[24] = 3188;
#line 2425
  map[25] = 3148;
#line 2425
  map[26] = 3185;
#line 2425
  map[27] = 3190;
#line 2425
  map[28] = 3151;
#line 2425
  map[29] = 0;
#line 2425
  map[30] = 3150;
#line 2425
  map[31] = 3143;
#line 2425
  map[32] = 3147;
#line 2425
  map[33] = 3153;
#line 2425
  map[34] = 3144;
#line 2425
  map[35] = 3194;
#line 2425
  map[36] = 3187;
#line 2425
  map[37] = 3192;
#line 2425
  map[38] = 3186;
#line 2425
  map[39] = 3189;
#line 2425
  map[40] = 0;
#line 2425
  map[41] = 3145;
#line 2425
  map[42] = 3149;
#line 2425
  map[43] = 0;
#line 2425
  map[44] = 3191;
#line 2425
  map[45] = 3152;
#line 2425
  map[46] = 3146;
#line 2425
  map[47] = 3193;
#line 2425
  map[48] = 3178;
#line 2425
  map[49] = 3138;
#line 2425
  map[50] = 3131;
#line 2425
  map[51] = 3181;
#line 2425
  map[52] = 3140;
#line 2425
  map[53] = 3179;
#line 2425
  map[54] = 0;
#line 2425
  map[55] = 3132;
#line 2425
  map[56] = 3137;
#line 2425
  map[57] = 0;
#line 2425
  map[58] = 3134;
#line 2425
  map[59] = 3142;
#line 2425
  map[60] = 3133;
#line 2425
  map[61] = 3139;
#line 2425
  map[62] = 3176;
#line 2425
  map[63] = 3180;
#line 2425
  map[64] = 3141;
#line 2425
  map[65] = 3135;
#line 2425
  map[66] = 3182;
#line 2425
  map[67] = 3177;
#line 2425
  map[68] = 3183;
#line 2425
  map[69] = 0;
#line 2425
  map[70] = 3136;
#line 2425
  map[71] = 3184;
#line 2425
  map[72] = 3121;
#line 2425
  map[73] = 3125;
#line 2425
  map[74] = 0;
#line 2425
  map[75] = 3170;
#line 2425
  map[76] = 3128;
#line 2425
  map[77] = 3122;
#line 2425
  map[78] = 3173;
#line 2425
  map[79] = 3120;
#line 2425
  map[80] = 3171;
#line 2425
  map[81] = 3130;
#line 2425
  map[82] = 3168;
#line 2425
  map[83] = 0;
#line 2425
  map[84] = 3167;
#line 2425
  map[85] = 3172;
#line 2425
  map[86] = 3119;
#line 2425
  map[87] = 3124;
#line 2425
  map[88] = 3129;
#line 2425
  map[89] = 3169;
#line 2425
  map[90] = 3126;
#line 2425
  map[91] = 0;
#line 2425
  map[92] = 3127;
#line 2425
  map[93] = 3174;
#line 2425
  map[94] = 3123;
#line 2425
  map[95] = 3175;
#line 2456
  if ((unsigned int )wire < 3000U) {
    {
#line 2457
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            2457);
#line 2458
    *tile0_to_3 = -1;
    }
#line 2459
    return;
  } else
#line 2456
  if ((unsigned int )wire > 3499U) {
    {
#line 2457
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
            2457);
#line 2458
    *tile0_to_3 = -1;
    }
#line 2459
    return;
  }
#line 2461
  i = 0;
  {
#line 2461
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2461
    if (! (i < 96)) {
#line 2461
      goto while_break;
    }
#line 2462
    if ((unsigned int )map[i] == (unsigned int )wire) {
#line 2463
      *tile0_to_3 = 3 - i / 24;
#line 2464
      *wire0_to_23 = i % 24;
#line 2465
      return;
    }
#line 2461
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2468
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E %s:%i unknown wire %i\n",
          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_helper.c",
          2469, (unsigned int )wire);
#line 2470
  *tile0_to_3 = -1;
  }
#line 2471
  return;
}
}
#line 769 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model.h"
int fpga_free_model(struct fpga_model *model ) ;
#line 11 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_main.c"
static int s_high_speed_replicate  =    1;
#line 13 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_main.c"
int fpga_build_model(struct fpga_model *model , int idcode , enum xc6_pkg pkg ) 
{ 
  int rc ;

  {
  {
#line 17
  memset((void *)model, 0, sizeof(*model));
#line 18
  model->die = xc_die_info(idcode);
#line 19
  model->pkg = xc6_pkg_info(pkg);
  }
#line 20
  if (! model->die) {
#line 20
    goto _L;
  } else
#line 20
  if (! model->pkg) {
    _L: /* CIL Label */ 
    {
#line 20
    while (1) {
      while_continue: /* CIL Label */ ;
      {
#line 20
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_main.c",
              20);
      }
#line 20
      if (! model->rc) {
#line 20
        model->rc = 22;
      }
#line 20
      return (model->rc);
#line 20
      goto while_break;
    }
    while_break: /* CIL Label */ ;
    }
  }
  {
#line 21
  strarray_init(& model->str, 65535);
#line 22
  rc = get_xc6_routing_bitpos(& model->sw_bitpos, & model->num_bitpos);
  }
#line 23
  if (rc) {
    {
#line 23
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 23
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_main.c",
              23);
      }
#line 23
      if (! model->rc) {
#line 23
        model->rc = rc;
      }
#line 23
      return (model->rc);
#line 23
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 29
  init_tiles(model);
#line 30
  init_devices(model);
  }
#line 31
  if (s_high_speed_replicate) {
    {
#line 32
    replicate_routing_switches(model);
    }
  }
  {
#line 35
  init_ports(model, ! s_high_speed_replicate);
#line 36
  init_conns(model);
#line 37
  init_switches(model, ! s_high_speed_replicate);
  }
#line 39
  return (model->rc);
}
}
#line 42 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_main.c"
int fpga_free_model(struct fpga_model *model ) 
{ 
  int rc ;

  {
#line 46
  if (! model) {
#line 46
    return (0);
  }
  {
#line 47
  rc = model->rc;
#line 48
  free_devices(model);
#line 49
  free((void *)model->tmp_str);
#line 50
  strarray_free(& model->str);
#line 51
  free((void *)model->tiles);
#line 52
  free_xc6_routing_bitpos(model->sw_bitpos);
#line 53
  memset((void *)model, 0, sizeof(*model));
  }
#line 54
  return (rc);
}
}
#line 57 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_main.c"
static char const   *fpga_ttstr[151]  = 
#line 57
  {      "NA",      "ROUTING",      "ROUTING_BRK",      "ROUTING_VIA", 
        "HCLK_ROUTING_XM",      "HCLK_ROUTING_XL",      "HCLK_LOGIC_XM",      "HCLK_LOGIC_XL", 
        "LOGIC_XM",      "LOGIC_XL",      "REGH_ROUTING_XM",      "REGH_ROUTING_XL", 
        "REGH_LOGIC_XM",      "REGH_LOGIC_XL",      "BRAM_ROUTING",      "BRAM_ROUTING_BRK", 
        "BRAM",      "BRAM_ROUTING_TERM_T",      "BRAM_ROUTING_TERM_B",      "BRAM_ROUTING_VIA_TERM_T", 
        "BRAM_ROUTING_VIA_TERM_B",      "BRAM_TERM_LT",      "BRAM_TERM_RT",      "BRAM_TERM_LB", 
        "BRAM_TERM_RB",      "HCLK_BRAM_ROUTING",      "HCLK_BRAM_ROUTING_VIA",      "HCLK_BRAM", 
        "REGH_BRAM_ROUTING",      "REGH_BRAM_ROUTING_VIA",      "REGH_BRAM_L",      "REGH_BRAM_R", 
        "MACC",      "HCLK_MACC_ROUTING",      "HCLK_MACC_ROUTING_VIA",      "HCLK_MACC", 
        "REGH_MACC_ROUTING",      "REGH_MACC_ROUTING_VIA",      "REGH_MACC_L",      "PLL_T", 
        "DCM_T",      "PLL_B",      "DCM_B",      "REG_T", 
        "REG_TERM_T",      "REG_TERM_B",      "REG_B",      "REGV_TERM_T", 
        "REGV_TERM_B",      "HCLK_REGV",      "REGV",      "REGV_BRK", 
        "REGV_T",      "REGV_B",      "REGV_MIDBUF_T",      "REGV_HCLKBUF_T", 
        "REGV_HCLKBUF_B",      "REGV_MIDBUF_B",      "REGC_ROUTING",      "REGC_LOGIC", 
        "REGC_CMT",      "CENTER",      "IO_T",      "IO_B", 
        "IO_TERM_T",      "IO_TERM_B",      "IO_ROUTING",      "IO_LOGIC_TERM_T", 
        "IO_LOGIC_TERM_B",      "IO_OUTER_T",      "IO_INNER_T",      "IO_OUTER_B", 
        "IO_INNER_B",      "IO_BUFPLL_TERM_T",      "IO_LOGIC_REG_TERM_T",      "IO_BUFPLL_TERM_B", 
        "IO_LOGIC_REG_TERM_B",      "LOGIC_ROUTING_TERM_B",      "LOGIC_NOIO_TERM_B",      "MACC_ROUTING_TERM_T", 
        "MACC_ROUTING_TERM_B",      "MACC_VIA_TERM_T",      "MACC_TERM_TL",      "MACC_TERM_TR", 
        "MACC_TERM_BL",      "MACC_TERM_BR",      "ROUTING_VIA_REGC",      "ROUTING_VIA_IO", 
        "ROUTING_VIA_IO_DCM",      "ROUTING_VIA_CARRY",      "CORNER_TERM_L",      "CORNER_TERM_R", 
        "IO_TERM_L_UPPER_TOP",      "IO_TERM_L_UPPER_BOT",      "IO_TERM_L_LOWER_TOP",      "IO_TERM_L_LOWER_BOT", 
        "IO_TERM_R_UPPER_TOP",      "IO_TERM_R_UPPER_BOT",      "IO_TERM_R_LOWER_TOP",      "IO_TERM_R_LOWER_BOT", 
        "IO_TERM_L",      "IO_TERM_R",      "HCLK_TERM_L",      "HCLK_TERM_R", 
        "REGH_IO_TERM_L",      "REGH_IO_TERM_R",      "REG_L",      "REG_R", 
        "IO_PCI_L",      "IO_PCI_R",      "IO_RDY_L",      "IO_RDY_R", 
        "IO_L",      "IO_R",      "IO_PCI_CONN_L",      "IO_PCI_CONN_R", 
        "CORNER_TERM_T",      "CORNER_TERM_B",      "ROUTING_IO_L",      "HCLK_ROUTING_IO_L", 
        "HCLK_ROUTING_IO_R",      "REGH_ROUTING_IO_L",      "REGH_ROUTING_IO_R",      "ROUTING_IO_L_BRK", 
        "ROUTING_GCLK",      "REGH_IO_L",      "REGH_IO_R",      "REGH_MCB", 
        "HCLK_MCB",      "ROUTING_IO_VIA_L",      "ROUTING_IO_VIA_R",      "ROUTING_IO_PCI_CE_L", 
        "ROUTING_IO_PCI_CE_R",      "CORNER_TL",      "CORNER_BL",      "CORNER_TR_UPPER", 
        "CORNER_TR_LOWER",      "CORNER_BR_UPPER",      "CORNER_BR_LOWER",      "HCLK_IO_TOP_UP_L", 
        "HCLK_IO_TOP_UP_R",      "HCLK_IO_TOP_SPLIT_L",      "HCLK_IO_TOP_SPLIT_R",      "HCLK_IO_TOP_DN_L", 
        "HCLK_IO_TOP_DN_R",      "HCLK_IO_BOT_UP_L",      "HCLK_IO_BOT_UP_R",      "HCLK_IO_BOT_SPLIT_L", 
        "HCLK_IO_BOT_SPLIT_R",      "HCLK_IO_BOT_DN_L",      "HCLK_IO_BOT_DN_R"};
#line 212 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/model_main.c"
char const   *fpga_tiletype_str(enum fpga_tile_type type ) 
{ 


  {
#line 214
  if ((unsigned long )type >= sizeof(fpga_ttstr) / sizeof(fpga_ttstr[0])) {
#line 215
    return ("UNK");
  } else
#line 214
  if (! fpga_ttstr[type]) {
#line 215
    return ("UNK");
  }
#line 216
  return (fpga_ttstr[type]);
}
}
#line 342 "/usr/include/string.h"
extern  __attribute__((__nothrow__)) char *( __attribute__((__nonnull__(1,2), __leaf__)) strstr)(char const   *__haystack ,
                                                                                                 char const   *__needle )  __attribute__((__pure__)) ;
#line 147 "/usr/include/stdlib.h"
extern  __attribute__((__nothrow__)) int ( __attribute__((__nonnull__(1), __leaf__)) atoi)(char const   *__nptr )  __attribute__((__pure__)) ;
#line 102 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit.h"
int extract_model(struct fpga_model *model , struct fpga_bits *bits ) ;
#line 103
int printf_swbits(struct fpga_model *model ) ;
#line 104
int write_model(struct fpga_bits *bits , struct fpga_model *model ) ;
#line 12 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static uint8_t *get_first_minor(struct fpga_bits *bits , int row , int major ) 
{ 
  int i ;
  int num_frames ;
  int tmp ;

  {
#line 16
  if (row < 0) {
    {
#line 16
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
            16);
    }
#line 16
    return ((uint8_t *)0);
  }
#line 17
  num_frames = 0;
#line 18
  i = 0;
  {
#line 18
  while (1) {
    while_continue: /* CIL Label */ ;
#line 18
    if (! (i < major)) {
#line 18
      goto while_break;
    }
    {
#line 19
    tmp = get_major_minors(67113107, i);
#line 19
    num_frames += tmp;
#line 18
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 20
  return (bits->d + (row * 505 + num_frames) * 130);
}
}
#line 23 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int get_bit(struct fpga_bits *bits , int row , int major , int minor , int bit_i ) 
{ 
  uint8_t *tmp ;
  int tmp___0 ;

  {
  {
#line 26
  tmp = get_first_minor(bits, row, major);
#line 26
  tmp___0 = frame_get_bit((uint8_t const   *)(tmp + minor * 130), bit_i);
  }
#line 26
  return (tmp___0);
}
}
#line 30 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static void set_bit(struct fpga_bits *bits , int row , int major , int minor , int bit_i ) 
{ 
  uint8_t *tmp ;

  {
  {
#line 33
  tmp = get_first_minor(bits, row, major);
#line 33
  frame_set_bit(tmp + minor * 130, bit_i);
  }
#line 33
  return;
}
}
#line 37 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static void clear_bit(struct fpga_bits *bits , int row , int major , int minor , int bit_i ) 
{ 
  uint8_t *tmp ;

  {
  {
#line 40
  tmp = get_first_minor(bits, row, major);
#line 40
  frame_clear_bit(tmp + minor * 130, bit_i);
  }
#line 40
  return;
}
}
#line 52 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int get_bitp(struct fpga_bits *bits , struct bit_pos *pos ) 
{ 
  int tmp ;

  {
  {
#line 54
  tmp = get_bit(bits, pos->row, pos->major, pos->minor, pos->bit_i);
  }
#line 54
  return (tmp);
}
}
#line 57 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static void set_bitp(struct fpga_bits *bits , struct bit_pos *pos ) 
{ 


  {
  {
#line 59
  set_bit(bits, pos->row, pos->major, pos->minor, pos->bit_i);
  }
#line 60
  return;
}
}
#line 62 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static void clear_bitp(struct fpga_bits *bits , struct bit_pos *pos ) 
{ 


  {
  {
#line 64
  clear_bit(bits, pos->row, pos->major, pos->minor, pos->bit_i);
  }
#line 65
  return;
}
}
#line 67 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static struct bit_pos s_default_bits[5]  = {      {0, 0, 3, 66}, 
        {0, 1, 23, 1034}, 
        {0, 1, 23, 1035}, 
        {0, 1, 23, 1039}, 
        {2, 0, 3, 66}};
#line 93 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int find_es_switch(struct extract_state *es , int y , int x , swidx_t sw ) 
{ 
  int i ;

  {
  {
#line 97
  while (1) {
    while_continue: /* CIL Label */ ;
#line 97
    if ((es->model)->rc) {
#line 97
      return ((es->model)->rc);
    }
#line 97
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 98
  if (sw == -1) {
    {
#line 98
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
            98);
    }
#line 98
    return (0);
  }
#line 99
  i = 0;
  {
#line 99
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 99
    if (! (i < es->num_yx_pos)) {
#line 99
      goto while_break___0;
    }
#line 100
    if (es->yx_pos[i].y == y) {
#line 100
      if (es->yx_pos[i].x == x) {
#line 100
        if (es->yx_pos[i].idx == sw) {
#line 103
          return (1);
        }
      }
    }
#line 99
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 105
  return (0);
}
}
#line 108 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int write_type2(struct fpga_bits *bits , struct fpga_model *model ) 
{ 
  int i ;
  int y ;
  int x ;
  int type_idx ;
  int part_idx ;
  int dev_idx ;
  int first_iob ;
  int rc ;
  struct fpga_device *dev ;
  uint64_t u64 ;
  char const   *name ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;
  int tmp___17 ;
  int tmp___18 ;

  {
  {
#line 115
  while (1) {
    while_continue: /* CIL Label */ ;
#line 115
    if (model->rc) {
#line 115
      return (model->rc);
    }
#line 115
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 116
  first_iob = 0;
#line 117
  i = 0;
  {
#line 117
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 117
    name = fpga_enum_iob(model, i, & y, & x, & type_idx);
    }
#line 117
    if (! name) {
#line 117
      goto while_break___0;
    }
    {
#line 118
    dev_idx = fpga_dev_idx(model, y, x, (enum fpgadev_type )4, type_idx);
    }
#line 119
    if (dev_idx == -1) {
      {
#line 119
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 119
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                119);
#line 119
        rc = 22;
        }
#line 119
        goto fail;
#line 119
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 120
    if (dev_idx == -1) {
#line 120
      dev = (struct fpga_device *)0;
    } else {
#line 120
      dev = (model->tiles + (y * model->x_width + x))->devs + dev_idx;
    }
#line 121
    if (! dev->instantiated) {
#line 122
      goto __Cont;
    }
    {
#line 124
    part_idx = find_iob_sitename(67113107, name);
    }
#line 125
    if (part_idx == -1) {
      {
#line 126
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              126);
      }
#line 127
      goto __Cont;
    }
#line 130
    if (! first_iob) {
      {
#line 131
      first_iob = 1;
#line 133
      tmp = get_rightside_major(67113107);
#line 133
      set_bit(bits, 0, tmp, 22, 980);
      }
    }
#line 137
    if (dev->u.iob.istandard[0]) {
#line 138
      if (! dev->u.iob.I_mux) {
        {
#line 141
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                141);
        }
      } else
#line 138
      if (! dev->u.iob.bypass_mux) {
        {
#line 141
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                141);
        }
      } else
#line 138
      if (dev->u.iob.ostandard[0]) {
        {
#line 141
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                141);
        }
      }
#line 143
      u64 = (uint64_t )58546949774639232L;
#line 145
      if (dev->u.iob.I_mux == 1) {
#line 146
        u64 |= 1024UL;
      }
      {
#line 148
      tmp___7 = strcmp((char const   *)(dev->u.iob.istandard), "LVCMOS33");
      }
#line 148
      if (tmp___7) {
        {
#line 148
        tmp___8 = strcmp((char const   *)(dev->u.iob.istandard), "LVCMOS25");
        }
#line 148
        if (tmp___8) {
          {
#line 148
          tmp___9 = strcmp((char const   *)(dev->u.iob.istandard), "LVTTL");
          }
#line 148
          if (tmp___9) {
            {
#line 152
            tmp___4 = strcmp((char const   *)(dev->u.iob.istandard), "LVCMOS18");
            }
#line 152
            if (tmp___4) {
              {
#line 152
              tmp___5 = strcmp((char const   *)(dev->u.iob.istandard), "LVCMOS15");
              }
#line 152
              if (tmp___5) {
                {
#line 152
                tmp___6 = strcmp((char const   *)(dev->u.iob.istandard), "LVCMOS12");
                }
#line 152
                if (tmp___6) {
                  {
#line 156
                  tmp___1 = strcmp((char const   *)(dev->u.iob.istandard), "LVCMOS18_JEDEC");
                  }
#line 156
                  if (tmp___1) {
                    {
#line 156
                    tmp___2 = strcmp((char const   *)(dev->u.iob.istandard), "LVCMOS15_JEDEC");
                    }
#line 156
                    if (tmp___2) {
                      {
#line 156
                      tmp___3 = strcmp((char const   *)(dev->u.iob.istandard), "LVCMOS12_JEDEC");
                      }
#line 156
                      if (tmp___3) {
                        {
#line 160
                        tmp___0 = strcmp((char const   *)(dev->u.iob.istandard), "SSTL2_I");
                        }
#line 160
                        if (tmp___0) {
                          {
#line 163
                          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                                  163);
                          }
                        } else {
#line 161
                          u64 |= 45056UL;
                        }
                      } else {
#line 159
                        u64 |= 8192UL;
                      }
                    } else {
#line 159
                      u64 |= 8192UL;
                    }
                  } else {
#line 159
                    u64 |= 8192UL;
                  }
                } else {
#line 155
                  u64 |= 49152UL;
                }
              } else {
#line 155
                u64 |= 49152UL;
              }
            } else {
#line 155
              u64 |= 49152UL;
            }
          } else {
#line 151
            u64 |= 57344UL;
          }
        } else {
#line 151
          u64 |= 57344UL;
        }
      } else {
#line 151
        u64 |= 57344UL;
      }
      {
#line 165
      frame_set_u64(bits->d + (337480 + part_idx * 8), u64);
      }
    } else
#line 167
    if (dev->u.iob.ostandard[0]) {
#line 168
      if (! dev->u.iob.drive_strength) {
        {
#line 172
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                172);
        }
      } else
#line 168
      if (! dev->u.iob.slew) {
        {
#line 172
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                172);
        }
      } else
#line 168
      if (! dev->u.iob.suspend) {
        {
#line 172
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                172);
        }
      } else
#line 168
      if (dev->u.iob.istandard[0]) {
        {
#line 172
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                172);
        }
      }
      {
#line 174
      u64 = (uint64_t )128;
#line 177
      u64 |= 256UL;
#line 178
      tmp___18 = strcmp((char const   *)(dev->u.iob.ostandard), "LVTTL");
      }
#line 178
      if (tmp___18) {
        {
#line 189
        tmp___17 = strcmp((char const   *)(dev->u.iob.ostandard), "LVCMOS33");
        }
#line 189
        if (tmp___17) {
          {
#line 200
          tmp___16 = strcmp((char const   *)(dev->u.iob.ostandard), "LVCMOS25");
          }
#line 200
          if (tmp___16) {
            {
#line 211
            tmp___14 = strcmp((char const   *)(dev->u.iob.ostandard), "LVCMOS18");
            }
#line 211
            if (tmp___14) {
              {
#line 211
              tmp___15 = strcmp((char const   *)(dev->u.iob.ostandard), "LVCMOS18_JEDEC");
              }
#line 211
              if (tmp___15) {
                {
#line 223
                tmp___12 = strcmp((char const   *)(dev->u.iob.ostandard), "LVCMOS15");
                }
#line 223
                if (tmp___12) {
                  {
#line 223
                  tmp___13 = strcmp((char const   *)(dev->u.iob.ostandard), "LVCMOS15_JEDEC");
                  }
#line 223
                  if (tmp___13) {
                    {
#line 234
                    tmp___10 = strcmp((char const   *)(dev->u.iob.ostandard), "LVCMOS12");
                    }
#line 234
                    if (tmp___10) {
                      {
#line 234
                      tmp___11 = strcmp((char const   *)(dev->u.iob.ostandard), "LVCMOS12_JEDEC");
                      }
#line 234
                      if (tmp___11) {
                        {
#line 244
                        while (1) {
                          while_continue___2: /* CIL Label */ ;
                          {
#line 244
                          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                                  244);
#line 244
                          rc = 22;
                          }
#line 244
                          goto fail;
#line 244
                          goto while_break___2;
                        }
                        while_break___2: /* CIL Label */ ;
                        }
                      } else {
                        _L: /* CIL Label */ 
                        {
#line 237
                        if (dev->u.iob.drive_strength == 2) {
#line 237
                          goto case_2;
                        }
#line 238
                        if (dev->u.iob.drive_strength == 4) {
#line 238
                          goto case_4;
                        }
#line 239
                        if (dev->u.iob.drive_strength == 6) {
#line 239
                          goto case_6;
                        }
#line 240
                        if (dev->u.iob.drive_strength == 8) {
#line 240
                          goto case_8;
                        }
#line 241
                        if (dev->u.iob.drive_strength == 12) {
#line 241
                          goto case_12;
                        }
#line 242
                        goto switch_default;
                        case_2: /* CIL Label */ 
#line 237
                        u64 |= 18015171637149696UL;
#line 237
                        goto switch_break;
                        case_4: /* CIL Label */ 
#line 238
                        u64 |= 42784660350042112UL;
#line 238
                        goto switch_break;
                        case_6: /* CIL Label */ 
#line 239
                        u64 |= 38281679197962240UL;
#line 239
                        goto switch_break;
                        case_8: /* CIL Label */ 
#line 240
                        u64 |= 5629499567767552UL;
#line 240
                        goto switch_break;
                        case_12: /* CIL Label */ 
#line 241
                        u64 |= 70932278280192000UL;
#line 241
                        goto switch_break;
                        switch_default: /* CIL Label */ 
                        {
#line 242
                        while (1) {
                          while_continue___3: /* CIL Label */ ;
                          {
#line 242
                          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                                  242);
#line 242
                          rc = 22;
                          }
#line 242
                          goto fail;
#line 242
                          goto while_break___3;
                        }
                        while_break___3: /* CIL Label */ ;
                        }
                        switch_break: /* CIL Label */ ;
                        }
                      }
                    } else {
#line 234
                      goto _L;
                    }
                  } else {
                    _L___0: /* CIL Label */ 
                    {
#line 226
                    if (dev->u.iob.drive_strength == 2) {
#line 226
                      goto case_2___0;
                    }
#line 227
                    if (dev->u.iob.drive_strength == 4) {
#line 227
                      goto case_4___0;
                    }
#line 228
                    if (dev->u.iob.drive_strength == 6) {
#line 228
                      goto case_6___0;
                    }
#line 229
                    if (dev->u.iob.drive_strength == 8) {
#line 229
                      goto case_8___0;
                    }
#line 230
                    if (dev->u.iob.drive_strength == 12) {
#line 230
                      goto case_12___0;
                    }
#line 231
                    if (dev->u.iob.drive_strength == 16) {
#line 231
                      goto case_16;
                    }
#line 232
                    goto switch_default___0;
                    case_2___0: /* CIL Label */ 
#line 226
                    u64 |= 49540094150836224UL;
#line 226
                    goto switch_break___0;
                    case_4___0: /* CIL Label */ 
#line 227
                    u64 |= 63050446356348928UL;
#line 227
                    goto switch_break___0;
                    case_6___0: /* CIL Label */ 
#line 228
                    u64 |= 42784591630565376UL;
#line 228
                    goto switch_break___0;
                    case_8___0: /* CIL Label */ 
#line 229
                    u64 |= 56295201534115840UL;
#line 229
                    goto switch_break___0;
                    case_12___0: /* CIL Label */ 
#line 230
                    u64 |= 68679997430169600UL;
#line 230
                    goto switch_break___0;
                    case_16: /* CIL Label */ 
#line 231
                    u64 |= 10134018318139392UL;
#line 231
                    goto switch_break___0;
                    switch_default___0: /* CIL Label */ 
                    {
#line 232
                    while (1) {
                      while_continue___4: /* CIL Label */ ;
                      {
#line 232
                      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                              232);
#line 232
                      rc = 22;
                      }
#line 232
                      goto fail;
#line 232
                      goto while_break___4;
                    }
                    while_break___4: /* CIL Label */ ;
                    }
                    switch_break___0: /* CIL Label */ ;
                    }
                  }
                } else {
#line 223
                  goto _L___0;
                }
              } else {
                _L___1: /* CIL Label */ 
                {
#line 214
                if (dev->u.iob.drive_strength == 2) {
#line 214
                  goto case_2___1;
                }
#line 215
                if (dev->u.iob.drive_strength == 4) {
#line 215
                  goto case_4___1;
                }
#line 216
                if (dev->u.iob.drive_strength == 6) {
#line 216
                  goto case_6___1;
                }
#line 217
                if (dev->u.iob.drive_strength == 8) {
#line 217
                  goto case_8___1;
                }
#line 218
                if (dev->u.iob.drive_strength == 12) {
#line 218
                  goto case_12___1;
                }
#line 219
                if (dev->u.iob.drive_strength == 16) {
#line 219
                  goto case_16___0;
                }
#line 220
                if (dev->u.iob.drive_strength == 24) {
#line 220
                  goto case_24;
                }
#line 221
                goto switch_default___1;
                case_2___1: /* CIL Label */ 
#line 214
                u64 |= 67554767538225152UL;
#line 214
                goto switch_break___1;
                case_4___1: /* CIL Label */ 
#line 215
                u64 |= 54043934296375296UL;
#line 215
                goto switch_break___1;
                case_6___1: /* CIL Label */ 
#line 216
                u64 |= 63051202270593024UL;
#line 216
                goto switch_break___1;
                case_8___1: /* CIL Label */ 
#line 217
                u64 |= 60799282197823488UL;
#line 217
                goto switch_break___1;
                case_12___1: /* CIL Label */ 
#line 218
                u64 |= 15763320283856896UL;
#line 218
                goto switch_break___1;
                case_16___0: /* CIL Label */ 
#line 219
                u64 |= 11259712066551808UL;
#line 219
                goto switch_break___1;
                case_24: /* CIL Label */ 
#line 220
                u64 |= 46162591998803968UL;
#line 220
                goto switch_break___1;
                switch_default___1: /* CIL Label */ 
                {
#line 221
                while (1) {
                  while_continue___5: /* CIL Label */ ;
                  {
#line 221
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                          221);
#line 221
                  rc = 22;
                  }
#line 221
                  goto fail;
#line 221
                  goto while_break___5;
                }
                while_break___5: /* CIL Label */ ;
                }
                switch_break___1: /* CIL Label */ ;
                }
              }
            } else {
#line 211
              goto _L___1;
            }
          } else {
            {
#line 202
            if (dev->u.iob.drive_strength == 2) {
#line 202
              goto case_2___2;
            }
#line 203
            if (dev->u.iob.drive_strength == 4) {
#line 203
              goto case_4___2;
            }
#line 204
            if (dev->u.iob.drive_strength == 6) {
#line 204
              goto case_6___2;
            }
#line 205
            if (dev->u.iob.drive_strength == 8) {
#line 205
              goto case_8___2;
            }
#line 206
            if (dev->u.iob.drive_strength == 12) {
#line 206
              goto case_12___2;
            }
#line 207
            if (dev->u.iob.drive_strength == 16) {
#line 207
              goto case_16___1;
            }
#line 208
            if (dev->u.iob.drive_strength == 24) {
#line 208
              goto case_24___0;
            }
#line 209
            goto switch_default___2;
            case_2___2: /* CIL Label */ 
#line 202
            u64 |= 4504372721483776UL;
#line 202
            goto switch_break___2;
            case_4___2: /* CIL Label */ 
#line 203
            u64 |= 49540059757543424UL;
#line 203
            goto switch_break___2;
            case_6___2: /* CIL Label */ 
#line 204
            u64 |= 18015480841240576UL;
#line 204
            goto switch_break___2;
            case_8___2: /* CIL Label */ 
#line 205
            u64 = u64;
#line 205
            goto switch_break___2;
            case_12___2: /* CIL Label */ 
#line 206
            u64 |= 24770382066089984UL;
#line 206
            goto switch_break___2;
            case_16___1: /* CIL Label */ 
#line 207
            u64 |= 51792246118285312UL;
#line 207
            goto switch_break___2;
            case_24___0: /* CIL Label */ 
#line 208
            u64 |= 23644387669966848UL;
#line 208
            goto switch_break___2;
            switch_default___2: /* CIL Label */ 
            {
#line 209
            while (1) {
              while_continue___6: /* CIL Label */ ;
              {
#line 209
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      209);
#line 209
              rc = 22;
              }
#line 209
              goto fail;
#line 209
              goto while_break___6;
            }
            while_break___6: /* CIL Label */ ;
            }
            switch_break___2: /* CIL Label */ ;
            }
          }
        } else {
          {
#line 191
          if (dev->u.iob.drive_strength == 2) {
#line 191
            goto case_2___3;
          }
#line 192
          if (dev->u.iob.drive_strength == 4) {
#line 192
            goto case_4___3;
          }
#line 193
          if (dev->u.iob.drive_strength == 6) {
#line 193
            goto case_6___3;
          }
#line 194
          if (dev->u.iob.drive_strength == 8) {
#line 194
            goto case_8___3;
          }
#line 195
          if (dev->u.iob.drive_strength == 12) {
#line 195
            goto case_12___3;
          }
#line 196
          if (dev->u.iob.drive_strength == 16) {
#line 196
            goto case_16___2;
          }
#line 197
          if (dev->u.iob.drive_strength == 24) {
#line 197
            goto case_24___1;
          }
#line 198
          goto switch_default___3;
          case_2___3: /* CIL Label */ 
#line 191
          u64 |= 4504372721483776UL;
#line 191
          goto switch_break___3;
          case_4___3: /* CIL Label */ 
#line 192
          u64 |= 31525661248061440UL;
#line 192
          goto switch_break___3;
          case_6___3: /* CIL Label */ 
#line 193
          u64 |= 13511881213870080UL;
#line 193
          goto switch_break___3;
          case_8___3: /* CIL Label */ 
#line 194
          u64 |= 18014398509481984UL;
#line 194
          goto switch_break___3;
          case_12___3: /* CIL Label */ 
#line 195
          u64 |= 27022181879775232UL;
#line 195
          goto switch_break___3;
          case_16___2: /* CIL Label */ 
#line 196
          u64 |= 42785046863544320UL;
#line 196
          goto switch_break___3;
          case_24___1: /* CIL Label */ 
#line 197
          u64 |= 38281086458920960UL;
#line 197
          goto switch_break___3;
          switch_default___3: /* CIL Label */ 
          {
#line 198
          while (1) {
            while_continue___7: /* CIL Label */ ;
            {
#line 198
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    198);
#line 198
            rc = 22;
            }
#line 198
            goto fail;
#line 198
            goto while_break___7;
          }
          while_break___7: /* CIL Label */ ;
          }
          switch_break___3: /* CIL Label */ ;
          }
        }
      } else {
        {
#line 180
        if (dev->u.iob.drive_strength == 2) {
#line 180
          goto case_2___4;
        }
#line 181
        if (dev->u.iob.drive_strength == 4) {
#line 181
          goto case_4___4;
        }
#line 182
        if (dev->u.iob.drive_strength == 6) {
#line 182
          goto case_6___4;
        }
#line 183
        if (dev->u.iob.drive_strength == 8) {
#line 183
          goto case_8___4;
        }
#line 184
        if (dev->u.iob.drive_strength == 12) {
#line 184
          goto case_12___4;
        }
#line 185
        if (dev->u.iob.drive_strength == 16) {
#line 185
          goto case_16___3;
        }
#line 186
        if (dev->u.iob.drive_strength == 24) {
#line 186
          goto case_24___2;
        }
#line 187
        goto switch_default___4;
        case_2___4: /* CIL Label */ 
#line 180
        u64 |= 40533169740447744UL;
#line 180
        goto switch_break___4;
        case_4___4: /* CIL Label */ 
#line 181
        u64 |= 67554458267025408UL;
#line 181
        goto switch_break___4;
        case_6___4: /* CIL Label */ 
#line 182
        u64 |= 31526279723352064UL;
#line 182
        goto switch_break___4;
        case_8___4: /* CIL Label */ 
#line 183
        u64 |= 13510798882111488UL;
#line 183
        goto switch_break___4;
        case_12___4: /* CIL Label */ 
#line 184
        u64 |= 36029381134516224UL;
#line 184
        goto switch_break___4;
        case_16___3: /* CIL Label */ 
#line 185
        u64 |= 27022448167747584UL;
#line 185
        goto switch_break___4;
        case_24___2: /* CIL Label */ 
#line 186
        u64 |= 6755889067327488UL;
#line 186
        goto switch_break___4;
        switch_default___4: /* CIL Label */ 
        {
#line 187
        while (1) {
          while_continue___8: /* CIL Label */ ;
          {
#line 187
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  187);
#line 187
          rc = 22;
          }
#line 187
          goto fail;
#line 187
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
        switch_break___4: /* CIL Label */ ;
        }
      }
      {
#line 246
      if (dev->u.iob.slew == 1) {
#line 246
        goto case_1;
      }
#line 247
      if (dev->u.iob.slew == 2) {
#line 247
        goto case_2___5;
      }
#line 248
      if (dev->u.iob.slew == 3) {
#line 248
        goto case_3;
      }
#line 249
      goto switch_default___5;
      case_1: /* CIL Label */ 
#line 246
      u64 = u64;
#line 246
      goto switch_break___5;
      case_2___5: /* CIL Label */ 
#line 247
      u64 |= 3342336UL;
#line 247
      goto switch_break___5;
      case_3: /* CIL Label */ 
#line 248
      u64 |= 6684672UL;
#line 248
      goto switch_break___5;
      switch_default___5: /* CIL Label */ 
      {
#line 249
      while (1) {
        while_continue___9: /* CIL Label */ ;
        {
#line 249
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                249);
#line 249
        rc = 22;
        }
#line 249
        goto fail;
#line 249
        goto while_break___9;
      }
      while_break___9: /* CIL Label */ ;
      }
      switch_break___5: /* CIL Label */ ;
      }
      {
#line 252
      if (dev->u.iob.suspend == 1) {
#line 252
        goto case_1___0;
      }
#line 253
      if (dev->u.iob.suspend == 2) {
#line 253
        goto case_2___6;
      }
#line 254
      if (dev->u.iob.suspend == 3) {
#line 254
        goto case_3___0;
      }
#line 255
      if (dev->u.iob.suspend == 4) {
#line 255
        goto case_4___5;
      }
#line 256
      if (dev->u.iob.suspend == 5) {
#line 256
        goto case_5;
      }
#line 257
      if (dev->u.iob.suspend == 6) {
#line 257
        goto case_6___5;
      }
#line 258
      goto switch_default___6;
      case_1___0: /* CIL Label */ 
#line 252
      u64 |= 16UL;
#line 252
      goto switch_break___6;
      case_2___6: /* CIL Label */ 
#line 253
      u64 = u64;
#line 253
      goto switch_break___6;
      case_3___0: /* CIL Label */ 
#line 254
      u64 |= 4UL;
#line 254
      goto switch_break___6;
      case_4___5: /* CIL Label */ 
#line 255
      u64 |= 8UL;
#line 255
      goto switch_break___6;
      case_5: /* CIL Label */ 
#line 256
      u64 |= 2UL;
#line 256
      goto switch_break___6;
      case_6___5: /* CIL Label */ 
#line 257
      u64 |= 1UL;
#line 257
      goto switch_break___6;
      switch_default___6: /* CIL Label */ 
      {
#line 258
      while (1) {
        while_continue___10: /* CIL Label */ ;
        {
#line 258
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                258);
#line 258
        rc = 22;
        }
#line 258
        goto fail;
#line 258
        goto while_break___10;
      }
      while_break___10: /* CIL Label */ ;
      }
      switch_break___6: /* CIL Label */ ;
      }
      {
#line 261
      frame_set_u64(bits->d + (337480 + part_idx * 8), u64);
      }
    } else {
      {
#line 263
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              263);
      }
    }
    __Cont: /* CIL Label */ 
#line 117
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 265
  return (0);
  fail: 
#line 267
  return (rc);
}
}
#line 270 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int extract_iobs(struct extract_state *es ) 
{ 
  int i ;
  int num_iobs ;
  int iob_y ;
  int iob_x ;
  int iob_idx ;
  int dev_idx ;
  int first_iob ;
  int rc ;
  uint64_t u64 ;
  char const   *iob_sitename ;
  struct fpga_device *dev ;
  struct fpgadev_iob cfg ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;

  {
  {
#line 278
  while (1) {
    while_continue: /* CIL Label */ ;
#line 278
    if ((es->model)->rc) {
#line 278
      return ((es->model)->rc);
    }
#line 278
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 279
  num_iobs = get_num_iobs(67113107);
#line 280
  first_iob = 0;
#line 281
  i = 0;
  }
  {
#line 281
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 281
    if (! (i < num_iobs)) {
#line 281
      goto while_break___0;
    }
    {
#line 282
    u64 = frame_get_u64((uint8_t const   *)((es->bits)->d + (337480 + i * 8)));
    }
#line 284
    if (! u64) {
#line 284
      goto __Cont;
    }
    {
#line 286
    iob_sitename = get_iob_sitename(67113107, i);
    }
#line 287
    if (! iob_sitename) {
#line 291
      goto __Cont;
    }
    {
#line 293
    rc = fpga_find_iob(es->model, iob_sitename, & iob_y, & iob_x, & iob_idx);
    }
#line 294
    if (rc) {
      {
#line 294
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 294
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                294);
#line 294
        rc = rc;
        }
#line 294
        goto fail;
#line 294
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
    {
#line 295
    dev_idx = fpga_dev_idx(es->model, iob_y, iob_x, (enum fpgadev_type )4, iob_idx);
    }
#line 296
    if (dev_idx == -1) {
      {
#line 296
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 296
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                296);
#line 296
        rc = 22;
        }
#line 296
        goto fail;
#line 296
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 297
    if (dev_idx == -1) {
#line 297
      dev = (struct fpga_device *)0;
    } else {
#line 297
      dev = ((es->model)->tiles + (iob_y * (es->model)->x_width + iob_x))->devs + dev_idx;
    }
    {
#line 298
    memset((void *)(& cfg), 0, sizeof(cfg));
    }
#line 300
    if (! first_iob) {
      {
#line 301
      first_iob = 1;
#line 303
      tmp = get_rightside_major(67113107);
#line 303
      tmp___0 = get_bit(es->bits, 0, tmp, 22, 980);
      }
#line 303
      if (! tmp___0) {
        {
#line 305
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                305);
        }
      }
      {
#line 306
      tmp___1 = get_rightside_major(67113107);
#line 306
      clear_bit(es->bits, 0, tmp___1, 22, 980);
      }
    }
#line 309
    if (u64 & 128UL) {
#line 310
      u64 &= 0xffffffffffffff7fUL;
    } else {
      {
#line 312
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              312);
      }
    }
    {
#line 315
    if ((u64 & 71777218556067840UL) == 58546949774639104UL) {
#line 315
      goto case_58546949774639104;
    }
#line 345
    if ((u64 & 71777218556067840UL) == 4504372721483776UL) {
#line 345
      goto case_4504372721483776;
    }
#line 349
    if ((u64 & 71777218556067840UL) == 31525661248061440UL) {
#line 349
      goto case_31525661248061440;
    }
#line 353
    if ((u64 & 71777218556067840UL) == 13511881213870080UL) {
#line 353
      goto case_13511881213870080;
    }
#line 357
    if ((u64 & 71777218556067840UL) == 18014398509481984UL) {
#line 357
      goto case_18014398509481984;
    }
#line 361
    if ((u64 & 71777218556067840UL) == 27022181879775232UL) {
#line 361
      goto case_27022181879775232;
    }
#line 365
    if ((u64 & 71777218556067840UL) == 42785046863544320UL) {
#line 365
      goto case_42785046863544320;
    }
#line 369
    if ((u64 & 71777218556067840UL) == 38281086458920960UL) {
#line 369
      goto case_38281086458920960;
    }
#line 374
    if ((u64 & 71777218556067840UL) == 49540059757543424UL) {
#line 374
      goto case_49540059757543424;
    }
#line 378
    if ((u64 & 71777218556067840UL) == 18015480841240576UL) {
#line 378
      goto case_18015480841240576;
    }
#line 382
    if ((u64 & 71777218556067840UL) == 0UL) {
#line 382
      goto case_0;
    }
#line 386
    if ((u64 & 71777218556067840UL) == 24770382066089984UL) {
#line 386
      goto case_24770382066089984;
    }
#line 390
    if ((u64 & 71777218556067840UL) == 51792246118285312UL) {
#line 390
      goto case_51792246118285312;
    }
#line 394
    if ((u64 & 71777218556067840UL) == 23644387669966848UL) {
#line 394
      goto case_23644387669966848;
    }
#line 399
    if ((u64 & 71777218556067840UL) == 40533169740447744UL) {
#line 399
      goto case_40533169740447744;
    }
#line 403
    if ((u64 & 71777218556067840UL) == 67554458267025408UL) {
#line 403
      goto case_67554458267025408;
    }
#line 407
    if ((u64 & 71777218556067840UL) == 31526279723352064UL) {
#line 407
      goto case_31526279723352064;
    }
#line 411
    if ((u64 & 71777218556067840UL) == 13510798882111488UL) {
#line 411
      goto case_13510798882111488;
    }
#line 415
    if ((u64 & 71777218556067840UL) == 36029381134516224UL) {
#line 415
      goto case_36029381134516224;
    }
#line 419
    if ((u64 & 71777218556067840UL) == 27022448167747584UL) {
#line 419
      goto case_27022448167747584;
    }
#line 423
    if ((u64 & 71777218556067840UL) == 6755889067327488UL) {
#line 423
      goto case_6755889067327488;
    }
#line 428
    if ((u64 & 71777218556067840UL) == 67554767538225152UL) {
#line 428
      goto case_67554767538225152;
    }
#line 432
    if ((u64 & 71777218556067840UL) == 54043934296375296UL) {
#line 432
      goto case_54043934296375296;
    }
#line 436
    if ((u64 & 71777218556067840UL) == 63051202270593024UL) {
#line 436
      goto case_63051202270593024;
    }
#line 440
    if ((u64 & 71777218556067840UL) == 60799282197823488UL) {
#line 440
      goto case_60799282197823488;
    }
#line 444
    if ((u64 & 71777218556067840UL) == 15763320283856896UL) {
#line 444
      goto case_15763320283856896;
    }
#line 448
    if ((u64 & 71777218556067840UL) == 11259712066551808UL) {
#line 448
      goto case_11259712066551808;
    }
#line 452
    if ((u64 & 71777218556067840UL) == 46162591998803968UL) {
#line 452
      goto case_46162591998803968;
    }
#line 457
    if ((u64 & 71777218556067840UL) == 49540094150836224UL) {
#line 457
      goto case_49540094150836224;
    }
#line 461
    if ((u64 & 71777218556067840UL) == 63050446356348928UL) {
#line 461
      goto case_63050446356348928;
    }
#line 465
    if ((u64 & 71777218556067840UL) == 42784591630565376UL) {
#line 465
      goto case_42784591630565376;
    }
#line 469
    if ((u64 & 71777218556067840UL) == 56295201534115840UL) {
#line 469
      goto case_56295201534115840;
    }
#line 473
    if ((u64 & 71777218556067840UL) == 68679997430169600UL) {
#line 473
      goto case_68679997430169600;
    }
#line 477
    if ((u64 & 71777218556067840UL) == 10134018318139392UL) {
#line 477
      goto case_10134018318139392;
    }
#line 482
    if ((u64 & 71777218556067840UL) == 18015171637149696UL) {
#line 482
      goto case_18015171637149696;
    }
#line 486
    if ((u64 & 71777218556067840UL) == 42784660350042112UL) {
#line 486
      goto case_42784660350042112;
    }
#line 490
    if ((u64 & 71777218556067840UL) == 38281679197962240UL) {
#line 490
      goto case_38281679197962240;
    }
#line 494
    if ((u64 & 71777218556067840UL) == 5629499567767552UL) {
#line 494
      goto case_5629499567767552;
    }
#line 498
    if ((u64 & 71777218556067840UL) == 70932278280192000UL) {
#line 498
      goto case_70932278280192000;
    }
#line 503
    goto switch_default___0;
    case_58546949774639104: /* CIL Label */ 
#line 316
    cfg.bypass_mux = 1;
#line 318
    if (u64 & 1024UL) {
#line 319
      cfg.I_mux = 1;
#line 320
      u64 &= 0xfffffffffffffbffUL;
    } else {
#line 322
      cfg.I_mux = 2;
    }
    {
#line 325
    if ((u64 & 61440UL) == 57344UL) {
#line 325
      goto case_57344;
    }
#line 329
    if ((u64 & 61440UL) == 49152UL) {
#line 329
      goto case_49152;
    }
#line 333
    if ((u64 & 61440UL) == 8192UL) {
#line 333
      goto case_8192;
    }
#line 337
    if ((u64 & 61440UL) == 45056UL) {
#line 337
      goto case_45056;
    }
#line 341
    goto switch_default;
    case_57344: /* CIL Label */ 
    {
#line 326
    u64 &= 0xffffffffffff0fffUL;
#line 327
    strcpy((char */* __restrict  */)(cfg.istandard), (char const   */* __restrict  */)"LVCMOS25");
    }
#line 328
    goto switch_break___0;
    case_49152: /* CIL Label */ 
    {
#line 330
    u64 &= 0xffffffffffff0fffUL;
#line 331
    strcpy((char */* __restrict  */)(cfg.istandard), (char const   */* __restrict  */)"LVCMOS12");
    }
#line 332
    goto switch_break___0;
    case_8192: /* CIL Label */ 
    {
#line 334
    u64 &= 0xffffffffffff0fffUL;
#line 335
    strcpy((char */* __restrict  */)(cfg.istandard), (char const   */* __restrict  */)"LVCMOS12_JEDEC");
    }
#line 336
    goto switch_break___0;
    case_45056: /* CIL Label */ 
    {
#line 338
    u64 &= 0xffffffffffff0fffUL;
#line 339
    strcpy((char */* __restrict  */)(cfg.istandard), (char const   */* __restrict  */)"SSTL2_I");
    }
#line 340
    goto switch_break___0;
    switch_default: /* CIL Label */ 
    {
#line 341
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
            341);
    }
#line 341
    goto switch_break___0;
    switch_break___0: /* CIL Label */ ;
    }
#line 343
    goto switch_break;
    case_4504372721483776: /* CIL Label */ 
    {
#line 346
    cfg.drive_strength = 2;
#line 347
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS25");
    }
#line 348
    goto switch_break;
    case_31525661248061440: /* CIL Label */ 
    {
#line 350
    cfg.drive_strength = 4;
#line 351
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS33");
    }
#line 352
    goto switch_break;
    case_13511881213870080: /* CIL Label */ 
    {
#line 354
    cfg.drive_strength = 6;
#line 355
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS33");
    }
#line 356
    goto switch_break;
    case_18014398509481984: /* CIL Label */ 
    {
#line 358
    cfg.drive_strength = 8;
#line 359
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS33");
    }
#line 360
    goto switch_break;
    case_27022181879775232: /* CIL Label */ 
    {
#line 362
    cfg.drive_strength = 12;
#line 363
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS33");
    }
#line 364
    goto switch_break;
    case_42785046863544320: /* CIL Label */ 
    {
#line 366
    cfg.drive_strength = 16;
#line 367
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS33");
    }
#line 368
    goto switch_break;
    case_38281086458920960: /* CIL Label */ 
    {
#line 370
    cfg.drive_strength = 24;
#line 371
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS33");
    }
#line 372
    goto switch_break;
    case_49540059757543424: /* CIL Label */ 
    {
#line 375
    cfg.drive_strength = 4;
#line 376
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS25");
    }
#line 377
    goto switch_break;
    case_18015480841240576: /* CIL Label */ 
    {
#line 379
    cfg.drive_strength = 6;
#line 380
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS25");
    }
#line 381
    goto switch_break;
    case_0: /* CIL Label */ 
    {
#line 383
    cfg.drive_strength = 8;
#line 384
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS25");
    }
#line 385
    goto switch_break;
    case_24770382066089984: /* CIL Label */ 
    {
#line 387
    cfg.drive_strength = 12;
#line 388
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS25");
    }
#line 389
    goto switch_break;
    case_51792246118285312: /* CIL Label */ 
    {
#line 391
    cfg.drive_strength = 16;
#line 392
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS25");
    }
#line 393
    goto switch_break;
    case_23644387669966848: /* CIL Label */ 
    {
#line 395
    cfg.drive_strength = 24;
#line 396
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS25");
    }
#line 397
    goto switch_break;
    case_40533169740447744: /* CIL Label */ 
    {
#line 400
    cfg.drive_strength = 2;
#line 401
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVTTL");
    }
#line 402
    goto switch_break;
    case_67554458267025408: /* CIL Label */ 
    {
#line 404
    cfg.drive_strength = 4;
#line 405
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVTTL");
    }
#line 406
    goto switch_break;
    case_31526279723352064: /* CIL Label */ 
    {
#line 408
    cfg.drive_strength = 6;
#line 409
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVTTL");
    }
#line 410
    goto switch_break;
    case_13510798882111488: /* CIL Label */ 
    {
#line 412
    cfg.drive_strength = 8;
#line 413
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVTTL");
    }
#line 414
    goto switch_break;
    case_36029381134516224: /* CIL Label */ 
    {
#line 416
    cfg.drive_strength = 12;
#line 417
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVTTL");
    }
#line 418
    goto switch_break;
    case_27022448167747584: /* CIL Label */ 
    {
#line 420
    cfg.drive_strength = 16;
#line 421
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVTTL");
    }
#line 422
    goto switch_break;
    case_6755889067327488: /* CIL Label */ 
    {
#line 424
    cfg.drive_strength = 24;
#line 425
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVTTL");
    }
#line 426
    goto switch_break;
    case_67554767538225152: /* CIL Label */ 
    {
#line 429
    cfg.drive_strength = 2;
#line 430
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS18");
    }
#line 431
    goto switch_break;
    case_54043934296375296: /* CIL Label */ 
    {
#line 433
    cfg.drive_strength = 4;
#line 434
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS18");
    }
#line 435
    goto switch_break;
    case_63051202270593024: /* CIL Label */ 
    {
#line 437
    cfg.drive_strength = 6;
#line 438
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS18");
    }
#line 439
    goto switch_break;
    case_60799282197823488: /* CIL Label */ 
    {
#line 441
    cfg.drive_strength = 8;
#line 442
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS18");
    }
#line 443
    goto switch_break;
    case_15763320283856896: /* CIL Label */ 
    {
#line 445
    cfg.drive_strength = 12;
#line 446
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS18");
    }
#line 447
    goto switch_break;
    case_11259712066551808: /* CIL Label */ 
    {
#line 449
    cfg.drive_strength = 16;
#line 450
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS18");
    }
#line 451
    goto switch_break;
    case_46162591998803968: /* CIL Label */ 
    {
#line 453
    cfg.drive_strength = 24;
#line 454
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS18");
    }
#line 455
    goto switch_break;
    case_49540094150836224: /* CIL Label */ 
    {
#line 458
    cfg.drive_strength = 2;
#line 459
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS15");
    }
#line 460
    goto switch_break;
    case_63050446356348928: /* CIL Label */ 
    {
#line 462
    cfg.drive_strength = 4;
#line 463
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS15");
    }
#line 464
    goto switch_break;
    case_42784591630565376: /* CIL Label */ 
    {
#line 466
    cfg.drive_strength = 6;
#line 467
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS15");
    }
#line 468
    goto switch_break;
    case_56295201534115840: /* CIL Label */ 
    {
#line 470
    cfg.drive_strength = 8;
#line 471
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS15");
    }
#line 472
    goto switch_break;
    case_68679997430169600: /* CIL Label */ 
    {
#line 474
    cfg.drive_strength = 12;
#line 475
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS15");
    }
#line 476
    goto switch_break;
    case_10134018318139392: /* CIL Label */ 
    {
#line 478
    cfg.drive_strength = 16;
#line 479
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS15");
    }
#line 480
    goto switch_break;
    case_18015171637149696: /* CIL Label */ 
    {
#line 483
    cfg.drive_strength = 2;
#line 484
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS12");
    }
#line 485
    goto switch_break;
    case_42784660350042112: /* CIL Label */ 
    {
#line 487
    cfg.drive_strength = 4;
#line 488
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS12");
    }
#line 489
    goto switch_break;
    case_38281679197962240: /* CIL Label */ 
    {
#line 491
    cfg.drive_strength = 6;
#line 492
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS12");
    }
#line 493
    goto switch_break;
    case_5629499567767552: /* CIL Label */ 
    {
#line 495
    cfg.drive_strength = 8;
#line 496
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS12");
    }
#line 497
    goto switch_break;
    case_70932278280192000: /* CIL Label */ 
    {
#line 499
    cfg.drive_strength = 12;
#line 500
    strcpy((char */* __restrict  */)(cfg.ostandard), (char const   */* __restrict  */)"LVCMOS12");
    }
#line 501
    goto switch_break;
    switch_default___0: /* CIL Label */ 
    {
#line 503
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
            503);
    }
#line 503
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
#line 505
    if (cfg.istandard[0]) {
#line 506
      u64 &= 0xff00ff0000ffffffUL;
    } else
#line 505
    if (cfg.ostandard[0]) {
#line 506
      u64 &= 0xff00ff0000ffffffUL;
    }
#line 507
    if (cfg.ostandard[0]) {
      {
#line 508
      cfg.O_used = 1;
#line 509
      u64 &= 0xfffffffffffffeffUL;
#line 511
      tmp___2 = strcmp((char const   *)(cfg.ostandard), "LVCMOS12");
      }
#line 511
      if (tmp___2) {
        {
#line 511
        tmp___3 = strcmp((char const   *)(cfg.ostandard), "LVCMOS15");
        }
#line 511
        if (tmp___3) {
          {
#line 511
          tmp___4 = strcmp((char const   *)(cfg.ostandard), "LVCMOS18");
          }
#line 511
          if (tmp___4) {
            {
#line 511
            tmp___5 = strcmp((char const   *)(cfg.ostandard), "LVCMOS25");
            }
#line 511
            if (tmp___5) {
              {
#line 511
              tmp___6 = strcmp((char const   *)(cfg.ostandard), "LVCMOS33");
              }
#line 511
              if (tmp___6) {
                {
#line 511
                tmp___7 = strcmp((char const   *)(cfg.ostandard), "LVTTL");
                }
#line 511
                if (! tmp___7) {
                  _L: /* CIL Label */ 
                  {
#line 518
                  if ((u64 & 16711680UL) == 0UL) {
#line 518
                    goto case_0___0;
                  }
#line 522
                  if ((u64 & 16711680UL) == 3342336UL) {
#line 522
                    goto case_3342336;
                  }
#line 526
                  if ((u64 & 16711680UL) == 6684672UL) {
#line 526
                    goto case_6684672;
                  }
#line 530
                  goto switch_default___1;
                  case_0___0: /* CIL Label */ 
#line 519
                  u64 &= 0xffffffffff00ffffUL;
#line 520
                  cfg.slew = 1;
#line 521
                  goto switch_break___1;
                  case_3342336: /* CIL Label */ 
#line 523
                  u64 &= 0xffffffffff00ffffUL;
#line 524
                  cfg.slew = 2;
#line 525
                  goto switch_break___1;
                  case_6684672: /* CIL Label */ 
#line 527
                  u64 &= 0xffffffffff00ffffUL;
#line 528
                  cfg.slew = 3;
#line 529
                  goto switch_break___1;
                  switch_default___1: /* CIL Label */ 
                  {
#line 530
                  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                          "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                          530);
                  }
                  switch_break___1: /* CIL Label */ ;
                  }
                }
              } else {
#line 511
                goto _L;
              }
            } else {
#line 511
              goto _L;
            }
          } else {
#line 511
            goto _L;
          }
        } else {
#line 511
          goto _L;
        }
      } else {
#line 511
        goto _L;
      }
      {
#line 534
      if ((u64 & 31UL) == 0UL) {
#line 534
        goto case_0___1;
      }
#line 538
      if ((u64 & 31UL) == 1UL) {
#line 538
        goto case_1;
      }
#line 542
      if ((u64 & 31UL) == 2UL) {
#line 542
        goto case_2;
      }
#line 546
      if ((u64 & 31UL) == 4UL) {
#line 546
        goto case_4;
      }
#line 550
      if ((u64 & 31UL) == 8UL) {
#line 550
        goto case_8;
      }
#line 554
      if ((u64 & 31UL) == 16UL) {
#line 554
        goto case_16;
      }
#line 558
      goto switch_default___2;
      case_0___1: /* CIL Label */ 
#line 535
      u64 &= 0xffffffffffffffe0UL;
#line 536
      cfg.suspend = 2;
#line 537
      goto switch_break___2;
      case_1: /* CIL Label */ 
#line 539
      u64 &= 0xffffffffffffffe0UL;
#line 540
      cfg.suspend = 6;
#line 541
      goto switch_break___2;
      case_2: /* CIL Label */ 
#line 543
      u64 &= 0xffffffffffffffe0UL;
#line 544
      cfg.suspend = 5;
#line 545
      goto switch_break___2;
      case_4: /* CIL Label */ 
#line 547
      u64 &= 0xffffffffffffffe0UL;
#line 548
      cfg.suspend = 3;
#line 549
      goto switch_break___2;
      case_8: /* CIL Label */ 
#line 551
      u64 &= 0xffffffffffffffe0UL;
#line 552
      cfg.suspend = 4;
#line 553
      goto switch_break___2;
      case_16: /* CIL Label */ 
#line 555
      u64 &= 0xffffffffffffffe0UL;
#line 556
      cfg.suspend = 1;
#line 557
      goto switch_break___2;
      switch_default___2: /* CIL Label */ 
      {
#line 558
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              558);
      }
      switch_break___2: /* CIL Label */ ;
      }
    }
#line 561
    if (! u64) {
      {
#line 562
      frame_set_u64((es->bits)->d + (337480 + i * 8), (uint64_t )0);
#line 564
      dev->instantiated = 1;
#line 565
      dev->u.iob = cfg;
      }
    } else {
      {
#line 566
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              566);
      }
    }
    __Cont: /* CIL Label */ 
#line 281
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 568
  return (0);
  fail: 
#line 570
  return (rc);
}
}
#line 573 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int extract_type2(struct extract_state *es ) 
{ 
  int i ;
  int bits_off ;
  uint16_t u16 ;
  int iob_y ;
  int iob_x ;
  int iob_idx ;
  struct fpga_device *iob_dev ;
  struct switch_to_yx_l2 switch_to_yx_l2 ;
  struct switch_to_rel switch_to_rel ;

  {
  {
#line 578
  while (1) {
    while_continue: /* CIL Label */ ;
#line 578
    if ((es->model)->rc) {
#line 578
      return ((es->model)->rc);
    }
#line 578
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 579
  extract_iobs(es);
#line 580
  i = 0;
  }
  {
#line 580
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 580
    if (! (i < (int )((es->model)->pkg)->num_gclk_pins)) {
#line 580
      goto while_break___0;
    }
#line 581
    if (! ((es->model)->pkg)->gclk_pin[i]) {
#line 582
      goto __Cont;
    }
    {
#line 583
    bits_off = 337480 + ((es->model)->pkg)->gclk_type2_o[i] * 2;
#line 586
    u16 = frame_get_u16((uint8_t const   *)((es->bits)->d + bits_off));
    }
#line 587
    if (! u16) {
#line 588
      goto __Cont;
    }
#line 589
    if ((int )u16 & (1 << 2)) {
      {
#line 600
      fpga_find_iob(es->model, ((es->model)->pkg)->gclk_pin[i], & iob_y, & iob_x,
                    & iob_idx);
      }
      {
#line 602
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 602
        if ((es->model)->rc) {
#line 602
          return ((es->model)->rc);
        }
#line 602
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
      {
#line 603
      iob_dev = fdev_p(es->model, iob_y, iob_x, (enum fpgadev_type )4, iob_idx);
      }
      {
#line 604
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 604
        while (1) {
          while_continue___3: /* CIL Label */ ;
#line 604
          if ((es->model)->rc) {
#line 604
            return ((es->model)->rc);
          }
#line 604
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
#line 604
        if (! iob_dev) {
          {
#line 604
          while (1) {
            while_continue___4: /* CIL Label */ ;
            {
#line 604
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    604);
            }
#line 604
            if (! (es->model)->rc) {
#line 604
              (es->model)->rc = 22;
            }
#line 604
            return ((es->model)->rc);
#line 604
            goto while_break___4;
          }
          while_break___4: /* CIL Label */ ;
          }
        }
#line 604
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
      {
#line 606
      switch_to_yx_l2.l1.yx_req = 6144;
#line 607
      switch_to_yx_l2.l1.flags = 1;
#line 608
      switch_to_yx_l2.l1.model = es->model;
#line 609
      switch_to_yx_l2.l1.y = iob_y;
#line 610
      switch_to_yx_l2.l1.x = iob_x;
#line 611
      switch_to_yx_l2.l1.start_switch = *(iob_dev->pinw + 4);
#line 612
      switch_to_yx_l2.l1.from_to = 1;
#line 613
      fpga_switch_to_yx_l2(& switch_to_yx_l2);
      }
      {
#line 614
      while (1) {
        while_continue___5: /* CIL Label */ ;
#line 614
        if ((es->model)->rc) {
#line 614
          return ((es->model)->rc);
        }
#line 614
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
#line 615
      if (! switch_to_yx_l2.l1.set.len) {
        {
#line 616
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                616);
        }
#line 616
        goto __Cont;
      }
      {
#line 618
      switch_to_rel.model = es->model;
#line 619
      switch_to_rel.start_y = switch_to_yx_l2.l1.dest_y;
#line 620
      switch_to_rel.start_x = switch_to_yx_l2.l1.dest_x;
#line 621
      switch_to_rel.start_switch = switch_to_yx_l2.l1.dest_connpt;
#line 622
      switch_to_rel.from_to = 1;
#line 623
      switch_to_rel.flags = 1;
#line 624
      switch_to_rel.rel_y = (es->model)->center_y - switch_to_rel.start_y;
#line 625
      switch_to_rel.rel_x = (es->model)->center_x - switch_to_rel.start_x;
#line 626
      switch_to_rel.target_connpt = (str16_t )0;
#line 627
      fpga_switch_to_rel(& switch_to_rel);
      }
      {
#line 628
      while (1) {
        while_continue___6: /* CIL Label */ ;
#line 628
        if ((es->model)->rc) {
#line 628
          return ((es->model)->rc);
        }
#line 628
        goto while_break___6;
      }
      while_break___6: /* CIL Label */ ;
      }
#line 629
      if (! switch_to_rel.set.len) {
        {
#line 630
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                630);
        }
#line 630
        goto __Cont;
      }
#line 631
      if (switch_to_rel.set.len != 1) {
        {
#line 631
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                631);
        }
      }
      {
#line 633
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 633
        while (1) {
          while_continue___8: /* CIL Label */ ;
#line 633
          if ((es->model)->rc) {
#line 633
            return ((es->model)->rc);
          }
#line 633
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
#line 633
        if (! (es->num_yx_pos < 1024)) {
          {
#line 633
          while (1) {
            while_continue___9: /* CIL Label */ ;
            {
#line 633
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    633);
            }
#line 633
            if (! (es->model)->rc) {
#line 633
              (es->model)->rc = 22;
            }
#line 633
            return ((es->model)->rc);
#line 633
            goto while_break___9;
          }
          while_break___9: /* CIL Label */ ;
          }
        }
#line 633
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
#line 634
      es->yx_pos[es->num_yx_pos].y = switch_to_rel.start_y;
#line 635
      es->yx_pos[es->num_yx_pos].x = switch_to_rel.start_x;
#line 636
      es->yx_pos[es->num_yx_pos].idx = switch_to_rel.set.sw[0];
#line 637
      (es->num_yx_pos) ++;
#line 639
      u16 = (uint16_t )((int )u16 & ~ (1 << 2));
    }
#line 641
    if (u16) {
      {
#line 641
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              641);
      }
    }
    {
#line 642
    frame_set_u16((es->bits)->d + bits_off, u16);
    }
    __Cont: /* CIL Label */ 
#line 580
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 644
  return ((es->model)->rc);
}
}
#line 647 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int lut2str(uint64_t lut , int lut_pos , int lut5_used , char *lut6_buf , char **lut6_p ,
                   char *lut5_buf , char **lut5_p ) 
{ 
  int lut_map[64] ;
  int rc ;
  uint64_t lut_mapped ;
  char const   *str___1 ;

  {
#line 654
  if (lut5_used) {
    {
#line 655
    xc6_lut_bitmap(lut_pos, & lut_map, 32);
#line 656
    lut_mapped = map_bits(lut, 64, lut_map);
#line 659
    str___1 = bool_bits2str((uint64_t )((uint32_t )(lut_mapped >> 32)), 32);
    }
#line 660
    if (! str___1) {
      {
#line 660
      while (1) {
        while_continue: /* CIL Label */ ;
        {
#line 660
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                660);
#line 660
        rc = 22;
        }
#line 660
        goto fail;
#line 660
        goto while_break;
      }
      while_break: /* CIL Label */ ;
      }
    }
    {
#line 661
    snprintf((char */* __restrict  */)lut6_buf, (size_t )2048, (char const   */* __restrict  */)"(A6+~A6)*(%s)",
             str___1);
#line 662
    *lut6_p = lut6_buf;
#line 665
    str___1 = bool_bits2str((uint64_t )((uint32_t )((unsigned long long )lut_mapped & 4294967295ULL)),
                            32);
    }
#line 666
    if (! str___1) {
      {
#line 666
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 666
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                666);
#line 666
        rc = 22;
        }
#line 666
        goto fail;
#line 666
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
    {
#line 667
    strcpy((char */* __restrict  */)lut5_buf, (char const   */* __restrict  */)str___1);
#line 668
    *lut5_p = lut5_buf;
    }
  } else {
    {
#line 670
    xc6_lut_bitmap(lut_pos, & lut_map, 64);
#line 671
    lut_mapped = map_bits(lut, 64, lut_map);
#line 672
    str___1 = bool_bits2str(lut_mapped, 64);
    }
#line 673
    if (! str___1) {
      {
#line 673
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 673
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                673);
#line 673
        rc = 22;
        }
#line 673
        goto fail;
#line 673
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
    {
#line 674
    strcpy((char */* __restrict  */)lut6_buf, (char const   */* __restrict  */)str___1);
#line 675
    *lut6_p = lut6_buf;
    }
  }
#line 677
  return (0);
  fail: 
#line 679
  return (rc);
}
}
#line 682 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int extract_logic(struct extract_state *es ) 
{ 
  int row ;
  int row_pos ;
  int x ;
  int y ;
  int i ;
  int byte_off ;
  int last_minor ;
  int lut5_used ;
  int rc ;
  int latch_ml ;
  int latch_x ;
  int l_col ;
  int lut ;
  struct fpgadev_logic cfg_ml ;
  struct fpgadev_logic cfg_x ;
  uint64_t lut_X[4] ;
  uint64_t lut_ML[4] ;
  uint64_t mi20 ;
  uint64_t mi23_M ;
  uint64_t mi2526 ;
  uint8_t *u8_p ;
  char lut6_ml[4][2048] ;
  char lut5_ml[4][2048] ;
  char lut6_x[4][2048] ;
  char lut5_x[4][2048] ;
  struct fpga_device *dev_ml ;
  int tmp ;
  int tmp___0 ;
  uint64_t tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  swidx_t tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;
  int tmp___17 ;
  int tmp___18 ;
  int tmp___19 ;
  int tmp___20 ;
  int tmp___21 ;
  int tmp___22 ;
  int tmp___23 ;
  int tmp___24 ;
  int tmp___25 ;
  int connpt_dests_o ;
  int num_dests ;
  int cout_y ;
  int cout_x ;
  str16_t cout_str ;
  swidx_t tmp___26 ;
  int tmp___27 ;
  int tmp___28 ;
  uint64_t tmp___29 ;
  int tmp___30 ;
  int tmp___31 ;

  {
  {
#line 696
  while (1) {
    while_continue: /* CIL Label */ ;
#line 696
    if ((es->model)->rc) {
#line 696
      return ((es->model)->rc);
    }
#line 696
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 697
  x = 5;
  {
#line 697
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 697
    if (! (x < (es->model)->x_width - 5)) {
#line 697
      goto while_break___0;
    }
    {
#line 698
    tmp = is_atx(65920, es->model, x);
    }
#line 698
    if (! tmp) {
#line 699
      goto __Cont;
    }
#line 700
    y = 2;
    {
#line 700
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 700
      if (! (y < (es->model)->y_height - 2)) {
#line 700
        goto while_break___1;
      }
      {
#line 701
      tmp___0 = has_device(es->model, y, x, 1);
      }
#line 701
      if (! tmp___0) {
#line 702
        goto __Cont___0;
      }
      {
#line 703
      row = which_row(y, es->model);
#line 704
      row_pos = pos_in_row(y, es->model);
      }
#line 705
      if (row == -1) {
        {
#line 706
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                706);
        }
#line 707
        goto __Cont___0;
      } else
#line 705
      if (row_pos == -1) {
        {
#line 706
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                706);
        }
#line 707
        goto __Cont___0;
      } else
#line 705
      if (row_pos == 8) {
        {
#line 706
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                706);
        }
#line 707
        goto __Cont___0;
      }
#line 709
      if (row_pos > 8) {
#line 709
        row_pos --;
      }
      {
#line 710
      u8_p = get_first_minor(es->bits, row, (es->model)->x_major[x]);
#line 711
      byte_off = row_pos * 8;
      }
#line 712
      if (row_pos >= 8) {
#line 712
        byte_off += 2;
      }
      {
#line 721
      tmp___1 = frame_get_u64((uint8_t const   *)((u8_p + 2600) + byte_off));
#line 721
      mi20 = (uint64_t )((unsigned long long )tmp___1 & 1099494850560ULL);
#line 722
      tmp___3 = has_device_type(es->model, y, x, 1, 1);
      }
#line 722
      if (tmp___3) {
        {
#line 723
        mi23_M = frame_get_u64((uint8_t const   *)((u8_p + 2990) + byte_off));
#line 724
        mi2526 = frame_get_u64((uint8_t const   *)((u8_p + 3380) + byte_off));
#line 725
        lut_ML[0] = frame_get_lut64((uint8_t const   *)(u8_p + 3120), row_pos * 2 + 1);
#line 726
        lut_ML[1] = frame_get_lut64((uint8_t const   *)(u8_p + 2730), row_pos * 2 + 1);
#line 727
        lut_ML[2] = frame_get_lut64((uint8_t const   *)(u8_p + 3120), row_pos * 2);
#line 728
        lut_ML[3] = frame_get_lut64((uint8_t const   *)(u8_p + 2730), row_pos * 2);
#line 729
        lut_X[0] = frame_get_lut64((uint8_t const   *)(u8_p + 3510), row_pos * 2 + 1);
#line 730
        lut_X[1] = frame_get_lut64((uint8_t const   *)(u8_p + 3770), row_pos * 2 + 1);
#line 731
        lut_X[2] = frame_get_lut64((uint8_t const   *)(u8_p + 3510), row_pos * 2);
#line 732
        lut_X[3] = frame_get_lut64((uint8_t const   *)(u8_p + 3770), row_pos * 2);
#line 733
        l_col = 0;
        }
      } else {
        {
#line 734
        tmp___2 = has_device_type(es->model, y, x, 1, 2);
        }
#line 734
        if (tmp___2) {
          {
#line 735
          mi23_M = (uint64_t )0;
#line 736
          mi2526 = frame_get_u64((uint8_t const   *)((u8_p + 3250) + byte_off));
#line 737
          lut_ML[0] = frame_get_lut64((uint8_t const   *)(u8_p + 2990), row_pos * 2 + 1);
#line 738
          lut_ML[1] = frame_get_lut64((uint8_t const   *)(u8_p + 2730), row_pos * 2 + 1);
#line 739
          lut_ML[2] = frame_get_lut64((uint8_t const   *)(u8_p + 2990), row_pos * 2);
#line 740
          lut_ML[3] = frame_get_lut64((uint8_t const   *)(u8_p + 2730), row_pos * 2);
#line 741
          lut_X[0] = frame_get_lut64((uint8_t const   *)(u8_p + 3380), row_pos * 2 + 1);
#line 742
          lut_X[1] = frame_get_lut64((uint8_t const   *)(u8_p + 3640), row_pos * 2 + 1);
#line 743
          lut_X[2] = frame_get_lut64((uint8_t const   *)(u8_p + 3380), row_pos * 2);
#line 744
          lut_X[3] = frame_get_lut64((uint8_t const   *)(u8_p + 3640), row_pos * 2);
#line 745
          l_col = 1;
          }
        } else {
          {
#line 747
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  747);
          }
#line 748
          goto __Cont___0;
        }
      }
#line 759
      if (! mi20) {
#line 759
        if (! mi23_M) {
#line 759
          if (! mi2526) {
#line 759
            if (! lut_X[0]) {
#line 759
              if (! lut_X[1]) {
#line 759
                if (! lut_X[2]) {
#line 759
                  if (! lut_X[3]) {
#line 759
                    if (! lut_ML[0]) {
#line 759
                      if (! lut_ML[1]) {
#line 759
                        if (! lut_ML[2]) {
#line 759
                          if (! lut_ML[3]) {
#line 762
                            goto __Cont___0;
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        }
      }
      {
#line 771
      memset((void *)(& cfg_ml), 0, sizeof(cfg_ml));
#line 772
      memset((void *)(& cfg_x), 0, sizeof(cfg_x));
#line 773
      latch_ml = 0;
#line 774
      latch_x = 0;
      }
#line 777
      if ((unsigned long long )mi20 & (1ULL << 24)) {
#line 778
        cfg_ml.a2d[3].ff5_srinit = 2;
#line 779
        mi20 = (uint64_t )((unsigned long long )mi20 & ~ (1ULL << 24));
      }
#line 781
      if ((unsigned long long )mi20 & (1ULL << 25)) {
#line 782
        cfg_x.a2d[3].ff5_srinit = 2;
#line 783
        mi20 = (uint64_t )((unsigned long long )mi20 & ~ (1ULL << 25));
      }
#line 785
      if ((unsigned long long )mi20 & (1ULL << 29)) {
#line 786
        cfg_ml.a2d[2].ff5_srinit = 2;
#line 787
        mi20 = (uint64_t )((unsigned long long )mi20 & ~ (1ULL << 29));
      }
#line 789
      if ((unsigned long long )mi20 & (1ULL << 30)) {
#line 790
        cfg_x.a2d[2].ff_srinit = 2;
#line 791
        mi20 = (uint64_t )((unsigned long long )mi20 & ~ (1ULL << 30));
      }
#line 793
      if ((unsigned long long )mi20 & (1ULL << 31)) {
#line 794
        cfg_x.a2d[2].ff5_srinit = 2;
#line 795
        mi20 = (uint64_t )((unsigned long long )mi20 & ~ (1ULL << 31));
      }
#line 797
      if ((unsigned long long )mi20 & (1ULL << 32)) {
#line 798
        cfg_ml.a2d[1].ff5_srinit = 2;
#line 799
        mi20 = (uint64_t )((unsigned long long )mi20 & ~ (1ULL << 32));
      }
#line 801
      if ((unsigned long long )mi20 & (1ULL << 34)) {
#line 802
        cfg_x.a2d[1].ff5_srinit = 2;
#line 803
        mi20 = (uint64_t )((unsigned long long )mi20 & ~ (1ULL << 34));
      }
#line 805
      if ((unsigned long long )mi20 & (1ULL << 37)) {
#line 806
        if (l_col) {
          {
#line 807
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  807);
          }
#line 808
          goto __Cont___0;
        }
#line 810
        cfg_ml.a2d[0].ff_srinit = 2;
#line 811
        mi20 = (uint64_t )((unsigned long long )mi20 & ~ (1ULL << 37));
      }
#line 813
      if ((unsigned long long )mi20 & (1ULL << 38)) {
#line 814
        cfg_x.a2d[0].ff5_srinit = 2;
#line 815
        mi20 = (uint64_t )((unsigned long long )mi20 & ~ (1ULL << 38));
      }
#line 817
      if ((unsigned long long )mi20 & (1ULL << 39)) {
#line 818
        cfg_ml.a2d[0].ff5_srinit = 2;
#line 819
        mi20 = (uint64_t )((unsigned long long )mi20 & ~ (1ULL << 39));
      }
#line 823
      if ((unsigned long long )mi2526 & 1ULL) {
#line 824
        cfg_ml.a2d[3].cy0 = 2;
#line 825
        mi2526 = (uint64_t )((unsigned long long )mi2526 & 0xfffffffffffffffeULL);
      }
#line 827
      if ((unsigned long long )mi2526 & (1ULL << 1)) {
#line 828
        cfg_x.a2d[3].out_mux = 2;
#line 829
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 1));
      }
#line 831
      if ((unsigned long long )mi2526 & (1ULL << 2)) {
#line 832
        cfg_x.a2d[2].out_mux = 2;
#line 833
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 2));
      }
#line 835
      if ((unsigned long long )mi2526 & (1ULL << 3)) {
#line 836
        cfg_ml.a2d[3].ff_srinit = 1;
#line 837
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 3));
      }
#line 839
      if ((unsigned long long )mi2526 & (1ULL << 4)) {
#line 840
        cfg_ml.a2d[2].ff_srinit = 1;
#line 841
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 4));
      }
#line 843
      if ((unsigned long long )mi2526 & (1ULL << 5)) {
#line 844
        cfg_x.a2d[3].ff_srinit = 1;
#line 845
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 5));
      }
#line 847
      if ((unsigned long long )mi2526 & (1ULL << 6)) {
#line 848
        cfg_ml.a2d[2].cy0 = 2;
#line 849
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 6));
      }
#line 851
      if ((unsigned long long )mi2526 & (1ULL << 7)) {
#line 852
        cfg_x.a2d[1].out_mux = 2;
#line 853
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 7));
      }
#line 855
      if ((unsigned long long )mi2526 & 3840ULL) {
        {
#line 857
        if (((unsigned long long )mi2526 & 3840ULL) >> 8 == 1ULL) {
#line 857
          goto case_1;
        }
#line 860
        if (((unsigned long long )mi2526 & 3840ULL) >> 8 == 2ULL) {
#line 860
          goto case_2;
        }
#line 863
        if (((unsigned long long )mi2526 & 3840ULL) >> 8 == 5ULL) {
#line 863
          goto case_5;
        }
#line 866
        if (((unsigned long long )mi2526 & 3840ULL) >> 8 == 6ULL) {
#line 866
          goto case_6;
        }
#line 869
        if (((unsigned long long )mi2526 & 3840ULL) >> 8 == 8ULL) {
#line 869
          goto case_8;
        }
#line 872
        goto switch_default;
        case_1: /* CIL Label */ 
#line 858
        cfg_ml.a2d[3].out_mux = 1;
#line 859
        goto switch_break;
        case_2: /* CIL Label */ 
#line 861
        cfg_ml.a2d[3].out_mux = 6;
#line 862
        goto switch_break;
        case_5: /* CIL Label */ 
#line 864
        cfg_ml.a2d[3].out_mux = 2;
#line 865
        goto switch_break;
        case_6: /* CIL Label */ 
#line 867
        cfg_ml.a2d[3].out_mux = 5;
#line 868
        goto switch_break;
        case_8: /* CIL Label */ 
#line 870
        cfg_ml.a2d[3].out_mux = 3;
#line 871
        goto switch_break;
        switch_default: /* CIL Label */ 
        {
#line 872
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                872);
        }
#line 872
        goto __Cont___0;
        switch_break: /* CIL Label */ ;
        }
#line 874
        mi2526 = (uint64_t )((unsigned long long )mi2526 & 0xfffffffffffff0ffULL);
      }
#line 876
      if ((unsigned long long )mi2526 & 61440ULL) {
        {
#line 878
        if (((unsigned long long )mi2526 & 61440ULL) >> 12 == 1ULL) {
#line 878
          goto case_1___0;
        }
#line 881
        if (((unsigned long long )mi2526 & 61440ULL) >> 12 == 10ULL) {
#line 881
          goto case_10;
        }
#line 884
        if (((unsigned long long )mi2526 & 61440ULL) >> 12 == 12ULL) {
#line 884
          goto case_12;
        }
#line 887
        if (((unsigned long long )mi2526 & 61440ULL) >> 12 == 13ULL) {
#line 887
          goto case_13;
        }
#line 890
        goto switch_default___0;
        case_1___0: /* CIL Label */ 
#line 879
        cfg_ml.a2d[3].ff_mux = 2;
#line 880
        goto switch_break___0;
        case_10: /* CIL Label */ 
#line 882
        cfg_ml.a2d[3].ff_mux = 4;
#line 883
        goto switch_break___0;
        case_12: /* CIL Label */ 
#line 885
        cfg_ml.a2d[3].ff_mux = 6;
#line 886
        goto switch_break___0;
        case_13: /* CIL Label */ 
#line 888
        cfg_ml.a2d[3].ff_mux = 5;
#line 889
        goto switch_break___0;
        switch_default___0: /* CIL Label */ 
        {
#line 890
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                890);
        }
#line 890
        goto __Cont___0;
        switch_break___0: /* CIL Label */ ;
        }
#line 892
        mi2526 = (uint64_t )((unsigned long long )mi2526 & 0xffffffffffff0fffULL);
      }
#line 894
      if ((unsigned long long )mi2526 & (1ULL << 16)) {
#line 895
        cfg_x.clk_inv = 1;
#line 896
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 16));
      }
#line 898
      if ((unsigned long long )mi2526 & (1ULL << 17)) {
#line 899
        latch_ml = 1;
#line 900
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 17));
      }
#line 902
      if ((unsigned long long )mi2526 & (1ULL << 18)) {
#line 903
        cfg_ml.sr_used = 1;
#line 904
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 18));
      }
#line 906
      if ((unsigned long long )mi2526 & (1ULL << 19)) {
#line 907
        cfg_ml.sync_attr = 1;
#line 908
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 19));
      }
#line 910
      if ((unsigned long long )mi2526 & (1ULL << 20)) {
#line 911
        cfg_ml.ce_used = 1;
#line 912
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 20));
      }
#line 914
      if ((unsigned long long )mi2526 & (1ULL << 21)) {
#line 915
        cfg_x.a2d[3].ff_mux = 4;
#line 916
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 21));
      }
#line 918
      if ((unsigned long long )mi2526 & (1ULL << 22)) {
#line 919
        cfg_x.a2d[2].ff_mux = 4;
#line 920
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 22));
      }
#line 922
      if ((unsigned long long )mi2526 & (1ULL << 23)) {
#line 923
        cfg_x.ce_used = 1;
#line 924
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 23));
      }
#line 926
      if ((unsigned long long )mi2526 & 251658240ULL) {
        {
#line 928
        if (((unsigned long long )mi2526 & 251658240ULL) >> 24 == 1ULL) {
#line 928
          goto case_1___1;
        }
#line 931
        if (((unsigned long long )mi2526 & 251658240ULL) >> 24 == 2ULL) {
#line 931
          goto case_2___0;
        }
#line 934
        if (((unsigned long long )mi2526 & 251658240ULL) >> 24 == 4ULL) {
#line 934
          goto case_4;
        }
#line 937
        if (((unsigned long long )mi2526 & 251658240ULL) >> 24 == 9ULL) {
#line 937
          goto case_9;
        }
#line 940
        if (((unsigned long long )mi2526 & 251658240ULL) >> 24 == 10ULL) {
#line 940
          goto case_10___0;
        }
#line 943
        if (((unsigned long long )mi2526 & 251658240ULL) >> 24 == 12ULL) {
#line 943
          goto case_12___0;
        }
#line 946
        goto switch_default___1;
        case_1___1: /* CIL Label */ 
#line 929
        cfg_ml.a2d[2].out_mux = 6;
#line 930
        goto switch_break___1;
        case_2___0: /* CIL Label */ 
#line 932
        cfg_ml.a2d[2].out_mux = 1;
#line 933
        goto switch_break___1;
        case_4: /* CIL Label */ 
#line 935
        cfg_ml.a2d[2].out_mux = 3;
#line 936
        goto switch_break___1;
        case_9: /* CIL Label */ 
#line 938
        cfg_ml.a2d[2].out_mux = 5;
#line 939
        goto switch_break___1;
        case_10___0: /* CIL Label */ 
#line 941
        cfg_ml.a2d[2].out_mux = 2;
#line 942
        goto switch_break___1;
        case_12___0: /* CIL Label */ 
#line 944
        cfg_ml.a2d[2].out_mux = 7;
#line 945
        goto switch_break___1;
        switch_default___1: /* CIL Label */ 
        {
#line 946
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                946);
        }
#line 946
        goto __Cont___0;
        switch_break___1: /* CIL Label */ ;
        }
#line 948
        mi2526 = (uint64_t )((unsigned long long )mi2526 & 0xfffffffff0ffffffULL);
      }
#line 950
      if ((unsigned long long )mi2526 & 4026531840ULL) {
        {
#line 952
        if (((unsigned long long )mi2526 & 4026531840ULL) >> 28 == 2ULL) {
#line 952
          goto case_2___1;
        }
#line 955
        if (((unsigned long long )mi2526 & 4026531840ULL) >> 28 == 5ULL) {
#line 955
          goto case_5___0;
        }
#line 958
        if (((unsigned long long )mi2526 & 4026531840ULL) >> 28 == 7ULL) {
#line 958
          goto case_7;
        }
#line 961
        if (((unsigned long long )mi2526 & 4026531840ULL) >> 28 == 12ULL) {
#line 961
          goto case_12___1;
        }
#line 964
        if (((unsigned long long )mi2526 & 4026531840ULL) >> 28 == 14ULL) {
#line 964
          goto case_14;
        }
#line 967
        goto switch_default___2;
        case_2___1: /* CIL Label */ 
#line 953
        cfg_ml.a2d[2].ff_mux = 2;
#line 954
        goto switch_break___2;
        case_5___0: /* CIL Label */ 
#line 956
        cfg_ml.a2d[2].ff_mux = 4;
#line 957
        goto switch_break___2;
        case_7: /* CIL Label */ 
#line 959
        cfg_ml.a2d[2].ff_mux = 7;
#line 960
        goto switch_break___2;
        case_12___1: /* CIL Label */ 
#line 962
        cfg_ml.a2d[2].ff_mux = 6;
#line 963
        goto switch_break___2;
        case_14: /* CIL Label */ 
#line 965
        cfg_ml.a2d[2].ff_mux = 5;
#line 966
        goto switch_break___2;
        switch_default___2: /* CIL Label */ 
        {
#line 967
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                967);
        }
#line 967
        goto __Cont___0;
        switch_break___2: /* CIL Label */ ;
        }
#line 969
        mi2526 = (uint64_t )((unsigned long long )mi2526 & 0xffffffff0fffffffULL);
      }
#line 971
      if ((unsigned long long )mi2526 & 64424509440ULL) {
        {
#line 973
        if (((unsigned long long )mi2526 & 64424509440ULL) >> 32 == 2ULL) {
#line 973
          goto case_2___2;
        }
#line 976
        if (((unsigned long long )mi2526 & 64424509440ULL) >> 32 == 3ULL) {
#line 976
          goto case_3;
        }
#line 979
        if (((unsigned long long )mi2526 & 64424509440ULL) >> 32 == 4ULL) {
#line 979
          goto case_4___0;
        }
#line 982
        if (((unsigned long long )mi2526 & 64424509440ULL) >> 32 == 5ULL) {
#line 982
          goto case_5___1;
        }
#line 985
        if (((unsigned long long )mi2526 & 64424509440ULL) >> 32 == 8ULL) {
#line 985
          goto case_8___0;
        }
#line 988
        if (((unsigned long long )mi2526 & 64424509440ULL) >> 32 == 9ULL) {
#line 988
          goto case_9___0;
        }
#line 991
        goto switch_default___3;
        case_2___2: /* CIL Label */ 
#line 974
        cfg_ml.a2d[1].out_mux = 3;
#line 975
        goto switch_break___3;
        case_3: /* CIL Label */ 
#line 977
        cfg_ml.a2d[1].out_mux = 8;
#line 978
        goto switch_break___3;
        case_4___0: /* CIL Label */ 
#line 980
        cfg_ml.a2d[1].out_mux = 6;
#line 981
        goto switch_break___3;
        case_5___1: /* CIL Label */ 
#line 983
        cfg_ml.a2d[1].out_mux = 5;
#line 984
        goto switch_break___3;
        case_8___0: /* CIL Label */ 
#line 986
        cfg_ml.a2d[1].out_mux = 1;
#line 987
        goto switch_break___3;
        case_9___0: /* CIL Label */ 
#line 989
        cfg_ml.a2d[1].out_mux = 2;
#line 990
        goto switch_break___3;
        switch_default___3: /* CIL Label */ 
        {
#line 991
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                991);
        }
#line 991
        goto __Cont___0;
        switch_break___3: /* CIL Label */ ;
        }
#line 993
        mi2526 = (uint64_t )((unsigned long long )mi2526 & 0xfffffff0ffffffffULL);
      }
#line 995
      if ((unsigned long long )mi2526 & (1ULL << 36)) {
#line 996
        cfg_x.a2d[1].ff_mux = 4;
#line 997
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 36));
      }
#line 999
      if ((unsigned long long )mi2526 & (1ULL << 37)) {
#line 1000
        cfg_x.a2d[0].ff_mux = 4;
#line 1001
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 37));
      }
#line 1003
      if ((unsigned long long )mi2526 & (1ULL << 38)) {
#line 1004
        cfg_x.a2d[1].ff_srinit = 2;
#line 1005
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 38));
      }
#line 1007
      if ((unsigned long long )mi2526 & (1ULL << 39)) {
#line 1008
        cfg_x.a2d[0].out_mux = 2;
#line 1009
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 39));
      }
#line 1011
      if ((unsigned long long )mi2526 & (1ULL << 40)) {
#line 1012
        cfg_x.sr_used = 1;
#line 1013
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 40));
      }
#line 1015
      if ((unsigned long long )mi2526 & (1ULL << 41)) {
#line 1016
        cfg_x.sync_attr = 1;
#line 1017
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 41));
      }
#line 1019
      if ((unsigned long long )mi2526 & (1ULL << 42)) {
#line 1020
        latch_x = 1;
#line 1021
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 42));
      }
#line 1023
      if ((unsigned long long )mi2526 & (1ULL << 43)) {
#line 1024
        cfg_ml.clk_inv = 1;
#line 1025
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 43));
      }
#line 1027
      if ((unsigned long long )mi2526 & 263882790666240ULL) {
        {
#line 1029
        if (((unsigned long long )mi2526 & 263882790666240ULL) >> 44 == 3ULL) {
#line 1029
          goto case_3___0;
        }
#line 1032
        if (((unsigned long long )mi2526 & 263882790666240ULL) >> 44 == 4ULL) {
#line 1032
          goto case_4___1;
        }
#line 1035
        if (((unsigned long long )mi2526 & 263882790666240ULL) >> 44 == 7ULL) {
#line 1035
          goto case_7___0;
        }
#line 1038
        if (((unsigned long long )mi2526 & 263882790666240ULL) >> 44 == 10ULL) {
#line 1038
          goto case_10___1;
        }
#line 1041
        if (((unsigned long long )mi2526 & 263882790666240ULL) >> 44 == 14ULL) {
#line 1041
          goto case_14___0;
        }
#line 1044
        goto switch_default___4;
        case_3___0: /* CIL Label */ 
#line 1030
        cfg_ml.a2d[1].ff_mux = 6;
#line 1031
        goto switch_break___4;
        case_4___1: /* CIL Label */ 
#line 1033
        cfg_ml.a2d[1].ff_mux = 2;
#line 1034
        goto switch_break___4;
        case_7___0: /* CIL Label */ 
#line 1036
        cfg_ml.a2d[1].ff_mux = 5;
#line 1037
        goto switch_break___4;
        case_10___1: /* CIL Label */ 
#line 1039
        cfg_ml.a2d[1].ff_mux = 4;
#line 1040
        goto switch_break___4;
        case_14___0: /* CIL Label */ 
#line 1042
        cfg_ml.a2d[1].ff_mux = 8;
#line 1043
        goto switch_break___4;
        switch_default___4: /* CIL Label */ 
        {
#line 1044
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1044);
        }
#line 1044
        goto __Cont___0;
        switch_break___4: /* CIL Label */ ;
        }
#line 1046
        mi2526 = (uint64_t )((unsigned long long )mi2526 & 0xffff0fffffffffffULL);
      }
#line 1048
      if ((unsigned long long )mi2526 & 4222124650659840ULL) {
        {
#line 1050
        if (((unsigned long long )mi2526 & 4222124650659840ULL) >> 48 == 3ULL) {
#line 1050
          goto case_3___1;
        }
#line 1053
        if (((unsigned long long )mi2526 & 4222124650659840ULL) >> 48 == 5ULL) {
#line 1053
          goto case_5___2;
        }
#line 1056
        if (((unsigned long long )mi2526 & 4222124650659840ULL) >> 48 == 8ULL) {
#line 1056
          goto case_8___1;
        }
#line 1059
        if (((unsigned long long )mi2526 & 4222124650659840ULL) >> 48 == 11ULL) {
#line 1059
          goto case_11;
        }
#line 1062
        if (((unsigned long long )mi2526 & 4222124650659840ULL) >> 48 == 13ULL) {
#line 1062
          goto case_13___0;
        }
#line 1065
        goto switch_default___5;
        case_3___1: /* CIL Label */ 
#line 1051
        cfg_ml.a2d[0].ff_mux = 6;
#line 1052
        goto switch_break___5;
        case_5___2: /* CIL Label */ 
#line 1054
        cfg_ml.a2d[0].ff_mux = 4;
#line 1055
        goto switch_break___5;
        case_8___1: /* CIL Label */ 
#line 1057
        cfg_ml.a2d[0].ff_mux = 2;
#line 1058
        goto switch_break___5;
        case_11: /* CIL Label */ 
#line 1060
        cfg_ml.a2d[0].ff_mux = 5;
#line 1061
        goto switch_break___5;
        case_13___0: /* CIL Label */ 
#line 1063
        cfg_ml.a2d[0].ff_mux = 7;
#line 1064
        goto switch_break___5;
        switch_default___5: /* CIL Label */ 
        {
#line 1065
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1065);
        }
#line 1065
        goto __Cont___0;
        switch_break___5: /* CIL Label */ ;
        }
#line 1067
        mi2526 = (uint64_t )((unsigned long long )mi2526 & 0xfff0ffffffffffffULL);
      }
#line 1069
      if ((unsigned long long )mi2526 & 67553994410557440ULL) {
        {
#line 1071
        if (((unsigned long long )mi2526 & 67553994410557440ULL) >> 52 == 1ULL) {
#line 1071
          goto case_1___2;
        }
#line 1074
        if (((unsigned long long )mi2526 & 67553994410557440ULL) >> 52 == 3ULL) {
#line 1074
          goto case_3___2;
        }
#line 1077
        if (((unsigned long long )mi2526 & 67553994410557440ULL) >> 52 == 4ULL) {
#line 1077
          goto case_4___2;
        }
#line 1080
        if (((unsigned long long )mi2526 & 67553994410557440ULL) >> 52 == 6ULL) {
#line 1080
          goto case_6___0;
        }
#line 1083
        if (((unsigned long long )mi2526 & 67553994410557440ULL) >> 52 == 8ULL) {
#line 1083
          goto case_8___2;
        }
#line 1086
        if (((unsigned long long )mi2526 & 67553994410557440ULL) >> 52 == 10ULL) {
#line 1086
          goto case_10___2;
        }
#line 1089
        goto switch_default___6;
        case_1___2: /* CIL Label */ 
#line 1072
        cfg_ml.a2d[0].out_mux = 3;
#line 1073
        goto switch_break___6;
        case_3___2: /* CIL Label */ 
#line 1075
        cfg_ml.a2d[0].out_mux = 7;
#line 1076
        goto switch_break___6;
        case_4___2: /* CIL Label */ 
#line 1078
        cfg_ml.a2d[0].out_mux = 6;
#line 1079
        goto switch_break___6;
        case_6___0: /* CIL Label */ 
#line 1081
        cfg_ml.a2d[0].out_mux = 5;
#line 1082
        goto switch_break___6;
        case_8___2: /* CIL Label */ 
#line 1084
        cfg_ml.a2d[0].out_mux = 1;
#line 1085
        goto switch_break___6;
        case_10___2: /* CIL Label */ 
#line 1087
        cfg_ml.a2d[0].out_mux = 2;
#line 1088
        goto switch_break___6;
        switch_default___6: /* CIL Label */ 
        {
#line 1089
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1089);
        }
#line 1089
        goto __Cont___0;
        switch_break___6: /* CIL Label */ ;
        }
#line 1091
        mi2526 = (uint64_t )((unsigned long long )mi2526 & 0xff0fffffffffffffULL);
      }
#line 1093
      if ((unsigned long long )mi2526 & (1ULL << 56)) {
#line 1094
        cfg_ml.a2d[1].cy0 = 2;
#line 1095
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 56));
      }
#line 1097
      if ((unsigned long long )mi2526 & (1ULL << 57)) {
#line 1098
        cfg_ml.precyinit = 3;
#line 1099
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 57));
      }
#line 1101
      if ((unsigned long long )mi2526 & (1ULL << 58)) {
#line 1102
        cfg_x.a2d[0].ff_srinit = 2;
#line 1103
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 58));
      }
#line 1105
      if ((unsigned long long )mi2526 & (1ULL << 60)) {
#line 1106
        cfg_ml.precyinit = 2;
#line 1107
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 60));
      }
#line 1109
      if ((unsigned long long )mi2526 & (1ULL << 61)) {
#line 1110
        cfg_ml.a2d[1].ff_srinit = 2;
#line 1111
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 61));
      }
#line 1113
      if ((unsigned long long )mi2526 & (1ULL << 62)) {
#line 1114
        cfg_ml.a2d[0].cy0 = 2;
#line 1115
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 62));
      }
#line 1117
      if ((unsigned long long )mi2526 & (1ULL << 63)) {
#line 1118
        if (! l_col) {
          {
#line 1119
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  1119);
          }
#line 1120
          goto __Cont___0;
        }
#line 1122
        cfg_ml.a2d[0].ff_srinit = 2;
#line 1123
        mi2526 = (uint64_t )((unsigned long long )mi2526 & ~ (1ULL << 63));
      }
#line 1133
      if (mi20) {
        {
#line 1134
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E %s:%i y%i x%i l%i mi20 0x%016lX\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1136, y, x, l_col, mi20);
        }
#line 1137
        goto __Cont___0;
      }
#line 1139
      if (mi23_M) {
        {
#line 1140
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E %s:%i y%i x%i l%i mi23_M 0x%016lX\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1142, y, x, l_col, mi23_M);
        }
#line 1143
        goto __Cont___0;
      }
#line 1145
      if (mi2526) {
        {
#line 1146
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E %s:%i y%i x%i l%i mi2526 0x%016lX\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1148, y, x, l_col, mi2526);
        }
#line 1149
        goto __Cont___0;
      }
      {
#line 1159
      dev_ml = fdev_p(es->model, y, x, (enum fpgadev_type )1, 0);
      }
#line 1160
      if (! dev_ml) {
        {
#line 1160
        while (1) {
          while_continue___2: /* CIL Label */ ;
          {
#line 1160
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  1160);
#line 1160
          rc = 22;
          }
#line 1160
          goto fail;
#line 1160
          goto while_break___2;
        }
        while_break___2: /* CIL Label */ ;
        }
      }
      {
#line 1161
      tmp___4 = fpga_switch_first(es->model, y, x, *(dev_ml->pinw + 49), 1);
#line 1161
      tmp___5 = find_es_switch(es, y, x, tmp___4);
      }
#line 1161
      if (tmp___5) {
#line 1163
        cfg_ml.cout_used = 1;
      }
#line 1183
      if (lut_ML[0]) {
#line 1183
        goto _L;
      } else {
        {
#line 1183
        tmp___8 = all_zero((void const   *)(& cfg_ml.a2d[0]), (int )sizeof(cfg_ml.a2d[0]));
        }
#line 1183
        if (! tmp___8) {
          _L: /* CIL Label */ 
#line 1185
          if (lut_ML[0]) {
#line 1185
            if (cfg_ml.a2d[0].out_mux != 1) {
#line 1185
              if (cfg_ml.a2d[0].out_mux != 6) {
#line 1185
                if (cfg_ml.a2d[0].out_mux != 5) {
#line 1185
                  if (cfg_ml.a2d[0].out_mux != 7) {
#line 1185
                    if (cfg_ml.a2d[0].ff_mux != 1) {
#line 1185
                      if (cfg_ml.a2d[0].ff_mux != 6) {
#line 1185
                        if (cfg_ml.a2d[0].ff_mux != 5) {
#line 1185
                          if (cfg_ml.a2d[0].ff_mux != 7) {
#line 1194
                            cfg_ml.a2d[0].out_used = 1;
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
#line 1196
          if (cfg_ml.a2d[0].ff_mux == 2) {
#line 1196
            tmp___6 = 1;
          } else
#line 1196
          if (cfg_ml.a2d[0].out_mux == 3) {
#line 1196
            tmp___6 = 1;
          } else
#line 1196
          if (cfg_ml.a2d[0].out_mux == 2) {
#line 1196
            tmp___6 = 1;
          } else
#line 1196
          if (cfg_ml.a2d[0].cy0 == 2) {
#line 1196
            tmp___6 = 1;
          } else {
#line 1196
            tmp___6 = 0;
          }
#line 1196
          lut5_used = tmp___6;
#line 1200
          if (l_col) {
#line 1200
            tmp___7 = 3;
          } else {
#line 1200
            tmp___7 = 0;
          }
          {
#line 1200
          rc = lut2str(lut_ML[0], tmp___7, lut5_used, lut6_ml[0], & cfg_ml.a2d[0].lut6,
                       lut5_ml[0], & cfg_ml.a2d[0].lut5);
          }
#line 1205
          if (rc) {
            {
#line 1205
            while (1) {
              while_continue___3: /* CIL Label */ ;
              {
#line 1205
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      1205);
#line 1205
              rc = rc;
              }
#line 1205
              goto fail;
#line 1205
              goto while_break___3;
            }
            while_break___3: /* CIL Label */ ;
            }
          }
        }
      }
#line 1208
      if (lut_ML[1]) {
#line 1208
        goto _L___0;
      } else {
        {
#line 1208
        tmp___11 = all_zero((void const   *)(& cfg_ml.a2d[1]), (int )sizeof(cfg_ml.a2d[1]));
        }
#line 1208
        if (! tmp___11) {
          _L___0: /* CIL Label */ 
#line 1210
          if (lut_ML[1]) {
#line 1210
            if (cfg_ml.a2d[1].out_mux != 1) {
#line 1210
              if (cfg_ml.a2d[1].out_mux != 6) {
#line 1210
                if (cfg_ml.a2d[1].out_mux != 5) {
#line 1210
                  if (cfg_ml.a2d[1].out_mux != 7) {
#line 1210
                    if (cfg_ml.a2d[1].ff_mux != 1) {
#line 1210
                      if (cfg_ml.a2d[1].ff_mux != 6) {
#line 1210
                        if (cfg_ml.a2d[1].ff_mux != 5) {
#line 1210
                          if (cfg_ml.a2d[1].ff_mux != 7) {
#line 1219
                            cfg_ml.a2d[1].out_used = 1;
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
#line 1221
          if (cfg_ml.a2d[1].ff_mux == 2) {
#line 1221
            tmp___9 = 1;
          } else
#line 1221
          if (cfg_ml.a2d[1].out_mux == 3) {
#line 1221
            tmp___9 = 1;
          } else
#line 1221
          if (cfg_ml.a2d[1].out_mux == 2) {
#line 1221
            tmp___9 = 1;
          } else
#line 1221
          if (cfg_ml.a2d[1].cy0 == 2) {
#line 1221
            tmp___9 = 1;
          } else {
#line 1221
            tmp___9 = 0;
          }
#line 1221
          lut5_used = tmp___9;
#line 1225
          if (l_col) {
#line 1225
            tmp___10 = 2;
          } else {
#line 1225
            tmp___10 = 1;
          }
          {
#line 1225
          rc = lut2str(lut_ML[1], tmp___10, lut5_used, lut6_ml[1], & cfg_ml.a2d[1].lut6,
                       lut5_ml[1], & cfg_ml.a2d[1].lut5);
          }
#line 1230
          if (rc) {
            {
#line 1230
            while (1) {
              while_continue___4: /* CIL Label */ ;
              {
#line 1230
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      1230);
#line 1230
              rc = rc;
              }
#line 1230
              goto fail;
#line 1230
              goto while_break___4;
            }
            while_break___4: /* CIL Label */ ;
            }
          }
        }
      }
#line 1233
      if (lut_ML[2]) {
#line 1233
        goto _L___1;
      } else {
        {
#line 1233
        tmp___14 = all_zero((void const   *)(& cfg_ml.a2d[2]), (int )sizeof(cfg_ml.a2d[2]));
        }
#line 1233
        if (! tmp___14) {
          _L___1: /* CIL Label */ 
#line 1235
          if (lut_ML[2]) {
#line 1235
            if (cfg_ml.a2d[2].out_mux != 1) {
#line 1235
              if (cfg_ml.a2d[2].out_mux != 6) {
#line 1235
                if (cfg_ml.a2d[2].out_mux != 5) {
#line 1235
                  if (cfg_ml.a2d[2].out_mux != 7) {
#line 1235
                    if (cfg_ml.a2d[2].ff_mux != 1) {
#line 1235
                      if (cfg_ml.a2d[2].ff_mux != 6) {
#line 1235
                        if (cfg_ml.a2d[2].ff_mux != 5) {
#line 1235
                          if (cfg_ml.a2d[2].ff_mux != 7) {
#line 1244
                            cfg_ml.a2d[2].out_used = 1;
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
#line 1246
          if (cfg_ml.a2d[2].ff_mux == 2) {
#line 1246
            tmp___12 = 1;
          } else
#line 1246
          if (cfg_ml.a2d[2].out_mux == 3) {
#line 1246
            tmp___12 = 1;
          } else
#line 1246
          if (cfg_ml.a2d[2].out_mux == 2) {
#line 1246
            tmp___12 = 1;
          } else
#line 1246
          if (cfg_ml.a2d[2].cy0 == 2) {
#line 1246
            tmp___12 = 1;
          } else {
#line 1246
            tmp___12 = 0;
          }
#line 1246
          lut5_used = tmp___12;
#line 1250
          if (l_col) {
#line 1250
            tmp___13 = 3;
          } else {
#line 1250
            tmp___13 = 0;
          }
          {
#line 1250
          rc = lut2str(lut_ML[2], tmp___13, lut5_used, lut6_ml[2], & cfg_ml.a2d[2].lut6,
                       lut5_ml[2], & cfg_ml.a2d[2].lut5);
          }
#line 1255
          if (rc) {
            {
#line 1255
            while (1) {
              while_continue___5: /* CIL Label */ ;
              {
#line 1255
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      1255);
#line 1255
              rc = rc;
              }
#line 1255
              goto fail;
#line 1255
              goto while_break___5;
            }
            while_break___5: /* CIL Label */ ;
            }
          }
        }
      }
#line 1258
      if (lut_ML[3]) {
#line 1258
        goto _L___2;
      } else {
        {
#line 1258
        tmp___17 = all_zero((void const   *)(& cfg_ml.a2d[3]), (int )sizeof(cfg_ml.a2d[3]));
        }
#line 1258
        if (! tmp___17) {
          _L___2: /* CIL Label */ 
#line 1260
          if (lut_ML[3]) {
#line 1260
            if (cfg_ml.a2d[3].out_mux != 1) {
#line 1260
              if (cfg_ml.a2d[3].out_mux != 6) {
#line 1260
                if (cfg_ml.a2d[3].out_mux != 5) {
#line 1260
                  if (cfg_ml.a2d[3].out_mux != 7) {
#line 1260
                    if (cfg_ml.a2d[3].ff_mux != 1) {
#line 1260
                      if (cfg_ml.a2d[3].ff_mux != 6) {
#line 1260
                        if (cfg_ml.a2d[3].ff_mux != 5) {
#line 1260
                          if (cfg_ml.a2d[3].ff_mux != 7) {
#line 1269
                            cfg_ml.a2d[3].out_used = 1;
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
#line 1271
          if (cfg_ml.a2d[3].ff_mux == 2) {
#line 1271
            tmp___15 = 1;
          } else
#line 1271
          if (cfg_ml.a2d[3].out_mux == 3) {
#line 1271
            tmp___15 = 1;
          } else
#line 1271
          if (cfg_ml.a2d[3].out_mux == 2) {
#line 1271
            tmp___15 = 1;
          } else
#line 1271
          if (cfg_ml.a2d[3].cy0 == 2) {
#line 1271
            tmp___15 = 1;
          } else {
#line 1271
            tmp___15 = 0;
          }
#line 1271
          lut5_used = tmp___15;
#line 1275
          if (l_col) {
#line 1275
            tmp___16 = 2;
          } else {
#line 1275
            tmp___16 = 1;
          }
          {
#line 1275
          rc = lut2str(lut_ML[3], tmp___16, lut5_used, lut6_ml[3], & cfg_ml.a2d[3].lut6,
                       lut5_ml[3], & cfg_ml.a2d[3].lut5);
          }
#line 1280
          if (rc) {
            {
#line 1280
            while (1) {
              while_continue___6: /* CIL Label */ ;
              {
#line 1280
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      1280);
#line 1280
              rc = rc;
              }
#line 1280
              goto fail;
#line 1280
              goto while_break___6;
            }
            while_break___6: /* CIL Label */ ;
            }
          }
        }
      }
#line 1283
      if (lut_X[0]) {
#line 1283
        goto _L___3;
      } else {
        {
#line 1283
        tmp___19 = all_zero((void const   *)(& cfg_x.a2d[0]), (int )sizeof(cfg_x.a2d[0]));
        }
#line 1283
        if (! tmp___19) {
          _L___3: /* CIL Label */ 
#line 1285
          if (lut_X[0]) {
#line 1285
            if (cfg_x.a2d[0].ff_mux != 1) {
#line 1287
              cfg_x.a2d[0].out_used = 1;
            }
          }
#line 1288
          lut5_used = cfg_x.a2d[0].out_mux != 0;
#line 1289
          if (l_col) {
#line 1289
            tmp___18 = 2;
          } else {
#line 1289
            tmp___18 = 2;
          }
          {
#line 1289
          rc = lut2str(lut_X[0], tmp___18, lut5_used, lut6_x[0], & cfg_x.a2d[0].lut6,
                       lut5_x[0], & cfg_x.a2d[0].lut5);
          }
#line 1294
          if (rc) {
            {
#line 1294
            while (1) {
              while_continue___7: /* CIL Label */ ;
              {
#line 1294
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      1294);
#line 1294
              rc = rc;
              }
#line 1294
              goto fail;
#line 1294
              goto while_break___7;
            }
            while_break___7: /* CIL Label */ ;
            }
          }
        }
      }
#line 1298
      if (lut_X[1]) {
#line 1298
        goto _L___4;
      } else {
        {
#line 1298
        tmp___21 = all_zero((void const   *)(& cfg_x.a2d[1]), (int )sizeof(cfg_x.a2d[1]));
        }
#line 1298
        if (! tmp___21) {
          _L___4: /* CIL Label */ 
#line 1300
          if (lut_X[1]) {
#line 1300
            if (cfg_x.a2d[1].ff_mux != 1) {
#line 1302
              cfg_x.a2d[1].out_used = 1;
            }
          }
#line 1303
          lut5_used = cfg_x.a2d[1].out_mux != 0;
#line 1304
          if (l_col) {
#line 1304
            tmp___20 = 2;
          } else {
#line 1304
            tmp___20 = 2;
          }
          {
#line 1304
          rc = lut2str(lut_X[1], tmp___20, lut5_used, lut6_x[1], & cfg_x.a2d[1].lut6,
                       lut5_x[1], & cfg_x.a2d[1].lut5);
          }
#line 1309
          if (rc) {
            {
#line 1309
            while (1) {
              while_continue___8: /* CIL Label */ ;
              {
#line 1309
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      1309);
#line 1309
              rc = rc;
              }
#line 1309
              goto fail;
#line 1309
              goto while_break___8;
            }
            while_break___8: /* CIL Label */ ;
            }
          }
        }
      }
#line 1313
      if (lut_X[2]) {
#line 1313
        goto _L___5;
      } else {
        {
#line 1313
        tmp___23 = all_zero((void const   *)(& cfg_x.a2d[2]), (int )sizeof(cfg_x.a2d[2]));
        }
#line 1313
        if (! tmp___23) {
          _L___5: /* CIL Label */ 
#line 1315
          if (lut_X[2]) {
#line 1315
            if (cfg_x.a2d[2].ff_mux != 1) {
#line 1317
              cfg_x.a2d[2].out_used = 1;
            }
          }
#line 1318
          lut5_used = cfg_x.a2d[2].out_mux != 0;
#line 1319
          if (l_col) {
#line 1319
            tmp___22 = 3;
          } else {
#line 1319
            tmp___22 = 3;
          }
          {
#line 1319
          rc = lut2str(lut_X[2], tmp___22, lut5_used, lut6_x[2], & cfg_x.a2d[2].lut6,
                       lut5_x[2], & cfg_x.a2d[2].lut5);
          }
#line 1324
          if (rc) {
            {
#line 1324
            while (1) {
              while_continue___9: /* CIL Label */ ;
              {
#line 1324
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      1324);
#line 1324
              rc = rc;
              }
#line 1324
              goto fail;
#line 1324
              goto while_break___9;
            }
            while_break___9: /* CIL Label */ ;
            }
          }
        }
      }
#line 1328
      if (lut_X[3]) {
#line 1328
        goto _L___6;
      } else {
        {
#line 1328
        tmp___25 = all_zero((void const   *)(& cfg_x.a2d[3]), (int )sizeof(cfg_x.a2d[3]));
        }
#line 1328
        if (! tmp___25) {
          _L___6: /* CIL Label */ 
#line 1330
          if (lut_X[3]) {
#line 1330
            if (cfg_x.a2d[3].ff_mux != 1) {
#line 1332
              cfg_x.a2d[3].out_used = 1;
            }
          }
#line 1333
          lut5_used = cfg_x.a2d[3].out_mux != 0;
#line 1334
          if (l_col) {
#line 1334
            tmp___24 = 3;
          } else {
#line 1334
            tmp___24 = 3;
          }
          {
#line 1334
          rc = lut2str(lut_X[3], tmp___24, lut5_used, lut6_x[3], & cfg_x.a2d[3].lut6,
                       lut5_x[3], & cfg_x.a2d[3].lut5);
          }
#line 1339
          if (rc) {
            {
#line 1339
            while (1) {
              while_continue___10: /* CIL Label */ ;
              {
#line 1339
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      1339);
#line 1339
              rc = rc;
              }
#line 1339
              goto fail;
#line 1339
              goto while_break___10;
            }
            while_break___10: /* CIL Label */ ;
            }
          }
        }
      }
#line 1350
      if (latch_ml) {
#line 1350
        if (! cfg_ml.a2d[0].ff_mux) {
#line 1350
          if (! cfg_ml.a2d[1].ff_mux) {
#line 1350
            if (! cfg_ml.a2d[2].ff_mux) {
#line 1350
              if (! cfg_ml.a2d[3].ff_mux) {
                {
#line 1355
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                        1355);
                }
#line 1356
                goto __Cont___0;
              }
            }
          }
        }
      }
#line 1358
      if (latch_x) {
#line 1358
        if (! cfg_x.a2d[0].ff_mux) {
#line 1358
          if (! cfg_x.a2d[1].ff_mux) {
#line 1358
            if (! cfg_x.a2d[2].ff_mux) {
#line 1358
              if (! cfg_x.a2d[3].ff_mux) {
                {
#line 1363
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                        1363);
                }
#line 1364
                goto __Cont___0;
              }
            }
          }
        }
      }
#line 1368
      lut = 0;
      {
#line 1368
      while (1) {
        while_continue___11: /* CIL Label */ ;
#line 1368
        if (! (lut <= 3)) {
#line 1368
          goto while_break___11;
        }
#line 1369
        if (cfg_ml.a2d[lut].ff_mux) {
#line 1370
          if (latch_ml) {
#line 1370
            cfg_ml.a2d[lut].ff = 3;
          } else {
#line 1370
            cfg_ml.a2d[lut].ff = 4;
          }
#line 1371
          if (! cfg_ml.a2d[lut].ff_srinit) {
#line 1372
            cfg_ml.a2d[lut].ff_srinit = 1;
          }
#line 1373
          if (! cfg_ml.clk_inv) {
#line 1374
            cfg_ml.clk_inv = 2;
          }
#line 1375
          if (! cfg_ml.sync_attr) {
#line 1376
            cfg_ml.sync_attr = 2;
          }
        }
#line 1378
        if (cfg_x.a2d[lut].ff_mux) {
#line 1379
          if (latch_x) {
#line 1379
            cfg_x.a2d[lut].ff = 3;
          } else {
#line 1379
            cfg_x.a2d[lut].ff = 4;
          }
#line 1380
          if (! cfg_x.a2d[lut].ff_srinit) {
#line 1381
            cfg_x.a2d[lut].ff_srinit = 1;
          }
#line 1382
          if (! cfg_x.clk_inv) {
#line 1383
            cfg_x.clk_inv = 2;
          }
#line 1384
          if (! cfg_x.sync_attr) {
#line 1385
            cfg_x.sync_attr = 2;
          }
        }
#line 1368
        lut ++;
      }
      while_break___11: /* CIL Label */ ;
      }
#line 1392
      if (! cfg_ml.precyinit) {
#line 1392
        if (cfg_ml.a2d[0].out_mux == 6) {
#line 1392
          goto _L___7;
        } else
#line 1392
        if (cfg_ml.a2d[0].ff_mux == 6) {
#line 1392
          goto _L___7;
        } else
#line 1392
        if (cfg_ml.a2d[0].cy0) {
          _L___7: /* CIL Label */ 
          {
#line 1399
          tmp___28 = fpga_connpt_find(es->model, y, x, *(dev_ml->pinw + 31), & connpt_dests_o,
                                      & num_dests);
          }
#line 1399
          if (tmp___28 == -1) {
            {
#line 1403
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    1403);
            }
          } else
#line 1399
          if (num_dests != 1) {
            {
#line 1403
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    1403);
            }
          } else {
            {
#line 1405
            fpga_conn_dest(es->model, y, x, connpt_dests_o, & cout_y, & cout_x, & cout_str);
#line 1407
            tmp___26 = fpga_switch_first(es->model, cout_y, cout_x, cout_str, 0);
#line 1407
            tmp___27 = find_es_switch(es, cout_y, cout_x, tmp___26);
            }
#line 1407
            if (tmp___27) {
#line 1409
              cfg_ml.precyinit = 1;
            }
          }
        }
      }
      {
#line 1418
      tmp___29 = frame_get_u64((uint8_t const   *)((u8_p + 2600) + byte_off));
#line 1418
      frame_set_u64((u8_p + 2600) + byte_off, (uint64_t )((unsigned long long )tmp___29 & 0xffffff0000ffffffULL));
      }
#line 1421
      if (l_col) {
#line 1421
        last_minor = 29;
      } else {
#line 1421
        last_minor = 30;
      }
#line 1422
      i = 21;
      {
#line 1422
      while (1) {
        while_continue___12: /* CIL Label */ ;
#line 1422
        if (! (i <= last_minor)) {
#line 1422
          goto while_break___12;
        }
        {
#line 1423
        frame_set_u64((u8_p + i * 130) + byte_off, (uint64_t )0);
#line 1422
        i ++;
        }
      }
      while_break___12: /* CIL Label */ ;
      }
      {
#line 1431
      tmp___30 = all_zero((void const   *)(& cfg_ml), (int )sizeof(cfg_ml));
      }
#line 1431
      if (! tmp___30) {
        {
#line 1432
        rc = fdev_logic_setconf(es->model, y, x, 0, (struct fpgadev_logic  const  *)(& cfg_ml));
        }
#line 1433
        if (rc) {
          {
#line 1433
          while (1) {
            while_continue___13: /* CIL Label */ ;
            {
#line 1433
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    1433);
#line 1433
            rc = rc;
            }
#line 1433
            goto fail;
#line 1433
            goto while_break___13;
          }
          while_break___13: /* CIL Label */ ;
          }
        }
      }
      {
#line 1435
      tmp___31 = all_zero((void const   *)(& cfg_x), (int )sizeof(cfg_x));
      }
#line 1435
      if (! tmp___31) {
        {
#line 1436
        rc = fdev_logic_setconf(es->model, y, x, 1, (struct fpgadev_logic  const  *)(& cfg_x));
        }
#line 1437
        if (rc) {
          {
#line 1437
          while (1) {
            while_continue___14: /* CIL Label */ ;
            {
#line 1437
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    1437);
#line 1437
            rc = rc;
            }
#line 1437
            goto fail;
#line 1437
            goto while_break___14;
          }
          while_break___14: /* CIL Label */ ;
          }
        }
      }
      __Cont___0: /* CIL Label */ 
#line 700
      y ++;
    }
    while_break___1: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 697
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1441
  return (0);
  fail: 
#line 1443
  return (rc);
}
}
#line 1446 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int bitpos_is_set(struct extract_state *es , int y , int x , struct xc6_routing_bitpos *swpos ,
                         int *is_set ) 
{ 
  int row_num ;
  int row_pos ;
  int start_in_frame ;
  int two_bits_val ;
  int rc ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;

  {
  {
#line 1451
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1451
    if ((es->model)->rc) {
#line 1451
      return ((es->model)->rc);
    }
#line 1451
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1452
  *is_set = 0;
#line 1453
  is_in_row((struct fpga_model  const  *)es->model, y, & row_num, & row_pos);
  }
#line 1454
  if (row_num == -1) {
#line 1454
    goto _L;
  } else
#line 1454
  if (row_pos == -1) {
#line 1454
    goto _L;
  } else
#line 1454
  if (row_pos == 8) {
    _L: /* CIL Label */ 
    {
#line 1455
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1455
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              1455);
#line 1455
      rc = 22;
      }
#line 1455
      goto fail;
#line 1455
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 1456
  if (row_pos > 8) {
#line 1457
    start_in_frame = (row_pos - 1) * 64 + 16;
  } else {
#line 1459
    start_in_frame = row_pos * 64;
  }
#line 1461
  if (swpos->minor == 20) {
    {
#line 1462
    tmp = get_bit(es->bits, row_num, (es->model)->x_major[x], 20, start_in_frame + swpos->two_bits_o);
#line 1462
    tmp___0 = get_bit(es->bits, row_num, (es->model)->x_major[x], 20, (start_in_frame + swpos->two_bits_o) + 1);
#line 1462
    two_bits_val = ((tmp != 0) << 1) | (tmp___0 != 0);
    }
#line 1466
    if (two_bits_val != swpos->two_bits_val) {
#line 1467
      return (0);
    }
    {
#line 1469
    tmp___1 = get_bit(es->bits, row_num, (es->model)->x_major[x], 20, start_in_frame + swpos->one_bit_o);
    }
#line 1469
    if (! tmp___1) {
#line 1471
      return (0);
    }
  } else {
    {
#line 1473
    tmp___2 = get_bit(es->bits, row_num, (es->model)->x_major[x], swpos->minor, start_in_frame + swpos->two_bits_o / 2);
#line 1473
    tmp___3 = get_bit(es->bits, row_num, (es->model)->x_major[x], swpos->minor + 1,
                      start_in_frame + swpos->two_bits_o / 2);
#line 1473
    two_bits_val = ((tmp___2 != 0) << 1) | (tmp___3 != 0);
    }
#line 1478
    if (two_bits_val != swpos->two_bits_val) {
#line 1479
      return (0);
    }
    {
#line 1481
    tmp___4 = get_bit(es->bits, row_num, (es->model)->x_major[x], swpos->minor + (swpos->one_bit_o & 1),
                      start_in_frame + swpos->one_bit_o / 2);
    }
#line 1481
    if (! tmp___4) {
#line 1484
      return (0);
    }
  }
#line 1486
  *is_set = 1;
#line 1487
  return (0);
  fail: 
#line 1489
  return (rc);
}
}
#line 1492 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int bitpos_clear_bits(struct extract_state *es , int y , int x , struct xc6_routing_bitpos *swpos ) 
{ 
  int row_num ;
  int row_pos ;
  int start_in_frame ;
  int rc ;

  {
  {
#line 1497
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1497
    if ((es->model)->rc) {
#line 1497
      return ((es->model)->rc);
    }
#line 1497
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1498
  is_in_row((struct fpga_model  const  *)es->model, y, & row_num, & row_pos);
  }
#line 1499
  if (row_num == -1) {
#line 1499
    goto _L;
  } else
#line 1499
  if (row_pos == -1) {
#line 1499
    goto _L;
  } else
#line 1499
  if (row_pos == 8) {
    _L: /* CIL Label */ 
    {
#line 1500
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1500
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              1500);
#line 1500
      rc = 22;
      }
#line 1500
      goto fail;
#line 1500
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 1501
  if (row_pos > 8) {
#line 1502
    start_in_frame = (row_pos - 1) * 64 + 16;
  } else {
#line 1504
    start_in_frame = row_pos * 64;
  }
#line 1506
  if (swpos->minor == 20) {
    {
#line 1507
    clear_bit(es->bits, row_num, (es->model)->x_major[x], swpos->minor, start_in_frame + swpos->two_bits_o);
#line 1509
    clear_bit(es->bits, row_num, (es->model)->x_major[x], swpos->minor, (start_in_frame + swpos->two_bits_o) + 1);
#line 1511
    clear_bit(es->bits, row_num, (es->model)->x_major[x], swpos->minor, start_in_frame + swpos->one_bit_o);
    }
  } else {
    {
#line 1514
    clear_bit(es->bits, row_num, (es->model)->x_major[x], swpos->minor, start_in_frame + swpos->two_bits_o / 2);
#line 1516
    clear_bit(es->bits, row_num, (es->model)->x_major[x], swpos->minor + 1, start_in_frame + swpos->two_bits_o / 2);
#line 1518
    clear_bit(es->bits, row_num, (es->model)->x_major[x], swpos->minor + (swpos->one_bit_o & 1),
              start_in_frame + swpos->one_bit_o / 2);
    }
  }
#line 1521
  return (0);
  fail: 
#line 1523
  return (rc);
}
}
#line 1526 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int bitpos_set_bits(struct fpga_bits *bits , struct fpga_model *model , int y ,
                           int x , struct xc6_routing_bitpos *swpos ) 
{ 
  int row_num ;
  int row_pos ;
  int start_in_frame ;
  int rc ;

  {
  {
#line 1531
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1531
    if (model->rc) {
#line 1531
      return (model->rc);
    }
#line 1531
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1532
  is_in_row((struct fpga_model  const  *)model, y, & row_num, & row_pos);
  }
#line 1533
  if (row_num == -1) {
#line 1533
    goto _L;
  } else
#line 1533
  if (row_pos == -1) {
#line 1533
    goto _L;
  } else
#line 1533
  if (row_pos == 8) {
    _L: /* CIL Label */ 
    {
#line 1534
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1534
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              1534);
#line 1534
      rc = 22;
      }
#line 1534
      goto fail;
#line 1534
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 1535
  if (row_pos > 8) {
#line 1536
    start_in_frame = (row_pos - 1) * 64 + 16;
  } else {
#line 1538
    start_in_frame = row_pos * 64;
  }
#line 1540
  if (swpos->minor == 20) {
#line 1541
    if (swpos->two_bits_val & 2) {
      {
#line 1542
      set_bit(bits, row_num, model->x_major[x], swpos->minor, start_in_frame + swpos->two_bits_o);
      }
    }
#line 1544
    if (swpos->two_bits_val & 1) {
      {
#line 1545
      set_bit(bits, row_num, model->x_major[x], swpos->minor, (start_in_frame + swpos->two_bits_o) + 1);
      }
    }
    {
#line 1547
    set_bit(bits, row_num, model->x_major[x], swpos->minor, start_in_frame + swpos->one_bit_o);
    }
  } else {
#line 1550
    if (swpos->two_bits_val & 2) {
      {
#line 1551
      set_bit(bits, row_num, model->x_major[x], swpos->minor, start_in_frame + swpos->two_bits_o / 2);
      }
    }
#line 1553
    if (swpos->two_bits_val & 1) {
      {
#line 1554
      set_bit(bits, row_num, model->x_major[x], swpos->minor + 1, start_in_frame + swpos->two_bits_o / 2);
      }
    }
    {
#line 1556
    set_bit(bits, row_num, model->x_major[x], swpos->minor + (swpos->one_bit_o & 1),
            start_in_frame + swpos->one_bit_o / 2);
    }
  }
#line 1559
  return (0);
  fail: 
#line 1561
  return (rc);
}
}
#line 1564 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int extract_routing_switches(struct extract_state *es , int y , int x ) 
{ 
  struct fpga_tile *tile ;
  swidx_t sw_idx ;
  int i ;
  int is_set ;
  int rc ;
  str16_t tmp ;
  str16_t tmp___0 ;

  {
  {
#line 1570
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1570
    if ((es->model)->rc) {
#line 1570
      return ((es->model)->rc);
    }
#line 1570
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1571
  tile = (es->model)->tiles + (y * (es->model)->x_width + x);
#line 1573
  i = 0;
  {
#line 1573
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1573
    if (! (i < (es->model)->num_bitpos)) {
#line 1573
      goto while_break___0;
    }
    {
#line 1574
    rc = bitpos_is_set(es, y, x, (es->model)->sw_bitpos + i, & is_set);
    }
#line 1575
    if (rc) {
      {
#line 1575
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 1575
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1575);
        }
#line 1575
        if (! (es->model)->rc) {
#line 1575
          (es->model)->rc = rc;
        }
#line 1575
        return ((es->model)->rc);
#line 1575
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 1576
    if (! is_set) {
#line 1576
      goto __Cont;
    }
    {
#line 1578
    tmp = fpga_wire2str_i(es->model, (enum extra_wires )((es->model)->sw_bitpos + i)->to);
#line 1578
    tmp___0 = fpga_wire2str_i(es->model, (enum extra_wires )((es->model)->sw_bitpos + i)->from);
#line 1578
    sw_idx = fpga_switch_lookup(es->model, y, x, tmp___0, tmp);
    }
#line 1581
    if (sw_idx == -1) {
      {
#line 1581
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 1581
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1581);
        }
#line 1581
        if (! (es->model)->rc) {
#line 1581
          (es->model)->rc = 22;
        }
#line 1581
        return ((es->model)->rc);
#line 1581
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 1584
    if (*(tile->switches + sw_idx) & 1073741824U) {
      {
#line 1585
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              1585);
      }
    }
#line 1586
    if (*(tile->switches + sw_idx) & 2147483648U) {
      {
#line 1587
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              1587);
      }
    }
#line 1588
    if (es->num_yx_pos >= 1024) {
      {
#line 1589
      while (1) {
        while_continue___3: /* CIL Label */ ;
        {
#line 1589
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1589);
        }
#line 1589
        if (! (es->model)->rc) {
#line 1589
          (es->model)->rc = 95;
        }
#line 1589
        return ((es->model)->rc);
#line 1589
        goto while_break___3;
      }
      while_break___3: /* CIL Label */ ;
      }
    }
    {
#line 1590
    es->yx_pos[es->num_yx_pos].y = y;
#line 1591
    es->yx_pos[es->num_yx_pos].x = x;
#line 1592
    es->yx_pos[es->num_yx_pos].idx = sw_idx;
#line 1593
    (es->num_yx_pos) ++;
#line 1594
    rc = bitpos_clear_bits(es, y, x, (es->model)->sw_bitpos + i);
    }
#line 1595
    if (rc) {
      {
#line 1595
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 1595
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1595);
        }
#line 1595
        if (! (es->model)->rc) {
#line 1595
          (es->model)->rc = rc;
        }
#line 1595
        return ((es->model)->rc);
#line 1595
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
    }
    __Cont: /* CIL Label */ 
#line 1573
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1597
  return ((es->model)->rc);
}
}
#line 1600 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int extract_logic_switches(struct extract_state *es , int y , int x ) 
{ 
  int row ;
  int row_pos ;
  int byte_off ;
  int minor ;
  int rc ;
  uint8_t *u8_p ;
  int tmp ;
  int tmp___0 ;
  struct fpga_device *dev ;
  int connpt_dests_o ;
  int num_dests ;
  int cout_y ;
  int cout_x ;
  str16_t cout_str ;
  swidx_t cout_sw ;
  int tmp___1 ;
  int tmp___2 ;

  {
  {
#line 1605
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1605
    if ((es->model)->rc) {
#line 1605
      return ((es->model)->rc);
    }
#line 1605
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1606
  row = which_row(y, es->model);
#line 1607
  row_pos = pos_in_row(y, es->model);
  }
#line 1608
  if (row == -1) {
#line 1608
    goto _L;
  } else
#line 1608
  if (row_pos == -1) {
#line 1608
    goto _L;
  } else
#line 1608
  if (row_pos == 8) {
    _L: /* CIL Label */ 
    {
#line 1608
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1608
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              1608);
#line 1608
      rc = 22;
      }
#line 1608
      goto fail;
#line 1608
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 1609
  if (row_pos > 8) {
#line 1609
    row_pos --;
  }
  {
#line 1610
  u8_p = get_first_minor(es->bits, row, (es->model)->x_major[x]);
#line 1611
  byte_off = row_pos * 8;
  }
#line 1612
  if (row_pos >= 8) {
#line 1612
    byte_off += 2;
  }
  {
#line 1614
  tmp___0 = has_device_type(es->model, y, x, 1, 1);
  }
#line 1614
  if (tmp___0) {
#line 1615
    minor = 26;
  } else {
    {
#line 1616
    tmp = has_device_type(es->model, y, x, 1, 2);
    }
#line 1616
    if (tmp) {
#line 1617
      minor = 25;
    } else {
      {
#line 1619
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 1619
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1619);
#line 1619
        rc = 22;
        }
#line 1619
        goto fail;
#line 1619
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
  }
  {
#line 1621
  tmp___2 = frame_get_bit((uint8_t const   *)(u8_p + minor * 130), byte_off * 8 + 59);
  }
#line 1621
  if (tmp___2) {
    {
#line 1627
    dev = fdev_p(es->model, y, x, (enum fpgadev_type )1, 0);
    }
#line 1628
    if (! dev) {
      {
#line 1628
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 1628
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1628);
#line 1628
        rc = 22;
        }
#line 1628
        goto fail;
#line 1628
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
    {
#line 1630
    tmp___1 = fpga_connpt_find(es->model, y, x, *(dev->pinw + 31), & connpt_dests_o,
                               & num_dests);
    }
#line 1630
    if (tmp___1 == -1) {
      {
#line 1634
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              1634);
      }
    } else
#line 1630
    if (num_dests != 1) {
      {
#line 1634
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              1634);
      }
    } else {
      {
#line 1636
      fpga_conn_dest(es->model, y, x, connpt_dests_o, & cout_y, & cout_x, & cout_str);
#line 1638
      cout_sw = fpga_switch_first(es->model, cout_y, cout_x, cout_str, 0);
      }
#line 1640
      if (cout_sw == -1) {
        {
#line 1640
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1640);
        }
      } else {
#line 1642
        if (es->num_yx_pos >= 1024) {
          {
#line 1643
          while (1) {
            while_continue___3: /* CIL Label */ ;
            {
#line 1643
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    1643);
#line 1643
            rc = 95;
            }
#line 1643
            goto fail;
#line 1643
            goto while_break___3;
          }
          while_break___3: /* CIL Label */ ;
          }
        }
        {
#line 1644
        es->yx_pos[es->num_yx_pos].y = cout_y;
#line 1645
        es->yx_pos[es->num_yx_pos].x = cout_x;
#line 1646
        es->yx_pos[es->num_yx_pos].idx = cout_sw;
#line 1647
        (es->num_yx_pos) ++;
#line 1649
        frame_clear_bit(u8_p + minor * 130, byte_off * 8 + 59);
        }
      }
    }
  }
#line 1654
  return (0);
  fail: 
#line 1656
  return (rc);
}
}
#line 1672 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
struct iologic_sw_pos s_left_io_swpos[1]  = {      {{(char const   *)0}, {(char const   *)0, (char const   *)0, (char const   *)0,
                            (char const   *)0}, {0, 0, 0, 0}, {0, 0, 0, 0}}};
#line 1673 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
struct iologic_sw_pos s_right_io_swpos[1]  = {      {{(char const   *)0}, {(char const   *)0, (char const   *)0, (char const   *)0,
                            (char const   *)0}, {0, 0, 0, 0}, {0, 0, 0, 0}}};
#line 1674 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
struct iologic_sw_pos s_top_outer_io_swpos[1]  = {      {{(char const   *)0}, {(char const   *)0, (char const   *)0, (char const   *)0,
                            (char const   *)0}, {0, 0, 0, 0}, {0, 0, 0, 0}}};
#line 1675 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
struct iologic_sw_pos s_top_inner_io_swpos[1]  = {      {{(char const   *)0}, {(char const   *)0, (char const   *)0, (char const   *)0,
                            (char const   *)0}, {0, 0, 0, 0}, {0, 0, 0, 0}}};
#line 1677 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
struct iologic_sw_pos s_bot_inner_io_swpos[17]  = 
#line 1677
  {      {{"D_ILOGIC_IDATAIN_IODELAY_S"}, {"BIOI_INNER_IBUF0"}, {23, 23, -1}, {28, 29}}, 
        {{"D_ILOGIC_SITE"},
      {"D_ILOGIC_IDATAIN_IODELAY"}, {26, -1}, {20}}, 
        {{"D_ILOGIC_SITE_S"}, {"D_ILOGIC_IDATAIN_IODELAY_S"}, {26, -1}, {23}}, 
        {{"DFB_ILOGIC_SITE"}, {"D_ILOGIC_SITE"}, {28, -1}, {63}}, 
        {{"DFB_ILOGIC_SITE_S"}, {"D_ILOGIC_SITE_S"}, {28, -1}, {0}}, 
        {{"FABRICOUT_ILOGIC_SITE"}, {"D_ILOGIC_SITE"}, {29, -1}, {49}}, 
        {{"FABRICOUT_ILOGIC_SITE_S"}, {"D_ILOGIC_SITE_S"}, {29, -1}, {14}}, 
        {{"OQ_OLOGIC_SITE", "BIOI_INNER_O0"}, {"D1_OLOGIC_SITE", "OQ_OLOGIC_SITE"}, {26,
                                                                                  27,
                                                                                  28,
                                                                                  -1},
      {40, 21, 57}}, 
        {{"OQ_OLOGIC_SITE_S", "BIOI_INNER_O1"}, {"D1_OLOGIC_SITE_S", "OQ_OLOGIC_SITE_S"},
      {26, 27, 28, -1}, {43, 56, 6}}, 
        {{"IOI_LOGICOUT0"}, {"IOI_INTER_LOGICOUT0"}, {-1}, {0, 0, 0, 0}}, 
        {{"IOI_LOGICOUT7"}, {"IOI_INTER_LOGICOUT7"}, {-1}, {0, 0, 0, 0}}, 
        {{"IOI_INTER_LOGICOUT0"}, {"FABRICOUT_ILOGIC_SITE"}, {-1}, {0, 0, 0, 0}}, 
        {{"IOI_INTER_LOGICOUT7"}, {"FABRICOUT_ILOGIC_SITE_S"}, {-1}, {0, 0, 0, 0}}, 
        {{"D_ILOGIC_IDATAIN_IODELAY"}, {"BIOI_INNER_IBUF0"}, {-1}, {0, 0, 0, 0}}, 
        {{"D_ILOGIC_IDATAIN_IODELAY_S"}, {"BIOI_INNER_IBUF1"}, {-1}, {0, 0, 0, 0}}, 
        {{"D1_OLOGIC_SITE"}, {"IOI_LOGICINB31"}, {-1}, {0, 0, 0, 0}}, 
        {{(char const   *)0}, {(char const   *)0, (char const   *)0, (char const   *)0,
                            (char const   *)0}, {0, 0, 0, 0}, {0, 0, 0, 0}}};
#line 1736 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
struct iologic_sw_pos s_bot_outer_io_swpos[17]  = 
#line 1736
  {      {{"D_ILOGIC_IDATAIN_IODELAY_S"}, {"BIOI_OUTER_IBUF0"}, {23, 23, -1}, {28, 29}}, 
        {{"D_ILOGIC_SITE"},
      {"D_ILOGIC_IDATAIN_IODELAY"}, {26, -1}, {20}}, 
        {{"D_ILOGIC_SITE_S"}, {"D_ILOGIC_IDATAIN_IODELAY_S"}, {26, -1}, {23}}, 
        {{"DFB_ILOGIC_SITE"}, {"D_ILOGIC_SITE"}, {28, -1}, {63}}, 
        {{"DFB_ILOGIC_SITE_S"}, {"D_ILOGIC_SITE_S"}, {28, -1}, {0}}, 
        {{"FABRICOUT_ILOGIC_SITE"}, {"D_ILOGIC_SITE"}, {29, -1}, {49}}, 
        {{"FABRICOUT_ILOGIC_SITE_S"}, {"D_ILOGIC_SITE_S"}, {29, -1}, {14}}, 
        {{"OQ_OLOGIC_SITE", "BIOI_OUTER_O0"}, {"D1_OLOGIC_SITE", "OQ_OLOGIC_SITE"}, {26,
                                                                                  27,
                                                                                  28,
                                                                                  -1},
      {40, 21, 57}}, 
        {{"OQ_OLOGIC_SITE_S", "BIOI_OUTER_O1"}, {"D1_OLOGIC_SITE_S", "OQ_OLOGIC_SITE_S"},
      {26, 27, 28, -1}, {43, 56, 6}}, 
        {{"IOI_LOGICOUT0"}, {"IOI_INTER_LOGICOUT0"}, {-1}, {0, 0, 0, 0}}, 
        {{"IOI_LOGICOUT7"}, {"IOI_INTER_LOGICOUT7"}, {-1}, {0, 0, 0, 0}}, 
        {{"IOI_INTER_LOGICOUT0"}, {"FABRICOUT_ILOGIC_SITE"}, {-1}, {0, 0, 0, 0}}, 
        {{"IOI_INTER_LOGICOUT7"}, {"FABRICOUT_ILOGIC_SITE_S"}, {-1}, {0, 0, 0, 0}}, 
        {{"D_ILOGIC_IDATAIN_IODELAY"}, {"BIOI_INNER_IBUF0"}, {-1}, {0, 0, 0, 0}}, 
        {{"D_ILOGIC_IDATAIN_IODELAY_S"}, {"BIOI_INNER_IBUF1"}, {-1}, {0, 0, 0, 0}}, 
        {{"D1_OLOGIC_SITE"}, {"IOI_LOGICINB31"}, {-1}, {0, 0, 0, 0}}, 
        {{(char const   *)0}, {(char const   *)0, (char const   *)0, (char const   *)0,
                            (char const   *)0}, {0, 0, 0, 0}, {0, 0, 0, 0}}};
#line 1795 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int add_yx_switch(struct extract_state *es , int y , int x , char const   *from ,
                         char const   *to ) 
{ 
  str16_t from_str_i ;
  str16_t to_str_i ;
  swidx_t sw_idx ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 1801
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1801
    if ((es->model)->rc) {
#line 1801
      return ((es->model)->rc);
    }
#line 1801
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1803
  tmp = strarray_find(& (es->model)->str, from);
#line 1803
  from_str_i = (str16_t )tmp;
#line 1804
  tmp___0 = strarray_find(& (es->model)->str, to);
#line 1804
  to_str_i = (str16_t )tmp___0;
  }
  {
#line 1805
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 1805
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 1805
      if ((es->model)->rc) {
#line 1805
        return ((es->model)->rc);
      }
#line 1805
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 1805
    if ((int )from_str_i != 0) {
#line 1805
      if (! ((int )to_str_i != 0)) {
#line 1805
        goto _L;
      }
    } else {
      _L: /* CIL Label */ 
      {
#line 1805
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 1805
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1806);
        }
#line 1805
        if (! (es->model)->rc) {
#line 1805
          (es->model)->rc = 22;
        }
#line 1805
        return ((es->model)->rc);
#line 1805
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 1805
    goto while_break___0;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 1808
  sw_idx = fpga_switch_lookup(es->model, y, x, from_str_i, to_str_i);
  }
  {
#line 1810
  while (1) {
    while_continue___3: /* CIL Label */ ;
    {
#line 1810
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 1810
      if ((es->model)->rc) {
#line 1810
        return ((es->model)->rc);
      }
#line 1810
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
#line 1810
    if (! (sw_idx != -1)) {
      {
#line 1810
      while (1) {
        while_continue___5: /* CIL Label */ ;
        {
#line 1810
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1810);
        }
#line 1810
        if (! (es->model)->rc) {
#line 1810
          (es->model)->rc = 22;
        }
#line 1810
        return ((es->model)->rc);
#line 1810
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
    }
#line 1810
    goto while_break___3;
  }
  while_break___3: /* CIL Label */ ;
  }
  {
#line 1812
  while (1) {
    while_continue___6: /* CIL Label */ ;
    {
#line 1812
    while (1) {
      while_continue___7: /* CIL Label */ ;
#line 1812
      if ((es->model)->rc) {
#line 1812
        return ((es->model)->rc);
      }
#line 1812
      goto while_break___7;
    }
    while_break___7: /* CIL Label */ ;
    }
#line 1812
    if (! (es->num_yx_pos < 1024)) {
      {
#line 1812
      while (1) {
        while_continue___8: /* CIL Label */ ;
        {
#line 1812
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1812);
        }
#line 1812
        if (! (es->model)->rc) {
#line 1812
          (es->model)->rc = 22;
        }
#line 1812
        return ((es->model)->rc);
#line 1812
        goto while_break___8;
      }
      while_break___8: /* CIL Label */ ;
      }
    }
#line 1812
    goto while_break___6;
  }
  while_break___6: /* CIL Label */ ;
  }
#line 1813
  es->yx_pos[es->num_yx_pos].y = y;
#line 1814
  es->yx_pos[es->num_yx_pos].x = x;
#line 1815
  es->yx_pos[es->num_yx_pos].idx = sw_idx;
#line 1816
  (es->num_yx_pos) ++;
#line 1818
  return ((es->model)->rc);
}
}
#line 1821 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int extract_iologic_switches(struct extract_state *es , int y , int x ) 
{ 
  int row_num ;
  int row_pos ;
  int bit_in_frame ;
  int i ;
  int j ;
  int rc ;
  uint8_t *minor0_p ;
  struct iologic_sw_pos *sw_pos ;
  int tmp ;

  {
  {
#line 1827
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1827
    if ((es->model)->rc) {
#line 1827
      return ((es->model)->rc);
    }
#line 1827
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1830
  is_in_row((struct fpga_model  const  *)es->model, y, & row_num, & row_pos);
  }
#line 1831
  if (row_num == -1) {
#line 1831
    goto _L;
  } else
#line 1831
  if (row_pos == -1) {
#line 1831
    goto _L;
  } else
#line 1831
  if (row_pos == 8) {
    _L: /* CIL Label */ 
    {
#line 1832
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1832
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              1832);
#line 1832
      rc = 22;
      }
#line 1832
      goto fail;
#line 1832
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 1833
  if (row_pos > 8) {
#line 1834
    bit_in_frame = (row_pos - 1) * 64 + 16;
  } else {
#line 1836
    bit_in_frame = row_pos * 64;
  }
  {
#line 1837
  minor0_p = get_first_minor(es->bits, row_num, (es->model)->x_major[x]);
  }
#line 1839
  if (x < 5) {
#line 1840
    if (x != 3) {
      {
#line 1840
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 1840
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1840);
#line 1840
        rc = 22;
        }
#line 1840
        goto fail;
#line 1840
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 1841
    sw_pos = s_left_io_swpos;
  } else
#line 1842
  if (x >= (es->model)->x_width - 5) {
#line 1843
    if (x != (es->model)->x_width - 4) {
      {
#line 1843
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 1843
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                1843);
#line 1843
        rc = 22;
        }
#line 1843
        goto fail;
#line 1843
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 1844
    sw_pos = s_right_io_swpos;
  } else
#line 1845
  if (y == 2) {
#line 1846
    sw_pos = s_top_outer_io_swpos;
  } else
#line 1847
  if (y == 3) {
#line 1848
    sw_pos = s_top_inner_io_swpos;
  } else
#line 1849
  if (y == (es->model)->y_height - 4) {
#line 1850
    sw_pos = s_bot_inner_io_swpos;
  } else
#line 1851
  if (y == (es->model)->y_height - 3) {
#line 1852
    sw_pos = s_bot_outer_io_swpos;
  } else {
    {
#line 1853
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 1853
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              1853);
#line 1853
      rc = 22;
      }
#line 1853
      goto fail;
#line 1853
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
  }
#line 1856
  i = 0;
  {
#line 1856
  while (1) {
    while_continue___4: /* CIL Label */ ;
#line 1856
    if (! (sw_pos + i)->to[0]) {
#line 1856
      goto while_break___4;
    }
#line 1857
    j = 0;
    {
#line 1857
    while (1) {
      while_continue___5: /* CIL Label */ ;
#line 1857
      if (! ((sw_pos + i)->minor[j] != -1)) {
#line 1857
        goto while_break___5;
      }
      {
#line 1858
      tmp = frame_get_bit((uint8_t const   *)(minor0_p + (sw_pos + i)->minor[j] * 130),
                          bit_in_frame + (sw_pos + i)->b64[j]);
      }
#line 1858
      if (! tmp) {
#line 1860
        goto while_break___5;
      }
#line 1857
      j ++;
    }
    while_break___5: /* CIL Label */ ;
    }
#line 1862
    if (! j) {
#line 1863
      goto __Cont;
    } else
#line 1862
    if ((sw_pos + i)->minor[j] != -1) {
#line 1863
      goto __Cont;
    }
#line 1864
    j = 0;
    {
#line 1864
    while (1) {
      while_continue___6: /* CIL Label */ ;
#line 1864
      if (j < 4) {
#line 1864
        if (! (sw_pos + i)->to[j]) {
#line 1864
          goto while_break___6;
        }
      } else {
#line 1864
        goto while_break___6;
      }
      {
#line 1865
      add_yx_switch(es, y, x, (sw_pos + i)->from[j], (sw_pos + i)->to[j]);
#line 1864
      j ++;
      }
    }
    while_break___6: /* CIL Label */ ;
    }
#line 1866
    j = 0;
    {
#line 1866
    while (1) {
      while_continue___7: /* CIL Label */ ;
#line 1866
      if (! ((sw_pos + i)->minor[j] != -1)) {
#line 1866
        goto while_break___7;
      }
      {
#line 1867
      frame_clear_bit(minor0_p + (sw_pos + i)->minor[j] * 130, bit_in_frame + (sw_pos + i)->b64[j]);
#line 1866
      j ++;
      }
    }
    while_break___7: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 1856
    i ++;
  }
  while_break___4: /* CIL Label */ ;
  }
#line 1874
  return (0);
  fail: 
#line 1876
  return (rc);
}
}
#line 1879 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int extract_center_switches(struct extract_state *es ) 
{ 
  int center_row ;
  int center_major ;
  int word ;
  int i ;
  uint8_t *minor_p ;
  uint8_t *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;

  {
  {
#line 1884
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1884
    if ((es->model)->rc) {
#line 1884
      return ((es->model)->rc);
    }
#line 1884
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1885
  center_row = (int )(((es->model)->die)->num_rows / 2);
#line 1886
  center_major = xc_die_center_major((es->model)->die);
#line 1887
  tmp = get_first_minor(es->bits, center_row, center_major);
#line 1887
  minor_p = tmp + 3250;
#line 1889
  word = frame_get_pinword((void const   *)((minor_p + 120) + 2));
  }
#line 1890
  if (word) {
#line 1891
    i = 0;
    {
#line 1891
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 1891
      if (! (i < 16)) {
#line 1891
        goto while_break___0;
      }
#line 1892
      if (! (word & (1 << i))) {
#line 1892
        goto __Cont;
      }
      {
#line 1893
      tmp___0 = pf("CLKC_GCLK%i", i);
#line 1893
      tmp___1 = pf("CLKC_CKLR%i", i);
#line 1893
      add_yx_switch(es, (es->model)->center_y, (es->model)->center_x, tmp___1, tmp___0);
      }
      __Cont: /* CIL Label */ 
#line 1891
      i ++;
    }
    while_break___0: /* CIL Label */ ;
    }
    {
#line 1897
    frame_set_pinword((void *)((minor_p + 120) + 2), 0);
    }
  }
  {
#line 1899
  word = frame_get_pinword((void const   *)(((minor_p + 120) + 2) + 2));
  }
#line 1900
  if (word) {
#line 1901
    i = 0;
    {
#line 1901
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 1901
      if (! (i < 16)) {
#line 1901
        goto while_break___1;
      }
#line 1902
      if (! (word & (1 << i))) {
#line 1902
        goto __Cont___0;
      }
      {
#line 1903
      tmp___2 = pf("CLKC_GCLK%i", i);
#line 1903
      tmp___3 = pf("CLKC_CKTB%i", i);
#line 1903
      add_yx_switch(es, (es->model)->center_y, (es->model)->center_x, tmp___3, tmp___2);
      }
      __Cont___0: /* CIL Label */ 
#line 1901
      i ++;
    }
    while_break___1: /* CIL Label */ ;
    }
    {
#line 1907
    frame_set_pinword((void *)(((minor_p + 120) + 2) + 2), 0);
    }
  }
#line 1909
  return ((es->model)->rc);
}
}
#line 1912 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int write_center_sw(struct fpga_bits *bits , struct fpga_model *model , int y ,
                           int x ) 
{ 
  struct fpga_tile *tile ;
  char const   *from_str ;
  char const   *to_str ;
  int center_row ;
  int center_major ;
  int word ;
  int i ;
  int j ;
  int gclk_pin_from ;
  int gclk_pin_to ;
  uint8_t *minor_p ;
  uint8_t *tmp ;

  {
  {
#line 1921
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1921
    if (model->rc) {
#line 1921
      return (model->rc);
    }
#line 1921
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1923
  center_row = (int )((model->die)->num_rows / 2);
#line 1924
  center_major = xc_die_center_major(model->die);
#line 1925
  tmp = get_first_minor(bits, center_row, center_major);
#line 1925
  minor_p = tmp + 3250;
#line 1928
  tile = model->tiles + (y * model->x_width + x);
#line 1929
  i = 0;
  }
  {
#line 1929
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1929
    if (! (i < tile->num_switches)) {
#line 1929
      goto while_break___0;
    }
#line 1930
    if (! (*(tile->switches + i) & 2147483648U)) {
#line 1931
      goto __Cont;
    }
    {
#line 1933
    from_str = fpga_switch_str(model, y, x, i, 1);
#line 1934
    to_str = fpga_switch_str(model, y, x, i, 0);
    }
    {
#line 1935
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 1935
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 1935
        if (model->rc) {
#line 1935
          return (model->rc);
        }
#line 1935
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
#line 1935
      if (from_str) {
#line 1935
        if (! to_str) {
#line 1935
          goto _L;
        }
      } else {
        _L: /* CIL Label */ 
        {
#line 1935
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 1935
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  1935);
          }
#line 1935
          if (! model->rc) {
#line 1935
            model->rc = 22;
          }
#line 1935
          return (model->rc);
#line 1935
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
#line 1935
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
    {
#line 1937
    j = sscanf((char const   */* __restrict  */)from_str, (char const   */* __restrict  */)"CLKC_CKLR%i",
               & gclk_pin_from);
    }
#line 1938
    if (j == 1) {
      {
#line 1939
      j = sscanf((char const   */* __restrict  */)to_str, (char const   */* __restrict  */)"CLKC_GCLK%i",
                 & gclk_pin_to);
      }
      {
#line 1940
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 1940
        while (1) {
          while_continue___5: /* CIL Label */ ;
#line 1940
          if (model->rc) {
#line 1940
            return (model->rc);
          }
#line 1940
          goto while_break___5;
        }
        while_break___5: /* CIL Label */ ;
        }
#line 1940
        if (j == 1) {
#line 1940
          if (! (gclk_pin_to == gclk_pin_from)) {
#line 1940
            goto _L___0;
          }
        } else {
          _L___0: /* CIL Label */ 
          {
#line 1940
          while (1) {
            while_continue___6: /* CIL Label */ ;
            {
#line 1940
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    1940);
            }
#line 1940
            if (! model->rc) {
#line 1940
              model->rc = 22;
            }
#line 1940
            return (model->rc);
#line 1940
            goto while_break___6;
          }
          while_break___6: /* CIL Label */ ;
          }
        }
#line 1940
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
      {
#line 1941
      word = frame_get_pinword((void const   *)((minor_p + 120) + 2));
#line 1942
      word |= 1 << gclk_pin_from;
#line 1943
      frame_set_pinword((void *)((minor_p + 120) + 2), word);
      }
#line 1944
      goto __Cont;
    }
    {
#line 1946
    j = sscanf((char const   */* __restrict  */)from_str, (char const   */* __restrict  */)"CLKC_CKTB%i",
               & gclk_pin_from);
    }
#line 1947
    if (j == 1) {
      {
#line 1948
      j = sscanf((char const   */* __restrict  */)to_str, (char const   */* __restrict  */)"CLKC_GCLK%i",
                 & gclk_pin_to);
      }
      {
#line 1949
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 1949
        while (1) {
          while_continue___8: /* CIL Label */ ;
#line 1949
          if (model->rc) {
#line 1949
            return (model->rc);
          }
#line 1949
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
#line 1949
        if (j == 1) {
#line 1949
          if (! (gclk_pin_to == gclk_pin_from)) {
#line 1949
            goto _L___1;
          }
        } else {
          _L___1: /* CIL Label */ 
          {
#line 1949
          while (1) {
            while_continue___9: /* CIL Label */ ;
            {
#line 1949
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    1949);
            }
#line 1949
            if (! model->rc) {
#line 1949
              model->rc = 22;
            }
#line 1949
            return (model->rc);
#line 1949
            goto while_break___9;
          }
          while_break___9: /* CIL Label */ ;
          }
        }
#line 1949
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
      {
#line 1950
      word = frame_get_pinword((void const   *)(((minor_p + 120) + 2) + 2));
#line 1951
      word |= 1 << gclk_pin_from;
#line 1952
      frame_set_pinword((void *)(((minor_p + 120) + 2) + 2), word);
      }
#line 1953
      goto __Cont;
    }
    __Cont: /* CIL Label */ 
#line 1929
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1962
  return (model->rc);
}
}
#line 1965 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int extract_gclk_center_vert_sw(struct extract_state *es ) 
{ 
  int word ;
  int cur_row ;
  int cur_minor ;
  int cur_pin ;
  int i ;
  int hclk_y ;
  uint8_t *ma0_bits ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;

  {
  {
#line 1970
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1970
    if ((es->model)->rc) {
#line 1970
      return ((es->model)->rc);
    }
#line 1970
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 1973
  cur_row = 0;
  {
#line 1973
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1973
    if (! (cur_row < (int )((es->model)->die)->num_rows)) {
#line 1973
      goto while_break___0;
    }
    {
#line 1974
    hclk_y = row_to_hclk(cur_row, es->model);
    }
    {
#line 1975
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 1975
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 1975
        if ((es->model)->rc) {
#line 1975
          return ((es->model)->rc);
        }
#line 1975
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
#line 1975
      if (! (hclk_y != -1)) {
        {
#line 1975
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 1975
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  1975);
          }
#line 1975
          if (! (es->model)->rc) {
#line 1975
            (es->model)->rc = 22;
          }
#line 1975
          return ((es->model)->rc);
#line 1975
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
#line 1975
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
    {
#line 1976
    ma0_bits = get_first_minor(es->bits, cur_row, 0);
#line 1977
    cur_minor = 0;
    }
    {
#line 1977
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 1977
      if (! (cur_minor <= 2)) {
#line 1977
        goto while_break___4;
      }
      {
#line 1979
      word = frame_get_pinword((void const   *)(((ma0_bits + cur_minor * 130) + 64) + 2));
      }
#line 1980
      if (word) {
#line 1981
        i = 0;
        {
#line 1981
        while (1) {
          while_continue___5: /* CIL Label */ ;
#line 1981
          if (! (i <= 5)) {
#line 1981
            goto while_break___5;
          }
#line 1982
          cur_pin = cur_minor + i * 3;
#line 1983
          if (cur_pin > 15) {
#line 1983
            goto while_break___5;
          }
#line 1984
          if (! (word & (1 << cur_pin))) {
#line 1984
            goto __Cont;
          }
          {
#line 1985
          tmp = pf("CLKV_GCLKH_L%i", cur_pin);
#line 1985
          tmp___0 = pf("CLKV_GCLKH_MAIN%i_FOLD", cur_pin);
#line 1985
          add_yx_switch(es, hclk_y, (es->model)->center_x, tmp___0, tmp);
#line 1988
          word &= ~ (1 << cur_pin);
          }
          __Cont: /* CIL Label */ 
#line 1981
          i ++;
        }
        while_break___5: /* CIL Label */ ;
        }
#line 1990
        if (word) {
          {
#line 1990
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  1990);
          }
        }
        {
#line 1991
        frame_set_pinword((void *)(((ma0_bits + cur_minor * 130) + 64) + 2), word);
        }
      }
      {
#line 1994
      word = frame_get_pinword((void const   *)((((ma0_bits + cur_minor * 130) + 64) + 2) + 4));
      }
#line 1995
      if (word) {
#line 1996
        i = 0;
        {
#line 1996
        while (1) {
          while_continue___6: /* CIL Label */ ;
#line 1996
          if (! (i <= 5)) {
#line 1996
            goto while_break___6;
          }
#line 1997
          cur_pin = cur_minor + i * 3;
#line 1998
          if (cur_pin > 15) {
#line 1998
            goto while_break___6;
          }
#line 1999
          if (! (word & (1 << cur_pin))) {
#line 1999
            goto __Cont___0;
          }
          {
#line 2000
          tmp___1 = pf("CLKV_GCLKH_R%i", cur_pin);
#line 2000
          tmp___2 = pf("CLKV_GCLKH_MAIN%i_FOLD", cur_pin);
#line 2000
          add_yx_switch(es, hclk_y, (es->model)->center_x, tmp___2, tmp___1);
#line 2003
          word &= ~ (1 << cur_pin);
          }
          __Cont___0: /* CIL Label */ 
#line 1996
          i ++;
        }
        while_break___6: /* CIL Label */ ;
        }
#line 2005
        if (word) {
          {
#line 2005
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  2005);
          }
        }
        {
#line 2006
        frame_set_pinword((void *)((((ma0_bits + cur_minor * 130) + 64) + 2) + 4),
                          word);
        }
      }
#line 1977
      cur_minor ++;
    }
    while_break___4: /* CIL Label */ ;
    }
#line 1973
    cur_row ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2010
  return ((es->model)->rc);
}
}
#line 2013 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int write_gclk_center_vert_sw(struct fpga_bits *bits , struct fpga_model *model ,
                                     int y , int x ) 
{ 
  struct fpga_tile *tile ;
  char const   *from_str ;
  char const   *to_str ;
  int i ;
  int j ;
  int gclk_pin_from ;
  int gclk_pin_to ;
  int cur_pin ;
  int cur_minor ;
  int minor_found ;
  int word ;
  uint8_t *ma0_bits ;
  int tmp ;

  {
  {
#line 2021
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2021
    if (model->rc) {
#line 2021
      return (model->rc);
    }
#line 2021
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2022
  tmp = which_row(y, model);
#line 2022
  ma0_bits = get_first_minor(bits, tmp, 0);
  }
  {
#line 2023
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 2023
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2023
      if (model->rc) {
#line 2023
        return (model->rc);
      }
#line 2023
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 2023
    if (! ma0_bits) {
      {
#line 2023
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 2023
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2023);
        }
#line 2023
        if (! model->rc) {
#line 2023
          model->rc = 22;
        }
#line 2023
        return (model->rc);
#line 2023
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 2023
    goto while_break___0;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2024
  tile = model->tiles + (y * model->x_width + x);
#line 2026
  i = 0;
  {
#line 2026
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 2026
    if (! (i < tile->num_switches)) {
#line 2026
      goto while_break___3;
    }
#line 2027
    if (! (*(tile->switches + i) & 2147483648U)) {
#line 2028
      goto __Cont;
    }
    {
#line 2030
    from_str = fpga_switch_str(model, y, x, i, 1);
#line 2031
    to_str = fpga_switch_str(model, y, x, i, 0);
    }
    {
#line 2032
    while (1) {
      while_continue___4: /* CIL Label */ ;
      {
#line 2032
      while (1) {
        while_continue___5: /* CIL Label */ ;
#line 2032
        if (model->rc) {
#line 2032
          return (model->rc);
        }
#line 2032
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
#line 2032
      if (from_str) {
#line 2032
        if (! to_str) {
#line 2032
          goto _L;
        }
      } else {
        _L: /* CIL Label */ 
        {
#line 2032
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 2032
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  2032);
          }
#line 2032
          if (! model->rc) {
#line 2032
            model->rc = 22;
          }
#line 2032
          return (model->rc);
#line 2032
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
      }
#line 2032
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
    {
#line 2035
    j = sscanf((char const   */* __restrict  */)from_str, (char const   */* __restrict  */)"CLKV_GCLKH_MAIN%i_FOLD",
               & gclk_pin_from);
    }
#line 2036
    if (j == 1) {
      {
#line 2037
      j = sscanf((char const   */* __restrict  */)to_str, (char const   */* __restrict  */)"CLKV_GCLKH_L%i",
                 & gclk_pin_to);
      }
      {
#line 2038
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 2038
        while (1) {
          while_continue___8: /* CIL Label */ ;
#line 2038
          if (model->rc) {
#line 2038
            return (model->rc);
          }
#line 2038
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
#line 2038
        if (j == 1) {
#line 2038
          if (! (gclk_pin_to == gclk_pin_from)) {
#line 2038
            goto _L___0;
          }
        } else {
          _L___0: /* CIL Label */ 
          {
#line 2038
          while (1) {
            while_continue___9: /* CIL Label */ ;
            {
#line 2038
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    2038);
            }
#line 2038
            if (! model->rc) {
#line 2038
              model->rc = 22;
            }
#line 2038
            return (model->rc);
#line 2038
            goto while_break___9;
          }
          while_break___9: /* CIL Label */ ;
          }
        }
#line 2038
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
#line 2040
      minor_found = -1;
#line 2041
      cur_minor = 0;
      {
#line 2041
      while (1) {
        while_continue___10: /* CIL Label */ ;
#line 2041
        if (minor_found == -1) {
#line 2041
          if (! (cur_minor <= 2)) {
#line 2041
            goto while_break___10;
          }
        } else {
#line 2041
          goto while_break___10;
        }
#line 2042
        j = 0;
        {
#line 2042
        while (1) {
          while_continue___11: /* CIL Label */ ;
#line 2042
          if (! (j <= 5)) {
#line 2042
            goto while_break___11;
          }
#line 2043
          cur_pin = cur_minor + j * 3;
#line 2044
          if (cur_pin > 15) {
#line 2044
            goto while_break___11;
          }
#line 2045
          if (cur_pin == gclk_pin_from) {
#line 2046
            minor_found = cur_minor;
#line 2047
            goto while_break___11;
          }
#line 2042
          j ++;
        }
        while_break___11: /* CIL Label */ ;
        }
#line 2041
        cur_minor ++;
      }
      while_break___10: /* CIL Label */ ;
      }
#line 2051
      if (minor_found != -1) {
        {
#line 2052
        word = frame_get_pinword((void const   *)(((ma0_bits + minor_found * 130) + 64) + 2));
#line 2053
        word |= 1 << gclk_pin_from;
#line 2054
        frame_set_pinword((void *)(((ma0_bits + minor_found * 130) + 64) + 2), word);
        }
#line 2055
        goto __Cont;
      }
      {
#line 2057
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              2057);
      }
    }
    {
#line 2060
    j = sscanf((char const   */* __restrict  */)from_str, (char const   */* __restrict  */)"CLKV_GCLKH_MAIN%i_FOLD",
               & gclk_pin_from);
    }
#line 2061
    if (j == 1) {
      {
#line 2062
      j = sscanf((char const   */* __restrict  */)to_str, (char const   */* __restrict  */)"CLKV_GCLKH_R%i",
                 & gclk_pin_to);
      }
      {
#line 2063
      while (1) {
        while_continue___12: /* CIL Label */ ;
        {
#line 2063
        while (1) {
          while_continue___13: /* CIL Label */ ;
#line 2063
          if (model->rc) {
#line 2063
            return (model->rc);
          }
#line 2063
          goto while_break___13;
        }
        while_break___13: /* CIL Label */ ;
        }
#line 2063
        if (j == 1) {
#line 2063
          if (! (gclk_pin_to == gclk_pin_from)) {
#line 2063
            goto _L___1;
          }
        } else {
          _L___1: /* CIL Label */ 
          {
#line 2063
          while (1) {
            while_continue___14: /* CIL Label */ ;
            {
#line 2063
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    2063);
            }
#line 2063
            if (! model->rc) {
#line 2063
              model->rc = 22;
            }
#line 2063
            return (model->rc);
#line 2063
            goto while_break___14;
          }
          while_break___14: /* CIL Label */ ;
          }
        }
#line 2063
        goto while_break___12;
      }
      while_break___12: /* CIL Label */ ;
      }
#line 2065
      minor_found = -1;
#line 2066
      cur_minor = 0;
      {
#line 2066
      while (1) {
        while_continue___15: /* CIL Label */ ;
#line 2066
        if (minor_found == -1) {
#line 2066
          if (! (cur_minor <= 2)) {
#line 2066
            goto while_break___15;
          }
        } else {
#line 2066
          goto while_break___15;
        }
#line 2067
        j = 0;
        {
#line 2067
        while (1) {
          while_continue___16: /* CIL Label */ ;
#line 2067
          if (! (j <= 5)) {
#line 2067
            goto while_break___16;
          }
#line 2068
          cur_pin = cur_minor + j * 3;
#line 2069
          if (cur_pin > 15) {
#line 2069
            goto while_break___16;
          }
#line 2070
          if (cur_pin == gclk_pin_from) {
#line 2071
            minor_found = cur_minor;
#line 2072
            goto while_break___16;
          }
#line 2067
          j ++;
        }
        while_break___16: /* CIL Label */ ;
        }
#line 2066
        cur_minor ++;
      }
      while_break___15: /* CIL Label */ ;
      }
#line 2076
      if (minor_found != -1) {
        {
#line 2077
        word = frame_get_pinword((void const   *)((((ma0_bits + minor_found * 130) + 64) + 2) + 4));
#line 2078
        word |= 1 << gclk_pin_from;
#line 2079
        frame_set_pinword((void *)((((ma0_bits + minor_found * 130) + 64) + 2) + 4),
                          word);
        }
#line 2080
        goto __Cont;
      }
      {
#line 2082
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              2082);
      }
    }
    __Cont: /* CIL Label */ 
#line 2026
    i ++;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 2090
  return (model->rc);
}
}
#line 2093 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int extract_gclk_hclk_updown_sw(struct extract_state *es ) 
{ 
  int word ;
  int cur_row ;
  int x ;
  int gclk_pin ;
  int hclk_y ;
  uint8_t *mi0_bits ;
  int tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;

  {
  {
#line 2098
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2098
    if ((es->model)->rc) {
#line 2098
      return ((es->model)->rc);
    }
#line 2098
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2105
  cur_row = 0;
  {
#line 2105
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2105
    if (! (cur_row < (int )((es->model)->die)->num_rows)) {
#line 2105
      goto while_break___0;
    }
    {
#line 2106
    hclk_y = row_to_hclk(cur_row, es->model);
    }
    {
#line 2107
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 2107
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 2107
        if ((es->model)->rc) {
#line 2107
          return ((es->model)->rc);
        }
#line 2107
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
#line 2107
      if (! (hclk_y != -1)) {
        {
#line 2107
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 2107
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  2107);
          }
#line 2107
          if (! (es->model)->rc) {
#line 2107
            (es->model)->rc = 22;
          }
#line 2107
          return ((es->model)->rc);
#line 2107
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
#line 2107
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 2108
    x = 2;
    {
#line 2108
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 2108
      if (! (x <= (es->model)->x_width - 5)) {
#line 2108
        goto while_break___4;
      }
      {
#line 2109
      tmp = is_atx(2655840, es->model, x);
      }
#line 2109
      if (! tmp) {
#line 2110
        goto __Cont;
      }
      {
#line 2111
      mi0_bits = get_first_minor(es->bits, cur_row, (es->model)->x_major[x]);
#line 2114
      gclk_pin = 0;
      }
      {
#line 2114
      while (1) {
        while_continue___5: /* CIL Label */ ;
#line 2114
        if (! (gclk_pin <= 15)) {
#line 2114
          goto while_break___5;
        }
        {
#line 2115
        word = frame_get_pinword((void const   *)((mi0_bits + gclk_pin * 130) + 64));
        }
#line 2116
        if (word & 1) {
          {
#line 2117
          tmp___0 = pf("HCLK_GCLK_UP%i", gclk_pin);
#line 2117
          tmp___1 = pf("HCLK_GCLK%i_INT", gclk_pin);
#line 2117
          add_yx_switch(es, hclk_y, x, tmp___1, tmp___0);
#line 2120
          word &= -2;
          }
        }
#line 2122
        if (word & (1 << 1)) {
          {
#line 2123
          tmp___2 = pf("HCLK_GCLK%i", gclk_pin);
#line 2123
          tmp___3 = pf("HCLK_GCLK%i_INT", gclk_pin);
#line 2123
          add_yx_switch(es, hclk_y, x, tmp___3, tmp___2);
#line 2126
          word &= ~ (1 << 1);
          }
        }
#line 2128
        if (word) {
          {
#line 2128
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  2128);
          }
        }
        {
#line 2129
        frame_set_pinword((void *)((mi0_bits + gclk_pin * 130) + 64), word);
#line 2114
        gclk_pin ++;
        }
      }
      while_break___5: /* CIL Label */ ;
      }
      __Cont: /* CIL Label */ 
#line 2108
      x ++;
    }
    while_break___4: /* CIL Label */ ;
    }
#line 2105
    cur_row ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2133
  return ((es->model)->rc);
}
}
#line 2136 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int write_hclk_sw(struct fpga_bits *bits , struct fpga_model *model , int y ,
                         int x ) 
{ 
  uint8_t *mi0_bits ;
  struct fpga_tile *tile ;
  char const   *from_str ;
  char const   *to_str ;
  int i ;
  int j ;
  int gclk_pin_from ;
  int gclk_pin_to ;
  int up ;
  int word ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 2144
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2144
    if (model->rc) {
#line 2144
      return (model->rc);
    }
#line 2144
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2146
  tmp = which_row(y, model);
#line 2146
  mi0_bits = get_first_minor(bits, tmp, model->x_major[x]);
  }
  {
#line 2147
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 2147
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2147
      if (model->rc) {
#line 2147
        return (model->rc);
      }
#line 2147
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 2147
    if (! mi0_bits) {
      {
#line 2147
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 2147
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2147);
        }
#line 2147
        if (! model->rc) {
#line 2147
          model->rc = 22;
        }
#line 2147
        return (model->rc);
#line 2147
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
#line 2147
    goto while_break___0;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2149
  tile = model->tiles + (y * model->x_width + x);
#line 2150
  i = 0;
  {
#line 2150
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 2150
    if (! (i < tile->num_switches)) {
#line 2150
      goto while_break___3;
    }
#line 2151
    if (! (*(tile->switches + i) & 2147483648U)) {
#line 2152
      goto __Cont;
    }
    {
#line 2153
    from_str = fpga_switch_str(model, y, x, i, 1);
#line 2154
    to_str = fpga_switch_str(model, y, x, i, 0);
#line 2156
    j = sscanf((char const   */* __restrict  */)from_str, (char const   */* __restrict  */)"HCLK_GCLK%i_INT",
               & gclk_pin_from);
    }
    {
#line 2157
    while (1) {
      while_continue___4: /* CIL Label */ ;
      {
#line 2157
      while (1) {
        while_continue___5: /* CIL Label */ ;
#line 2157
        if (model->rc) {
#line 2157
          return (model->rc);
        }
#line 2157
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
#line 2157
      if (! (j == 1)) {
        {
#line 2157
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 2157
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  2157);
          }
#line 2157
          if (! model->rc) {
#line 2157
            model->rc = 22;
          }
#line 2157
          return (model->rc);
#line 2157
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
      }
#line 2157
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
    {
#line 2158
    j = sscanf((char const   */* __restrict  */)to_str, (char const   */* __restrict  */)"HCLK_GCLK%i",
               & gclk_pin_to);
    }
#line 2159
    if (j == 1) {
#line 2160
      up = 0;
    } else {
      {
#line 2162
      j = sscanf((char const   */* __restrict  */)to_str, (char const   */* __restrict  */)"HCLK_GCLK_UP%i",
                 & gclk_pin_to);
      }
      {
#line 2163
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 2163
        while (1) {
          while_continue___8: /* CIL Label */ ;
#line 2163
          if (model->rc) {
#line 2163
            return (model->rc);
          }
#line 2163
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
#line 2163
        if (! (j == 1)) {
          {
#line 2163
          while (1) {
            while_continue___9: /* CIL Label */ ;
            {
#line 2163
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    2163);
            }
#line 2163
            if (! model->rc) {
#line 2163
              model->rc = 22;
            }
#line 2163
            return (model->rc);
#line 2163
            goto while_break___9;
          }
          while_break___9: /* CIL Label */ ;
          }
        }
#line 2163
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
#line 2164
      up = 1;
    }
    {
#line 2166
    while (1) {
      while_continue___10: /* CIL Label */ ;
      {
#line 2166
      while (1) {
        while_continue___11: /* CIL Label */ ;
#line 2166
        if (model->rc) {
#line 2166
          return (model->rc);
        }
#line 2166
        goto while_break___11;
      }
      while_break___11: /* CIL Label */ ;
      }
#line 2166
      if (! (gclk_pin_from == gclk_pin_to)) {
        {
#line 2166
        while (1) {
          while_continue___12: /* CIL Label */ ;
          {
#line 2166
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  2166);
          }
#line 2166
          if (! model->rc) {
#line 2166
            model->rc = 22;
          }
#line 2166
          return (model->rc);
#line 2166
          goto while_break___12;
        }
        while_break___12: /* CIL Label */ ;
        }
      }
#line 2166
      goto while_break___10;
    }
    while_break___10: /* CIL Label */ ;
    }
    {
#line 2168
    word = frame_get_pinword((void const   *)((mi0_bits + gclk_pin_from * 130) + 64));
    }
#line 2169
    if (up) {
#line 2169
      tmp___0 = 0;
    } else {
#line 2169
      tmp___0 = 1;
    }
    {
#line 2169
    word |= 1 << tmp___0;
#line 2170
    frame_set_pinword((void *)((mi0_bits + gclk_pin_from * 130) + 64), word);
    }
    __Cont: /* CIL Label */ 
#line 2150
    i ++;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 2172
  return (model->rc);
}
}
#line 2175 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int extract_switches(struct extract_state *es ) 
{ 
  int x ;
  int y ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;

  {
  {
#line 2179
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2179
    if ((es->model)->rc) {
#line 2179
      return ((es->model)->rc);
    }
#line 2179
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2180
  x = 0;
  {
#line 2180
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2180
    if (! (x < (es->model)->x_width)) {
#line 2180
      goto while_break___0;
    }
#line 2181
    y = 0;
    {
#line 2181
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2181
      if (! (y < (es->model)->y_height)) {
#line 2181
        goto while_break___1;
      }
      {
#line 2183
      tmp = is_atx(2655840, es->model, x);
      }
#line 2183
      if (tmp) {
#line 2183
        if (y >= 2) {
#line 2183
          if (y < (es->model)->y_height - 2) {
            {
#line 2183
            tmp___0 = is_aty(48, es->model, y);
            }
#line 2183
            if (! tmp___0) {
              {
#line 2188
              extract_routing_switches(es, y, x);
              }
            }
          }
        }
      }
      {
#line 2191
      tmp___1 = has_device(es->model, y, x, 1);
      }
#line 2191
      if (tmp___1) {
        {
#line 2192
        extract_logic_switches(es, y, x);
        }
      }
      {
#line 2195
      tmp___2 = has_device(es->model, y, x, 5);
      }
#line 2195
      if (tmp___2) {
        {
#line 2196
        extract_iologic_switches(es, y, x);
        }
      }
#line 2181
      y ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 2180
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 2200
  extract_center_switches(es);
#line 2201
  extract_gclk_center_vert_sw(es);
#line 2202
  extract_gclk_hclk_updown_sw(es);
  }
#line 2203
  return ((es->model)->rc);
}
}
#line 2206 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int construct_extract_state(struct extract_state *es , struct fpga_model *model ) 
{ 


  {
  {
#line 2209
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2209
    if (model->rc) {
#line 2209
      return (model->rc);
    }
#line 2209
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2210
  memset((void *)es, 0, sizeof(*es));
#line 2211
  es->model = model;
  }
#line 2212
  return (0);
}
}
#line 2215 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
int extract_model(struct fpga_model *model , struct fpga_bits *bits ) 
{ 
  struct extract_state es ;
  net_idx_t net_idx ;
  int i ;
  int rc ;
  int tmp ;

  {
  {
#line 2221
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2221
    if (model->rc) {
#line 2221
      return (model->rc);
    }
#line 2221
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2222
  rc = construct_extract_state(& es, model);
  }
#line 2223
  if (rc) {
    {
#line 2223
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 2223
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              2223);
      }
#line 2223
      if (! model->rc) {
#line 2223
        model->rc = rc;
      }
#line 2223
      return (model->rc);
#line 2223
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 2224
  es.bits = bits;
#line 2225
  i = 0;
  {
#line 2225
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 2225
    if (! ((unsigned long )i < sizeof(s_default_bits) / sizeof(s_default_bits[0]))) {
#line 2225
      goto while_break___1;
    }
    {
#line 2226
    tmp = get_bitp(bits, & s_default_bits[i]);
    }
#line 2226
    if (! tmp) {
      {
#line 2227
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 2227
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2227);
        }
#line 2227
        if (! model->rc) {
#line 2227
          model->rc = 22;
        }
#line 2227
        return (model->rc);
#line 2227
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
    {
#line 2228
    clear_bitp(bits, & s_default_bits[i]);
#line 2225
    i ++;
    }
  }
  while_break___1: /* CIL Label */ ;
  }
  {
#line 2231
  rc = extract_switches(& es);
  }
#line 2232
  if (rc) {
    {
#line 2232
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 2232
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              2232);
      }
#line 2232
      if (! model->rc) {
#line 2232
        model->rc = rc;
      }
#line 2232
      return (model->rc);
#line 2232
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
  }
  {
#line 2233
  rc = extract_type2(& es);
  }
#line 2234
  if (rc) {
    {
#line 2234
    while (1) {
      while_continue___4: /* CIL Label */ ;
      {
#line 2234
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              2234);
      }
#line 2234
      if (! model->rc) {
#line 2234
        model->rc = rc;
      }
#line 2234
      return (model->rc);
#line 2234
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
  }
  {
#line 2235
  rc = extract_logic(& es);
  }
#line 2236
  if (rc) {
    {
#line 2236
    while (1) {
      while_continue___5: /* CIL Label */ ;
      {
#line 2236
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              2236);
      }
#line 2236
      if (! model->rc) {
#line 2236
        model->rc = rc;
      }
#line 2236
      return (model->rc);
#line 2236
      goto while_break___5;
    }
    while_break___5: /* CIL Label */ ;
    }
  }
#line 2239
  if (model->nets) {
    {
#line 2240
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
            2240);
    }
  }
#line 2241
  i = 0;
  {
#line 2241
  while (1) {
    while_continue___6: /* CIL Label */ ;
#line 2241
    if (! (i < es.num_yx_pos)) {
#line 2241
      goto while_break___6;
    }
    {
#line 2242
    rc = fnet_new(model, & net_idx);
    }
#line 2243
    if (rc) {
      {
#line 2243
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 2243
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2243);
        }
#line 2243
        if (! model->rc) {
#line 2243
          model->rc = rc;
        }
#line 2243
        return (model->rc);
#line 2243
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
    }
    {
#line 2244
    rc = fnet_add_sw(model, net_idx, es.yx_pos[i].y, es.yx_pos[i].x, (swidx_t const   *)(& es.yx_pos[i].idx),
                     1);
    }
#line 2246
    if (rc) {
      {
#line 2246
      while (1) {
        while_continue___8: /* CIL Label */ ;
        {
#line 2246
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2246);
        }
#line 2246
        if (! model->rc) {
#line 2246
          model->rc = rc;
        }
#line 2246
        return (model->rc);
#line 2246
        goto while_break___8;
      }
      while_break___8: /* CIL Label */ ;
      }
    }
#line 2241
    i ++;
  }
  while_break___6: /* CIL Label */ ;
  }
#line 2248
  return (model->rc);
}
}
#line 2251 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
int printf_swbits(struct fpga_model *model ) 
{ 
  char bit_str[129] ;
  int i ;
  int j ;
  int width ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;

  {
  {
#line 2256
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2256
    if (model->rc) {
#line 2256
      return (model->rc);
    }
#line 2256
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2257
  i = 0;
  {
#line 2257
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2257
    if (! (i < model->num_bitpos)) {
#line 2257
      goto while_break___0;
    }
#line 2259
    if ((model->sw_bitpos + i)->minor == 20) {
#line 2259
      width = 64;
    } else {
#line 2259
      width = 128;
    }
#line 2260
    j = 0;
    {
#line 2260
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2260
      if (! (j < width)) {
#line 2260
        goto while_break___1;
      }
#line 2261
      bit_str[j] = (char )'0';
#line 2260
      j ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 2262
    bit_str[j] = (char)0;
#line 2264
    if ((model->sw_bitpos + i)->two_bits_val & 2) {
#line 2265
      bit_str[(model->sw_bitpos + i)->two_bits_o] = (char )'1';
    }
#line 2266
    if ((model->sw_bitpos + i)->two_bits_val & 1) {
#line 2267
      bit_str[(model->sw_bitpos + i)->two_bits_o + 1] = (char )'1';
    }
#line 2268
    bit_str[(model->sw_bitpos + i)->one_bit_o] = (char )'1';
#line 2269
    if ((model->sw_bitpos + i)->bidir) {
#line 2269
      tmp = "<->";
    } else {
#line 2269
      tmp = "->";
    }
    {
#line 2269
    tmp___0 = fpga_wire2str((enum extra_wires )(model->sw_bitpos + i)->from);
#line 2269
    tmp___1 = fpga_wire2str((enum extra_wires )(model->sw_bitpos + i)->to);
#line 2269
    printf((char const   */* __restrict  */)"mi%02i %s %s %s %s\n", (model->sw_bitpos + i)->minor,
           tmp___1, bit_str, tmp___0, tmp);
#line 2257
    i ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2275
  return (model->rc);
}
}
#line 2278 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int find_bitpos(struct fpga_model *model , int y , int x , swidx_t sw ) 
{ 
  enum extra_wires from_w ;
  enum extra_wires to_w ;
  char const   *from_str ;
  char const   *to_str ;
  int i ;
  int tmp ;

  {
  {
#line 2284
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2284
    if (model->rc) {
#line 2284
      return (model->rc);
    }
#line 2284
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 2285
  from_str = fpga_switch_str(model, y, x, sw, 1);
#line 2286
  to_str = fpga_switch_str(model, y, x, sw, 0);
#line 2287
  from_w = fpga_str2wire(from_str);
#line 2288
  to_w = fpga_str2wire(to_str);
  }
#line 2290
  if ((unsigned int )from_w == 0U) {
    {
#line 2291
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
            2291);
    }
#line 2292
    return (-1);
  } else
#line 2290
  if ((unsigned int )to_w == 0U) {
    {
#line 2291
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
            2291);
    }
#line 2292
    return (-1);
  }
#line 2294
  i = 0;
  {
#line 2294
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2294
    if (! (i < model->num_bitpos)) {
#line 2294
      goto while_break___0;
    }
#line 2295
    if ((unsigned int )(model->sw_bitpos + i)->from == (unsigned int )from_w) {
#line 2295
      if ((unsigned int )(model->sw_bitpos + i)->to == (unsigned int )to_w) {
#line 2297
        return (i);
      }
    }
#line 2298
    if ((model->sw_bitpos + i)->bidir) {
#line 2298
      if ((unsigned int )(model->sw_bitpos + i)->to == (unsigned int )from_w) {
#line 2298
        if ((unsigned int )(model->sw_bitpos + i)->from == (unsigned int )to_w) {
          {
#line 2301
          tmp = fpga_switch_is_bidir(model, y, x, sw);
          }
#line 2301
          if (! tmp) {
            {
#line 2302
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    2302);
            }
          }
#line 2303
          return (i);
        }
      }
    }
#line 2294
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 2306
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E switch %s (%i) to %s (%i) not in model\n",
          from_str, (unsigned int )from_w, to_str, (unsigned int )to_w);
  }
#line 2308
  return (-1);
}
}
#line 2311 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int write_routing_sw(struct fpga_bits *bits , struct fpga_model *model , int y ,
                            int x ) 
{ 
  struct fpga_tile *tile ;
  int i ;
  int bit_pos ;
  int rc ;

  {
  {
#line 2316
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2316
    if (model->rc) {
#line 2316
      return (model->rc);
    }
#line 2316
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2319
  tile = model->tiles + (y * model->x_width + x);
#line 2320
  i = 0;
  {
#line 2320
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2320
    if (! (i < tile->num_switches)) {
#line 2320
      goto while_break___0;
    }
#line 2321
    if (! (*(tile->switches + i) & 2147483648U)) {
#line 2322
      goto __Cont;
    }
    {
#line 2323
    bit_pos = find_bitpos(model, y, x, i);
    }
#line 2324
    if (bit_pos == -1) {
      {
#line 2325
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              2325);
      }
#line 2326
      goto __Cont;
    }
    {
#line 2328
    rc = bitpos_set_bits(bits, model, y, x, model->sw_bitpos + bit_pos);
    }
#line 2330
    if (rc) {
      {
#line 2330
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 2330
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2330);
#line 2330
        rc = rc;
        }
#line 2330
        goto fail;
#line 2330
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
    __Cont: /* CIL Label */ 
#line 2320
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2332
  return (0);
  fail: 
#line 2334
  return (rc);
}
}
#line 2343 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int get_used_switches(struct fpga_model *model , int y , int x , struct str_sw **str_sw ,
                             int *num_sw ) 
{ 
  int i ;
  int num_used ;
  int rc ;
  struct fpga_tile *tile ;
  void *tmp ;

  {
  {
#line 2349
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2349
    if (model->rc) {
#line 2349
      return (model->rc);
    }
#line 2349
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2350
  tile = model->tiles + (y * model->x_width + x);
#line 2351
  num_used = 0;
#line 2352
  i = 0;
  {
#line 2352
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2352
    if (! (i < tile->num_switches)) {
#line 2352
      goto while_break___0;
    }
#line 2353
    if (*(tile->switches + i) & 2147483648U) {
#line 2354
      num_used ++;
    }
#line 2352
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2356
  if (! num_used) {
#line 2357
    *num_sw = 0;
#line 2358
    *str_sw = (struct str_sw *)0;
#line 2359
    return (0);
  }
  {
#line 2361
  tmp = malloc((unsigned long )num_used * sizeof(*(*str_sw)));
#line 2361
  *str_sw = (struct str_sw *)tmp;
  }
#line 2362
  if (! *str_sw) {
    {
#line 2362
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 2362
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              2362);
#line 2362
      rc = 12;
      }
#line 2362
      goto fail;
#line 2362
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 2363
  *num_sw = 0;
#line 2364
  i = 0;
  {
#line 2364
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 2364
    if (! (i < tile->num_switches)) {
#line 2364
      goto while_break___2;
    }
#line 2365
    if (! (*(tile->switches + i) & 2147483648U)) {
#line 2366
      goto __Cont;
    }
    {
#line 2367
    (*str_sw + *num_sw)->from_str = fpga_switch_str(model, y, x, i, 1);
#line 2369
    (*str_sw + *num_sw)->to_str = fpga_switch_str(model, y, x, i, 0);
#line 2371
    (*num_sw) ++;
    }
    __Cont: /* CIL Label */ 
#line 2364
    i ++;
  }
  while_break___2: /* CIL Label */ ;
  }
#line 2373
  return (0);
  fail: 
#line 2375
  return (rc);
}
}
#line 2383 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int find_switches(struct iologic_sw_pos *search_sw , struct str_sw *str_sw ,
                         int num_str_sw , int (*found)[4] ) 
{ 
  int i ;
  int j ;
  int tmp ;
  int tmp___0 ;

  {
#line 2388
  i = 0;
  {
#line 2388
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2388
    if (i < 4) {
#line 2388
      if (! search_sw->to[i]) {
#line 2388
        goto while_break;
      }
    } else {
#line 2388
      goto while_break;
    }
#line 2389
    j = 0;
    {
#line 2389
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 2389
      if (! (j < num_str_sw)) {
#line 2389
        goto while_break___0;
      }
#line 2390
      if (! (str_sw + j)->to_str) {
#line 2391
        goto __Cont;
      }
      {
#line 2392
      tmp = strcmp((str_sw + j)->to_str, search_sw->to[i]);
      }
#line 2392
      if (tmp) {
#line 2394
        goto __Cont;
      } else {
        {
#line 2392
        tmp___0 = strcmp((str_sw + j)->from_str, search_sw->from[i]);
        }
#line 2392
        if (tmp___0) {
#line 2394
          goto __Cont;
        }
      }
#line 2395
      (*found)[i] = j;
#line 2396
      goto while_break___0;
      __Cont: /* CIL Label */ 
#line 2389
      j ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 2398
    if (j >= num_str_sw) {
#line 2399
      return (0);
    }
#line 2388
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 2401
  return (i);
}
}
#line 2404 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int write_iologic_sw(struct fpga_bits *bits , struct fpga_model *model , int y ,
                            int x ) 
{ 
  int i ;
  int j ;
  int row_num ;
  int row_pos ;
  int start_in_frame ;
  int rc ;
  struct iologic_sw_pos *sw_pos ;
  struct str_sw *str_sw ;
  int found_i[4] ;
  int num_sw ;
  int num_found ;

  {
  {
#line 2413
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2413
    if (model->rc) {
#line 2413
      return (model->rc);
    }
#line 2413
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2414
  if (x < 5) {
#line 2415
    if (x != 3) {
      {
#line 2415
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 2415
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2415);
#line 2415
        rc = 22;
        }
#line 2415
        goto fail;
#line 2415
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
#line 2416
    sw_pos = s_left_io_swpos;
  } else
#line 2417
  if (x >= model->x_width - 5) {
#line 2418
    if (x != model->x_width - 4) {
      {
#line 2418
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 2418
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2418);
#line 2418
        rc = 22;
        }
#line 2418
        goto fail;
#line 2418
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
#line 2419
    sw_pos = s_right_io_swpos;
  } else
#line 2420
  if (y == 2) {
#line 2421
    sw_pos = s_top_outer_io_swpos;
  } else
#line 2422
  if (y == 3) {
#line 2423
    sw_pos = s_top_inner_io_swpos;
  } else
#line 2424
  if (y == model->y_height - 4) {
#line 2425
    sw_pos = s_bot_inner_io_swpos;
  } else
#line 2426
  if (y == model->y_height - 3) {
#line 2427
    sw_pos = s_bot_outer_io_swpos;
  } else {
    {
#line 2428
    while (1) {
      while_continue___2: /* CIL Label */ ;
      {
#line 2428
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              2428);
#line 2428
      rc = 22;
      }
#line 2428
      goto fail;
#line 2428
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
  }
  {
#line 2430
  is_in_row((struct fpga_model  const  *)model, y, & row_num, & row_pos);
  }
#line 2431
  if (row_num == -1) {
#line 2431
    goto _L;
  } else
#line 2431
  if (row_pos == -1) {
#line 2431
    goto _L;
  } else
#line 2431
  if (row_pos == 8) {
    _L: /* CIL Label */ 
    {
#line 2432
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 2432
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              2432);
#line 2432
      rc = 22;
      }
#line 2432
      goto fail;
#line 2432
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
  }
#line 2433
  if (row_pos > 8) {
#line 2434
    start_in_frame = (row_pos - 1) * 64 + 16;
  } else {
#line 2436
    start_in_frame = row_pos * 64;
  }
  {
#line 2438
  rc = get_used_switches(model, y, x, & str_sw, & num_sw);
  }
#line 2439
  if (rc) {
    {
#line 2439
    while (1) {
      while_continue___4: /* CIL Label */ ;
      {
#line 2439
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
              2439);
#line 2439
      rc = rc;
      }
#line 2439
      goto fail;
#line 2439
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
  }
#line 2441
  i = 0;
  {
#line 2441
  while (1) {
    while_continue___5: /* CIL Label */ ;
#line 2441
    if (! (sw_pos + i)->to[0]) {
#line 2441
      goto while_break___5;
    }
    {
#line 2442
    num_found = find_switches(sw_pos + i, str_sw, num_sw, & found_i);
    }
#line 2442
    if (! num_found) {
#line 2443
      goto __Cont;
    }
#line 2444
    j = 0;
    {
#line 2444
    while (1) {
      while_continue___6: /* CIL Label */ ;
#line 2444
      if (! ((sw_pos + i)->minor[j] != -1)) {
#line 2444
        goto while_break___6;
      }
      {
#line 2445
      set_bit(bits, row_num, model->x_major[x], (sw_pos + i)->minor[j], start_in_frame + (sw_pos + i)->b64[j]);
#line 2444
      j ++;
      }
    }
    while_break___6: /* CIL Label */ ;
    }
#line 2450
    j = 0;
    {
#line 2450
    while (1) {
      while_continue___7: /* CIL Label */ ;
#line 2450
      if (! (j < num_found)) {
#line 2450
        goto while_break___7;
      }
#line 2451
      (str_sw + found_i[j])->to_str = (char const   *)0;
#line 2450
      j ++;
    }
    while_break___7: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 2441
    i ++;
  }
  while_break___5: /* CIL Label */ ;
  }
#line 2455
  i = 0;
  {
#line 2455
  while (1) {
    while_continue___8: /* CIL Label */ ;
#line 2455
    if (! (i < num_sw)) {
#line 2455
      goto while_break___8;
    }
#line 2456
    if (! (str_sw + i)->to_str) {
#line 2457
      goto __Cont___0;
    }
    {
#line 2458
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E %s:%i unsupported switch y%i x%i %s -> %s\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
            2459, y, x, (str_sw + i)->from_str, (str_sw + i)->to_str);
    }
    __Cont___0: /* CIL Label */ 
#line 2455
    i ++;
  }
  while_break___8: /* CIL Label */ ;
  }
  {
#line 2462
  free((void *)str_sw);
  }
#line 2463
  return (0);
  fail: 
#line 2465
  return (rc);
}
}
#line 2468 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int write_inner_term_sw(struct fpga_bits *bits , struct fpga_model *model ,
                               int y , int x ) 
{ 
  struct fpga_tile *tile ;
  char const   *from_str ;
  char const   *from_found ;
  char const   *to_str ;
  char const   *to_found ;
  int i ;
  int j ;
  int from_idx ;
  int to_idx ;
  char *tmp ;
  char *tmp___0 ;
  struct switch_to_yx_l2 switch_to_yx_l2 ;
  int iob_y ;
  int iob_x ;
  int iob_idx ;
  struct fpga_device *iob_dev ;
  swidx_t tmp___1 ;
  uint16_t u16 ;
  int bits_off ;
  char *tmp___2 ;
  char *tmp___3 ;

  {
  {
#line 2475
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2475
    if (model->rc) {
#line 2475
      return (model->rc);
    }
#line 2475
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2477
  tile = model->tiles + (y * model->x_width + x);
#line 2478
  i = 0;
  {
#line 2478
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2478
    if (! (i < tile->num_switches)) {
#line 2478
      goto while_break___0;
    }
#line 2479
    if (! (*(tile->switches + i) & 2147483648U)) {
#line 2480
      goto __Cont;
    }
    {
#line 2482
    from_str = fpga_switch_str(model, y, x, i, 1);
#line 2483
    to_str = fpga_switch_str(model, y, x, i, 0);
    }
    {
#line 2484
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 2484
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 2484
        if (model->rc) {
#line 2484
          return (model->rc);
        }
#line 2484
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
#line 2484
      if (from_str) {
#line 2484
        if (! to_str) {
#line 2484
          goto _L;
        }
      } else {
        _L: /* CIL Label */ 
        {
#line 2484
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 2484
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  2484);
          }
#line 2484
          if (! model->rc) {
#line 2484
            model->rc = 22;
          }
#line 2484
          return (model->rc);
#line 2484
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
#line 2484
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
    {
#line 2486
    tmp = strstr(from_str, "IBUF");
    }
#line 2486
    if (tmp) {
      {
#line 2486
      tmp___0 = strstr(to_str, "CLKPIN");
      }
#line 2486
      if (tmp___0) {
#line 2488
        goto __Cont;
      }
    }
    {
#line 2489
    tmp___2 = strstr(from_str, "CLKPIN");
#line 2489
    from_found = (char const   *)tmp___2;
    }
#line 2489
    if (from_found) {
      {
#line 2489
      tmp___3 = strstr(to_str, "CKPIN");
#line 2489
      to_found = (char const   *)tmp___3;
      }
#line 2489
      if (to_found) {
        {
#line 2495
        from_idx = atoi(from_found + 6);
#line 2496
        to_idx = atoi(to_found + 5);
        }
        {
#line 2497
        while (1) {
          while_continue___4: /* CIL Label */ ;
          {
#line 2497
          while (1) {
            while_continue___5: /* CIL Label */ ;
#line 2497
            if (model->rc) {
#line 2497
              return (model->rc);
            }
#line 2497
            goto while_break___5;
          }
          while_break___5: /* CIL Label */ ;
          }
#line 2497
          if (! (from_idx == to_idx)) {
            {
#line 2497
            while (1) {
              while_continue___6: /* CIL Label */ ;
              {
#line 2497
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      2497);
              }
#line 2497
              if (! model->rc) {
#line 2497
                model->rc = 22;
              }
#line 2497
              return (model->rc);
#line 2497
              goto while_break___6;
            }
            while_break___6: /* CIL Label */ ;
            }
          }
#line 2497
          goto while_break___4;
        }
        while_break___4: /* CIL Label */ ;
        }
        {
#line 2500
        switch_to_yx_l2.l1.yx_req = 64;
#line 2501
        switch_to_yx_l2.l1.flags = 0;
#line 2502
        switch_to_yx_l2.l1.model = model;
#line 2503
        switch_to_yx_l2.l1.y = y;
#line 2504
        switch_to_yx_l2.l1.x = x;
#line 2505
        switch_to_yx_l2.l1.start_switch = fpga_switch_str_i(model, y, x, i, 0);
#line 2506
        switch_to_yx_l2.l1.from_to = 0;
#line 2507
        fpga_switch_to_yx_l2(& switch_to_yx_l2);
        }
        {
#line 2508
        while (1) {
          while_continue___7: /* CIL Label */ ;
          {
#line 2508
          while (1) {
            while_continue___8: /* CIL Label */ ;
#line 2508
            if (model->rc) {
#line 2508
              return (model->rc);
            }
#line 2508
            goto while_break___8;
          }
          while_break___8: /* CIL Label */ ;
          }
#line 2508
          if (! switch_to_yx_l2.l1.set.len) {
            {
#line 2508
            while (1) {
              while_continue___9: /* CIL Label */ ;
              {
#line 2508
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      2508);
              }
#line 2508
              if (! model->rc) {
#line 2508
                model->rc = 22;
              }
#line 2508
              return (model->rc);
#line 2508
              goto while_break___9;
            }
            while_break___9: /* CIL Label */ ;
            }
          }
#line 2508
          goto while_break___7;
        }
        while_break___7: /* CIL Label */ ;
        }
#line 2511
        j = 0;
        {
#line 2511
        while (1) {
          while_continue___10: /* CIL Label */ ;
#line 2511
          if (! (j < (int )(model->pkg)->num_gclk_pins)) {
#line 2511
            goto while_break___10;
          }
#line 2512
          if (! (model->pkg)->gclk_pin[j]) {
#line 2513
            goto __Cont___0;
          }
          {
#line 2515
          fpga_find_iob(model, (model->pkg)->gclk_pin[j], & iob_y, & iob_x, & iob_idx);
          }
          {
#line 2517
          while (1) {
            while_continue___11: /* CIL Label */ ;
#line 2517
            if (model->rc) {
#line 2517
              return (model->rc);
            }
#line 2517
            goto while_break___11;
          }
          while_break___11: /* CIL Label */ ;
          }
#line 2518
          if (iob_y != switch_to_yx_l2.l1.dest_y) {
#line 2520
            goto __Cont___0;
          } else
#line 2518
          if (iob_x != switch_to_yx_l2.l1.dest_x) {
#line 2520
            goto __Cont___0;
          }
          {
#line 2521
          iob_dev = fdev_p(model, iob_y, iob_x, (enum fpgadev_type )4, iob_idx);
          }
          {
#line 2522
          while (1) {
            while_continue___12: /* CIL Label */ ;
            {
#line 2522
            while (1) {
              while_continue___13: /* CIL Label */ ;
#line 2522
              if (model->rc) {
#line 2522
                return (model->rc);
              }
#line 2522
              goto while_break___13;
            }
            while_break___13: /* CIL Label */ ;
            }
#line 2522
            if (! iob_dev) {
              {
#line 2522
              while (1) {
                while_continue___14: /* CIL Label */ ;
                {
#line 2522
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                        2522);
                }
#line 2522
                if (! model->rc) {
#line 2522
                  model->rc = 22;
                }
#line 2522
                return (model->rc);
#line 2522
                goto while_break___14;
              }
              while_break___14: /* CIL Label */ ;
              }
            }
#line 2522
            goto while_break___12;
          }
          while_break___12: /* CIL Label */ ;
          }
          {
#line 2524
          tmp___1 = fpga_switch_lookup(model, iob_y, iob_x, *(iob_dev->pinw + 4),
                                       switch_to_yx_l2.l1.dest_connpt);
          }
#line 2524
          if (tmp___1 != -1) {
#line 2527
            goto while_break___10;
          }
          __Cont___0: /* CIL Label */ 
#line 2511
          j ++;
        }
        while_break___10: /* CIL Label */ ;
        }
#line 2530
        if (j < (int )(model->pkg)->num_gclk_pins) {
          {
#line 2534
          bits_off = 337480 + (model->pkg)->gclk_type2_o[j] * 2;
#line 2537
          u16 = frame_get_u16((uint8_t const   *)(bits->d + bits_off));
#line 2538
          u16 = (uint16_t )((int )u16 | (1 << 2));
#line 2539
          frame_set_u16(bits->d + bits_off, u16);
          }
#line 2540
          goto __Cont;
        }
      }
    }
    {
#line 2544
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E %s:%i unsupported switch y%i x%i %s -> %s\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
            2545, y, x, from_str, to_str);
    }
    __Cont: /* CIL Label */ 
#line 2478
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2548
  return (model->rc);
}
}
#line 2551 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int write_logic_sw(struct fpga_bits *bits , struct fpga_model *model , int y ,
                          int x ) 
{ 
  struct fpga_tile *tile ;
  char const   *from_str ;
  char const   *to_str ;
  int i ;
  int row ;
  int row_pos ;
  int xm_col ;
  int byte_off ;
  int frame_off ;
  uint64_t mi2526 ;
  uint8_t *u8_p ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;

  {
  {
#line 2560
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2560
    if (model->rc) {
#line 2560
      return (model->rc);
    }
#line 2560
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2562
  tile = model->tiles + (y * model->x_width + x);
#line 2563
  i = 0;
  {
#line 2563
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2563
    if (! (i < tile->num_switches)) {
#line 2563
      goto while_break___0;
    }
#line 2564
    if (! (*(tile->switches + i) & 2147483648U)) {
#line 2565
      goto __Cont;
    }
    {
#line 2566
    from_str = fpga_switch_str(model, y, x, i, 1);
#line 2567
    to_str = fpga_switch_str(model, y, x, i, 0);
    }
    {
#line 2568
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 2568
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 2568
        if (model->rc) {
#line 2568
          return (model->rc);
        }
#line 2568
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
#line 2568
      if (from_str) {
#line 2568
        if (! to_str) {
#line 2568
          goto _L;
        }
      } else {
        _L: /* CIL Label */ 
        {
#line 2568
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 2568
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  2568);
          }
#line 2568
          if (! model->rc) {
#line 2568
            model->rc = 22;
          }
#line 2568
          return (model->rc);
#line 2568
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
#line 2568
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
    {
#line 2570
    xm_col = has_device_type(model, y, x, 1, 1);
    }
#line 2571
    if (xm_col) {
      {
#line 2571
      tmp___1 = strcmp(from_str, "M_COUT");
      }
#line 2571
      if (tmp___1) {
#line 2571
        goto _L___4;
      } else {
        {
#line 2571
        tmp___2 = strcmp(to_str, "M_COUT_N");
        }
#line 2571
        if (tmp___2) {
#line 2571
          goto _L___4;
        } else {
#line 2571
          goto _L___2;
        }
      }
    } else
    _L___4: /* CIL Label */ 
#line 2571
    if (! xm_col) {
      {
#line 2571
      tmp___3 = strcmp(from_str, "XL_COUT");
      }
#line 2571
      if (! tmp___3) {
        {
#line 2571
        tmp___4 = strcmp(to_str, "XL_COUT_N");
        }
#line 2571
        if (! tmp___4) {
          _L___2: /* CIL Label */ 
          {
#line 2578
          tmp = regular_row_up(y, model);
#line 2578
          is_in_row((struct fpga_model  const  *)model, tmp, & row, & row_pos);
          }
          {
#line 2579
          while (1) {
            while_continue___4: /* CIL Label */ ;
            {
#line 2579
            while (1) {
              while_continue___5: /* CIL Label */ ;
#line 2579
              if (model->rc) {
#line 2579
                return (model->rc);
              }
#line 2579
              goto while_break___5;
            }
            while_break___5: /* CIL Label */ ;
            }
#line 2579
            if (row != -1) {
#line 2579
              if (row_pos != -1) {
#line 2579
                if (! (row_pos != 8)) {
#line 2579
                  goto _L___1;
                }
              } else {
#line 2579
                goto _L___1;
              }
            } else {
              _L___1: /* CIL Label */ 
              {
#line 2579
              while (1) {
                while_continue___6: /* CIL Label */ ;
                {
#line 2579
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                        2579);
                }
#line 2579
                if (! model->rc) {
#line 2579
                  model->rc = 22;
                }
#line 2579
                return (model->rc);
#line 2579
                goto while_break___6;
              }
              while_break___6: /* CIL Label */ ;
              }
            }
#line 2579
            goto while_break___4;
          }
          while_break___4: /* CIL Label */ ;
          }
#line 2580
          if (row_pos > 8) {
#line 2580
            row_pos --;
          }
          {
#line 2582
          u8_p = get_first_minor(bits, row, model->x_major[x]);
#line 2583
          byte_off = row_pos * 8;
          }
#line 2584
          if (row_pos >= 8) {
#line 2584
            byte_off += 2;
          }
#line 2586
          if (xm_col) {
#line 2586
            tmp___0 = 26;
          } else {
#line 2586
            tmp___0 = 25;
          }
          {
#line 2586
          frame_off = tmp___0 * 130 + byte_off;
#line 2587
          mi2526 = frame_get_u64((uint8_t const   *)(u8_p + frame_off));
          }
          {
#line 2588
          while (1) {
            while_continue___7: /* CIL Label */ ;
            {
#line 2588
            while (1) {
              while_continue___8: /* CIL Label */ ;
#line 2588
              if (model->rc) {
#line 2588
                return (model->rc);
              }
#line 2588
              goto while_break___8;
            }
            while_break___8: /* CIL Label */ ;
            }
#line 2588
            if (! (! ((unsigned long long )mi2526 & (1ULL << 59)))) {
              {
#line 2588
              while (1) {
                while_continue___9: /* CIL Label */ ;
                {
#line 2588
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                        "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                        2588);
                }
#line 2588
                if (! model->rc) {
#line 2588
                  model->rc = 22;
                }
#line 2588
                return (model->rc);
#line 2588
                goto while_break___9;
              }
              while_break___9: /* CIL Label */ ;
              }
            }
#line 2588
            goto while_break___7;
          }
          while_break___7: /* CIL Label */ ;
          }
          {
#line 2589
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 59));
#line 2590
          frame_set_u64(u8_p + frame_off, mi2526);
          }
        }
      }
    }
    __Cont: /* CIL Label */ 
#line 2563
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2593
  return (model->rc);
}
}
#line 2596 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int write_switches(struct fpga_bits *bits , struct fpga_model *model ) 
{ 
  struct fpga_tile *tile ;
  int x ;
  int y ;
  int i ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  char const   *tmp___10 ;

  {
  {
#line 2601
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2601
    if (model->rc) {
#line 2601
      return (model->rc);
    }
#line 2601
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2606
  x = 0;
  {
#line 2606
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2606
    if (! (x < model->x_width)) {
#line 2606
      goto while_break___0;
    }
#line 2607
    y = 0;
    {
#line 2607
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2607
      if (! (y < model->y_height)) {
#line 2607
        goto while_break___1;
      }
      {
#line 2608
      tile = model->tiles + (y * model->x_width + x);
#line 2609
      tmp = is_atx(2655840, model, x);
      }
#line 2609
      if (tmp) {
#line 2609
        if (y >= 2) {
#line 2609
          if (y < model->y_height - 2) {
            {
#line 2609
            tmp___0 = is_aty(48, model, y);
            }
#line 2609
            if (! tmp___0) {
              {
#line 2614
              write_routing_sw(bits, model, y, x);
              }
#line 2615
              goto __Cont;
            }
          }
        }
      }
      {
#line 2617
      tmp___1 = is_atyx(8, model, y, x);
      }
#line 2617
      if (tmp___1) {
        {
#line 2618
        write_iologic_sw(bits, model, y, x);
        }
#line 2619
        goto __Cont;
      }
      {
#line 2621
      tmp___2 = is_atyx(32, model, y, x);
      }
#line 2621
      if (tmp___2) {
        {
#line 2622
        write_logic_sw(bits, model, y, x);
        }
#line 2623
        goto __Cont;
      }
      {
#line 2625
      tmp___3 = is_atyx(64, model, y, x);
      }
#line 2625
      if (tmp___3) {
#line 2626
        goto __Cont;
      }
      {
#line 2627
      tmp___4 = is_atx(2655840, model, x);
      }
#line 2627
      if (tmp___4) {
        {
#line 2627
        tmp___5 = is_aty(32, model, y);
        }
#line 2627
        if (tmp___5) {
          {
#line 2629
          write_hclk_sw(bits, model, y, x);
          }
#line 2630
          goto __Cont;
        }
      }
      {
#line 2632
      tmp___6 = is_atyx(512, model, y, x);
      }
#line 2632
      if (tmp___6) {
        {
#line 2633
        write_inner_term_sw(bits, model, y, x);
        }
#line 2634
        goto __Cont;
      }
      {
#line 2636
      tmp___7 = is_atyx(8192, model, y, x);
      }
#line 2636
      if (tmp___7) {
        {
#line 2637
        write_center_sw(bits, model, y, x);
        }
#line 2638
        goto __Cont;
      }
      {
#line 2640
      tmp___9 = is_atx(262144, model, x);
      }
#line 2640
      if (tmp___9) {
        {
#line 2641
        tmp___8 = is_aty(32, model, y);
        }
#line 2641
        if (tmp___8) {
          {
#line 2642
          write_gclk_center_vert_sw(bits, model, y, x);
          }
#line 2643
          goto __Cont;
        }
#line 2645
        if (tile->flags & 65536) {
#line 2650
          goto __Cont;
        } else
#line 2645
        if (y < model->center_y) {
#line 2645
          if ((model->tiles + ((y + 1) * model->x_width + x))->flags & 65536) {
#line 2650
            goto __Cont;
          } else {
#line 2645
            goto _L;
          }
        } else
        _L: /* CIL Label */ 
#line 2645
        if (y > model->center_y) {
#line 2645
          if ((model->tiles + ((y - 1) * model->x_width + x))->flags & 65536) {
#line 2650
            goto __Cont;
          }
        }
      }
#line 2653
      i = 0;
      {
#line 2653
      while (1) {
        while_continue___2: /* CIL Label */ ;
#line 2653
        if (! (i < tile->num_switches)) {
#line 2653
          goto while_break___2;
        }
#line 2654
        if (! (*(tile->switches + i) & 2147483648U)) {
#line 2655
          goto __Cont___0;
        }
        {
#line 2656
        tmp___10 = fpga_switch_print(model, y, x, i);
#line 2656
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E %s:%i unsupported switch y%i x%i %s\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2657, y, x, tmp___10);
        }
        __Cont___0: /* CIL Label */ 
#line 2653
        i ++;
      }
      while_break___2: /* CIL Label */ ;
      }
      __Cont: /* CIL Label */ 
#line 2607
      y ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 2606
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 2663
  return (model->rc);
}
}
#line 2666 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int is_latch(struct fpga_device *dev ) 
{ 
  int i ;

  {
#line 2671
  i = 0;
  {
#line 2671
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2671
    if (! (i <= 3)) {
#line 2671
      goto while_break;
    }
#line 2672
    if (dev->u.logic.a2d[i].ff == 3) {
#line 2675
      return (1);
    } else
#line 2672
    if (dev->u.logic.a2d[i].ff == 1) {
#line 2675
      return (1);
    } else
#line 2672
    if (dev->u.logic.a2d[i].ff == 2) {
#line 2675
      return (1);
    }
#line 2671
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 2677
  return (0);
}
}
#line 2680 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int str2lut(uint64_t *lut , int lut_pos , struct fpgadev_logic_a2d  const  *a2d ) 
{ 
  int lut6_used ;
  int lut5_used ;
  int lut_map[64] ;
  int rc ;
  uint64_t u64 ;
  int tmp ;
  int tmp___0 ;

  {
#line 2685
  if (a2d->lut6) {
#line 2685
    if (*(a2d->lut6 + 0)) {
#line 2685
      tmp = 1;
    } else {
#line 2685
      tmp = 0;
    }
  } else {
#line 2685
    tmp = 0;
  }
#line 2685
  lut6_used = tmp;
#line 2686
  if (a2d->lut5) {
#line 2686
    if (*(a2d->lut5 + 0)) {
#line 2686
      tmp___0 = 1;
    } else {
#line 2686
      tmp___0 = 0;
    }
  } else {
#line 2686
    tmp___0 = 0;
  }
#line 2686
  lut5_used = tmp___0;
#line 2687
  if (! lut6_used) {
#line 2687
    if (! lut5_used) {
#line 2688
      return (0);
    }
  }
#line 2690
  if (lut5_used) {
#line 2691
    if (! lut6_used) {
#line 2691
      u64 = (uint64_t )0;
    } else {
      {
#line 2693
      rc = bool_str2bits((char const   *)a2d->lut6, & u64, 32);
      }
#line 2694
      if (rc) {
        {
#line 2694
        while (1) {
          while_continue: /* CIL Label */ ;
          {
#line 2694
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                  2694);
#line 2694
          rc = rc;
          }
#line 2694
          goto fail;
#line 2694
          goto while_break;
        }
        while_break: /* CIL Label */ ;
        }
      }
#line 2695
      u64 <<= 32;
    }
    {
#line 2697
    rc = bool_str2bits((char const   *)a2d->lut5, & u64, 32);
    }
#line 2698
    if (rc) {
      {
#line 2698
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 2698
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2698);
#line 2698
        rc = rc;
        }
#line 2698
        goto fail;
#line 2698
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
    {
#line 2699
    xc6_lut_bitmap(lut_pos, & lut_map, 32);
    }
  } else {
    {
#line 2702
    rc = bool_str2bits((char const   *)a2d->lut6, & u64, 64);
    }
#line 2703
    if (rc) {
      {
#line 2703
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 2703
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2703);
#line 2703
        rc = rc;
        }
#line 2703
        goto fail;
#line 2703
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
    {
#line 2704
    xc6_lut_bitmap(lut_pos, & lut_map, 64);
    }
  }
  {
#line 2706
  *lut = map_bits(u64, 64, lut_map);
  }
#line 2707
  return (0);
  fail: 
#line 2709
  return (rc);
}
}
#line 2712 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
static int write_logic(struct fpga_bits *bits , struct fpga_model *model ) 
{ 
  int dev_idx ;
  int row ;
  int row_pos ;
  int xm_col ;
  int x ;
  int y ;
  int byte_off ;
  int rc ;
  uint64_t lut_X[4] ;
  uint64_t lut_ML[4] ;
  uint64_t mi20 ;
  uint64_t mi23_M ;
  uint64_t mi2526 ;
  uint8_t *u8_p ;
  struct fpga_device *dev_ml ;
  struct fpga_device *dev_x ;
  int tmp ;
  int tmp___0 ;
  uint64_t tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  uint64_t tmp___12 ;

  {
  {
#line 2721
  while (1) {
    while_continue: /* CIL Label */ ;
#line 2721
    if (model->rc) {
#line 2721
      return (model->rc);
    }
#line 2721
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 2722
  x = 5;
  {
#line 2722
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 2722
    if (! (x < model->x_width - 5)) {
#line 2722
      goto while_break___0;
    }
    {
#line 2723
    xm_col = is_atx(128, model, x);
    }
#line 2724
    if (! xm_col) {
      {
#line 2724
      tmp = is_atx(256, model, x);
      }
#line 2724
      if (! tmp) {
#line 2725
        goto __Cont;
      }
    }
#line 2726
    y = 2;
    {
#line 2726
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 2726
      if (! (y < model->y_height - 2)) {
#line 2726
        goto while_break___1;
      }
      {
#line 2727
      tmp___0 = has_device(model, y, x, 1);
      }
#line 2727
      if (! tmp___0) {
#line 2728
        goto __Cont___0;
      }
      {
#line 2730
      is_in_row((struct fpga_model  const  *)model, y, & row, & row_pos);
      }
      {
#line 2731
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 2731
        while (1) {
          while_continue___3: /* CIL Label */ ;
#line 2731
          if (model->rc) {
#line 2731
            return (model->rc);
          }
#line 2731
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
#line 2731
        if (row != -1) {
#line 2731
          if (row_pos != -1) {
#line 2731
            if (! (row_pos != 8)) {
#line 2731
              goto _L___0;
            }
          } else {
#line 2731
            goto _L___0;
          }
        } else {
          _L___0: /* CIL Label */ 
          {
#line 2731
          while (1) {
            while_continue___4: /* CIL Label */ ;
            {
#line 2731
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    2731);
            }
#line 2731
            if (! model->rc) {
#line 2731
              model->rc = 22;
            }
#line 2731
            return (model->rc);
#line 2731
            goto while_break___4;
          }
          while_break___4: /* CIL Label */ ;
          }
        }
#line 2731
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
#line 2732
      if (row_pos > 8) {
#line 2732
        row_pos --;
      }
      {
#line 2734
      u8_p = get_first_minor(bits, row, model->x_major[x]);
#line 2735
      byte_off = row_pos * 8;
      }
#line 2736
      if (row_pos >= 8) {
#line 2736
        byte_off += 2;
      }
      {
#line 2742
      tmp___1 = frame_get_u64((uint8_t const   *)((u8_p + 2600) + byte_off));
#line 2742
      mi20 = (uint64_t )((unsigned long long )tmp___1 & 1099494850560ULL);
      }
#line 2743
      if (xm_col) {
        {
#line 2744
        mi23_M = frame_get_u64((uint8_t const   *)((u8_p + 2990) + byte_off));
#line 2745
        mi2526 = frame_get_u64((uint8_t const   *)((u8_p + 3380) + byte_off));
#line 2746
        lut_ML[0] = frame_get_lut64((uint8_t const   *)(u8_p + 3120), row_pos * 2 + 1);
#line 2747
        lut_ML[1] = frame_get_lut64((uint8_t const   *)(u8_p + 2730), row_pos * 2 + 1);
#line 2748
        lut_ML[2] = frame_get_lut64((uint8_t const   *)(u8_p + 3120), row_pos * 2);
#line 2749
        lut_ML[3] = frame_get_lut64((uint8_t const   *)(u8_p + 2730), row_pos * 2);
#line 2750
        lut_X[0] = frame_get_lut64((uint8_t const   *)(u8_p + 3510), row_pos * 2 + 1);
#line 2751
        lut_X[1] = frame_get_lut64((uint8_t const   *)(u8_p + 3770), row_pos * 2 + 1);
#line 2752
        lut_X[2] = frame_get_lut64((uint8_t const   *)(u8_p + 3510), row_pos * 2);
#line 2753
        lut_X[3] = frame_get_lut64((uint8_t const   *)(u8_p + 3770), row_pos * 2);
        }
      } else {
        {
#line 2755
        mi23_M = (uint64_t )0;
#line 2756
        mi2526 = frame_get_u64((uint8_t const   *)((u8_p + 3250) + byte_off));
#line 2757
        lut_ML[0] = frame_get_lut64((uint8_t const   *)(u8_p + 2990), row_pos * 2 + 1);
#line 2758
        lut_ML[1] = frame_get_lut64((uint8_t const   *)(u8_p + 2730), row_pos * 2 + 1);
#line 2759
        lut_ML[2] = frame_get_lut64((uint8_t const   *)(u8_p + 2990), row_pos * 2);
#line 2760
        lut_ML[3] = frame_get_lut64((uint8_t const   *)(u8_p + 2730), row_pos * 2);
#line 2761
        lut_X[0] = frame_get_lut64((uint8_t const   *)(u8_p + 3380), row_pos * 2 + 1);
#line 2762
        lut_X[1] = frame_get_lut64((uint8_t const   *)(u8_p + 3640), row_pos * 2 + 1);
#line 2763
        lut_X[2] = frame_get_lut64((uint8_t const   *)(u8_p + 3380), row_pos * 2);
#line 2764
        lut_X[3] = frame_get_lut64((uint8_t const   *)(u8_p + 3640), row_pos * 2);
        }
      }
#line 2768
      if (mi20) {
        {
#line 2771
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2771);
        }
#line 2772
        goto __Cont___0;
      } else
#line 2768
      if (mi23_M) {
        {
#line 2771
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2771);
        }
#line 2772
        goto __Cont___0;
      } else
#line 2768
      if ((unsigned long long )mi2526 & ~ (1ULL << 59)) {
        {
#line 2771
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2771);
        }
#line 2772
        goto __Cont___0;
      } else
#line 2768
      if (lut_ML[0]) {
        {
#line 2771
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2771);
        }
#line 2772
        goto __Cont___0;
      } else
#line 2768
      if (lut_ML[1]) {
        {
#line 2771
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2771);
        }
#line 2772
        goto __Cont___0;
      } else
#line 2768
      if (lut_ML[2]) {
        {
#line 2771
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2771);
        }
#line 2772
        goto __Cont___0;
      } else
#line 2768
      if (lut_ML[3]) {
        {
#line 2771
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2771);
        }
#line 2772
        goto __Cont___0;
      } else
#line 2768
      if (lut_X[0]) {
        {
#line 2771
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2771);
        }
#line 2772
        goto __Cont___0;
      } else
#line 2768
      if (lut_X[1]) {
        {
#line 2771
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2771);
        }
#line 2772
        goto __Cont___0;
      } else
#line 2768
      if (lut_X[2]) {
        {
#line 2771
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2771);
        }
#line 2772
        goto __Cont___0;
      } else
#line 2768
      if (lut_X[3]) {
        {
#line 2771
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                2771);
        }
#line 2772
        goto __Cont___0;
      }
      {
#line 2779
      dev_idx = fpga_dev_idx(model, y, x, (enum fpgadev_type )1, 1);
      }
#line 2780
      if (dev_idx == -1) {
#line 2780
        dev_x = (struct fpga_device *)0;
      } else {
#line 2780
        dev_x = (model->tiles + (y * model->x_width + x))->devs + dev_idx;
      }
      {
#line 2781
      while (1) {
        while_continue___5: /* CIL Label */ ;
        {
#line 2781
        while (1) {
          while_continue___6: /* CIL Label */ ;
#line 2781
          if (model->rc) {
#line 2781
            return (model->rc);
          }
#line 2781
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
#line 2781
        if (! dev_x) {
          {
#line 2781
          while (1) {
            while_continue___7: /* CIL Label */ ;
            {
#line 2781
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    2781);
            }
#line 2781
            if (! model->rc) {
#line 2781
              model->rc = 22;
            }
#line 2781
            return (model->rc);
#line 2781
            goto while_break___7;
          }
          while_break___7: /* CIL Label */ ;
          }
        }
#line 2781
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
      {
#line 2782
      dev_idx = fpga_dev_idx(model, y, x, (enum fpgadev_type )1, 0);
      }
#line 2783
      if (dev_idx == -1) {
#line 2783
        dev_ml = (struct fpga_device *)0;
      } else {
#line 2783
        dev_ml = (model->tiles + (y * model->x_width + x))->devs + dev_idx;
      }
      {
#line 2784
      while (1) {
        while_continue___8: /* CIL Label */ ;
        {
#line 2784
        while (1) {
          while_continue___9: /* CIL Label */ ;
#line 2784
          if (model->rc) {
#line 2784
            return (model->rc);
          }
#line 2784
          goto while_break___9;
        }
        while_break___9: /* CIL Label */ ;
        }
#line 2784
        if (! dev_ml) {
          {
#line 2784
          while (1) {
            while_continue___10: /* CIL Label */ ;
            {
#line 2784
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                    2784);
            }
#line 2784
            if (! model->rc) {
#line 2784
              model->rc = 22;
            }
#line 2784
            return (model->rc);
#line 2784
            goto while_break___10;
          }
          while_break___10: /* CIL Label */ ;
          }
        }
#line 2784
        goto while_break___8;
      }
      while_break___8: /* CIL Label */ ;
      }
#line 2791
      if (dev_x->instantiated) {
#line 2792
        if (dev_x->u.logic.a2d[0].ff5_srinit == 2) {
#line 2793
          mi20 = (uint64_t )((unsigned long long )mi20 | (1ULL << 38));
        }
#line 2794
        if (dev_x->u.logic.a2d[1].ff5_srinit == 2) {
#line 2795
          mi20 = (uint64_t )((unsigned long long )mi20 | (1ULL << 34));
        }
#line 2796
        if (dev_x->u.logic.a2d[2].ff5_srinit == 2) {
#line 2797
          mi20 = (uint64_t )((unsigned long long )mi20 | (1ULL << 31));
        }
#line 2798
        if (dev_x->u.logic.a2d[3].ff5_srinit == 2) {
#line 2799
          mi20 = (uint64_t )((unsigned long long )mi20 | (1ULL << 25));
        }
#line 2801
        if (dev_x->u.logic.a2d[2].ff_srinit == 2) {
#line 2802
          mi20 = (uint64_t )((unsigned long long )mi20 | (1ULL << 30));
        }
      }
#line 2806
      if (dev_ml->instantiated) {
#line 2807
        if (dev_ml->u.logic.a2d[0].ff5_srinit == 2) {
#line 2808
          mi20 = (uint64_t )((unsigned long long )mi20 | (1ULL << 39));
        }
#line 2809
        if (dev_ml->u.logic.a2d[1].ff5_srinit == 2) {
#line 2810
          mi20 = (uint64_t )((unsigned long long )mi20 | (1ULL << 32));
        }
#line 2811
        if (dev_ml->u.logic.a2d[2].ff5_srinit == 2) {
#line 2812
          mi20 = (uint64_t )((unsigned long long )mi20 | (1ULL << 29));
        }
#line 2813
        if (dev_ml->u.logic.a2d[3].ff5_srinit == 2) {
#line 2814
          mi20 = (uint64_t )((unsigned long long )mi20 | (1ULL << 24));
        }
#line 2816
        if (xm_col) {
#line 2816
          if (dev_ml->u.logic.a2d[0].ff_srinit == 2) {
#line 2818
            mi20 = (uint64_t )((unsigned long long )mi20 | (1ULL << 37));
          }
        }
      }
#line 2826
      if (dev_x->instantiated) {
#line 2827
        if (dev_x->u.logic.a2d[3].out_mux != 3) {
#line 2828
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 1));
        }
#line 2829
        if (dev_x->u.logic.a2d[2].out_mux != 3) {
#line 2830
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 2));
        }
#line 2831
        if (dev_x->u.logic.a2d[3].ff_srinit == 2) {
#line 2832
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 5));
        }
#line 2833
        if (dev_x->u.logic.a2d[1].out_mux != 3) {
#line 2834
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 7));
        }
#line 2835
        if (dev_x->u.logic.clk_inv == 1) {
#line 2836
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 16));
        }
#line 2837
        if (dev_x->u.logic.a2d[3].ff_mux != 1) {
#line 2838
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 21));
        }
#line 2839
        if (dev_x->u.logic.a2d[2].ff_mux != 1) {
#line 2840
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 22));
        }
#line 2841
        if (dev_x->u.logic.ce_used) {
#line 2842
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 23));
        }
#line 2843
        if (dev_x->u.logic.a2d[1].ff_mux != 1) {
#line 2844
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 36));
        }
#line 2845
        if (dev_x->u.logic.a2d[0].ff_mux != 1) {
#line 2846
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 37));
        }
#line 2847
        if (dev_x->u.logic.a2d[1].ff_srinit == 2) {
#line 2848
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 38));
        }
#line 2849
        if (dev_x->u.logic.a2d[0].out_mux != 3) {
#line 2850
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 39));
        }
#line 2851
        if (dev_x->u.logic.sr_used) {
#line 2852
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 40));
        }
#line 2853
        if (dev_x->u.logic.sync_attr == 1) {
#line 2854
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 41));
        }
        {
#line 2855
        tmp___2 = is_latch(dev_x);
        }
#line 2855
        if (tmp___2) {
#line 2856
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 42));
        }
#line 2857
        if (dev_x->u.logic.a2d[0].ff_srinit == 2) {
#line 2858
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 58));
        }
      }
#line 2862
      if (dev_ml->instantiated) {
#line 2863
        if (dev_ml->u.logic.a2d[3].cy0 == 2) {
#line 2864
          mi2526 = (uint64_t )((unsigned long long )mi2526 | 1ULL);
        }
#line 2865
        if (dev_ml->u.logic.a2d[3].ff_srinit == 2) {
#line 2866
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 3));
        }
#line 2867
        if (dev_ml->u.logic.a2d[2].ff_srinit == 2) {
#line 2868
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 4));
        }
#line 2869
        if (dev_ml->u.logic.a2d[2].cy0 == 2) {
#line 2870
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 6));
        }
        {
#line 2872
        if (dev_ml->u.logic.a2d[3].out_mux == 1) {
#line 2872
          goto case_1;
        }
#line 2873
        if (dev_ml->u.logic.a2d[3].out_mux == 6) {
#line 2873
          goto case_6;
        }
#line 2874
        if (dev_ml->u.logic.a2d[3].out_mux == 2) {
#line 2874
          goto case_2;
        }
#line 2875
        if (dev_ml->u.logic.a2d[3].out_mux == 5) {
#line 2875
          goto case_5;
        }
#line 2876
        if (dev_ml->u.logic.a2d[3].out_mux == 3) {
#line 2876
          goto case_3;
        }
#line 2871
        goto switch_break;
        case_1: /* CIL Label */ 
#line 2872
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 8));
#line 2872
        goto switch_break;
        case_6: /* CIL Label */ 
#line 2873
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (2ULL << 8));
#line 2873
        goto switch_break;
        case_2: /* CIL Label */ 
#line 2874
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (5ULL << 8));
#line 2874
        goto switch_break;
        case_5: /* CIL Label */ 
#line 2875
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (6ULL << 8));
#line 2875
        goto switch_break;
        case_3: /* CIL Label */ 
#line 2876
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (8ULL << 8));
#line 2876
        goto switch_break;
        switch_break: /* CIL Label */ ;
        }
        {
#line 2880
        if (dev_ml->u.logic.a2d[3].ff_mux == 2) {
#line 2880
          goto case_2___0;
        }
#line 2881
        if (dev_ml->u.logic.a2d[3].ff_mux == 4) {
#line 2881
          goto case_4;
        }
#line 2882
        if (dev_ml->u.logic.a2d[3].ff_mux == 6) {
#line 2882
          goto case_6___0;
        }
#line 2883
        if (dev_ml->u.logic.a2d[3].ff_mux == 5) {
#line 2883
          goto case_5___0;
        }
#line 2878
        goto switch_break___0;
        case_2___0: /* CIL Label */ 
#line 2880
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 12));
#line 2880
        goto switch_break___0;
        case_4: /* CIL Label */ 
#line 2881
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (10ULL << 12));
#line 2881
        goto switch_break___0;
        case_6___0: /* CIL Label */ 
#line 2882
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (12ULL << 12));
#line 2882
        goto switch_break___0;
        case_5___0: /* CIL Label */ 
#line 2883
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (13ULL << 12));
#line 2883
        goto switch_break___0;
        switch_break___0: /* CIL Label */ ;
        }
        {
#line 2885
        tmp___3 = is_latch(dev_ml);
        }
#line 2885
        if (tmp___3) {
#line 2886
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 17));
        }
#line 2887
        if (dev_ml->u.logic.sr_used) {
#line 2888
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 18));
        }
#line 2889
        if (dev_ml->u.logic.sync_attr == 1) {
#line 2890
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 19));
        }
#line 2891
        if (dev_ml->u.logic.ce_used) {
#line 2892
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 20));
        }
        {
#line 2894
        if (dev_ml->u.logic.a2d[2].out_mux == 6) {
#line 2894
          goto case_6___1;
        }
#line 2895
        if (dev_ml->u.logic.a2d[2].out_mux == 1) {
#line 2895
          goto case_1___0;
        }
#line 2896
        if (dev_ml->u.logic.a2d[2].out_mux == 3) {
#line 2896
          goto case_3___0;
        }
#line 2897
        if (dev_ml->u.logic.a2d[2].out_mux == 5) {
#line 2897
          goto case_5___1;
        }
#line 2898
        if (dev_ml->u.logic.a2d[2].out_mux == 2) {
#line 2898
          goto case_2___1;
        }
#line 2899
        if (dev_ml->u.logic.a2d[2].out_mux == 7) {
#line 2899
          goto case_7;
        }
#line 2893
        goto switch_break___1;
        case_6___1: /* CIL Label */ 
#line 2894
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 24));
#line 2894
        goto switch_break___1;
        case_1___0: /* CIL Label */ 
#line 2895
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (2ULL << 24));
#line 2895
        goto switch_break___1;
        case_3___0: /* CIL Label */ 
#line 2896
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (4ULL << 24));
#line 2896
        goto switch_break___1;
        case_5___1: /* CIL Label */ 
#line 2897
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (9ULL << 24));
#line 2897
        goto switch_break___1;
        case_2___1: /* CIL Label */ 
#line 2898
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (10ULL << 24));
#line 2898
        goto switch_break___1;
        case_7: /* CIL Label */ 
#line 2899
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (12ULL << 24));
#line 2899
        goto switch_break___1;
        switch_break___1: /* CIL Label */ ;
        }
        {
#line 2903
        if (dev_ml->u.logic.a2d[2].ff_mux == 2) {
#line 2903
          goto case_2___2;
        }
#line 2904
        if (dev_ml->u.logic.a2d[2].ff_mux == 4) {
#line 2904
          goto case_4___0;
        }
#line 2905
        if (dev_ml->u.logic.a2d[2].ff_mux == 7) {
#line 2905
          goto case_7___0;
        }
#line 2906
        if (dev_ml->u.logic.a2d[2].ff_mux == 6) {
#line 2906
          goto case_6___2;
        }
#line 2907
        if (dev_ml->u.logic.a2d[2].ff_mux == 5) {
#line 2907
          goto case_5___2;
        }
#line 2901
        goto switch_break___2;
        case_2___2: /* CIL Label */ 
#line 2903
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (2ULL << 28));
#line 2903
        goto switch_break___2;
        case_4___0: /* CIL Label */ 
#line 2904
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (5ULL << 28));
#line 2904
        goto switch_break___2;
        case_7___0: /* CIL Label */ 
#line 2905
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (7ULL << 28));
#line 2905
        goto switch_break___2;
        case_6___2: /* CIL Label */ 
#line 2906
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (12ULL << 28));
#line 2906
        goto switch_break___2;
        case_5___2: /* CIL Label */ 
#line 2907
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (14ULL << 28));
#line 2907
        goto switch_break___2;
        switch_break___2: /* CIL Label */ ;
        }
        {
#line 2910
        if (dev_ml->u.logic.a2d[1].out_mux == 3) {
#line 2910
          goto case_3___1;
        }
#line 2911
        if (dev_ml->u.logic.a2d[1].out_mux == 8) {
#line 2911
          goto case_8;
        }
#line 2912
        if (dev_ml->u.logic.a2d[1].out_mux == 6) {
#line 2912
          goto case_6___3;
        }
#line 2913
        if (dev_ml->u.logic.a2d[1].out_mux == 5) {
#line 2913
          goto case_5___3;
        }
#line 2914
        if (dev_ml->u.logic.a2d[1].out_mux == 1) {
#line 2914
          goto case_1___1;
        }
#line 2915
        if (dev_ml->u.logic.a2d[1].out_mux == 2) {
#line 2915
          goto case_2___3;
        }
#line 2909
        goto switch_break___3;
        case_3___1: /* CIL Label */ 
#line 2910
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (2ULL << 32));
#line 2910
        goto switch_break___3;
        case_8: /* CIL Label */ 
#line 2911
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (3ULL << 32));
#line 2911
        goto switch_break___3;
        case_6___3: /* CIL Label */ 
#line 2912
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (4ULL << 32));
#line 2912
        goto switch_break___3;
        case_5___3: /* CIL Label */ 
#line 2913
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (5ULL << 32));
#line 2913
        goto switch_break___3;
        case_1___1: /* CIL Label */ 
#line 2914
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (8ULL << 32));
#line 2914
        goto switch_break___3;
        case_2___3: /* CIL Label */ 
#line 2915
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (9ULL << 32));
#line 2915
        goto switch_break___3;
        switch_break___3: /* CIL Label */ ;
        }
#line 2917
        if (dev_ml->u.logic.clk_inv == 1) {
#line 2918
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 43));
        }
        {
#line 2921
        if (dev_ml->u.logic.a2d[1].ff_mux == 6) {
#line 2921
          goto case_6___4;
        }
#line 2922
        if (dev_ml->u.logic.a2d[1].ff_mux == 2) {
#line 2922
          goto case_2___4;
        }
#line 2923
        if (dev_ml->u.logic.a2d[1].ff_mux == 5) {
#line 2923
          goto case_5___4;
        }
#line 2924
        if (dev_ml->u.logic.a2d[1].ff_mux == 4) {
#line 2924
          goto case_4___1;
        }
#line 2925
        if (dev_ml->u.logic.a2d[1].ff_mux == 8) {
#line 2925
          goto case_8___0;
        }
#line 2919
        goto switch_break___4;
        case_6___4: /* CIL Label */ 
#line 2921
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (3ULL << 44));
#line 2921
        goto switch_break___4;
        case_2___4: /* CIL Label */ 
#line 2922
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (4ULL << 44));
#line 2922
        goto switch_break___4;
        case_5___4: /* CIL Label */ 
#line 2923
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (7ULL << 44));
#line 2923
        goto switch_break___4;
        case_4___1: /* CIL Label */ 
#line 2924
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (10ULL << 44));
#line 2924
        goto switch_break___4;
        case_8___0: /* CIL Label */ 
#line 2925
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (14ULL << 44));
#line 2925
        goto switch_break___4;
        switch_break___4: /* CIL Label */ ;
        }
        {
#line 2929
        if (dev_ml->u.logic.a2d[0].ff_mux == 6) {
#line 2929
          goto case_6___5;
        }
#line 2930
        if (dev_ml->u.logic.a2d[0].ff_mux == 4) {
#line 2930
          goto case_4___2;
        }
#line 2931
        if (dev_ml->u.logic.a2d[0].ff_mux == 2) {
#line 2931
          goto case_2___5;
        }
#line 2932
        if (dev_ml->u.logic.a2d[0].ff_mux == 5) {
#line 2932
          goto case_5___5;
        }
#line 2933
        if (dev_ml->u.logic.a2d[0].ff_mux == 7) {
#line 2933
          goto case_7___1;
        }
#line 2927
        goto switch_break___5;
        case_6___5: /* CIL Label */ 
#line 2929
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (3ULL << 48));
#line 2929
        goto switch_break___5;
        case_4___2: /* CIL Label */ 
#line 2930
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (5ULL << 48));
#line 2930
        goto switch_break___5;
        case_2___5: /* CIL Label */ 
#line 2931
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (8ULL << 48));
#line 2931
        goto switch_break___5;
        case_5___5: /* CIL Label */ 
#line 2932
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (11ULL << 48));
#line 2932
        goto switch_break___5;
        case_7___1: /* CIL Label */ 
#line 2933
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (13ULL << 48));
#line 2933
        goto switch_break___5;
        switch_break___5: /* CIL Label */ ;
        }
        {
#line 2936
        if (dev_ml->u.logic.a2d[0].out_mux == 3) {
#line 2936
          goto case_3___2;
        }
#line 2937
        if (dev_ml->u.logic.a2d[0].out_mux == 7) {
#line 2937
          goto case_7___2;
        }
#line 2938
        if (dev_ml->u.logic.a2d[0].out_mux == 6) {
#line 2938
          goto case_6___6;
        }
#line 2939
        if (dev_ml->u.logic.a2d[0].out_mux == 5) {
#line 2939
          goto case_5___6;
        }
#line 2940
        if (dev_ml->u.logic.a2d[0].out_mux == 1) {
#line 2940
          goto case_1___2;
        }
#line 2941
        if (dev_ml->u.logic.a2d[0].out_mux == 2) {
#line 2941
          goto case_2___6;
        }
#line 2935
        goto switch_break___6;
        case_3___2: /* CIL Label */ 
#line 2936
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 52));
#line 2936
        goto switch_break___6;
        case_7___2: /* CIL Label */ 
#line 2937
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (3ULL << 52));
#line 2937
        goto switch_break___6;
        case_6___6: /* CIL Label */ 
#line 2938
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (4ULL << 52));
#line 2938
        goto switch_break___6;
        case_5___6: /* CIL Label */ 
#line 2939
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (6ULL << 52));
#line 2939
        goto switch_break___6;
        case_1___2: /* CIL Label */ 
#line 2940
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (8ULL << 52));
#line 2940
        goto switch_break___6;
        case_2___6: /* CIL Label */ 
#line 2941
        mi2526 = (uint64_t )((unsigned long long )mi2526 | (10ULL << 52));
#line 2941
        goto switch_break___6;
        switch_break___6: /* CIL Label */ ;
        }
#line 2943
        if (dev_ml->u.logic.a2d[1].cy0 == 2) {
#line 2944
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 56));
        }
#line 2945
        if (dev_ml->u.logic.precyinit == 3) {
#line 2946
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 57));
        } else
#line 2947
        if (dev_ml->u.logic.precyinit == 2) {
#line 2948
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 60));
        }
#line 2949
        if (dev_ml->u.logic.a2d[1].ff_srinit == 2) {
#line 2950
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 61));
        }
#line 2951
        if (dev_ml->u.logic.a2d[0].cy0 == 2) {
#line 2952
          mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 62));
        }
#line 2953
        if (! xm_col) {
#line 2953
          if (dev_ml->u.logic.a2d[0].ff_srinit == 2) {
#line 2954
            mi2526 = (uint64_t )((unsigned long long )mi2526 | (1ULL << 63));
          }
        }
      }
#line 2962
      if (dev_x->instantiated) {
#line 2963
        if (xm_col) {
#line 2963
          tmp___4 = 2;
        } else {
#line 2963
          tmp___4 = 2;
        }
        {
#line 2963
        rc = str2lut(& lut_X[0], tmp___4, (struct fpgadev_logic_a2d  const  *)(& dev_x->u.logic.a2d[0]));
        }
        {
#line 2966
        while (1) {
          while_continue___11: /* CIL Label */ ;
          {
#line 2966
          while (1) {
            while_continue___12: /* CIL Label */ ;
#line 2966
            if (model->rc) {
#line 2966
              return (model->rc);
            }
#line 2966
            goto while_break___12;
          }
          while_break___12: /* CIL Label */ ;
          }
#line 2966
          if (! (! rc)) {
            {
#line 2966
            while (1) {
              while_continue___13: /* CIL Label */ ;
              {
#line 2966
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      2966);
              }
#line 2966
              if (! model->rc) {
#line 2966
                model->rc = 22;
              }
#line 2966
              return (model->rc);
#line 2966
              goto while_break___13;
            }
            while_break___13: /* CIL Label */ ;
            }
          }
#line 2966
          goto while_break___11;
        }
        while_break___11: /* CIL Label */ ;
        }
#line 2967
        if (xm_col) {
#line 2967
          tmp___5 = 2;
        } else {
#line 2967
          tmp___5 = 2;
        }
        {
#line 2967
        rc = str2lut(& lut_X[1], tmp___5, (struct fpgadev_logic_a2d  const  *)(& dev_x->u.logic.a2d[1]));
        }
        {
#line 2970
        while (1) {
          while_continue___14: /* CIL Label */ ;
          {
#line 2970
          while (1) {
            while_continue___15: /* CIL Label */ ;
#line 2970
            if (model->rc) {
#line 2970
              return (model->rc);
            }
#line 2970
            goto while_break___15;
          }
          while_break___15: /* CIL Label */ ;
          }
#line 2970
          if (! (! rc)) {
            {
#line 2970
            while (1) {
              while_continue___16: /* CIL Label */ ;
              {
#line 2970
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      2970);
              }
#line 2970
              if (! model->rc) {
#line 2970
                model->rc = 22;
              }
#line 2970
              return (model->rc);
#line 2970
              goto while_break___16;
            }
            while_break___16: /* CIL Label */ ;
            }
          }
#line 2970
          goto while_break___14;
        }
        while_break___14: /* CIL Label */ ;
        }
#line 2971
        if (xm_col) {
#line 2971
          tmp___6 = 3;
        } else {
#line 2971
          tmp___6 = 3;
        }
        {
#line 2971
        rc = str2lut(& lut_X[2], tmp___6, (struct fpgadev_logic_a2d  const  *)(& dev_x->u.logic.a2d[2]));
        }
        {
#line 2974
        while (1) {
          while_continue___17: /* CIL Label */ ;
          {
#line 2974
          while (1) {
            while_continue___18: /* CIL Label */ ;
#line 2974
            if (model->rc) {
#line 2974
              return (model->rc);
            }
#line 2974
            goto while_break___18;
          }
          while_break___18: /* CIL Label */ ;
          }
#line 2974
          if (! (! rc)) {
            {
#line 2974
            while (1) {
              while_continue___19: /* CIL Label */ ;
              {
#line 2974
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      2974);
              }
#line 2974
              if (! model->rc) {
#line 2974
                model->rc = 22;
              }
#line 2974
              return (model->rc);
#line 2974
              goto while_break___19;
            }
            while_break___19: /* CIL Label */ ;
            }
          }
#line 2974
          goto while_break___17;
        }
        while_break___17: /* CIL Label */ ;
        }
#line 2975
        if (xm_col) {
#line 2975
          tmp___7 = 3;
        } else {
#line 2975
          tmp___7 = 3;
        }
        {
#line 2975
        rc = str2lut(& lut_X[3], tmp___7, (struct fpgadev_logic_a2d  const  *)(& dev_x->u.logic.a2d[3]));
        }
        {
#line 2978
        while (1) {
          while_continue___20: /* CIL Label */ ;
          {
#line 2978
          while (1) {
            while_continue___21: /* CIL Label */ ;
#line 2978
            if (model->rc) {
#line 2978
              return (model->rc);
            }
#line 2978
            goto while_break___21;
          }
          while_break___21: /* CIL Label */ ;
          }
#line 2978
          if (! (! rc)) {
            {
#line 2978
            while (1) {
              while_continue___22: /* CIL Label */ ;
              {
#line 2978
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      2978);
              }
#line 2978
              if (! model->rc) {
#line 2978
                model->rc = 22;
              }
#line 2978
              return (model->rc);
#line 2978
              goto while_break___22;
            }
            while_break___22: /* CIL Label */ ;
            }
          }
#line 2978
          goto while_break___20;
        }
        while_break___20: /* CIL Label */ ;
        }
      }
#line 2981
      if (dev_ml->instantiated) {
#line 2982
        if (xm_col) {
#line 2982
          tmp___8 = 0;
        } else {
#line 2982
          tmp___8 = 3;
        }
        {
#line 2982
        rc = str2lut(& lut_ML[0], tmp___8, (struct fpgadev_logic_a2d  const  *)(& dev_ml->u.logic.a2d[0]));
        }
        {
#line 2985
        while (1) {
          while_continue___23: /* CIL Label */ ;
          {
#line 2985
          while (1) {
            while_continue___24: /* CIL Label */ ;
#line 2985
            if (model->rc) {
#line 2985
              return (model->rc);
            }
#line 2985
            goto while_break___24;
          }
          while_break___24: /* CIL Label */ ;
          }
#line 2985
          if (! (! rc)) {
            {
#line 2985
            while (1) {
              while_continue___25: /* CIL Label */ ;
              {
#line 2985
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      2985);
              }
#line 2985
              if (! model->rc) {
#line 2985
                model->rc = 22;
              }
#line 2985
              return (model->rc);
#line 2985
              goto while_break___25;
            }
            while_break___25: /* CIL Label */ ;
            }
          }
#line 2985
          goto while_break___23;
        }
        while_break___23: /* CIL Label */ ;
        }
#line 2986
        if (xm_col) {
#line 2986
          tmp___9 = 1;
        } else {
#line 2986
          tmp___9 = 2;
        }
        {
#line 2986
        rc = str2lut(& lut_ML[1], tmp___9, (struct fpgadev_logic_a2d  const  *)(& dev_ml->u.logic.a2d[1]));
        }
        {
#line 2989
        while (1) {
          while_continue___26: /* CIL Label */ ;
          {
#line 2989
          while (1) {
            while_continue___27: /* CIL Label */ ;
#line 2989
            if (model->rc) {
#line 2989
              return (model->rc);
            }
#line 2989
            goto while_break___27;
          }
          while_break___27: /* CIL Label */ ;
          }
#line 2989
          if (! (! rc)) {
            {
#line 2989
            while (1) {
              while_continue___28: /* CIL Label */ ;
              {
#line 2989
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      2989);
              }
#line 2989
              if (! model->rc) {
#line 2989
                model->rc = 22;
              }
#line 2989
              return (model->rc);
#line 2989
              goto while_break___28;
            }
            while_break___28: /* CIL Label */ ;
            }
          }
#line 2989
          goto while_break___26;
        }
        while_break___26: /* CIL Label */ ;
        }
#line 2990
        if (xm_col) {
#line 2990
          tmp___10 = 0;
        } else {
#line 2990
          tmp___10 = 3;
        }
        {
#line 2990
        rc = str2lut(& lut_ML[2], tmp___10, (struct fpgadev_logic_a2d  const  *)(& dev_ml->u.logic.a2d[2]));
        }
        {
#line 2993
        while (1) {
          while_continue___29: /* CIL Label */ ;
          {
#line 2993
          while (1) {
            while_continue___30: /* CIL Label */ ;
#line 2993
            if (model->rc) {
#line 2993
              return (model->rc);
            }
#line 2993
            goto while_break___30;
          }
          while_break___30: /* CIL Label */ ;
          }
#line 2993
          if (! (! rc)) {
            {
#line 2993
            while (1) {
              while_continue___31: /* CIL Label */ ;
              {
#line 2993
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      2993);
              }
#line 2993
              if (! model->rc) {
#line 2993
                model->rc = 22;
              }
#line 2993
              return (model->rc);
#line 2993
              goto while_break___31;
            }
            while_break___31: /* CIL Label */ ;
            }
          }
#line 2993
          goto while_break___29;
        }
        while_break___29: /* CIL Label */ ;
        }
#line 2994
        if (xm_col) {
#line 2994
          tmp___11 = 1;
        } else {
#line 2994
          tmp___11 = 2;
        }
        {
#line 2994
        rc = str2lut(& lut_ML[3], tmp___11, (struct fpgadev_logic_a2d  const  *)(& dev_ml->u.logic.a2d[3]));
        }
        {
#line 2997
        while (1) {
          while_continue___32: /* CIL Label */ ;
          {
#line 2997
          while (1) {
            while_continue___33: /* CIL Label */ ;
#line 2997
            if (model->rc) {
#line 2997
              return (model->rc);
            }
#line 2997
            goto while_break___33;
          }
          while_break___33: /* CIL Label */ ;
          }
#line 2997
          if (! (! rc)) {
            {
#line 2997
            while (1) {
              while_continue___34: /* CIL Label */ ;
              {
#line 2997
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      2997);
              }
#line 2997
              if (! model->rc) {
#line 2997
                model->rc = 22;
              }
#line 2997
              return (model->rc);
#line 2997
              goto while_break___34;
            }
            while_break___34: /* CIL Label */ ;
            }
          }
#line 2997
          goto while_break___32;
        }
        while_break___32: /* CIL Label */ ;
        }
      }
      {
#line 3006
      tmp___12 = frame_get_u64((uint8_t const   *)((u8_p + 2600) + byte_off));
#line 3006
      frame_set_u64((u8_p + 2600) + byte_off, (uint64_t )(((unsigned long long )tmp___12 & 0xffffff0000ffffffULL) | (unsigned long long )mi20));
      }
#line 3009
      if (xm_col) {
        {
#line 3010
        frame_set_u64((u8_p + 2990) + byte_off, mi23_M);
#line 3011
        frame_set_u64((u8_p + 3380) + byte_off, mi2526);
#line 3012
        frame_set_lut64(u8_p + 3120, row_pos * 2 + 1, lut_ML[0]);
#line 3013
        frame_set_lut64(u8_p + 2730, row_pos * 2 + 1, lut_ML[1]);
#line 3014
        frame_set_lut64(u8_p + 3120, row_pos * 2, lut_ML[2]);
#line 3015
        frame_set_lut64(u8_p + 2730, row_pos * 2, lut_ML[3]);
#line 3016
        frame_set_lut64(u8_p + 3510, row_pos * 2 + 1, lut_X[0]);
#line 3017
        frame_set_lut64(u8_p + 3770, row_pos * 2 + 1, lut_X[1]);
#line 3018
        frame_set_lut64(u8_p + 3510, row_pos * 2, lut_X[2]);
#line 3019
        frame_set_lut64(u8_p + 3770, row_pos * 2, lut_X[3]);
        }
      } else {
        {
#line 3022
        while (1) {
          while_continue___35: /* CIL Label */ ;
          {
#line 3022
          while (1) {
            while_continue___36: /* CIL Label */ ;
#line 3022
            if (model->rc) {
#line 3022
              return (model->rc);
            }
#line 3022
            goto while_break___36;
          }
          while_break___36: /* CIL Label */ ;
          }
#line 3022
          if (! (! mi23_M)) {
            {
#line 3022
            while (1) {
              while_continue___37: /* CIL Label */ ;
              {
#line 3022
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c",
                      3022);
              }
#line 3022
              if (! model->rc) {
#line 3022
                model->rc = 22;
              }
#line 3022
              return (model->rc);
#line 3022
              goto while_break___37;
            }
            while_break___37: /* CIL Label */ ;
            }
          }
#line 3022
          goto while_break___35;
        }
        while_break___35: /* CIL Label */ ;
        }
        {
#line 3023
        frame_set_u64((u8_p + 3250) + byte_off, mi2526);
#line 3024
        frame_set_lut64(u8_p + 2990, row_pos * 2 + 1, lut_ML[0]);
#line 3025
        frame_set_lut64(u8_p + 2730, row_pos * 2 + 1, lut_ML[1]);
#line 3026
        frame_set_lut64(u8_p + 2990, row_pos * 2, lut_ML[2]);
#line 3027
        frame_set_lut64(u8_p + 2730, row_pos * 2, lut_ML[3]);
#line 3028
        frame_set_lut64(u8_p + 3380, row_pos * 2 + 1, lut_X[0]);
#line 3029
        frame_set_lut64(u8_p + 3640, row_pos * 2 + 1, lut_X[1]);
#line 3030
        frame_set_lut64(u8_p + 3380, row_pos * 2, lut_X[2]);
#line 3031
        frame_set_lut64(u8_p + 3640, row_pos * 2, lut_X[3]);
        }
      }
      __Cont___0: /* CIL Label */ 
#line 2726
      y ++;
    }
    while_break___1: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 2722
    x ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 3035
  return (model->rc);
}
}
#line 3038 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_frames.c"
int write_model(struct fpga_bits *bits , struct fpga_model *model ) 
{ 
  int i ;

  {
  {
#line 3042
  while (1) {
    while_continue: /* CIL Label */ ;
#line 3042
    if (model->rc) {
#line 3042
      return (model->rc);
    }
#line 3042
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 3044
  i = 0;
  {
#line 3044
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 3044
    if (! ((unsigned long )i < sizeof(s_default_bits) / sizeof(s_default_bits[0]))) {
#line 3044
      goto while_break___0;
    }
    {
#line 3045
    set_bitp(bits, & s_default_bits[i]);
#line 3044
    i ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 3046
  write_switches(bits, model);
#line 3047
  write_type2(bits, model);
#line 3048
  write_logic(bits, model);
  }
#line 3050
  return (model->rc);
}
}
#line 573 "/usr/include/stdio.h"
extern int fputc(int __c , FILE *__stream ) ;
#line 709
extern size_t fread(void * __restrict  __ptr , size_t __size , size_t __n , FILE * __restrict  __stream ) ;
#line 715
extern size_t fwrite(void const   * __restrict  __ptr , size_t __size , size_t __n ,
                     FILE * __restrict  __s ) ;
#line 749
extern int fseek(FILE *__stream , long __off , int __whence ) ;
#line 754
extern long ftell(FILE *__stream ) ;
#line 50 "/usr/include/x86_64-linux-gnu/bits/errno.h"
extern  __attribute__((__nothrow__)) int *( __attribute__((__leaf__)) __errno_location)(void)  __attribute__((__const__)) ;
#line 90 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit.h"
int read_bitfile(struct fpga_config *cfg , FILE *f ) ;
#line 96
int dump_config(struct fpga_config *cfg , int flags ) ;
#line 98
void free_config(struct fpga_config *cfg ) ;
#line 100
int write_bitfile(FILE *f , struct fpga_model *model ) ;
#line 11 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int parse_header(struct fpga_config *cfg , uint8_t *d , int len , int inpos ,
                        int *outdelta ) ;
#line 13
static int parse_commands(struct fpga_config *cfg , uint8_t *d , int len , int inpos ) ;
#line 32 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
int read_bitfile(struct fpga_config *cfg , FILE *f ) 
{ 
  uint8_t *bit_data ;
  int rc ;
  int file_len ;
  int bit_len ;
  int bit_cur ;
  int *tmp ;
  int tmp___0 ;
  int *tmp___1 ;
  long tmp___2 ;
  int *tmp___3 ;
  int tmp___4 ;
  void *tmp___5 ;
  size_t num_read ;
  size_t tmp___6 ;

  {
  {
#line 34
  bit_data = (uint8_t *)0;
#line 37
  memset((void *)cfg, 0, sizeof(*cfg));
#line 38
  cfg->num_regs_before_bits = -1;
#line 39
  cfg->idcode_reg = -1;
#line 40
  cfg->FLR_reg = -1;
#line 43
  tmp___0 = fseek(f, 0L, 2);
  }
#line 43
  if (tmp___0 == -1) {
    {
#line 44
    while (1) {
      while_continue: /* CIL Label */ ;
      {
#line 44
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              44);
#line 44
      tmp = __errno_location();
#line 44
      rc = *tmp;
      }
#line 44
      goto fail;
#line 44
      goto while_break;
    }
    while_break: /* CIL Label */ ;
    }
  }
  {
#line 45
  tmp___2 = ftell(f);
#line 45
  file_len = (int )tmp___2;
  }
#line 45
  if (file_len == -1) {
    {
#line 46
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 46
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              46);
#line 46
      tmp___1 = __errno_location();
#line 46
      rc = *tmp___1;
      }
#line 46
      goto fail;
#line 46
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 47
  tmp___4 = fseek(f, 0L, 0);
  }
#line 47
  if (tmp___4 == -1) {
    {
#line 48
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 48
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              48);
#line 48
      tmp___3 = __errno_location();
#line 48
      rc = *tmp___3;
      }
#line 48
      goto fail;
#line 48
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 49
  if (! file_len) {
    {
#line 50
    while (1) {
      while_continue___2: /* CIL Label */ ;
      {
#line 50
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              50);
#line 50
      rc = 22;
      }
#line 50
      goto fail;
#line 50
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
  }
  {
#line 52
  tmp___5 = malloc((size_t )file_len);
#line 52
  bit_data = (uint8_t *)tmp___5;
  }
#line 52
  if (! bit_data) {
    {
#line 53
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 53
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              53);
#line 53
      rc = 12;
      }
#line 53
      goto fail;
#line 53
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
  }
#line 54
  bit_len = 0;
  {
#line 55
  while (1) {
    while_continue___4: /* CIL Label */ ;
#line 55
    if (! (bit_len < file_len)) {
#line 55
      goto while_break___4;
    }
    {
#line 56
    tmp___6 = fread((void */* __restrict  */)(bit_data + bit_len), sizeof(uint8_t ),
                    (size_t )4096, (FILE */* __restrict  */)f);
#line 56
    num_read = tmp___6;
#line 58
    bit_len = (int )((size_t )bit_len + num_read);
    }
#line 59
    if (num_read != 4096UL) {
#line 60
      goto while_break___4;
    }
  }
  while_break___4: /* CIL Label */ ;
  }
#line 62
  if (bit_len != file_len) {
    {
#line 63
    while (1) {
      while_continue___5: /* CIL Label */ ;
      {
#line 63
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              63);
#line 63
      rc = 22;
      }
#line 63
      goto fail;
#line 63
      goto while_break___5;
    }
    while_break___5: /* CIL Label */ ;
    }
  }
  {
#line 66
  rc = parse_header(cfg, bit_data, bit_len, 0, & bit_cur);
  }
#line 66
  if (rc) {
    {
#line 67
    while (1) {
      while_continue___6: /* CIL Label */ ;
      {
#line 67
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              67);
#line 67
      rc = rc;
      }
#line 67
      goto fail;
#line 67
      goto while_break___6;
    }
    while_break___6: /* CIL Label */ ;
    }
  }
  {
#line 68
  rc = parse_commands(cfg, bit_data, bit_len, bit_cur);
  }
#line 68
  if (rc) {
    {
#line 69
    while (1) {
      while_continue___7: /* CIL Label */ ;
      {
#line 69
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              69);
#line 69
      rc = rc;
      }
#line 69
      goto fail;
#line 69
      goto while_break___7;
    }
    while_break___7: /* CIL Label */ ;
    }
  }
  {
#line 71
  free((void *)bit_data);
  }
#line 72
  return (0);
  fail: 
  {
#line 74
  free((void *)bit_data);
  }
#line 75
  return (rc);
}
}
#line 78 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static void dump_header(struct fpga_config *cfg ) 
{ 
  int i ;

  {
#line 81
  i = 0;
  {
#line 81
  while (1) {
    while_continue: /* CIL Label */ ;
#line 81
    if (! ((unsigned long )i < sizeof(cfg->header_str) / sizeof(cfg->header_str[0]))) {
#line 81
      goto while_break;
    }
    {
#line 83
    printf((char const   */* __restrict  */)"header_str_%c %s\n", 97 + i, cfg->header_str[i]);
#line 81
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 86
  return;
}
}
#line 127
static int dump_regs(struct fpga_config *cfg , int start , int end , int dump_crc ) ;
#line 127 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static char const   *cmds[15]  = 
#line 127
  {      "NULL",      "WCFG",      "MFW",      "LFRM", 
        "RCFG",      "START",      (char const   *)0,      "RCRC", 
        "AGHIGH",      (char const   *)0,      "GRESTORE",      "SHUTDOWN", 
        (char const   *)0,      "DESYNC",      "IPROG"};
#line 88 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int dump_regs(struct fpga_config *cfg , int start , int end , int dump_crc ) 
{ 
  uint16_t u16 ;
  int i ;
  int rc ;
  int times ;
  int unexpected_clk11 ;
  int unexpected_done_cycle ;
  int unexpected_lck_cycle ;
  unsigned int cycle ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  uint16_t maj ;
  uint16_t min ;
  int unexpected_blk_bit4 ;
  int unexpected_buswidth ;
  int seu_freq ;

  {
#line 93
  i = start;
  {
#line 93
  while (1) {
    while_continue: /* CIL Label */ ;
#line 93
    if (! (i < end)) {
#line 93
      goto while_break;
    }
#line 94
    if ((unsigned int )cfg->reg[i].reg == 4294967295U) {
#line 95
      times = 1;
      {
#line 96
      while (1) {
        while_continue___0: /* CIL Label */ ;
#line 96
        if (i + times < end) {
#line 96
          if (! ((unsigned int )cfg->reg[i + times].reg == 4294967295U)) {
#line 96
            goto while_break___0;
          }
        } else {
#line 96
          goto while_break___0;
        }
#line 98
        times ++;
      }
      while_break___0: /* CIL Label */ ;
      }
#line 99
      if (times > 1) {
        {
#line 100
        printf((char const   */* __restrict  */)"noop times %i\n", times);
        }
      } else {
        {
#line 102
        printf((char const   */* __restrict  */)"noop\n");
        }
      }
#line 103
      i += times - 1;
#line 104
      goto __Cont;
    }
#line 106
    if ((unsigned int )cfg->reg[i].reg == 14U) {
      {
#line 108
      if ((cfg->reg[i].u.int_v & 268435455) == 67109011) {
#line 108
        goto case_67109011;
      }
#line 109
      if ((cfg->reg[i].u.int_v & 268435455) == 67113107) {
#line 109
        goto case_67113107;
      }
#line 110
      if ((cfg->reg[i].u.int_v & 268435455) == 67117203) {
#line 110
        goto case_67117203;
      }
#line 111
      if ((cfg->reg[i].u.int_v & 268435455) == 67125395) {
#line 111
        goto case_67125395;
      }
#line 112
      if ((cfg->reg[i].u.int_v & 268435455) == 67256467) {
#line 112
        goto case_67256467;
      }
#line 113
      if ((cfg->reg[i].u.int_v & 268435455) == 67141779) {
#line 113
        goto case_67141779;
      }
#line 114
      if ((cfg->reg[i].u.int_v & 268435455) == 67272851) {
#line 114
        goto case_67272851;
      }
#line 115
      if ((cfg->reg[i].u.int_v & 268435455) == 67166355) {
#line 115
        goto case_67166355;
      }
#line 116
      if ((cfg->reg[i].u.int_v & 268435455) == 67297427) {
#line 116
        goto case_67297427;
      }
#line 117
      if ((cfg->reg[i].u.int_v & 268435455) == 67178643) {
#line 117
        goto case_67178643;
      }
#line 118
      if ((cfg->reg[i].u.int_v & 268435455) == 67309715) {
#line 118
        goto case_67309715;
      }
#line 119
      if ((cfg->reg[i].u.int_v & 268435455) == 67227795) {
#line 119
        goto case_67227795;
      }
#line 120
      goto switch_default;
      case_67109011: /* CIL Label */ 
      {
#line 108
      printf((char const   */* __restrict  */)"T1 IDCODE XC6SLX4\n");
      }
#line 108
      goto switch_break;
      case_67113107: /* CIL Label */ 
      {
#line 109
      printf((char const   */* __restrict  */)"T1 IDCODE XC6SLX9\n");
      }
#line 109
      goto switch_break;
      case_67117203: /* CIL Label */ 
      {
#line 110
      printf((char const   */* __restrict  */)"T1 IDCODE XC6SLX16\n");
      }
#line 110
      goto switch_break;
      case_67125395: /* CIL Label */ 
      {
#line 111
      printf((char const   */* __restrict  */)"T1 IDCODE XC6SLX25\n");
      }
#line 111
      goto switch_break;
      case_67256467: /* CIL Label */ 
      {
#line 112
      printf((char const   */* __restrict  */)"T1 IDCODE XC6SLX25T\n");
      }
#line 112
      goto switch_break;
      case_67141779: /* CIL Label */ 
      {
#line 113
      printf((char const   */* __restrict  */)"T1 IDCODE XC6SLX45\n");
      }
#line 113
      goto switch_break;
      case_67272851: /* CIL Label */ 
      {
#line 114
      printf((char const   */* __restrict  */)"T1 IDCODE XC6SLX45T\n");
      }
#line 114
      goto switch_break;
      case_67166355: /* CIL Label */ 
      {
#line 115
      printf((char const   */* __restrict  */)"T1 IDCODE XC6SLX75\n");
      }
#line 115
      goto switch_break;
      case_67297427: /* CIL Label */ 
      {
#line 116
      printf((char const   */* __restrict  */)"T1 IDCODE XC6SLX75T\n");
      }
#line 116
      goto switch_break;
      case_67178643: /* CIL Label */ 
      {
#line 117
      printf((char const   */* __restrict  */)"T1 IDCODE XC6SLX100\n");
      }
#line 117
      goto switch_break;
      case_67309715: /* CIL Label */ 
      {
#line 118
      printf((char const   */* __restrict  */)"T1 IDCODE XC6SLX100T\n");
      }
#line 118
      goto switch_break;
      case_67227795: /* CIL Label */ 
      {
#line 119
      printf((char const   */* __restrict  */)"T1 IDCODE XC6SLX150\n");
      }
#line 119
      goto switch_break;
      switch_default: /* CIL Label */ 
      {
#line 121
      printf((char const   */* __restrict  */)"#W Unknown IDCODE 0x%X.\n", cfg->reg[i].u.int_v);
      }
#line 122
      goto switch_break;
      switch_break: /* CIL Label */ ;
      }
#line 124
      goto __Cont;
    }
#line 126
    if ((unsigned int )cfg->reg[i].reg == 5U) {
#line 142
      if ((unsigned long )cfg->reg[i].u.int_v >= sizeof(cmds) / sizeof(cmds[0])) {
        {
#line 144
        printf((char const   */* __restrict  */)"#W Unknown CMD 0x%X.\n", cfg->reg[i].u.int_v);
        }
      } else
#line 142
      if ((unsigned long )cmds[cfg->reg[i].u.int_v] == (unsigned long )((char const   *)0)) {
        {
#line 144
        printf((char const   */* __restrict  */)"#W Unknown CMD 0x%X.\n", cfg->reg[i].u.int_v);
        }
      } else {
        {
#line 146
        printf((char const   */* __restrict  */)"T1 CMD %s\n", cmds[cfg->reg[i].u.int_v]);
        }
      }
#line 147
      goto __Cont;
    }
#line 149
    if ((unsigned int )cfg->reg[i].reg == 3U) {
      {
#line 150
      printf((char const   */* __restrict  */)"T2 FDRI %i\n", cfg->reg[i].u.int_v);
      }
#line 151
      goto __Cont;
    }
#line 153
    if ((unsigned int )cfg->reg[i].reg == 13U) {
      {
#line 154
      printf((char const   */* __restrict  */)"T1 FLR %i\n", cfg->reg[i].u.int_v);
      }
#line 155
      goto __Cont;
    }
#line 157
    if ((unsigned int )cfg->reg[i].reg == 0U) {
#line 158
      if (dump_crc) {
        {
#line 159
        printf((char const   */* __restrict  */)"T1 CRC 0x%X\n", cfg->reg[i].u.int_v);
        }
      } else {
        {
#line 161
        printf((char const   */* __restrict  */)"T1 CRC\n");
        }
      }
#line 162
      goto __Cont;
    }
#line 164
    if ((unsigned int )cfg->reg[i].reg == 10U) {
      {
#line 165
      unexpected_clk11 = 0;
#line 167
      u16 = (uint16_t )cfg->reg[i].u.int_v;
#line 168
      printf((char const   */* __restrict  */)"T1 COR1");
      }
#line 169
      if ((int )u16 & 32768) {
        {
#line 170
        printf((char const   */* __restrict  */)" DRIVE_AWAKE");
#line 171
        u16 = (uint16_t )((int )u16 & -32769);
        }
      }
#line 173
      if ((int )u16 & 16) {
        {
#line 174
        printf((char const   */* __restrict  */)" CRC_BYPASS");
#line 175
        u16 = (uint16_t )((int )u16 & -17);
        }
      }
#line 177
      if ((int )u16 & 8) {
        {
#line 178
        printf((char const   */* __restrict  */)" DONE_PIPE");
#line 179
        u16 = (uint16_t )((int )u16 & -9);
        }
      }
#line 181
      if ((int )u16 & 4) {
        {
#line 182
        printf((char const   */* __restrict  */)" DRIVE_DONE");
#line 183
        u16 = (uint16_t )((int )u16 & -5);
        }
      }
#line 185
      if ((int )u16 & 3) {
#line 186
        if ((int )u16 & 2) {
#line 187
          if ((int )u16 & 1) {
#line 188
            unexpected_clk11 = 1;
          }
          {
#line 189
          printf((char const   */* __restrict  */)" SSCLKSRC=TCK");
          }
        } else {
          {
#line 191
          printf((char const   */* __restrict  */)" SSCLKSRC=UserClk");
          }
        }
#line 192
        u16 = (uint16_t )((int )u16 & -4);
      }
#line 194
      if (u16) {
        {
#line 195
        printf((char const   */* __restrict  */)" 0x%x", (int )u16);
        }
      }
      {
#line 196
      printf((char const   */* __restrict  */)"\n");
      }
#line 197
      if (unexpected_clk11) {
        {
#line 198
        printf((char const   */* __restrict  */)"#W Unexpected SSCLKSRC 11.\n");
        }
      }
#line 201
      if ((int )u16 != 14080) {
        {
#line 202
        printf((char const   */* __restrict  */)"#W Expected reserved 0x%x, got 0x%x.\n",
               14080, (int )u16);
        }
      }
#line 204
      goto __Cont;
    }
#line 206
    if ((unsigned int )cfg->reg[i].reg == 11U) {
      {
#line 207
      unexpected_done_cycle = 0;
#line 208
      unexpected_lck_cycle = 0;
#line 211
      u16 = (uint16_t )cfg->reg[i].u.int_v;
#line 212
      printf((char const   */* __restrict  */)"T1 COR2");
      }
#line 213
      if ((int )u16 & 32768) {
        {
#line 214
        printf((char const   */* __restrict  */)" RESET_ON_ERROR");
#line 215
        u16 = (uint16_t )((int )u16 & -32769);
        }
      }
      {
#line 219
      cycle = (unsigned int )(((int )u16 & 3584) >> 9);
#line 220
      tmp = bitstr(cycle, 3);
#line 220
      printf((char const   */* __restrict  */)" DONE_CYCLE=%s", tmp);
      }
#line 221
      if (! cycle) {
#line 222
        unexpected_done_cycle = 1;
      } else
#line 221
      if (cycle == 7U) {
#line 222
        unexpected_done_cycle = 1;
      }
      {
#line 223
      u16 = (uint16_t )((int )u16 & -3585);
#line 226
      cycle = (unsigned int )(((int )u16 & 448) >> 6);
#line 227
      tmp___0 = bitstr(cycle, 3);
#line 227
      printf((char const   */* __restrict  */)" LCK_CYCLE=%s", tmp___0);
      }
#line 228
      if (! cycle) {
#line 229
        unexpected_lck_cycle = 1;
      }
      {
#line 230
      u16 = (uint16_t )((int )u16 & -449);
#line 233
      cycle = (unsigned int )(((int )u16 & 56) >> 3);
#line 234
      tmp___1 = bitstr(cycle, 3);
#line 234
      printf((char const   */* __restrict  */)" GTS_CYCLE=%s", tmp___1);
#line 235
      u16 = (uint16_t )((int )u16 & -57);
#line 238
      cycle = (unsigned int )((int )u16 & 7);
#line 239
      tmp___2 = bitstr(cycle, 3);
#line 239
      printf((char const   */* __restrict  */)" GWE_CYCLE=%s", tmp___2);
#line 240
      u16 = (uint16_t )((int )u16 & -8);
      }
#line 242
      if (u16) {
        {
#line 243
        printf((char const   */* __restrict  */)" 0x%x", (int )u16);
        }
      }
      {
#line 244
      printf((char const   */* __restrict  */)"\n");
      }
#line 245
      if (unexpected_done_cycle) {
        {
#line 246
        tmp___3 = bitstr((uint32_t )(((int )u16 & 448) >> 6), 3);
#line 246
        printf((char const   */* __restrict  */)"#W Unexpected DONE_CYCLE %s.\n",
               tmp___3);
        }
      }
#line 248
      if (unexpected_lck_cycle) {
        {
#line 249
        printf((char const   */* __restrict  */)"#W Unexpected LCK_CYCLE 0b000.\n");
        }
      }
#line 252
      if (u16) {
        {
#line 253
        printf((char const   */* __restrict  */)"#W Expected reserved 0, got 0x%x.\n",
               (int )u16);
        }
      }
#line 254
      goto __Cont;
    }
#line 256
    if ((unsigned int )cfg->reg[i].reg == 1U) {
      {
#line 258
      unexpected_blk_bit4 = 0;
#line 260
      maj = (uint16_t )cfg->reg[i].u.far[0];
#line 261
      min = (uint16_t )cfg->reg[i].u.far[1];
#line 262
      printf((char const   */* __restrict  */)"T1 FAR_MAJ");
#line 265
      u16 = (uint16_t )(((int )maj & 61440) >> 12);
#line 266
      printf((char const   */* __restrict  */)" BLK=%u", (int )u16);
      }
#line 267
      if ((int )u16 > 7) {
#line 268
        unexpected_blk_bit4 = 1;
      }
      {
#line 270
      u16 = (uint16_t )(((int )maj & 3840) >> 8);
#line 271
      printf((char const   */* __restrict  */)" ROW=%u", (int )u16);
#line 273
      u16 = (uint16_t )((int )maj & 255);
#line 274
      printf((char const   */* __restrict  */)" MAJOR=%u", (int )u16);
#line 276
      u16 = (uint16_t )(((int )min & 49152) >> 14);
#line 277
      printf((char const   */* __restrict  */)" BRAM=%u", (int )u16);
#line 279
      u16 = (uint16_t )((int )min & 1023);
#line 280
      printf((char const   */* __restrict  */)" MINOR=%u", (int )u16);
      }
#line 282
      if ((int )min & 15360) {
        {
#line 283
        printf((char const   */* __restrict  */)" 0x%x", (int )min & 15360);
        }
      }
      {
#line 284
      printf((char const   */* __restrict  */)"\n");
      }
#line 286
      if (unexpected_blk_bit4) {
        {
#line 287
        printf((char const   */* __restrict  */)"#W Unexpected BLK bit 4 set.\n");
        }
      }
#line 289
      if ((int )min & 15360) {
        {
#line 290
        printf((char const   */* __restrict  */)"#W Expected reserved 0, got 0x%x.\n",
               ((int )min & 15360) > 10);
        }
      }
#line 291
      goto __Cont;
    }
#line 293
    if ((unsigned int )cfg->reg[i].reg == 27U) {
      {
#line 294
      printf((char const   */* __restrict  */)"T1 MFWR\n");
      }
#line 295
      goto __Cont;
    }
#line 297
    if ((unsigned int )cfg->reg[i].reg == 6U) {
      {
#line 298
      u16 = (uint16_t )cfg->reg[i].u.int_v;
#line 299
      printf((char const   */* __restrict  */)"T1 CTL");
      }
#line 300
      if ((int )u16 & 64) {
        {
#line 301
        printf((char const   */* __restrict  */)" DECRYPT");
#line 302
        u16 = (uint16_t )((int )u16 & -65);
        }
      }
#line 304
      if ((int )u16 & 32) {
#line 305
        if ((int )u16 & 16) {
          {
#line 306
          printf((char const   */* __restrict  */)" SBITS=NO_RW");
          }
        } else {
          {
#line 308
          printf((char const   */* __restrict  */)" SBITS=NO_READ");
          }
        }
#line 309
        u16 = (uint16_t )((int )u16 & -49);
      } else
#line 310
      if ((int )u16 & 16) {
        {
#line 311
        printf((char const   */* __restrict  */)" SBITS=ICAP_READ");
#line 312
        u16 = (uint16_t )((int )u16 & -17);
        }
      }
#line 314
      if ((int )u16 & 8) {
        {
#line 315
        printf((char const   */* __restrict  */)" PERSIST");
#line 316
        u16 = (uint16_t )((int )u16 & -9);
        }
      }
#line 318
      if ((int )u16 & 4) {
        {
#line 319
        printf((char const   */* __restrict  */)" USE_EFUSE_KEY");
#line 320
        u16 = (uint16_t )((int )u16 & -5);
        }
      }
#line 322
      if ((int )u16 & 2) {
        {
#line 323
        printf((char const   */* __restrict  */)" CRC_EXTSTAT_DISABLE");
#line 324
        u16 = (uint16_t )((int )u16 & -3);
        }
      }
#line 326
      if (u16) {
        {
#line 327
        printf((char const   */* __restrict  */)" 0x%x", (int )u16);
        }
      }
      {
#line 328
      printf((char const   */* __restrict  */)"\n");
      }
#line 331
      if ((int )u16 != 129) {
        {
#line 332
        printf((char const   */* __restrict  */)"#W Expected reserved 0x%x, got 0x%x.\n",
               129, (int )u16);
        }
      }
#line 333
      goto __Cont;
    }
#line 335
    if ((unsigned int )cfg->reg[i].reg == 7U) {
      {
#line 336
      u16 = (uint16_t )cfg->reg[i].u.int_v;
#line 337
      printf((char const   */* __restrict  */)"T1 MASK");
      }
#line 338
      if ((int )u16 & 64) {
        {
#line 339
        printf((char const   */* __restrict  */)" DECRYPT");
#line 340
        u16 = (uint16_t )((int )u16 & -65);
        }
      }
#line 342
      if (((int )u16 & 48) == 48) {
        {
#line 343
        printf((char const   */* __restrict  */)" SECURITY");
#line 344
        u16 = (uint16_t )((int )u16 & -49);
        }
      }
#line 346
      if ((int )u16 & 8) {
        {
#line 347
        printf((char const   */* __restrict  */)" PERSIST");
#line 348
        u16 = (uint16_t )((int )u16 & -9);
        }
      }
#line 350
      if ((int )u16 & 4) {
        {
#line 351
        printf((char const   */* __restrict  */)" USE_EFUSE_KEY");
#line 352
        u16 = (uint16_t )((int )u16 & -5);
        }
      }
#line 354
      if ((int )u16 & 2) {
        {
#line 355
        printf((char const   */* __restrict  */)" CRC_EXTSTAT_DISABLE");
#line 356
        u16 = (uint16_t )((int )u16 & -3);
        }
      }
#line 358
      if (u16) {
        {
#line 359
        printf((char const   */* __restrict  */)" 0x%x", (int )u16);
        }
      }
      {
#line 360
      printf((char const   */* __restrict  */)"\n");
      }
#line 362
      if ((int )u16 != 129) {
        {
#line 363
        printf((char const   */* __restrict  */)"#W Expected reserved 0x%x, got 0x%x.\n",
               129, (int )u16);
        }
      }
#line 364
      goto __Cont;
    }
#line 366
    if ((unsigned int )cfg->reg[i].reg == 12U) {
      {
#line 367
      u16 = (uint16_t )cfg->reg[i].u.int_v;
#line 368
      printf((char const   */* __restrict  */)"T1 PWRDN_REG");
      }
#line 369
      if ((int )u16 & 16384) {
        {
#line 370
        printf((char const   */* __restrict  */)" EN_EYES");
#line 371
        u16 = (uint16_t )((int )u16 & -16385);
        }
      }
#line 373
      if ((int )u16 & 32) {
        {
#line 374
        printf((char const   */* __restrict  */)" FILTER_B");
#line 375
        u16 = (uint16_t )((int )u16 & -33);
        }
      }
#line 377
      if ((int )u16 & 16) {
        {
#line 378
        printf((char const   */* __restrict  */)" EN_PGSR");
#line 379
        u16 = (uint16_t )((int )u16 & -17);
        }
      }
#line 381
      if ((int )u16 & 4) {
        {
#line 382
        printf((char const   */* __restrict  */)" EN_PWRDN");
#line 383
        u16 = (uint16_t )((int )u16 & -5);
        }
      }
#line 385
      if ((int )u16 & 1) {
        {
#line 386
        printf((char const   */* __restrict  */)" KEEP_SCLK");
#line 387
        u16 = (uint16_t )((int )u16 & -2);
        }
      }
#line 389
      if (u16) {
        {
#line 390
        printf((char const   */* __restrict  */)" 0x%x", (int )u16);
        }
      }
      {
#line 391
      printf((char const   */* __restrict  */)"\n");
      }
#line 394
      if ((int )u16 != 2176) {
        {
#line 395
        printf((char const   */* __restrict  */)"#W Expected reserved 0x%x, got 0x%x.\n",
               2176, (int )u16);
        }
      }
#line 396
      goto __Cont;
    }
#line 398
    if ((unsigned int )cfg->reg[i].reg == 16U) {
      {
#line 399
      u16 = (uint16_t )cfg->reg[i].u.int_v;
#line 400
      printf((char const   */* __restrict  */)"T1 HC_OPT_REG");
      }
#line 401
      if ((int )u16 & 64) {
        {
#line 402
        printf((char const   */* __restrict  */)" INIT_SKIP");
#line 403
        u16 = (uint16_t )((int )u16 & -65);
        }
      }
#line 405
      if (u16) {
        {
#line 406
        printf((char const   */* __restrict  */)" 0x%x", (int )u16);
        }
      }
      {
#line 407
      printf((char const   */* __restrict  */)"\n");
      }
#line 410
      if ((int )u16 != 31) {
        {
#line 411
        printf((char const   */* __restrict  */)"#W Expected reserved 0x%x, got 0x%x.\n",
               31, (int )u16);
        }
      }
#line 412
      goto __Cont;
    }
#line 414
    if ((unsigned int )cfg->reg[i].reg == 25U) {
      {
#line 415
      printf((char const   */* __restrict  */)"T1 PU_GWE 0x%03X\n", cfg->reg[i].u.int_v);
      }
#line 416
      goto __Cont;
    }
#line 418
    if ((unsigned int )cfg->reg[i].reg == 26U) {
      {
#line 419
      printf((char const   */* __restrict  */)"T1 PU_GTS 0x%03X\n", cfg->reg[i].u.int_v);
      }
#line 420
      goto __Cont;
    }
#line 422
    if ((unsigned int )cfg->reg[i].reg == 15U) {
      {
#line 423
      printf((char const   */* __restrict  */)"T1 CWDT 0x%X\n", cfg->reg[i].u.int_v);
      }
#line 424
      if (cfg->reg[i].u.int_v < 513) {
        {
#line 425
        printf((char const   */* __restrict  */)"#W Watchdog timer clock below minimum value of 0x0201.\n");
        }
      }
#line 427
      goto __Cont;
    }
#line 429
    if ((unsigned int )cfg->reg[i].reg == 24U) {
      {
#line 430
      unexpected_buswidth = 0;
#line 432
      u16 = (uint16_t )cfg->reg[i].u.int_v;
#line 433
      printf((char const   */* __restrict  */)"T1 MODE_REG");
      }
#line 434
      if ((int )u16 & (1 << 13)) {
        {
#line 435
        printf((char const   */* __restrict  */)" NEW_MODE=BITSTREAM");
#line 436
        u16 = (uint16_t )((int )u16 & ~ (1 << 13));
        }
      }
#line 438
      if ((int )u16 & (1 << 12)) {
#line 438
        if ((int )u16 & (1 << 11)) {
#line 440
          unexpected_buswidth = 1;
        } else {
#line 438
          goto _L;
        }
      } else
      _L: /* CIL Label */ 
#line 441
      if ((int )u16 & (1 << 12)) {
        {
#line 442
        printf((char const   */* __restrict  */)" BUSWIDTH=4");
#line 443
        u16 = (uint16_t )((int )u16 & ~ (1 << 12));
        }
      } else
#line 444
      if ((int )u16 & (1 << 11)) {
        {
#line 445
        printf((char const   */* __restrict  */)" BUSWIDTH=2");
#line 446
        u16 = (uint16_t )((int )u16 & ~ (1 << 11));
        }
      }
#line 450
      if ((int )u16 & (1 << 9)) {
        {
#line 451
        printf((char const   */* __restrict  */)" BOOTMODE_1");
#line 452
        u16 = (uint16_t )((int )u16 & ~ (1 << 9));
        }
      }
#line 454
      if ((int )u16 & (1 << 8)) {
        {
#line 455
        printf((char const   */* __restrict  */)" BOOTMODE_0");
#line 456
        u16 = (uint16_t )((int )u16 & ~ (1 << 8));
        }
      }
#line 459
      if (unexpected_buswidth) {
        {
#line 460
        printf((char const   */* __restrict  */)"#W Unexpected bus width 0b11.\n");
        }
      }
#line 461
      if (u16) {
        {
#line 462
        printf((char const   */* __restrict  */)" 0x%x", (int )u16);
        }
      }
      {
#line 463
      printf((char const   */* __restrict  */)"\n");
      }
#line 464
      if (u16) {
        {
#line 465
        printf((char const   */* __restrict  */)"#W Expected reserved 0, got 0x%x.\n",
               (int )u16);
        }
      }
#line 466
      goto __Cont;
    }
#line 468
    if ((unsigned int )cfg->reg[i].reg == 28U) {
      {
#line 469
      u16 = (uint16_t )cfg->reg[i].u.int_v;
#line 470
      printf((char const   */* __restrict  */)"T1 CCLK_FREQ");
      }
#line 471
      if ((int )u16 & (1 << 14)) {
        {
#line 472
        printf((char const   */* __restrict  */)" EXT_MCLK");
#line 473
        u16 = (uint16_t )((int )u16 & ~ (1 << 14));
        }
      }
      {
#line 475
      printf((char const   */* __restrict  */)" MCLK_FREQ=0x%03X", (int )u16 & 1023);
#line 476
      u16 = (uint16_t )((int )u16 & -1024);
      }
#line 477
      if (u16) {
        {
#line 478
        printf((char const   */* __restrict  */)" 0x%x", (int )u16);
        }
      }
      {
#line 479
      printf((char const   */* __restrict  */)"\n");
      }
#line 480
      if (u16) {
        {
#line 481
        printf((char const   */* __restrict  */)"#W Expected reserved 0, got 0x%x.\n",
               (int )u16);
        }
      }
#line 482
      goto __Cont;
    }
#line 484
    if ((unsigned int )cfg->reg[i].reg == 33U) {
      {
#line 485
      printf((char const   */* __restrict  */)"T1 EYE_MASK 0x%X\n", cfg->reg[i].u.int_v);
      }
#line 486
      goto __Cont;
    }
#line 488
    if ((unsigned int )cfg->reg[i].reg == 19U) {
      {
#line 489
      printf((char const   */* __restrict  */)"T1 GENERAL1 0x%X\n", cfg->reg[i].u.int_v);
      }
#line 490
      goto __Cont;
    }
#line 492
    if ((unsigned int )cfg->reg[i].reg == 20U) {
      {
#line 493
      printf((char const   */* __restrict  */)"T1 GENERAL2 0x%X\n", cfg->reg[i].u.int_v);
      }
#line 494
      goto __Cont;
    }
#line 496
    if ((unsigned int )cfg->reg[i].reg == 21U) {
      {
#line 497
      printf((char const   */* __restrict  */)"T1 GENERAL3 0x%X\n", cfg->reg[i].u.int_v);
      }
#line 498
      goto __Cont;
    }
#line 500
    if ((unsigned int )cfg->reg[i].reg == 22U) {
      {
#line 501
      printf((char const   */* __restrict  */)"T1 GENERAL4 0x%X\n", cfg->reg[i].u.int_v);
      }
#line 502
      goto __Cont;
    }
#line 504
    if ((unsigned int )cfg->reg[i].reg == 23U) {
      {
#line 505
      printf((char const   */* __restrict  */)"T1 GENERAL5 0x%X\n", cfg->reg[i].u.int_v);
      }
#line 506
      goto __Cont;
    }
#line 508
    if ((unsigned int )cfg->reg[i].reg == 30U) {
      {
#line 509
      printf((char const   */* __restrict  */)"T1 EXP_SIGN 0x%X\n", cfg->reg[i].u.int_v);
      }
#line 510
      goto __Cont;
    }
#line 512
    if ((unsigned int )cfg->reg[i].reg == 29U) {
      {
#line 515
      u16 = (uint16_t )cfg->reg[i].u.int_v;
#line 516
      seu_freq = ((int )u16 & 16368) >> 4;
#line 517
      printf((char const   */* __restrict  */)"T1 SEU_OPT SEU_FREQ=0x%X", seu_freq);
#line 518
      u16 = (uint16_t )((int )u16 & -16369);
      }
#line 519
      if ((int )u16 & (1 << 3)) {
        {
#line 520
        printf((char const   */* __restrict  */)" SEU_RUN_ON_ERR");
#line 521
        u16 = (uint16_t )((int )u16 & ~ (1 << 3));
        }
      }
#line 523
      if ((int )u16 & (1 << 1)) {
        {
#line 524
        printf((char const   */* __restrict  */)" GLUT_MASK");
#line 525
        u16 = (uint16_t )((int )u16 & ~ (1 << 1));
        }
      }
#line 527
      if ((int )u16 & 1) {
        {
#line 528
        printf((char const   */* __restrict  */)" SEU_ENABLE");
#line 529
        u16 = (uint16_t )((int )u16 & -2);
        }
      }
#line 531
      if (u16) {
        {
#line 532
        printf((char const   */* __restrict  */)" 0x%x", (int )u16);
        }
      }
      {
#line 533
      printf((char const   */* __restrict  */)"\n");
      }
#line 534
      if (u16) {
        {
#line 535
        printf((char const   */* __restrict  */)"#W Expected reserved 0, got 0x%x.\n",
               (int )u16);
        }
      }
#line 536
      goto __Cont;
    }
    {
#line 538
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 538
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              538);
#line 538
      rc = 22;
      }
#line 538
      goto fail;
#line 538
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 93
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 540
  return (0);
  fail: 
#line 542
  return (rc);
}
}
#line 550 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static struct _cfg_atom  const  ramb16_instance  =    {{-1}, {12, 13, 274, 275, 276, 277, 316, 317, 318, 319, 420, 421, 422, 423, -1},
    "default_bits", 0};
#line 556 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static cfg_atom_t ramb16_atoms[66]  = 
#line 556
  {      {{264, 265, 260, 261, 256, 257, -1}, {-1}, "data_width_a 1", 0}, 
        {{264, 265, 260, 261, -1}, {256, 257, -1}, "data_width_a 2", 0}, 
        {{264, 265, 256, 257, -1}, {260, 261, -1}, "data_width_a 4", 0}, 
        {{264, 265, -1}, {260, 261, 256, 257, -1}, "data_width_a 9", 0}, 
        {{260, 261, 256, 257, -1}, {264, 265, -1}, "data_width_a 18", 0}, 
        {{260, 261, -1}, {264, 265, 256, 257, -1}, "data_width_a 36", 0}, 
        {{-1}, {264, 265, 260, 261, 256, 257, -1}, "data_width_a 0", 0}, 
        {{262, 263, 286, 287, 258, 259, -1}, {-1}, "data_width_b 1", 0}, 
        {{262, 263, 286, 287, -1}, {258, 259, -1}, "data_width_b 2", 0}, 
        {{262, 263, 258, 259, -1}, {286, 287, -1}, "data_width_b 4", 0}, 
        {{262, 263, -1}, {286, 287, 258, 259, -1}, "data_width_b 9", 0}, 
        {{286, 287, 258, 259, -1}, {262, 263, -1}, "data_width_b 18", 0}, 
        {{286, 287, -1}, {262, 263, 258, 259, -1}, "data_width_b 36", 0}, 
        {{-1}, {262, 263, 286, 287, 258, 259, -1}, "data_width_b 0", 0}, 
        {{-1}, {266, 267, -1}, "RST_PRIORITY_B:CE", 0}, 
        {{266, 267, -1}, {-1}, "RST_PRIORITY_B:SR", 0}, 
        {{-1}, {268, 269, -1}, "RST_PRIORITY_A:CE", 0}, 
        {{268, 269, -1}, {-1}, "RST_PRIORITY_A:SR", 0}, 
        {{-1}, {290, 291, -1}, "EN_RSTRAM_A:TRUE", 0}, 
        {{290, 291, -1}, {-1}, "EN_RSTRAM_A:FALSE", 0}, 
        {{-1}, {444, 445, -1}, "EN_RSTRAM_B:TRUE", 0}, 
        {{444, 445, -1}, {-1}, "EN_RSTRAM_B:FALSE", 0}, 
        {{-1}, {26, 27, -1}, "CLKAINV:CLKA", 0}, 
        {{26, 27, -1}, {-1}, "CLKAINV:CLKA_B", 0}, 
        {{-1}, {30, 31, -1}, "CLKBINV:CLKB", 0}, 
        {{30, 31, -1}, {-1}, "CLKBINV:CLKB_B", 0}, 
        {{-1}, {270, 271, -1}, "RSTTYPE:ASYNC", 0}, 
        {{270, 271, -1}, {-1}, "RSTTYPE:SYNC", 0}, 
        {{-1}, {278, 279, -1}, "WRITE_MODE_B:READ_FIRST", 0}, 
        {{-1}, {280, 281, -1}, "WRITE_MODE_A:READ_FIRST", 0}, 
        {{-1}, {282, 283, -1}, "WRITE_MODE_B:NO_CHANGE", 0}, 
        {{-1}, {284, 285, -1}, "WRITE_MODE_A:NO_CHANGE", 0}, 
        {{278, 279, 282, 283, -1}, {-1}, "WRITE_MODE_B:WRITE_FIRST", 0}, 
        {{280, 281, 284, 285, -1}, {-1}, "WRITE_MODE_A:WRITE_FIRST", 0}, 
        {{-1}, {306, 307, -1}, "DOB_REG:1", 0}, 
        {{306, 306, -1}, {-1}, "DOB_REG:0", 0}, 
        {{-1}, {308, 309, -1}, "DOA_REG:1", 0}, 
        {{308, 309, -1}, {-1}, "DOA_REG:0", 0}, 
        {{431, 467, -1}, {430, 466, -1}, "ENAINV:ENA", 0}, 
        {{430, 431, 466, 467, -1}, {-1}, "ENAINV:ENA_B", 0}, 
        {{465, 469, -1}, {464, 468, -1}, "ENBINV:ENB", 0}, 
        {{464, 465, 468, 469, -1}, {-1}, "ENBINV:ENB_B", 0}, 
        {{-1}, {20, 21, -1}, "REGCEAINV:REGCEA", 0}, 
        {{20, 21, -1}, {-1}, "REGCEAINV:REGCEA_B", 0}, 
        {{-1}, {8, 9, -1}, "REGCEBINV:REGCEB", 0}, 
        {{8, 9, -1}, {-1}, "REGCEBINV:REGCEB_B", 0}, 
        {{24, 25, -1}, {-1}, "RSTAINV:RSTA", 0}, 
        {{-1}, {24, 25, -1}, "RSTAINV:RSTA_B", 0}, 
        {{-1}, {4, 5, -1}, "RSTBINV:RSTB", 0}, 
        {{4, 5, -1}, {-1}, "RSTBINV:RSTB_B", 0}, 
        {{-1}, {19, -1}, "WEA0INV:WEA0", 0}, 
        {{19, -1}, {-1}, "WEA0INV:WEA0_B", 0}, 
        {{-1}, {23, -1}, "WEA2INV:WEA1", 0}, 
        {{23, -1}, {-1}, "WEA2INV:WEA1_B", 0}, 
        {{-1}, {18, -1}, "WEA2INV:WEA2", 0}, 
        {{18, -1}, {-1}, "WEA2INV:WEA2_B", 0}, 
        {{-1}, {22, -1}, "WEA2INV:WEA3", 0}, 
        {{22, -1}, {-1}, "WEA2INV:WEA3_B", 0}, 
        {{-1}, {7, -1}, "WEB0INV:WEB0", 0}, 
        {{7, -1}, {-1}, "WEB0INV:WEB0_B", 0}, 
        {{-1}, {3, -1}, "WEB1INV:WEB1", 0}, 
        {{3, -1}, {-1}, "WEB1INV:WEB1_B", 0}, 
        {{-1}, {6, -1}, "WEB2INV:WEB2", 0}, 
        {{6, -1}, {-1}, "WEB2INV:WEB2_B", 0}, 
        {{-1}, {2, -1}, "WEB3INV:WEB3", 0}, 
        {{2, -1}, {-1}, "WEB3INV:WEB3_B", 0}};
#line 633 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static void print_ramb16_cfg(ramb16_cfg_t *cfg ) 
{ 
  char bits[512] ;
  uint8_t u8 ;
  int i ;
  int first_extra ;
  int tmp ;
  int tmp___0 ;

  {
#line 639
  i = 0;
  {
#line 639
  while (1) {
    while_continue: /* CIL Label */ ;
#line 639
    if (! (i < 32)) {
#line 639
      goto while_break;
    }
#line 640
    u8 = cfg->byte[i * 2];
#line 641
    cfg->byte[i * 2] = cfg->byte[i * 2 + 1];
#line 642
    cfg->byte[i * 2 + 1] = u8;
#line 639
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 644
  i = 0;
  {
#line 644
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 644
    if (! (i < 64)) {
#line 644
      goto while_break___0;
    }
#line 645
    u8 = (uint8_t )0;
#line 646
    if ((int )cfg->byte[i] & 1) {
#line 646
      u8 = (uint8_t )((int )u8 | 128);
    }
#line 647
    if ((int )cfg->byte[i] & 2) {
#line 647
      u8 = (uint8_t )((int )u8 | 64);
    }
#line 648
    if ((int )cfg->byte[i] & 4) {
#line 648
      u8 = (uint8_t )((int )u8 | 32);
    }
#line 649
    if ((int )cfg->byte[i] & 8) {
#line 649
      u8 = (uint8_t )((int )u8 | 16);
    }
#line 650
    if ((int )cfg->byte[i] & 16) {
#line 650
      u8 = (uint8_t )((int )u8 | 8);
    }
#line 651
    if ((int )cfg->byte[i] & 32) {
#line 651
      u8 = (uint8_t )((int )u8 | 4);
    }
#line 652
    if ((int )cfg->byte[i] & 64) {
#line 652
      u8 = (uint8_t )((int )u8 | 2);
    }
#line 653
    if ((int )cfg->byte[i] & 128) {
#line 653
      u8 = (uint8_t )((int )u8 | 1);
    }
#line 654
    cfg->byte[i] = u8;
#line 644
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 668
  i = 0;
  {
#line 668
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 668
    if (! (i < 128)) {
#line 668
      goto while_break___1;
    }
#line 669
    bits[i * 2] = (char )(((int )cfg->byte[i / 8] & (1 << i % 8)) != 0);
#line 670
    bits[i * 2 + 1] = (char )(((int )cfg->byte[(255 - i) / 8] & (1 << (7 - i % 8))) != 0);
#line 668
    i ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 674
  i = 0;
  {
#line 674
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 674
    if (! (i < 128)) {
#line 674
      goto while_break___2;
    }
#line 675
    bits[256 + i * 2] = (char )(((int )cfg->byte[32 + i / 8] & (1 << i % 8)) != 0);
#line 676
    bits[(256 + i * 2) + 1] = (char )(((int )cfg->byte[32 + (255 - i) / 8] & (1 << (7 - i % 8))) != 0);
#line 674
    i ++;
  }
  while_break___2: /* CIL Label */ ;
  }
  {
#line 680
  printf((char const   */* __restrict  */)"{\n");
#line 682
  i = 0;
  }
  {
#line 682
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 682
    if (! ((unsigned long )i < sizeof(ramb16_atoms) / sizeof(ramb16_atoms[0]))) {
#line 682
      goto while_break___3;
    }
    {
#line 683
    tmp = atom_found(bits, (cfg_atom_t const   *)(& ramb16_atoms[i]));
    }
#line 683
    if (tmp) {
#line 683
      if (ramb16_atoms[i].must_1[0] != -1) {
        {
#line 685
        printf((char const   */* __restrict  */)"  %s\n", ramb16_atoms[i].str);
#line 686
        ramb16_atoms[i].flag = 1;
        }
      } else {
#line 688
        ramb16_atoms[i].flag = 0;
      }
    } else {
#line 688
      ramb16_atoms[i].flag = 0;
    }
#line 682
    i ++;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 690
  i = 0;
  {
#line 690
  while (1) {
    while_continue___4: /* CIL Label */ ;
#line 690
    if (! ((unsigned long )i < sizeof(ramb16_atoms) / sizeof(ramb16_atoms[0]))) {
#line 690
      goto while_break___4;
    }
#line 691
    if (ramb16_atoms[i].flag) {
      {
#line 692
      atom_remove(bits, (cfg_atom_t const   *)(& ramb16_atoms[i]));
      }
    }
#line 690
    i ++;
  }
  while_break___4: /* CIL Label */ ;
  }
#line 695
  if (ramb16_instance.must_1[0] != -1) {
    {
#line 696
    tmp___0 = atom_found(bits, & ramb16_instance);
    }
#line 696
    if (tmp___0) {
#line 697
      i = 0;
      {
#line 697
      while (1) {
        while_continue___5: /* CIL Label */ ;
#line 697
        if (! (ramb16_instance.must_1[i] != -1)) {
#line 697
          goto while_break___5;
        }
        {
#line 698
        printf((char const   */* __restrict  */)"  b%i\n", ramb16_instance.must_1[i]);
#line 697
        i ++;
        }
      }
      while_break___5: /* CIL Label */ ;
      }
      {
#line 699
      atom_remove(bits, & ramb16_instance);
      }
    } else {
      {
#line 701
      printf((char const   */* __restrict  */)"  #W Not all instantiation bits set.\n");
      }
    }
  }
#line 704
  first_extra = 1;
#line 705
  i = 0;
  {
#line 705
  while (1) {
    while_continue___6: /* CIL Label */ ;
#line 705
    if (! (i < 512)) {
#line 705
      goto while_break___6;
    }
#line 706
    if (bits[i]) {
#line 707
      if (first_extra) {
        {
#line 708
        printf((char const   */* __restrict  */)"  #W Extra bits set.\n");
#line 709
        first_extra = 0;
        }
      }
      {
#line 711
      printf((char const   */* __restrict  */)"  b%i\n", i);
      }
    }
#line 705
    i ++;
  }
  while_break___6: /* CIL Label */ ;
  }
  {
#line 714
  printf((char const   */* __restrict  */)"}\n");
  }
#line 715
  return;
}
}
#line 717 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static void printf_routing_2minors(uint8_t const   *bits , int row , int major , int even_minor ) 
{ 
  int y ;
  int i ;
  int hclk ;
  uint64_t u64_0 ;
  uint64_t u64_1 ;
  char bit_str[129] ;

  {
#line 724
  bit_str[128] = (char)0;
#line 725
  y = 0;
  {
#line 725
  while (1) {
    while_continue: /* CIL Label */ ;
#line 725
    if (! (y < 16)) {
#line 725
      goto while_break;
    }
#line 726
    if (y < 8) {
#line 726
      hclk = 0;
    } else {
#line 726
      hclk = 2;
    }
    {
#line 727
    u64_0 = frame_get_u64((bits + y * 8) + hclk);
#line 728
    u64_1 = frame_get_u64(((bits + y * 8) + hclk) + 130);
    }
#line 729
    if (u64_0) {
#line 729
      goto _L;
    } else
#line 729
    if (u64_1) {
      _L: /* CIL Label */ 
#line 730
      i = 0;
      {
#line 730
      while (1) {
        while_continue___0: /* CIL Label */ ;
#line 730
        if (! (i < 128)) {
#line 730
          goto while_break___0;
        }
#line 731
        bit_str[i] = (char )'0';
#line 730
        i ++;
      }
      while_break___0: /* CIL Label */ ;
      }
#line 732
      i = 0;
      {
#line 732
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 732
        if (! (i < 64)) {
#line 732
          goto while_break___1;
        }
#line 733
        if ((unsigned long long )u64_0 & (1ULL << i)) {
#line 734
          bit_str[i * 2] = (char )'1';
        }
#line 735
        if ((unsigned long long )u64_1 & (1ULL << i)) {
#line 736
          bit_str[i * 2 + 1] = (char )'1';
        }
#line 732
        i ++;
      }
      while_break___1: /* CIL Label */ ;
      }
      {
#line 738
      printf((char const   */* __restrict  */)"r%i ma%i v64_%02i mip%02i %s\n", row,
             major, y, even_minor, bit_str);
      }
    }
#line 725
    y ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 742
  return;
}
}
#line 744 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static void printf_v64_mi20(uint8_t const   *bits , int row , int major ) 
{ 
  int y ;
  int i ;
  int num_bits_on ;
  int hclk ;
  uint64_t u64 ;
  char bit_str[65] ;

  {
#line 750
  bit_str[64] = (char)0;
#line 751
  y = 0;
  {
#line 751
  while (1) {
    while_continue: /* CIL Label */ ;
#line 751
    if (! (y < 16)) {
#line 751
      goto while_break;
    }
#line 752
    if (y < 8) {
#line 752
      hclk = 0;
    } else {
#line 752
      hclk = 2;
    }
    {
#line 753
    u64 = frame_get_u64((bits + y * 8) + hclk);
    }
#line 754
    if (u64) {
#line 755
      i = 0;
      {
#line 755
      while (1) {
        while_continue___0: /* CIL Label */ ;
#line 755
        if (! (i < 64)) {
#line 755
          goto while_break___0;
        }
#line 756
        if ((unsigned long long )u64 & (1ULL << i)) {
#line 756
          bit_str[i] = (char )'1';
        } else {
#line 756
          bit_str[i] = (char )'0';
        }
#line 755
        i ++;
      }
      while_break___0: /* CIL Label */ ;
      }
      {
#line 757
      printf((char const   */* __restrict  */)"r%i ma%i v64_%02i mi20 %s\n", row,
             major, y, bit_str);
#line 759
      num_bits_on = 0;
#line 760
      i = 0;
      }
      {
#line 760
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 760
        if (! (i < 64)) {
#line 760
          goto while_break___1;
        }
#line 761
        if ((unsigned long long )u64 & (1ULL << i)) {
#line 762
          num_bits_on ++;
        }
#line 760
        i ++;
      }
      while_break___1: /* CIL Label */ ;
      }
#line 766
      if (num_bits_on < 5) {
#line 767
        i = 0;
        {
#line 767
        while (1) {
          while_continue___2: /* CIL Label */ ;
#line 767
          if (! (i < 64)) {
#line 767
            goto while_break___2;
          }
#line 768
          if (! ((unsigned long long )u64 & (1ULL << i))) {
#line 769
            goto __Cont;
          }
          {
#line 770
          printf((char const   */* __restrict  */)"r%i ma%i v64_%02i mi20 b%i\n",
                 row, major, y, i);
          }
          __Cont: /* CIL Label */ 
#line 767
          i ++;
        }
        while_break___2: /* CIL Label */ ;
        }
      }
    }
#line 751
    y ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 776
  return;
}
}
#line 778 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static void printf_lut(uint8_t const   *bits , int row , int major , int minor , int v32_i ) 
{ 
  char bit_str[64] ;
  uint64_t u64 ;
  int i ;
  int num_bits_on ;

  {
  {
#line 785
  u64 = frame_get_lut64(bits + minor * 130, v32_i);
  }
#line 786
  if (u64) {
#line 787
    num_bits_on = 0;
#line 788
    i = 0;
    {
#line 788
    while (1) {
      while_continue: /* CIL Label */ ;
#line 788
      if (! (i < 64)) {
#line 788
        goto while_break;
      }
#line 789
      if ((unsigned long long )u64 & (1ULL << i)) {
#line 790
        num_bits_on ++;
      }
#line 788
      i ++;
    }
    while_break: /* CIL Label */ ;
    }
#line 792
    if (num_bits_on < 5) {
      {
#line 793
      printf((char const   */* __restrict  */)"r%i ma%02i v32_%02i mip%02i_lut", row,
             major, v32_i, minor);
#line 795
      i = 0;
      }
      {
#line 795
      while (1) {
        while_continue___0: /* CIL Label */ ;
#line 795
        if (! (i < 64)) {
#line 795
          goto while_break___0;
        }
#line 796
        if ((unsigned long long )u64 & (1ULL << i)) {
          {
#line 797
          printf((char const   */* __restrict  */)" b%i", i);
          }
        }
#line 795
        i ++;
      }
      while_break___0: /* CIL Label */ ;
      }
      {
#line 799
      printf((char const   */* __restrict  */)"\n");
      }
    } else {
#line 801
      i = 0;
      {
#line 801
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 801
        if (! (i < 64)) {
#line 801
          goto while_break___1;
        }
#line 802
        if ((unsigned long long )u64 & (1ULL << i)) {
#line 802
          bit_str[i] = (char )'1';
        } else {
#line 802
          bit_str[i] = (char )'0';
        }
#line 801
        i ++;
      }
      while_break___1: /* CIL Label */ ;
      }
      {
#line 803
      printf((char const   */* __restrict  */)"r%i ma%02i v32_%02i mip%02i_lut %.64s\n",
             row, major, v32_i, minor, bit_str);
      }
    }
  }
#line 807
  return;
}
}
#line 809 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int dump_maj_zero(uint8_t const   *bits , int row , int major ) 
{ 
  int minor ;
  int tmp ;
  int tmp___0 ;

  {
#line 813
  minor = 0;
  {
#line 813
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 813
    tmp = get_major_minors(67113107, major);
    }
#line 813
    if (! (minor < tmp)) {
#line 813
      goto while_break;
    }
    {
#line 814
    printf_clock(bits + minor * 130, row, major, minor);
#line 813
    minor ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 815
  minor = 0;
  {
#line 815
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 815
    tmp___0 = get_major_minors(67113107, major);
    }
#line 815
    if (! (minor < tmp___0)) {
#line 815
      goto while_break___0;
    }
    {
#line 816
    printf_frames(bits + minor * 130, 1, row, major, minor, 0, 1);
#line 815
    minor ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 818
  return (0);
}
}
#line 821 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int dump_maj_left(uint8_t const   *bits , int row , int major ) 
{ 
  int minor ;
  int tmp ;
  int tmp___0 ;

  {
#line 825
  minor = 0;
  {
#line 825
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 825
    tmp = get_major_minors(67113107, major);
    }
#line 825
    if (! (minor < tmp)) {
#line 825
      goto while_break;
    }
    {
#line 826
    printf_clock(bits + minor * 130, row, major, minor);
#line 825
    minor ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 827
  minor = 0;
  {
#line 827
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 827
    tmp___0 = get_major_minors(67113107, major);
    }
#line 827
    if (! (minor < tmp___0)) {
#line 827
      goto while_break___0;
    }
    {
#line 828
    printf_frames(bits + minor * 130, 1, row, major, minor, 0, 1);
#line 827
    minor ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 830
  return (0);
}
}
#line 833 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int dump_maj_right(uint8_t const   *bits , int row , int major ) 
{ 
  int minor ;
  int tmp ;
  int tmp___0 ;

  {
#line 837
  minor = 0;
  {
#line 837
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 837
    tmp = get_major_minors(67113107, major);
    }
#line 837
    if (! (minor < tmp)) {
#line 837
      goto while_break;
    }
    {
#line 838
    printf_clock(bits + minor * 130, row, major, minor);
#line 837
    minor ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 839
  minor = 0;
  {
#line 839
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 839
    tmp___0 = get_major_minors(67113107, major);
    }
#line 839
    if (! (minor < tmp___0)) {
#line 839
      goto while_break___0;
    }
    {
#line 840
    printf_frames(bits + minor * 130, 1, row, major, minor, 0, 1);
#line 839
    minor ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 842
  return (0);
}
}
#line 845 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int dump_maj_logic(uint8_t const   *bits , int row , int major ) 
{ 
  struct xc_die  const  *xci ;
  struct xc_die  const  *tmp ;
  int minor ;
  int i ;
  int logdev_start ;
  int logdev_end ;
  struct xc_die  const  *tmp___0 ;

  {
  {
#line 847
  tmp = xc_die_info(67113107);
#line 847
  xci = tmp;
#line 850
  minor = 0;
  }
  {
#line 850
  while (1) {
    while_continue: /* CIL Label */ ;
#line 850
    if (! (minor < (int )xci->majors[major].minors)) {
#line 850
      goto while_break;
    }
    {
#line 851
    printf_clock(bits + minor * 130, row, major, minor);
#line 850
    minor ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 854
  i = 0;
  {
#line 854
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 854
    if (! (i < 10)) {
#line 854
      goto while_break___0;
    }
    {
#line 855
    printf_routing_2minors(bits + (i * 2) * 130, row, major, i * 2);
#line 854
    i ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 858
  printf_v64_mi20(bits + 2600, row, major);
#line 860
  logdev_start = 0;
#line 861
  logdev_end = 15;
  }
#line 862
  if (xci->majors[major].flags & 256) {
    {
#line 863
    tmp___0 = xc_die_info(67113107);
    }
#line 863
    if (row == (int )(tmp___0->num_rows - 1)) {
#line 864
      logdev_start += 2;
    } else
#line 865
    if (! row) {
#line 866
      logdev_end -= 2;
    }
  }
#line 869
  if (xci->majors[major].flags & 16) {
#line 870
    if (xci->majors[major].minors != 31) {
      {
#line 870
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              870);
      }
    }
#line 873
    if (logdev_start) {
      {
#line 874
      printf_extrabits(bits, 21, 2, 0, logdev_start * 64, row, major);
      }
    }
#line 875
    i = logdev_start;
    {
#line 875
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 875
      if (! (i <= logdev_end)) {
#line 875
        goto while_break___1;
      }
      {
#line 876
      printf_lut(bits, row, major, 21, i * 2);
#line 877
      printf_lut(bits, row, major, 21, i * 2 + 1);
#line 875
      i ++;
      }
    }
    while_break___1: /* CIL Label */ ;
    }
#line 879
    if (logdev_end < 15) {
      {
#line 880
      printf_extrabits(bits, 21, 2, i * 64 + 16, (15 - logdev_end) * 64, row, major);
      }
    }
    {
#line 881
    printf_frames(bits + 2990, 1, row, major, 23, 0, 1);
    }
#line 883
    if (logdev_start) {
      {
#line 884
      printf_extrabits(bits, 24, 2, 0, logdev_start * 64, row, major);
      }
    }
#line 885
    i = logdev_start;
    {
#line 885
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 885
      if (! (i <= logdev_end)) {
#line 885
        goto while_break___2;
      }
      {
#line 886
      printf_lut(bits, row, major, 24, i * 2);
#line 887
      printf_lut(bits, row, major, 24, i * 2 + 1);
#line 885
      i ++;
      }
    }
    while_break___2: /* CIL Label */ ;
    }
#line 889
    if (logdev_end < 15) {
      {
#line 890
      printf_extrabits(bits, 24, 2, i * 64 + 16, (15 - logdev_end) * 64, row, major);
      }
    }
    {
#line 893
    printf_frames(bits + 3380, 1, row, major, 26, 0, 1);
    }
#line 895
    if (logdev_start) {
      {
#line 896
      printf_extrabits(bits, 27, 4, 0, logdev_start * 64, row, major);
      }
    }
#line 897
    i = logdev_start;
    {
#line 897
    while (1) {
      while_continue___3: /* CIL Label */ ;
#line 897
      if (! (i <= logdev_end)) {
#line 897
        goto while_break___3;
      }
      {
#line 898
      printf_lut(bits, row, major, 27, i * 2);
#line 899
      printf_lut(bits, row, major, 29, i * 2);
#line 900
      printf_lut(bits, row, major, 27, i * 2 + 1);
#line 901
      printf_lut(bits, row, major, 29, i * 2 + 1);
#line 897
      i ++;
      }
    }
    while_break___3: /* CIL Label */ ;
    }
#line 903
    if (logdev_end < 15) {
      {
#line 904
      printf_extrabits(bits, 27, 4, i * 64 + 16, (15 - logdev_end) * 64, row, major);
      }
    }
  } else
#line 905
  if (xci->majors[major].flags & 36) {
#line 908
    if (logdev_start) {
      {
#line 909
      printf_extrabits(bits, 21, 4, 0, logdev_start * 64, row, major);
      }
    }
#line 910
    i = logdev_start;
    {
#line 910
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 910
      if (! (i <= logdev_end)) {
#line 910
        goto while_break___4;
      }
      {
#line 911
      printf_lut(bits, row, major, 21, i * 2);
#line 912
      printf_lut(bits, row, major, 23, i * 2);
#line 913
      printf_lut(bits, row, major, 21, i * 2 + 1);
#line 914
      printf_lut(bits, row, major, 23, i * 2 + 1);
#line 910
      i ++;
      }
    }
    while_break___4: /* CIL Label */ ;
    }
#line 916
    if (logdev_end < 15) {
      {
#line 917
      printf_extrabits(bits, 21, 4, i * 64 + 16, (15 - logdev_end) * 64, row, major);
      }
    }
    {
#line 918
    printf_frames(bits + 3250, 1, row, major, 25, 0, 1);
    }
#line 921
    if (logdev_start) {
      {
#line 922
      printf_extrabits(bits, 26, 4, 0, logdev_start * 64, row, major);
      }
    }
#line 923
    i = logdev_start;
    {
#line 923
    while (1) {
      while_continue___5: /* CIL Label */ ;
#line 923
      if (! (i <= logdev_end)) {
#line 923
        goto while_break___5;
      }
      {
#line 924
      printf_lut(bits, row, major, 26, i * 2);
#line 925
      printf_lut(bits, row, major, 28, i * 2);
#line 926
      printf_lut(bits, row, major, 26, i * 2 + 1);
#line 927
      printf_lut(bits, row, major, 28, i * 2 + 1);
#line 923
      i ++;
      }
    }
    while_break___5: /* CIL Label */ ;
    }
#line 929
    if (logdev_end < 15) {
      {
#line 930
      printf_extrabits(bits, 26, 4, i * 64 + 16, (15 - logdev_end) * 64, row, major);
      }
    }
#line 933
    if (xci->majors[major].flags & 4) {
#line 934
      if (xci->majors[major].minors != 31) {
        {
#line 934
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                934);
        }
      }
      {
#line 935
      printf_frames(bits + 3900, 1, row, major, 30, 0, 1);
      }
    } else
#line 938
    if (xci->majors[major].minors != 30) {
      {
#line 938
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              938);
      }
    }
  } else {
    {
#line 941
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
            941);
    }
  }
#line 943
  return (0);
}
}
#line 946 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int dump_maj_bram(uint8_t const   *bits , int row , int major ) 
{ 
  ramb16_cfg_t ramb16_cfg[4] ;
  int minor ;
  int i ;
  int j ;
  int offset_in_frame ;
  int tmp ;

  {
#line 951
  minor = 0;
  {
#line 951
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 951
    tmp = get_major_minors(67113107, major);
    }
#line 951
    if (! (minor < tmp)) {
#line 951
      goto while_break;
    }
    {
#line 952
    printf_clock(bits + minor * 130, row, major, minor);
#line 951
    minor ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 955
  i = 0;
  {
#line 955
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 955
    if (! (i < 10)) {
#line 955
      goto while_break___0;
    }
    {
#line 956
    printf_routing_2minors(bits + (i * 2) * 130, row, major, i * 2);
#line 955
    i ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 959
  printf_v64_mi20(bits + 2600, row, major);
#line 961
  printf_frames(bits + 2730, 1, row, major, 21, 0, 1);
#line 963
  printf_frames(bits + 2860, 1, row, major, 22, 0, 1);
#line 967
  i = 0;
  }
  {
#line 967
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 967
    if (! (i < 4)) {
#line 967
      goto while_break___1;
    }
#line 968
    offset_in_frame = i * 32;
#line 969
    if (offset_in_frame >= 64) {
#line 970
      offset_in_frame += 2;
    }
#line 971
    j = 0;
    {
#line 971
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 971
      if (! (j < 32)) {
#line 971
        goto while_break___2;
      }
#line 972
      ramb16_cfg[i].byte[j] = (uint8_t )*(bits + ((2990 + offset_in_frame) + j));
#line 973
      ramb16_cfg[i].byte[j + 32] = (uint8_t )*(bits + ((3120 + offset_in_frame) + j));
#line 971
      j ++;
    }
    while_break___2: /* CIL Label */ ;
    }
#line 967
    i ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 976
  i = 0;
  {
#line 976
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 976
    if (! (i < 4)) {
#line 976
      goto while_break___3;
    }
#line 977
    j = 0;
    {
#line 977
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 977
      if (! (j < 64)) {
#line 977
        goto while_break___4;
      }
#line 978
      if (ramb16_cfg[i].byte[j]) {
#line 979
        goto while_break___4;
      }
#line 977
      j ++;
    }
    while_break___4: /* CIL Label */ ;
    }
#line 981
    if (j >= 64) {
#line 982
      goto __Cont;
    }
    {
#line 983
    printf((char const   */* __restrict  */)"r%i ma%i ramb16 i%i\n", row, major, i);
#line 985
    print_ramb16_cfg(& ramb16_cfg[i]);
    }
    __Cont: /* CIL Label */ 
#line 976
    i ++;
  }
  while_break___3: /* CIL Label */ ;
  }
#line 987
  return (0);
}
}
#line 990 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int dump_maj_macc(uint8_t const   *bits , int row , int major ) 
{ 
  int minor ;
  int i ;
  int tmp ;
  int tmp___0 ;

  {
#line 994
  minor = 0;
  {
#line 994
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 994
    tmp = get_major_minors(67113107, major);
    }
#line 994
    if (! (minor < tmp)) {
#line 994
      goto while_break;
    }
    {
#line 995
    printf_clock(bits + minor * 130, row, major, minor);
#line 994
    minor ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 998
  i = 0;
  {
#line 998
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 998
    if (! (i < 10)) {
#line 998
      goto while_break___0;
    }
    {
#line 999
    printf_routing_2minors(bits + (i * 2) * 130, row, major, i * 2);
#line 998
    i ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 1002
  printf_v64_mi20(bits + 2600, row, major);
#line 1004
  minor = 21;
  }
  {
#line 1004
  while (1) {
    while_continue___1: /* CIL Label */ ;
    {
#line 1004
    tmp___0 = get_major_minors(67113107, major);
    }
#line 1004
    if (! (minor < tmp___0)) {
#line 1004
      goto while_break___1;
    }
    {
#line 1005
    printf_frames(bits + minor * 130, 1, row, major, minor, 0, 1);
#line 1004
    minor ++;
    }
  }
  while_break___1: /* CIL Label */ ;
  }
#line 1007
  return (0);
}
}
#line 1010 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int dump_bits(struct fpga_config *cfg ) 
{ 
  int idcode ;
  int num_rows ;
  int row ;
  int major ;
  int off ;
  int rc ;
  int tmp ;
  int tmp___0 ;
  enum major_type tmp___1 ;
  int tmp___2 ;

  {
#line 1014
  if (cfg->idcode_reg == -1) {
    {
#line 1014
    while (1) {
      while_continue: /* CIL Label */ ;
      {
#line 1014
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1014);
#line 1014
      rc = 22;
      }
#line 1014
      goto fail;
#line 1014
      goto while_break;
    }
    while_break: /* CIL Label */ ;
    }
  }
  {
#line 1015
  idcode = cfg->reg[cfg->idcode_reg].u.int_v;
#line 1016
  num_rows = xc_num_rows(idcode);
  }
#line 1017
  if (num_rows < 1) {
    {
#line 1017
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1017
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1017);
#line 1017
      rc = 22;
      }
#line 1017
      goto fail;
#line 1017
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 1020
  major = 0;
  {
#line 1020
  while (1) {
    while_continue___1: /* CIL Label */ ;
    {
#line 1020
    tmp___2 = get_rightside_major(idcode);
    }
#line 1020
    if (! (major <= tmp___2)) {
#line 1020
      goto while_break___1;
    }
#line 1021
    row = num_rows - 1;
    {
#line 1021
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 1021
      if (! (row >= 0)) {
#line 1021
        goto while_break___2;
      }
      {
#line 1022
      tmp = get_frames_per_row(idcode);
#line 1022
      tmp___0 = get_major_framestart(idcode, major);
#line 1022
      off = (row * tmp + tmp___0) * 130;
#line 1023
      tmp___1 = get_major_type(idcode, major);
      }
      {
#line 1024
      if ((unsigned int )tmp___1 == 0U) {
#line 1024
        goto case_0;
      }
#line 1028
      if ((unsigned int )tmp___1 == 1U) {
#line 1028
        goto case_1;
      }
#line 1032
      if ((unsigned int )tmp___1 == 2U) {
#line 1032
        goto case_2;
      }
#line 1038
      if ((unsigned int )tmp___1 == 3U) {
#line 1038
        goto case_3;
      }
#line 1038
      if ((unsigned int )tmp___1 == 5U) {
#line 1038
        goto case_3;
      }
#line 1038
      if ((unsigned int )tmp___1 == 4U) {
#line 1038
        goto case_3;
      }
#line 1042
      if ((unsigned int )tmp___1 == 6U) {
#line 1042
        goto case_6;
      }
#line 1046
      if ((unsigned int )tmp___1 == 7U) {
#line 1046
        goto case_7;
      }
#line 1050
      goto switch_default;
      case_0: /* CIL Label */ 
      {
#line 1025
      rc = dump_maj_zero((uint8_t const   *)(cfg->bits.d + off), row, major);
      }
#line 1026
      if (rc) {
        {
#line 1026
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 1026
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1026);
#line 1026
          rc = rc;
          }
#line 1026
          goto fail;
#line 1026
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
#line 1027
      goto switch_break;
      case_1: /* CIL Label */ 
      {
#line 1029
      rc = dump_maj_left((uint8_t const   *)(cfg->bits.d + off), row, major);
      }
#line 1030
      if (rc) {
        {
#line 1030
        while (1) {
          while_continue___4: /* CIL Label */ ;
          {
#line 1030
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1030);
#line 1030
          rc = rc;
          }
#line 1030
          goto fail;
#line 1030
          goto while_break___4;
        }
        while_break___4: /* CIL Label */ ;
        }
      }
#line 1031
      goto switch_break;
      case_2: /* CIL Label */ 
      {
#line 1033
      rc = dump_maj_right((uint8_t const   *)(cfg->bits.d + off), row, major);
      }
#line 1034
      if (rc) {
        {
#line 1034
        while (1) {
          while_continue___5: /* CIL Label */ ;
          {
#line 1034
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1034);
#line 1034
          rc = rc;
          }
#line 1034
          goto fail;
#line 1034
          goto while_break___5;
        }
        while_break___5: /* CIL Label */ ;
        }
      }
#line 1035
      goto switch_break;
      case_3: /* CIL Label */ 
      case_5: /* CIL Label */ 
      case_4: /* CIL Label */ 
      {
#line 1039
      rc = dump_maj_logic((uint8_t const   *)(cfg->bits.d + off), row, major);
      }
#line 1040
      if (rc) {
        {
#line 1040
        while (1) {
          while_continue___6: /* CIL Label */ ;
          {
#line 1040
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1040);
#line 1040
          rc = rc;
          }
#line 1040
          goto fail;
#line 1040
          goto while_break___6;
        }
        while_break___6: /* CIL Label */ ;
        }
      }
#line 1041
      goto switch_break;
      case_6: /* CIL Label */ 
      {
#line 1043
      rc = dump_maj_bram((uint8_t const   *)(cfg->bits.d + off), row, major);
      }
#line 1044
      if (rc) {
        {
#line 1044
        while (1) {
          while_continue___7: /* CIL Label */ ;
          {
#line 1044
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1044);
#line 1044
          rc = rc;
          }
#line 1044
          goto fail;
#line 1044
          goto while_break___7;
        }
        while_break___7: /* CIL Label */ ;
        }
      }
#line 1045
      goto switch_break;
      case_7: /* CIL Label */ 
      {
#line 1047
      rc = dump_maj_macc((uint8_t const   *)(cfg->bits.d + off), row, major);
      }
#line 1048
      if (rc) {
        {
#line 1048
        while (1) {
          while_continue___8: /* CIL Label */ ;
          {
#line 1048
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1048);
#line 1048
          rc = rc;
          }
#line 1048
          goto fail;
#line 1048
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
      }
#line 1049
      goto switch_break;
      switch_default: /* CIL Label */ 
      {
#line 1050
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1050);
      }
#line 1050
      goto switch_break;
      switch_break: /* CIL Label */ ;
      }
#line 1021
      row --;
    }
    while_break___2: /* CIL Label */ ;
    }
#line 1020
    major ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 1054
  return (0);
  fail: 
#line 1056
  return (rc);
}
}
#line 1059 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int dump_bram(struct fpga_config *cfg ) 
{ 
  int row ;
  int i ;
  int j ;
  int off ;
  int newline ;

  {
#line 1063
  newline = 0;
#line 1064
  row = 0;
  {
#line 1064
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1064
    if (! (row < 4)) {
#line 1064
      goto while_break;
    }
#line 1065
    i = 0;
    {
#line 1065
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 1065
      if (! (i < 8)) {
#line 1065
        goto while_break___0;
      }
#line 1066
      j = 0;
      {
#line 1066
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 1066
        if (! (j < 2340)) {
#line 1066
          goto while_break___1;
        }
#line 1067
        if (*(cfg->bits.d + (((262600 + (row * 144) * 130) + (i * 18) * 130) + j))) {
#line 1069
          goto while_break___1;
        }
#line 1066
        j ++;
      }
      while_break___1: /* CIL Label */ ;
      }
#line 1071
      if (j >= 2340) {
#line 1072
        goto __Cont;
      }
#line 1073
      if (! newline) {
        {
#line 1074
        newline = 1;
#line 1075
        printf((char const   */* __restrict  */)"\n");
        }
      }
      {
#line 1077
      printf((char const   */* __restrict  */)"br%i ramb16 i%i\n", row, i);
#line 1078
      printf((char const   */* __restrict  */)"{\n");
#line 1079
      off = (262600 + (row * 144) * 130) + (i * 18) * 130;
#line 1080
      printf_ramb16_data(cfg->bits.d, off);
#line 1081
      printf((char const   */* __restrict  */)"}\n");
      }
      __Cont: /* CIL Label */ 
#line 1065
      i ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 1064
    row ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1084
  return (0);
}
}
#line 1087 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
int dump_config(struct fpga_config *cfg , int flags ) 
{ 
  int rc ;

  {
#line 1091
  if (flags & 1) {
    {
#line 1092
    dump_header(cfg);
    }
  }
#line 1093
  if (flags & 2) {
    {
#line 1094
    rc = dump_regs(cfg, 0, cfg->num_regs_before_bits, flags & 8);
    }
#line 1095
    if (rc) {
      {
#line 1095
      while (1) {
        while_continue: /* CIL Label */ ;
        {
#line 1095
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1095);
#line 1095
        rc = rc;
        }
#line 1095
        goto fail;
#line 1095
        goto while_break;
      }
      while_break: /* CIL Label */ ;
      }
    }
  }
#line 1097
  if (flags & 4) {
    {
#line 1098
    rc = dump_bits(cfg);
    }
#line 1099
    if (rc) {
      {
#line 1099
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 1099
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1099);
#line 1099
        rc = rc;
        }
#line 1099
        goto fail;
#line 1099
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
    {
#line 1100
    rc = dump_bram(cfg);
    }
#line 1101
    if (rc) {
      {
#line 1101
      while (1) {
        while_continue___1: /* CIL Label */ ;
        {
#line 1101
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1101);
#line 1101
        rc = rc;
        }
#line 1101
        goto fail;
#line 1101
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
    }
    {
#line 1102
    printf_type2(cfg->bits.d, cfg->bits.len, 337480, 224);
    }
#line 1104
    if (flags & 8) {
      {
#line 1105
      printf((char const   */* __restrict  */)"auto-crc 0x%X\n", cfg->auto_crc);
      }
    }
  }
#line 1107
  if (flags & 2) {
    {
#line 1108
    rc = dump_regs(cfg, cfg->num_regs_before_bits, cfg->num_regs, flags & 8);
    }
#line 1109
    if (rc) {
      {
#line 1109
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 1109
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1109);
#line 1109
        rc = rc;
        }
#line 1109
        goto fail;
#line 1109
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
  }
#line 1111
  return (0);
  fail: 
#line 1113
  return (rc);
}
}
#line 1116 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
void free_config(struct fpga_config *cfg ) 
{ 


  {
  {
#line 1118
  free((void *)cfg->bits.d);
#line 1119
  cfg->bits.d = (uint8_t *)0;
#line 1120
  memset((void *)cfg, 0, sizeof(*cfg));
  }
#line 1121
  return;
}
}
#line 1123 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static uint8_t const   s_bit_bof[13]  = 
#line 1123
  {      (uint8_t const   )0,      (uint8_t const   )9,      (uint8_t const   )15,      (uint8_t const   )240, 
        (uint8_t const   )15,      (uint8_t const   )240,      (uint8_t const   )15,      (uint8_t const   )240, 
        (uint8_t const   )15,      (uint8_t const   )240,      (uint8_t const   )0,      (uint8_t const   )0, 
        (uint8_t const   )1};
#line 1127 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static uint8_t const   s_0xFF_words[16]  = 
#line 1127
  {      (uint8_t const   )255,      (uint8_t const   )255,      (uint8_t const   )255,      (uint8_t const   )255, 
        (uint8_t const   )255,      (uint8_t const   )255,      (uint8_t const   )255,      (uint8_t const   )255, 
        (uint8_t const   )255,      (uint8_t const   )255,      (uint8_t const   )255,      (uint8_t const   )255, 
        (uint8_t const   )255,      (uint8_t const   )255,      (uint8_t const   )255,      (uint8_t const   )255};
#line 1131 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int parse_header(struct fpga_config *cfg , uint8_t *d , int len , int inpos ,
                        int *outdelta ) 
{ 
  int i ;
  int str_len ;
  uint16_t tmp ;

  {
#line 1136
  *outdelta = 0;
#line 1137
  if (inpos + 13 > len) {
    {
#line 1138
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E File size %i below minimum of 13 bytes.\n",
            len);
    }
#line 1140
    return (-1);
  }
#line 1142
  i = 0;
  {
#line 1142
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1142
    if (! (i < 13)) {
#line 1142
      goto while_break;
    }
#line 1143
    if ((int )*(d + ((inpos + *outdelta) + i)) == (int )s_bit_bof[i]) {
#line 1144
      goto __Cont;
    }
    {
#line 1145
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Expected 0x%x, got 0x%x at off %i\n",
            (int const   )s_bit_bof[i], (int )*(d + ((inpos + *outdelta) + i)), (inpos + *outdelta) + i);
    }
    __Cont: /* CIL Label */ 
#line 1142
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1149
  *outdelta += 13;
#line 1151
  i = 'a';
  {
#line 1151
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1151
    if (! (i <= 100)) {
#line 1151
      goto while_break___0;
    }
#line 1152
    if ((inpos + *outdelta) + 3 > len) {
      {
#line 1153
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Unexpected EOF at %i.\n",
              len);
      }
#line 1154
      return (-1);
    }
#line 1156
    if ((int )*(d + (inpos + *outdelta)) != i) {
      {
#line 1157
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Expected string code \'%c\', got \'%c\'.\n",
              i, (int )*(d + (inpos + *outdelta)));
      }
#line 1159
      return (-1);
    }
    {
#line 1161
    tmp = __swab16(*((uint16_t *)(d + ((inpos + *outdelta) + 1))));
#line 1161
    str_len = (int )tmp;
    }
#line 1162
    if (((inpos + *outdelta) + 3) + str_len > len) {
      {
#line 1163
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Unexpected EOF at %i.\n",
              len);
      }
#line 1164
      return (-1);
    }
#line 1166
    if (*(d + ((((inpos + *outdelta) + 3) + str_len) - 1))) {
      {
#line 1167
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E z-terminated string ends with %0xh.\n",
              (int )*(d + ((((inpos + *outdelta) + 3) + str_len) - 1)));
      }
#line 1169
      return (-1);
    }
    {
#line 1171
    strcpy((char */* __restrict  */)(cfg->header_str[i - 97]), (char const   */* __restrict  */)((char *)(d + ((inpos + *outdelta) + 3))));
#line 1172
    *outdelta += 3 + str_len;
#line 1151
    i ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 1174
  return (0);
}
}
#line 1177 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int FAR_pos(int FAR_row , int FAR_major , int FAR_minor ) 
{ 
  int result ;
  int i ;
  int tmp ;
  int tmp___0 ;

  {
#line 1181
  if (FAR_row < 0) {
#line 1182
    return (-1);
  } else
#line 1181
  if (FAR_major < 0) {
#line 1182
    return (-1);
  } else
#line 1181
  if (FAR_minor < 0) {
#line 1182
    return (-1);
  }
#line 1183
  if (FAR_row > 3) {
#line 1185
    return (-1);
  } else
#line 1183
  if (FAR_major > 17) {
#line 1185
    return (-1);
  } else {
    {
#line 1183
    tmp = get_major_minors(67113107, FAR_major);
    }
#line 1183
    if (FAR_minor >= tmp) {
#line 1185
      return (-1);
    }
  }
#line 1186
  result = (FAR_row * 505) * 130;
#line 1187
  i = 0;
  {
#line 1187
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1187
    if (! (i < FAR_major)) {
#line 1187
      goto while_break;
    }
    {
#line 1188
    tmp___0 = get_major_minors(67113107, i);
#line 1188
    result += tmp___0 * 130;
#line 1187
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 1189
  return (result + FAR_minor * 130);
}
}
#line 1192 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int read_bits(struct fpga_config *cfg , uint8_t *d , int len , int inpos ,
                     int *outdelta ) 
{ 
  int src_off ;
  int packet_hdr_type ;
  int packet_hdr_opcode ;
  int packet_hdr_register ;
  int packet_hdr_wordcount ;
  int FAR_block ;
  int FAR_row ;
  int FAR_major ;
  int FAR_minor ;
  int i ;
  int j ;
  int rc ;
  int MFW_src_off ;
  int offset_in_bits ;
  int block0_words ;
  int padding_frames ;
  int last_FDRI_pos ;
  uint16_t u16 ;
  uint32_t u32 ;
  void *tmp ;
  uint16_t maj ;
  uint16_t min ;
  uint32_t first_dword ;
  uint32_t second_dword ;
  int bram_data_words ;

  {
#line 1202
  last_FDRI_pos = -1;
#line 1203
  *outdelta = 0;
#line 1204
  if (cfg->idcode_reg == -1) {
#line 1204
    goto _L;
  } else
#line 1204
  if (cfg->FLR_reg == -1) {
#line 1204
    goto _L;
  } else
#line 1204
  if (cfg->reg[cfg->idcode_reg].u.int_v != 67109011) {
#line 1204
    if (cfg->reg[cfg->idcode_reg].u.int_v != 67113107) {
#line 1204
      goto _L;
    } else {
#line 1204
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 1204
  if (cfg->reg[cfg->FLR_reg].u.int_v != 896) {
    _L: /* CIL Label */ 
    {
#line 1208
    while (1) {
      while_continue: /* CIL Label */ ;
      {
#line 1208
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1208);
#line 1208
      rc = 22;
      }
#line 1208
      goto fail;
#line 1208
      goto while_break;
    }
    while_break: /* CIL Label */ ;
    }
  }
  {
#line 1210
  cfg->bits.len = 339272;
#line 1211
  tmp = calloc((size_t )cfg->bits.len, (size_t )1);
#line 1211
  cfg->bits.d = (uint8_t *)tmp;
  }
#line 1212
  if (! cfg->bits.d) {
    {
#line 1212
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1212
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1212);
#line 1212
      rc = 12;
      }
#line 1212
      goto fail;
#line 1212
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 1213
  cfg->auto_crc = (uint32_t )0;
#line 1215
  FAR_block = -1;
#line 1216
  FAR_row = -1;
#line 1217
  FAR_major = -1;
#line 1218
  FAR_minor = -1;
#line 1219
  MFW_src_off = -1;
#line 1222
  src_off = inpos;
  {
#line 1223
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 1223
    if (! (src_off < len)) {
#line 1223
      goto while_break___1;
    }
#line 1224
    if (src_off + 2 > len) {
      {
#line 1224
      while (1) {
        while_continue___2: /* CIL Label */ ;
        {
#line 1224
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1224);
#line 1224
        rc = 22;
        }
#line 1224
        goto fail;
#line 1224
        goto while_break___2;
      }
      while_break___2: /* CIL Label */ ;
      }
    }
    {
#line 1225
    u16 = __swab16(*((uint16_t *)(d + src_off)));
#line 1226
    src_off += 2;
#line 1229
    packet_hdr_type = ((int )u16 & 57344) >> 13;
    }
#line 1230
    if (packet_hdr_type != 1) {
#line 1230
      if (packet_hdr_type != 2) {
        {
#line 1231
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 1231
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1231);
#line 1231
          rc = 22;
          }
#line 1231
          goto fail;
#line 1231
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
    }
#line 1234
    packet_hdr_opcode = ((int )u16 & 6144) >> 11;
#line 1235
    if (packet_hdr_opcode == 3) {
      {
#line 1235
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 1235
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1235);
#line 1235
        rc = 22;
        }
#line 1235
        goto fail;
#line 1235
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
    }
#line 1237
    if (packet_hdr_opcode == 0) {
#line 1238
      if (packet_hdr_type != 1) {
#line 1238
        goto _L___1;
      } else
#line 1238
      if ((int )u16 & 2047) {
        _L___1: /* CIL Label */ 
        {
#line 1238
        while (1) {
          while_continue___5: /* CIL Label */ ;
          {
#line 1238
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1238);
#line 1238
          rc = 22;
          }
#line 1238
          goto fail;
#line 1238
          goto while_break___5;
        }
        while_break___5: /* CIL Label */ ;
        }
      }
#line 1239
      goto while_continue___1;
    }
#line 1243
    packet_hdr_register = ((int )u16 & 2016) >> 5;
#line 1244
    packet_hdr_wordcount = (int )u16 & 31;
#line 1245
    if (src_off + packet_hdr_wordcount * 2 > len) {
      {
#line 1245
      while (1) {
        while_continue___6: /* CIL Label */ ;
        {
#line 1245
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1245);
#line 1245
        rc = 22;
        }
#line 1245
        goto fail;
#line 1245
        goto while_break___6;
      }
      while_break___6: /* CIL Label */ ;
      }
    }
#line 1247
    if (packet_hdr_type == 1) {
#line 1248
      if (packet_hdr_register == 5) {
#line 1249
        if (packet_hdr_wordcount != 1) {
          {
#line 1249
          while (1) {
            while_continue___7: /* CIL Label */ ;
            {
#line 1249
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                    1249);
#line 1249
            rc = 22;
            }
#line 1249
            goto fail;
#line 1249
            goto while_break___7;
          }
          while_break___7: /* CIL Label */ ;
          }
        }
        {
#line 1250
        u16 = __swab16(*((uint16_t *)(d + src_off)));
        }
#line 1252
        if ((int )u16 == 10) {
#line 1252
          goto _L___2;
        } else
#line 1252
        if ((int )u16 == 3) {
          _L___2: /* CIL Label */ 
#line 1253
          if (last_FDRI_pos == -1) {
            {
#line 1253
            while (1) {
              while_continue___8: /* CIL Label */ ;
              {
#line 1253
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                      1253);
#line 1253
              rc = 22;
              }
#line 1253
              goto fail;
#line 1253
              goto while_break___8;
            }
            while_break___8: /* CIL Label */ ;
            }
          }
#line 1254
          src_off = last_FDRI_pos;
#line 1255
          goto success;
        }
#line 1257
        if ((int )u16 != 2) {
#line 1257
          if ((int )u16 != 1) {
            {
#line 1258
            while (1) {
              while_continue___9: /* CIL Label */ ;
              {
#line 1258
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                      1258);
#line 1258
              rc = 22;
              }
#line 1258
              goto fail;
#line 1258
              goto while_break___9;
            }
            while_break___9: /* CIL Label */ ;
            }
          }
        }
#line 1259
        if ((int )u16 == 2) {
#line 1260
          if (FAR_block != 0) {
            {
#line 1260
            while (1) {
              while_continue___10: /* CIL Label */ ;
              {
#line 1260
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                      1260);
#line 1260
              rc = 22;
              }
#line 1260
              goto fail;
#line 1260
              goto while_break___10;
            }
            while_break___10: /* CIL Label */ ;
            }
          }
          {
#line 1261
          MFW_src_off = FAR_pos(FAR_row, FAR_major, FAR_minor);
          }
#line 1262
          if (MFW_src_off == -1) {
            {
#line 1262
            while (1) {
              while_continue___11: /* CIL Label */ ;
              {
#line 1262
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                      "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                      1262);
#line 1262
              rc = 22;
              }
#line 1262
              goto fail;
#line 1262
              goto while_break___11;
            }
            while_break___11: /* CIL Label */ ;
            }
          }
        }
#line 1264
        src_off += 2;
#line 1265
        goto while_continue___1;
      }
#line 1267
      if (packet_hdr_register == 1) {
#line 1270
        if (packet_hdr_wordcount != 2) {
          {
#line 1270
          while (1) {
            while_continue___12: /* CIL Label */ ;
            {
#line 1270
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                    1270);
#line 1270
            rc = 22;
            }
#line 1270
            goto fail;
#line 1270
            goto while_break___12;
          }
          while_break___12: /* CIL Label */ ;
          }
        }
        {
#line 1271
        maj = __swab16(*((uint16_t *)(d + src_off)));
#line 1273
        min = __swab16(*((uint16_t *)(d + (src_off + 2))));
#line 1276
        FAR_block = ((int )maj & 61440) >> 12;
        }
#line 1277
        if (FAR_block > 7) {
          {
#line 1277
          while (1) {
            while_continue___13: /* CIL Label */ ;
            {
#line 1277
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                    1277);
#line 1277
            rc = 22;
            }
#line 1277
            goto fail;
#line 1277
            goto while_break___13;
          }
          while_break___13: /* CIL Label */ ;
          }
        }
#line 1278
        FAR_row = ((int )maj & 3840) >> 8;
#line 1279
        FAR_major = (int )maj & 255;
#line 1280
        FAR_minor = (int )min & 1023;
#line 1281
        src_off += 4;
#line 1282
        goto while_continue___1;
      }
#line 1284
      if (packet_hdr_register == 27) {
#line 1287
        if (packet_hdr_wordcount != 4) {
          {
#line 1287
          while (1) {
            while_continue___14: /* CIL Label */ ;
            {
#line 1287
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                    1287);
#line 1287
            rc = 22;
            }
#line 1287
            goto fail;
#line 1287
            goto while_break___14;
          }
          while_break___14: /* CIL Label */ ;
          }
        }
        {
#line 1288
        first_dword = __swab32(*((uint32_t *)(d + src_off)));
#line 1290
        second_dword = __swab32(*((uint32_t *)(d + (src_off + 4))));
        }
#line 1292
        if (first_dword) {
#line 1292
          goto _L___3;
        } else
#line 1292
        if (second_dword) {
          _L___3: /* CIL Label */ 
          {
#line 1292
          while (1) {
            while_continue___15: /* CIL Label */ ;
            {
#line 1292
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                    1292);
#line 1292
            rc = 22;
            }
#line 1292
            goto fail;
#line 1292
            goto while_break___15;
          }
          while_break___15: /* CIL Label */ ;
          }
        }
#line 1295
        if (FAR_block != 0) {
          {
#line 1295
          while (1) {
            while_continue___16: /* CIL Label */ ;
            {
#line 1295
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                    1295);
#line 1295
            rc = 22;
            }
#line 1295
            goto fail;
#line 1295
            goto while_break___16;
          }
          while_break___16: /* CIL Label */ ;
          }
        }
        {
#line 1296
        offset_in_bits = FAR_pos(FAR_row, FAR_major, FAR_minor);
        }
#line 1297
        if (offset_in_bits == -1) {
          {
#line 1297
          while (1) {
            while_continue___17: /* CIL Label */ ;
            {
#line 1297
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                    1297);
#line 1297
            rc = 22;
            }
#line 1297
            goto fail;
#line 1297
            goto while_break___17;
          }
          while_break___17: /* CIL Label */ ;
          }
        }
        {
#line 1298
        memmove((void *)(cfg->bits.d + offset_in_bits), (void const   *)(cfg->bits.d + MFW_src_off),
                (size_t )130);
#line 1300
        src_off += 8;
        }
#line 1301
        goto while_continue___1;
      }
      {
#line 1303
      while (1) {
        while_continue___18: /* CIL Label */ ;
        {
#line 1303
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1303);
#line 1303
        rc = 22;
        }
#line 1303
        goto fail;
#line 1303
        goto while_break___18;
      }
      while_break___18: /* CIL Label */ ;
      }
    }
#line 1307
    if (packet_hdr_wordcount != 0) {
      {
#line 1307
      while (1) {
        while_continue___19: /* CIL Label */ ;
        {
#line 1307
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1307);
#line 1307
        rc = 22;
        }
#line 1307
        goto fail;
#line 1307
        goto while_break___19;
      }
      while_break___19: /* CIL Label */ ;
      }
    }
#line 1308
    if (packet_hdr_register != 3) {
      {
#line 1308
      while (1) {
        while_continue___20: /* CIL Label */ ;
        {
#line 1308
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1308);
#line 1308
        rc = 22;
        }
#line 1308
        goto fail;
#line 1308
        goto while_break___20;
      }
      while_break___20: /* CIL Label */ ;
      }
    }
#line 1310
    if (src_off + 4 > len) {
      {
#line 1310
      while (1) {
        while_continue___21: /* CIL Label */ ;
        {
#line 1310
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1310);
#line 1310
        rc = 22;
        }
#line 1310
        goto fail;
#line 1310
        goto while_break___21;
      }
      while_break___21: /* CIL Label */ ;
      }
    }
    {
#line 1311
    u32 = __swab32(*((uint32_t *)(d + src_off)));
#line 1312
    src_off += 4;
    }
#line 1313
    if ((uint32_t )src_off + 2U * u32 > (uint32_t )len) {
      {
#line 1313
      while (1) {
        while_continue___22: /* CIL Label */ ;
        {
#line 1313
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1313);
#line 1313
        rc = 22;
        }
#line 1313
        goto fail;
#line 1313
        goto while_break___22;
      }
      while_break___22: /* CIL Label */ ;
      }
    }
#line 1314
    if (2U * u32 < 130U) {
      {
#line 1314
      while (1) {
        while_continue___23: /* CIL Label */ ;
        {
#line 1314
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1314);
#line 1314
        rc = 22;
        }
#line 1314
        goto fail;
#line 1314
        goto while_break___23;
      }
      while_break___23: /* CIL Label */ ;
      }
    }
#line 1316
    last_FDRI_pos = (int )(((uint32_t )src_off + u32 * 2U) + 4U);
#line 1319
    if (FAR_block == -1) {
#line 1319
      goto _L___4;
    } else
#line 1319
    if (FAR_block > 1) {
#line 1319
      goto _L___4;
    } else
#line 1319
    if (FAR_row == -1) {
#line 1319
      goto _L___4;
    } else
#line 1319
    if (FAR_major == -1) {
#line 1319
      goto _L___4;
    } else
#line 1319
    if (FAR_minor == -1) {
      _L___4: /* CIL Label */ 
      {
#line 1321
      while (1) {
        while_continue___24: /* CIL Label */ ;
        {
#line 1321
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1321);
#line 1321
        rc = 22;
        }
#line 1321
        goto fail;
#line 1321
        goto while_break___24;
      }
      while_break___24: /* CIL Label */ ;
      }
    }
#line 1323
    block0_words = 0;
#line 1324
    if (! FAR_block) {
      {
#line 1326
      offset_in_bits = FAR_pos(FAR_row, FAR_major, FAR_minor);
      }
#line 1327
      if (offset_in_bits == -1) {
        {
#line 1327
        while (1) {
          while_continue___25: /* CIL Label */ ;
          {
#line 1327
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1327);
#line 1327
          rc = 22;
          }
#line 1327
          goto fail;
#line 1327
          goto while_break___25;
        }
        while_break___25: /* CIL Label */ ;
        }
      }
#line 1328
      if (! FAR_row) {
#line 1328
        if (! FAR_major) {
#line 1328
          if (! FAR_minor) {
#line 1328
            if (u32 > 131820U) {
#line 1330
              block0_words = 131820;
            } else {
#line 1328
              goto _L___7;
            }
          } else {
#line 1328
            goto _L___7;
          }
        } else {
#line 1328
          goto _L___7;
        }
      } else {
        _L___7: /* CIL Label */ 
#line 1332
        block0_words = (int )u32;
#line 1333
        if (block0_words % 65) {
          {
#line 1333
          while (1) {
            while_continue___26: /* CIL Label */ ;
            {
#line 1333
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                    "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                    1333);
#line 1333
            rc = 22;
            }
#line 1333
            goto fail;
#line 1333
            goto while_break___26;
          }
          while_break___26: /* CIL Label */ ;
          }
        }
      }
#line 1335
      padding_frames = 0;
#line 1336
      i = 0;
      {
#line 1336
      while (1) {
        while_continue___27: /* CIL Label */ ;
#line 1336
        if (! (i < block0_words / 65)) {
#line 1336
          goto while_break___27;
        }
#line 1337
        if (i) {
#line 1337
          if (i + 1 == block0_words / 65) {
#line 1338
            j = 0;
            {
#line 1338
            while (1) {
              while_continue___28: /* CIL Label */ ;
#line 1338
              if (! (j < 130)) {
#line 1338
                goto while_break___28;
              }
#line 1339
              if ((int )*(d + ((src_off + i * 130) + j)) != 255) {
#line 1340
                goto while_break___28;
              }
#line 1338
              j ++;
            }
            while_break___28: /* CIL Label */ ;
            }
#line 1348
            if (j >= 130) {
#line 1349
              goto while_break___27;
            }
          }
        }
#line 1351
        if (! FAR_major) {
#line 1351
          if (! FAR_minor) {
#line 1351
            if (i % 507 == 505) {
#line 1353
              j = 0;
              {
#line 1353
              while (1) {
                while_continue___29: /* CIL Label */ ;
#line 1353
                if (! (j < 260)) {
#line 1353
                  goto while_break___29;
                }
#line 1354
                if ((int )*(d + ((src_off + i * 130) + j)) != 255) {
                  {
#line 1355
                  while (1) {
                    while_continue___30: /* CIL Label */ ;
                    {
#line 1355
                    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                            "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                            1355);
#line 1355
                    rc = 22;
                    }
#line 1355
                    goto fail;
#line 1355
                    goto while_break___30;
                  }
                  while_break___30: /* CIL Label */ ;
                  }
                }
#line 1353
                j ++;
              }
              while_break___29: /* CIL Label */ ;
              }
#line 1357
              i ++;
#line 1358
              padding_frames += 2;
#line 1359
              goto __Cont;
            }
          }
        }
        {
#line 1361
        memcpy((void */* __restrict  */)(cfg->bits.d + (offset_in_bits + (i - padding_frames) * 130)),
               (void const   */* __restrict  */)(d + (src_off + i * 130)), (size_t )130);
        }
        __Cont: /* CIL Label */ 
#line 1336
        i ++;
      }
      while_break___27: /* CIL Label */ ;
      }
    }
#line 1366
    if (u32 - (uint32_t )block0_words > 0U) {
#line 1367
      bram_data_words = 38336;
#line 1368
      if (u32 - (uint32_t )block0_words != (uint32_t )(bram_data_words + 1)) {
        {
#line 1368
        while (1) {
          while_continue___31: /* CIL Label */ ;
          {
#line 1368
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1368);
#line 1368
          rc = 22;
          }
#line 1368
          goto fail;
#line 1368
          goto while_break___31;
        }
        while_break___31: /* CIL Label */ ;
        }
      }
      {
#line 1369
      offset_in_bits = 262600;
#line 1370
      memcpy((void */* __restrict  */)(cfg->bits.d + offset_in_bits), (void const   */* __restrict  */)(d + (src_off + block0_words * 2)),
             (size_t )(bram_data_words * 2));
#line 1373
      u16 = __swab16(*((uint16_t *)(d + ((src_off + block0_words) + bram_data_words) * 2)));
      }
#line 1375
      if (u16) {
        {
#line 1375
        while (1) {
          while_continue___32: /* CIL Label */ ;
          {
#line 1375
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1375);
#line 1375
          rc = 22;
          }
#line 1375
          goto fail;
#line 1375
          goto while_break___32;
        }
        while_break___32: /* CIL Label */ ;
        }
      }
    }
    {
#line 1377
    src_off = (int )((uint32_t )src_off + 2U * u32);
#line 1378
    cfg->auto_crc = __swab32(*((uint32_t *)(d + src_off)));
#line 1379
    src_off += 4;
    }
  }
  while_break___1: /* CIL Label */ ;
  }
#line 1381
  rc = 22;
  fail: 
  {
#line 1383
  free((void *)cfg->bits.d);
#line 1384
  cfg->bits.d = (uint8_t *)0;
  }
#line 1385
  return (rc);
  success: 
#line 1387
  *outdelta = src_off - inpos;
#line 1388
  return (0);
}
}
#line 1391 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int parse_commands(struct fpga_config *cfg , uint8_t *d , int len , int inpos ) 
{ 
  int curpos ;
  int cmd_len ;
  int first_FAR_off ;
  int u16_off ;
  int rc ;
  int packet_hdr_type ;
  int packet_hdr_opcode ;
  int packet_hdr_register ;
  int packet_hdr_wordcount ;
  int i ;
  uint32_t u32 ;
  uint16_t u16 ;
  uint32_t tmp ;
  int tmp___0 ;
  int outdelta ;
  uint32_t tmp___1 ;
  uint16_t tmp___2 ;
  uint16_t tmp___3 ;
  uint16_t tmp___4 ;
  uint32_t first_dword ;
  uint32_t second_dword ;
  int tmp___5 ;
  uint32_t tmp___6 ;
  uint16_t tmp___7 ;
  uint16_t tmp___8 ;

  {
#line 1400
  curpos = inpos;
#line 1401
  if (curpos + 5 > len) {
#line 1401
    goto _L;
  } else
#line 1401
  if ((int )*(d + curpos) != 101) {
    _L: /* CIL Label */ 
    {
#line 1402
    while (1) {
      while_continue: /* CIL Label */ ;
      {
#line 1402
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1402);
#line 1402
      rc = 22;
      }
#line 1402
      goto fail;
#line 1402
      goto while_break;
    }
    while_break: /* CIL Label */ ;
    }
  }
  {
#line 1403
  tmp = __swab32(*((uint32_t *)(d + (curpos + 1))));
#line 1403
  cmd_len = (int )tmp;
#line 1404
  curpos += 5;
  }
#line 1405
  if (curpos + cmd_len > len) {
    {
#line 1405
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1405
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1405);
#line 1405
      rc = 22;
      }
#line 1405
      goto fail;
#line 1405
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
#line 1406
  if (curpos + cmd_len < len) {
    {
#line 1407
    printf((char const   */* __restrict  */)"#W Unexpected continuation after offset %i (len %i).\n",
           curpos + cmd_len, len);
    }
  }
#line 1411
  if (curpos >= len) {
    {
#line 1411
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 1411
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1411);
#line 1411
      rc = 22;
      }
#line 1411
      goto fail;
#line 1411
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 1412
  if ((int )*(d + curpos) != 170) {
    {
#line 1413
    while (1) {
      while_continue___2: /* CIL Label */ ;
#line 1413
      if (curpos < len) {
#line 1413
        if (! ((int )*(d + curpos) != 170)) {
#line 1413
          goto while_break___2;
        }
      } else {
#line 1413
        goto while_break___2;
      }
#line 1414
      if ((int )*(d + curpos) != 255) {
        {
#line 1415
        printf((char const   */* __restrict  */)"#W Expected 0xFF, but got 0x%X at offset %i\n",
               (int )*(d + curpos), curpos);
        }
      }
#line 1418
      curpos ++;
#line 1418
      if (curpos >= len) {
        {
#line 1418
        while (1) {
          while_continue___3: /* CIL Label */ ;
          {
#line 1418
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1418);
#line 1418
          rc = 22;
          }
#line 1418
          goto fail;
#line 1418
          goto while_break___3;
        }
        while_break___3: /* CIL Label */ ;
        }
      }
    }
    while_break___2: /* CIL Label */ ;
    }
  }
#line 1421
  if (curpos + 4 > len) {
    {
#line 1421
    while (1) {
      while_continue___4: /* CIL Label */ ;
      {
#line 1421
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1421);
#line 1421
      rc = 22;
      }
#line 1421
      goto fail;
#line 1421
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
  }
  {
#line 1422
  u32 = __swab32(*((uint32_t *)(d + curpos)));
#line 1423
  curpos += 4;
  }
#line 1424
  if (u32 != 2862175590U) {
    {
#line 1425
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Unexpected sync word 0x%x.\n",
            u32);
    }
    {
#line 1426
    while (1) {
      while_continue___5: /* CIL Label */ ;
      {
#line 1426
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1426);
#line 1426
      rc = 22;
      }
#line 1426
      goto fail;
#line 1426
      goto while_break___5;
    }
    while_break___5: /* CIL Label */ ;
    }
  }
#line 1428
  first_FAR_off = -1;
  {
#line 1429
  while (1) {
    while_continue___6: /* CIL Label */ ;
#line 1429
    if (! (curpos < len)) {
#line 1429
      goto while_break___6;
    }
#line 1431
    if (curpos + 2 > len) {
      {
#line 1431
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 1431
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1431);
#line 1431
        rc = 22;
        }
#line 1431
        goto fail;
#line 1431
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
    }
    {
#line 1432
    u16 = __swab16(*((uint16_t *)(d + curpos)));
#line 1433
    u16_off = curpos;
#line 1433
    curpos += 2;
#line 1436
    packet_hdr_type = ((int )u16 & 57344) >> 13;
    }
#line 1437
    if (packet_hdr_type != 1) {
#line 1437
      if (packet_hdr_type != 2) {
        {
#line 1437
        while (1) {
          while_continue___8: /* CIL Label */ ;
          {
#line 1437
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1437);
#line 1437
          rc = 22;
          }
#line 1437
          goto fail;
#line 1437
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
      }
    }
#line 1440
    packet_hdr_opcode = ((int )u16 & 6144) >> 11;
#line 1441
    if (packet_hdr_opcode == 3) {
      {
#line 1441
      while (1) {
        while_continue___9: /* CIL Label */ ;
        {
#line 1441
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1441);
#line 1441
        rc = 22;
        }
#line 1441
        goto fail;
#line 1441
        goto while_break___9;
      }
      while_break___9: /* CIL Label */ ;
      }
    }
#line 1442
    if (packet_hdr_opcode == 0) {
#line 1443
      if (packet_hdr_type != 1) {
#line 1443
        goto _L___0;
      } else
#line 1443
      if ((int )u16 & 2047) {
        _L___0: /* CIL Label */ 
        {
#line 1443
        while (1) {
          while_continue___10: /* CIL Label */ ;
          {
#line 1443
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1443);
#line 1443
          rc = 22;
          }
#line 1443
          goto fail;
#line 1443
          goto while_break___10;
        }
        while_break___10: /* CIL Label */ ;
        }
      }
#line 1444
      tmp___0 = cfg->num_regs;
#line 1444
      (cfg->num_regs) ++;
#line 1444
      cfg->reg[tmp___0].reg = (enum fpga_config_reg )-1;
#line 1445
      goto while_continue___6;
    }
#line 1448
    packet_hdr_register = ((int )u16 & 2016) >> 5;
#line 1449
    packet_hdr_wordcount = (int )u16 & 31;
#line 1450
    if (curpos + packet_hdr_wordcount * 2 > len) {
      {
#line 1450
      while (1) {
        while_continue___11: /* CIL Label */ ;
        {
#line 1450
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1450);
#line 1450
        rc = 22;
        }
#line 1450
        goto fail;
#line 1450
        goto while_break___11;
      }
      while_break___11: /* CIL Label */ ;
      }
    }
#line 1451
    curpos += packet_hdr_wordcount * 2;
#line 1453
    if (packet_hdr_type == 2) {
#line 1456
      if (packet_hdr_wordcount != 0) {
        {
#line 1457
        printf((char const   */* __restrict  */)"#W 0x%x=0x%x Unexpected Type 2 wordcount.\n",
               u16_off, (int )u16);
        }
      }
#line 1460
      if (packet_hdr_register != 3) {
        {
#line 1460
        while (1) {
          while_continue___12: /* CIL Label */ ;
          {
#line 1460
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1460);
#line 1460
          rc = 22;
          }
#line 1460
          goto fail;
#line 1460
          goto while_break___12;
        }
        while_break___12: /* CIL Label */ ;
        }
      }
#line 1464
      if (first_FAR_off == -1) {
        {
#line 1464
        while (1) {
          while_continue___13: /* CIL Label */ ;
          {
#line 1464
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1464);
#line 1464
          rc = 22;
          }
#line 1464
          goto fail;
#line 1464
          goto while_break___13;
        }
        while_break___13: /* CIL Label */ ;
        }
      }
#line 1465
      if (cfg->num_regs_before_bits != -1) {
        {
#line 1465
        while (1) {
          while_continue___14: /* CIL Label */ ;
          {
#line 1465
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1465);
#line 1465
          rc = 22;
          }
#line 1465
          goto fail;
#line 1465
          goto while_break___14;
        }
        while_break___14: /* CIL Label */ ;
        }
      }
#line 1467
      if (curpos + 4 > len) {
        {
#line 1467
        while (1) {
          while_continue___15: /* CIL Label */ ;
          {
#line 1467
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1467);
#line 1467
          rc = 22;
          }
#line 1467
          goto fail;
#line 1467
          goto while_break___15;
        }
        while_break___15: /* CIL Label */ ;
        }
      }
      {
#line 1468
      u32 = __swab32(*((uint32_t *)(d + curpos)));
#line 1469
      curpos += 4;
      }
#line 1470
      if ((uint32_t )curpos + 2U * u32 > (uint32_t )len) {
        {
#line 1470
        while (1) {
          while_continue___16: /* CIL Label */ ;
          {
#line 1470
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1470);
#line 1470
          rc = 22;
          }
#line 1470
          goto fail;
#line 1470
          goto while_break___16;
        }
        while_break___16: /* CIL Label */ ;
        }
      }
#line 1471
      if (2U * u32 < 130U) {
        {
#line 1471
        while (1) {
          while_continue___17: /* CIL Label */ ;
          {
#line 1471
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1471);
#line 1471
          rc = 22;
          }
#line 1471
          goto fail;
#line 1471
          goto while_break___17;
        }
        while_break___17: /* CIL Label */ ;
        }
      }
      {
#line 1473
      cfg->reg[cfg->num_regs].reg = (enum fpga_config_reg )3;
#line 1474
      cfg->reg[cfg->num_regs].u.int_v = (int )u32;
#line 1475
      (cfg->num_regs) ++;
#line 1476
      cfg->num_regs_before_bits = cfg->num_regs;
#line 1478
      rc = read_bits(cfg, d, len, first_FAR_off, & outdelta);
      }
#line 1479
      if (rc) {
        {
#line 1479
        while (1) {
          while_continue___18: /* CIL Label */ ;
          {
#line 1479
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1479);
#line 1479
          rc = rc;
          }
#line 1479
          goto fail;
#line 1479
          goto while_break___18;
        }
        while_break___18: /* CIL Label */ ;
        }
      }
#line 1480
      curpos = first_FAR_off + outdelta;
#line 1481
      goto while_continue___6;
    }
#line 1484
    if (packet_hdr_type != 1) {
      {
#line 1484
      while (1) {
        while_continue___19: /* CIL Label */ ;
        {
#line 1484
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1484);
#line 1484
        rc = 22;
        }
#line 1484
        goto fail;
#line 1484
        goto while_break___19;
      }
      while_break___19: /* CIL Label */ ;
      }
    }
#line 1485
    if (packet_hdr_register == 14) {
#line 1486
      if (packet_hdr_wordcount != 2) {
        {
#line 1486
        while (1) {
          while_continue___20: /* CIL Label */ ;
          {
#line 1486
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1486);
#line 1486
          rc = 22;
          }
#line 1486
          goto fail;
#line 1486
          goto while_break___20;
        }
        while_break___20: /* CIL Label */ ;
        }
      }
#line 1488
      if (cfg->idcode_reg != -1) {
        {
#line 1488
        while (1) {
          while_continue___21: /* CIL Label */ ;
          {
#line 1488
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1488);
#line 1488
          rc = 22;
          }
#line 1488
          goto fail;
#line 1488
          goto while_break___21;
        }
        while_break___21: /* CIL Label */ ;
        }
      }
      {
#line 1489
      cfg->idcode_reg = cfg->num_regs;
#line 1491
      cfg->reg[cfg->num_regs].reg = (enum fpga_config_reg )14;
#line 1492
      tmp___1 = __swab32(*((uint32_t *)(d + (u16_off + 2))));
#line 1492
      cfg->reg[cfg->num_regs].u.int_v = (int )tmp___1;
#line 1494
      (cfg->num_regs) ++;
      }
#line 1496
      if (cfg->reg[cfg->idcode_reg].u.int_v == 67109011) {
#line 1496
        goto _L___1;
      } else
#line 1496
      if (cfg->reg[cfg->idcode_reg].u.int_v == 67113107) {
        _L___1: /* CIL Label */ 
#line 1496
        if (cfg->reg[cfg->FLR_reg].u.int_v != 896) {
          {
#line 1499
          printf((char const   */* __restrict  */)"#W Unexpected FLR value %i on idcode 0x%X.\n",
                 cfg->reg[cfg->FLR_reg].u.int_v, cfg->reg[cfg->idcode_reg].u.int_v);
          }
        }
      }
#line 1503
      goto while_continue___6;
    }
#line 1505
    if (packet_hdr_register == 13) {
#line 1506
      if (packet_hdr_wordcount != 1) {
        {
#line 1506
        while (1) {
          while_continue___22: /* CIL Label */ ;
          {
#line 1506
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1506);
#line 1506
          rc = 22;
          }
#line 1506
          goto fail;
#line 1506
          goto while_break___22;
        }
        while_break___22: /* CIL Label */ ;
        }
      }
#line 1508
      if (cfg->FLR_reg != -1) {
        {
#line 1508
        while (1) {
          while_continue___23: /* CIL Label */ ;
          {
#line 1508
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1508);
#line 1508
          rc = 22;
          }
#line 1508
          goto fail;
#line 1508
          goto while_break___23;
        }
        while_break___23: /* CIL Label */ ;
        }
      }
      {
#line 1509
      cfg->FLR_reg = cfg->num_regs;
#line 1519
      cfg->reg[cfg->num_regs].reg = (enum fpga_config_reg )13;
#line 1520
      tmp___2 = __swab16(*((uint16_t *)(d + (u16_off + 2))));
#line 1520
      cfg->reg[cfg->num_regs].u.int_v = (int )tmp___2;
#line 1522
      (cfg->num_regs) ++;
      }
#line 1524
      if ((cfg->reg[cfg->FLR_reg].u.int_v * 2) % 8) {
        {
#line 1525
        printf((char const   */* __restrict  */)"#W FLR*2 should be multiple of 8, but modulo 8 is %i\n",
               (cfg->reg[cfg->FLR_reg].u.int_v * 2) % 8);
        }
      }
#line 1528
      goto while_continue___6;
    }
#line 1530
    if (packet_hdr_register == 1) {
#line 1531
      if (packet_hdr_wordcount != 2) {
        {
#line 1531
        while (1) {
          while_continue___24: /* CIL Label */ ;
          {
#line 1531
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1531);
#line 1531
          rc = 22;
          }
#line 1531
          goto fail;
#line 1531
          goto while_break___24;
        }
        while_break___24: /* CIL Label */ ;
        }
      }
#line 1532
      if (first_FAR_off == -1) {
#line 1533
        first_FAR_off = u16_off;
      }
      {
#line 1535
      cfg->reg[cfg->num_regs].reg = (enum fpga_config_reg )1;
#line 1536
      tmp___3 = __swab16(*((uint16_t *)(d + (u16_off + 2))));
#line 1536
      cfg->reg[cfg->num_regs].u.far[0] = (int )tmp___3;
#line 1538
      tmp___4 = __swab16(*((uint16_t *)(d + (u16_off + 4))));
#line 1538
      cfg->reg[cfg->num_regs].u.far[1] = (int )tmp___4;
#line 1540
      (cfg->num_regs) ++;
      }
#line 1541
      goto while_continue___6;
    }
#line 1543
    if (packet_hdr_register == 27) {
#line 1546
      if (packet_hdr_wordcount != 4) {
        {
#line 1546
        while (1) {
          while_continue___25: /* CIL Label */ ;
          {
#line 1546
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1546);
#line 1546
          rc = 22;
          }
#line 1546
          goto fail;
#line 1546
          goto while_break___25;
        }
        while_break___25: /* CIL Label */ ;
        }
      }
      {
#line 1547
      first_dword = __swab32(*((uint32_t *)(d + (u16_off + 2))));
#line 1548
      second_dword = __swab32(*((uint32_t *)(d + (u16_off + 6))));
      }
#line 1549
      if (first_dword) {
#line 1549
        goto _L___2;
      } else
#line 1549
      if (second_dword) {
        _L___2: /* CIL Label */ 
        {
#line 1549
        while (1) {
          while_continue___26: /* CIL Label */ ;
          {
#line 1549
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1549);
#line 1549
          rc = 22;
          }
#line 1549
          goto fail;
#line 1549
          goto while_break___26;
        }
        while_break___26: /* CIL Label */ ;
        }
      }
#line 1551
      tmp___5 = cfg->num_regs;
#line 1551
      (cfg->num_regs) ++;
#line 1551
      cfg->reg[tmp___5].reg = (enum fpga_config_reg )27;
#line 1552
      goto while_continue___6;
    }
#line 1554
    if (packet_hdr_register == 0) {
#line 1554
      goto _L___3;
    } else
#line 1554
    if (packet_hdr_register == 30) {
      _L___3: /* CIL Label */ 
#line 1556
      if (packet_hdr_wordcount != 2) {
        {
#line 1556
        while (1) {
          while_continue___27: /* CIL Label */ ;
          {
#line 1556
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1556);
#line 1556
          rc = 22;
          }
#line 1556
          goto fail;
#line 1556
          goto while_break___27;
        }
        while_break___27: /* CIL Label */ ;
        }
      }
      {
#line 1558
      cfg->reg[cfg->num_regs].reg = (enum fpga_config_reg )packet_hdr_register;
#line 1559
      tmp___6 = __swab32(*((uint32_t *)(d + (u16_off + 2))));
#line 1559
      cfg->reg[cfg->num_regs].u.int_v = (int )tmp___6;
#line 1561
      (cfg->num_regs) ++;
      }
#line 1562
      goto while_continue___6;
    }
#line 1564
    if (packet_hdr_register == 5) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 10) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 11) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 6) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 7) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 12) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 16) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 25) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 26) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 15) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 24) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 28) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 33) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 19) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 20) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 21) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 22) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 23) {
#line 1564
      goto _L___4;
    } else
#line 1564
    if (packet_hdr_register == 29) {
      _L___4: /* CIL Label */ 
#line 1583
      if (packet_hdr_wordcount != 1) {
        {
#line 1583
        while (1) {
          while_continue___28: /* CIL Label */ ;
          {
#line 1583
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1583);
#line 1583
          rc = 22;
          }
#line 1583
          goto fail;
#line 1583
          goto while_break___28;
        }
        while_break___28: /* CIL Label */ ;
        }
      }
      {
#line 1585
      cfg->reg[cfg->num_regs].reg = (enum fpga_config_reg )packet_hdr_register;
#line 1586
      tmp___7 = __swab16(*((uint16_t *)(d + (u16_off + 2))));
#line 1586
      cfg->reg[cfg->num_regs].u.int_v = (int )tmp___7;
#line 1588
      (cfg->num_regs) ++;
      }
#line 1589
      goto while_continue___6;
    }
    {
#line 1591
    printf((char const   */* __restrict  */)"#W 0x%x=0x%x T1 %i (%u words)", u16_off,
           (int )u16, packet_hdr_register, packet_hdr_wordcount);
#line 1593
    i = 0;
    }
    {
#line 1593
    while (1) {
      while_continue___29: /* CIL Label */ ;
#line 1593
      if (i < 8) {
#line 1593
        if (! (i < packet_hdr_wordcount)) {
#line 1593
          goto while_break___29;
        }
      } else {
#line 1593
        goto while_break___29;
      }
      {
#line 1594
      tmp___8 = __swab16(*((uint16_t *)(d + ((u16_off + 2) + i * 2))));
#line 1594
      printf((char const   */* __restrict  */)" 0x%x", (int )tmp___8);
#line 1593
      i ++;
      }
    }
    while_break___29: /* CIL Label */ ;
    }
    {
#line 1596
    printf((char const   */* __restrict  */)"\n");
    }
  }
  while_break___6: /* CIL Label */ ;
  }
#line 1598
  return (0);
  fail: 
#line 1600
  return (rc);
}
}
#line 1603 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int write_header_str(FILE *f , int code , char const   *s___8 ) 
{ 
  uint16_t be16_len ;
  int s_len ;
  int nwritten ;
  int rc ;
  int *tmp ;
  int tmp___0 ;
  size_t tmp___1 ;
  size_t tmp___2 ;
  int *tmp___3 ;
  size_t tmp___4 ;
  int *tmp___5 ;

  {
  {
#line 1611
  tmp___0 = fputc(code, f);
  }
#line 1611
  if (tmp___0 == -1) {
    {
#line 1611
    while (1) {
      while_continue: /* CIL Label */ ;
      {
#line 1611
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1611);
#line 1611
      tmp = __errno_location();
#line 1611
      rc = *tmp;
      }
#line 1611
      goto fail;
#line 1611
      goto while_break;
    }
    while_break: /* CIL Label */ ;
    }
  }
  {
#line 1612
  tmp___1 = strlen(s___8);
#line 1612
  s_len = (int )(tmp___1 + 1UL);
#line 1613
  be16_len = __swab16((uint16_t )s_len);
#line 1614
  tmp___2 = fwrite((void const   */* __restrict  */)(& be16_len), (size_t )1, sizeof(be16_len),
                   (FILE */* __restrict  */)f);
#line 1614
  nwritten = (int )tmp___2;
  }
#line 1615
  if ((unsigned long )nwritten != sizeof(be16_len)) {
    {
#line 1615
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1615
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1615);
#line 1615
      tmp___3 = __errno_location();
#line 1615
      rc = *tmp___3;
      }
#line 1615
      goto fail;
#line 1615
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 1616
  tmp___4 = fwrite((void const   */* __restrict  */)s___8, (size_t )1, (size_t )s_len,
                   (FILE */* __restrict  */)f);
#line 1616
  nwritten = (int )tmp___4;
  }
#line 1617
  if (nwritten != s_len) {
    {
#line 1617
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 1617
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1617);
#line 1617
      tmp___5 = __errno_location();
#line 1617
      rc = *tmp___5;
      }
#line 1617
      goto fail;
#line 1617
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
#line 1618
  return (0);
  fail: 
#line 1620
  return (rc);
}
}
#line 1623 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int write_header(FILE *f , char const   *str_a , char const   *str_b , char const   *str_c ,
                        char const   *str_d ) 
{ 
  int nwritten ;
  int rc ;
  size_t tmp ;
  int *tmp___0 ;

  {
  {
#line 1627
  tmp = fwrite((void const   */* __restrict  */)(s_bit_bof), (size_t )1, sizeof(s_bit_bof),
               (FILE */* __restrict  */)f);
#line 1627
  nwritten = (int )tmp;
  }
#line 1628
  if ((unsigned long )nwritten != sizeof(s_bit_bof)) {
    {
#line 1628
    while (1) {
      while_continue: /* CIL Label */ ;
      {
#line 1628
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1628);
#line 1628
      tmp___0 = __errno_location();
#line 1628
      rc = *tmp___0;
      }
#line 1628
      goto fail;
#line 1628
      goto while_break;
    }
    while_break: /* CIL Label */ ;
    }
  }
  {
#line 1630
  rc = write_header_str(f, 'a', str_a);
  }
#line 1631
  if (rc) {
    {
#line 1631
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1631
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1631);
#line 1631
      rc = rc;
      }
#line 1631
      goto fail;
#line 1631
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 1632
  rc = write_header_str(f, 'b', str_b);
  }
#line 1633
  if (rc) {
    {
#line 1633
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 1633
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1633);
#line 1633
      rc = rc;
      }
#line 1633
      goto fail;
#line 1633
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
  {
#line 1634
  rc = write_header_str(f, 'c', str_c);
  }
#line 1635
  if (rc) {
    {
#line 1635
    while (1) {
      while_continue___2: /* CIL Label */ ;
      {
#line 1635
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1635);
#line 1635
      rc = rc;
      }
#line 1635
      goto fail;
#line 1635
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
  }
  {
#line 1636
  rc = write_header_str(f, 'd', str_d);
  }
#line 1637
  if (rc) {
    {
#line 1637
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 1637
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1637);
#line 1637
      rc = rc;
      }
#line 1637
      goto fail;
#line 1637
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
  }
#line 1638
  return (0);
  fail: 
#line 1640
  return (rc);
}
}
#line 1643 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static struct fpga_config_reg_rw s_defregs_before_bits[44]  = 
#line 1643
  {      {(enum fpga_config_reg )5, {7}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )13, {896}}, 
        {(enum fpga_config_reg )10, {15632}}, 
        {(enum fpga_config_reg )11, {2542}}, 
        {(enum fpga_config_reg )14, {67113107}}, 
        {(enum fpga_config_reg )7, {207}}, 
        {(enum fpga_config_reg )6, {129}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )28, {15560}}, 
        {(enum fpga_config_reg )12, {2177}}, 
        {(enum fpga_config_reg )33, {0}}, 
        {(enum fpga_config_reg )16, {31}}, 
        {(enum fpga_config_reg )15, {65535}}, 
        {(enum fpga_config_reg )25, {5}}, 
        {(enum fpga_config_reg )26, {4}}, 
        {(enum fpga_config_reg )24, {256}}, 
        {(enum fpga_config_reg )19, {0}}, 
        {(enum fpga_config_reg )20, {0}}, 
        {(enum fpga_config_reg )21, {0}}, 
        {(enum fpga_config_reg )22, {0}}, 
        {(enum fpga_config_reg )23, {0}}, 
        {(enum fpga_config_reg )29, {7138}}, 
        {(enum fpga_config_reg )30, {0}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )5, {1}}};
#line 1676 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static struct fpga_config_reg_rw s_defregs_after_bits[50]  = 
#line 1676
  {      {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )5, {10}}, 
        {(enum fpga_config_reg )5, {3}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )5, {10}}, 
        {(enum fpga_config_reg )5, {5}}, 
        {(enum fpga_config_reg )7, {255}}, 
        {(enum fpga_config_reg )6, {129}}, 
        {(enum fpga_config_reg )0, {-1737040132}}, 
        {(enum fpga_config_reg )5, {13}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}, 
        {(enum fpga_config_reg )-1, {.far = {0, 0}}}};
#line 1764
static int write_reg_action(FILE *f , struct fpga_config_reg_rw  const  *reg ) ;
#line 1764 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int const   t1_oneword_regs[20]  = 
#line 1764
  {      (int const   )5,      (int const   )10,      (int const   )11,      (int const   )6, 
        (int const   )13,      (int const   )7,      (int const   )12,      (int const   )16, 
        (int const   )25,      (int const   )26,      (int const   )15,      (int const   )24, 
        (int const   )28,      (int const   )33,      (int const   )19,      (int const   )20, 
        (int const   )21,      (int const   )22,      (int const   )23,      (int const   )29};
#line 1697 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int write_reg_action(FILE *f , struct fpga_config_reg_rw  const  *reg ) 
{ 
  uint16_t u16 ;
  int nwritten ;
  int i ;
  int rc ;
  size_t tmp ;
  int *tmp___0 ;
  size_t tmp___1 ;
  int *tmp___2 ;
  size_t tmp___3 ;
  int *tmp___4 ;
  size_t tmp___5 ;
  int *tmp___6 ;
  size_t tmp___7 ;
  int *tmp___8 ;
  size_t tmp___9 ;
  int *tmp___10 ;
  uint32_t u32 ;
  size_t tmp___11 ;
  int *tmp___12 ;
  size_t tmp___13 ;
  int *tmp___14 ;
  size_t tmp___15 ;
  int *tmp___16 ;
  size_t tmp___17 ;
  int *tmp___18 ;

  {
#line 1702
  if ((unsigned int const   )reg->reg == 4294967295U) {
    {
#line 1703
    u16 = __swab16((uint16_t )(1 << 13));
#line 1704
    tmp = fwrite((void const   */* __restrict  */)(& u16), (size_t )1, sizeof(u16),
                 (FILE */* __restrict  */)f);
#line 1704
    nwritten = (int )tmp;
    }
#line 1705
    if ((unsigned long )nwritten != sizeof(u16)) {
      {
#line 1705
      while (1) {
        while_continue: /* CIL Label */ ;
        {
#line 1705
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1705);
#line 1705
        tmp___0 = __errno_location();
#line 1705
        rc = *tmp___0;
        }
#line 1705
        goto fail;
#line 1705
        goto while_break;
      }
      while_break: /* CIL Label */ ;
      }
    }
#line 1706
    return (0);
  }
#line 1708
  if ((unsigned int const   )reg->reg == 27U) {
    {
#line 1709
    u16 = (uint16_t )(1 << 13);
#line 1710
    u16 = (uint16_t )((int )u16 | (2 << 11));
#line 1711
    u16 = (uint16_t )((unsigned int const   )u16 | ((unsigned int const   )reg->reg << 5));
#line 1712
    u16 = (uint16_t )((int )u16 | 4);
#line 1714
    u16 = __swab16(u16);
#line 1715
    tmp___1 = fwrite((void const   */* __restrict  */)(& u16), (size_t )1, sizeof(u16),
                     (FILE */* __restrict  */)f);
#line 1715
    nwritten = (int )tmp___1;
    }
#line 1716
    if ((unsigned long )nwritten != sizeof(u16)) {
      {
#line 1716
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 1716
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1716);
#line 1716
        tmp___2 = __errno_location();
#line 1716
        rc = *tmp___2;
        }
#line 1716
        goto fail;
#line 1716
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
#line 1718
    u16 = (uint16_t )0;
#line 1719
    i = 0;
    {
#line 1719
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 1719
      if (! (i < 4)) {
#line 1719
        goto while_break___1;
      }
      {
#line 1720
      tmp___3 = fwrite((void const   */* __restrict  */)(& u16), (size_t )1, sizeof(u16),
                       (FILE */* __restrict  */)f);
#line 1720
      nwritten = (int )tmp___3;
      }
#line 1721
      if ((unsigned long )nwritten != sizeof(u16)) {
        {
#line 1721
        while (1) {
          while_continue___2: /* CIL Label */ ;
          {
#line 1721
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1721);
#line 1721
          tmp___4 = __errno_location();
#line 1721
          rc = *tmp___4;
          }
#line 1721
          goto fail;
#line 1721
          goto while_break___2;
        }
        while_break___2: /* CIL Label */ ;
        }
      }
#line 1719
      i ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 1723
    return (0);
  }
#line 1725
  if ((unsigned int const   )reg->reg == 1U) {
    {
#line 1726
    u16 = (uint16_t )(1 << 13);
#line 1727
    u16 = (uint16_t )((int )u16 | (2 << 11));
#line 1728
    u16 = (uint16_t )((unsigned int const   )u16 | ((unsigned int const   )reg->reg << 5));
#line 1729
    u16 = (uint16_t )((int )u16 | 2);
#line 1731
    u16 = __swab16(u16);
#line 1732
    tmp___5 = fwrite((void const   */* __restrict  */)(& u16), (size_t )1, sizeof(u16),
                     (FILE */* __restrict  */)f);
#line 1732
    nwritten = (int )tmp___5;
    }
#line 1733
    if ((unsigned long )nwritten != sizeof(u16)) {
      {
#line 1733
      while (1) {
        while_continue___3: /* CIL Label */ ;
        {
#line 1733
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1733);
#line 1733
        tmp___6 = __errno_location();
#line 1733
        rc = *tmp___6;
        }
#line 1733
        goto fail;
#line 1733
        goto while_break___3;
      }
      while_break___3: /* CIL Label */ ;
      }
    }
#line 1735
    if (reg->u.far[0] > 65535) {
#line 1735
      goto _L;
    } else
#line 1735
    if (reg->u.far[1] > 4095) {
      _L: /* CIL Label */ 
      {
#line 1736
      while (1) {
        while_continue___4: /* CIL Label */ ;
        {
#line 1736
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1736);
#line 1736
        rc = 22;
        }
#line 1736
        goto fail;
#line 1736
        goto while_break___4;
      }
      while_break___4: /* CIL Label */ ;
      }
    }
    {
#line 1738
    u16 = __swab16((uint16_t )reg->u.far[0]);
#line 1739
    tmp___7 = fwrite((void const   */* __restrict  */)(& u16), (size_t )1, sizeof(u16),
                     (FILE */* __restrict  */)f);
#line 1739
    nwritten = (int )tmp___7;
    }
#line 1740
    if ((unsigned long )nwritten != sizeof(u16)) {
      {
#line 1740
      while (1) {
        while_continue___5: /* CIL Label */ ;
        {
#line 1740
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1740);
#line 1740
        tmp___8 = __errno_location();
#line 1740
        rc = *tmp___8;
        }
#line 1740
        goto fail;
#line 1740
        goto while_break___5;
      }
      while_break___5: /* CIL Label */ ;
      }
    }
    {
#line 1742
    u16 = __swab16((uint16_t )reg->u.far[1]);
#line 1743
    tmp___9 = fwrite((void const   */* __restrict  */)(& u16), (size_t )1, sizeof(u16),
                     (FILE */* __restrict  */)f);
#line 1743
    nwritten = (int )tmp___9;
    }
#line 1744
    if ((unsigned long )nwritten != sizeof(u16)) {
      {
#line 1744
      while (1) {
        while_continue___6: /* CIL Label */ ;
        {
#line 1744
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1744);
#line 1744
        tmp___10 = __errno_location();
#line 1744
        rc = *tmp___10;
        }
#line 1744
        goto fail;
#line 1744
        goto while_break___6;
      }
      while_break___6: /* CIL Label */ ;
      }
    }
#line 1745
    return (0);
  }
#line 1747
  if ((unsigned int const   )reg->reg == 0U) {
#line 1747
    goto _L___0;
  } else
#line 1747
  if ((unsigned int const   )reg->reg == 14U) {
#line 1747
    goto _L___0;
  } else
#line 1747
  if ((unsigned int const   )reg->reg == 30U) {
    _L___0: /* CIL Label */ 
    {
#line 1750
    u16 = (uint16_t )(1 << 13);
#line 1751
    u16 = (uint16_t )((int )u16 | (2 << 11));
#line 1752
    u16 = (uint16_t )((unsigned int const   )u16 | ((unsigned int const   )reg->reg << 5));
#line 1753
    u16 = (uint16_t )((int )u16 | 2);
#line 1755
    u16 = __swab16(u16);
#line 1756
    tmp___11 = fwrite((void const   */* __restrict  */)(& u16), (size_t )1, sizeof(u16),
                      (FILE */* __restrict  */)f);
#line 1756
    nwritten = (int )tmp___11;
    }
#line 1757
    if ((unsigned long )nwritten != sizeof(u16)) {
      {
#line 1757
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 1757
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1757);
#line 1757
        tmp___12 = __errno_location();
#line 1757
        rc = *tmp___12;
        }
#line 1757
        goto fail;
#line 1757
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
    }
    {
#line 1759
    u32 = __swab32((uint32_t )reg->u.int_v);
#line 1760
    tmp___13 = fwrite((void const   */* __restrict  */)(& u32), (size_t )1, sizeof(u32),
                      (FILE */* __restrict  */)f);
#line 1760
    nwritten = (int )tmp___13;
    }
#line 1761
    if ((unsigned long )nwritten != sizeof(u32)) {
      {
#line 1761
      while (1) {
        while_continue___8: /* CIL Label */ ;
        {
#line 1761
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1761);
#line 1761
        tmp___14 = __errno_location();
#line 1761
        rc = *tmp___14;
        }
#line 1761
        goto fail;
#line 1761
        goto while_break___8;
      }
      while_break___8: /* CIL Label */ ;
      }
    }
#line 1762
    return (0);
  }
#line 1769
  i = 0;
  {
#line 1769
  while (1) {
    while_continue___9: /* CIL Label */ ;
#line 1769
    if (! ((unsigned long )i < sizeof(t1_oneword_regs) / sizeof(t1_oneword_regs[0]))) {
#line 1769
      goto while_break___9;
    }
#line 1770
    if ((unsigned int const   )reg->reg == (unsigned int const   )t1_oneword_regs[i]) {
#line 1771
      goto while_break___9;
    }
#line 1769
    i ++;
  }
  while_break___9: /* CIL Label */ ;
  }
#line 1773
  if ((unsigned long )i >= sizeof(t1_oneword_regs) / sizeof(t1_oneword_regs[0])) {
    {
#line 1774
    while (1) {
      while_continue___10: /* CIL Label */ ;
      {
#line 1774
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1774);
#line 1774
      rc = 22;
      }
#line 1774
      goto fail;
#line 1774
      goto while_break___10;
    }
    while_break___10: /* CIL Label */ ;
    }
  }
  {
#line 1776
  u16 = (uint16_t )(1 << 13);
#line 1777
  u16 = (uint16_t )((int )u16 | (2 << 11));
#line 1778
  u16 = (uint16_t )((unsigned int const   )u16 | ((unsigned int const   )reg->reg << 5));
#line 1779
  u16 = (uint16_t )((int )u16 | 1);
#line 1781
  u16 = __swab16(u16);
#line 1782
  tmp___15 = fwrite((void const   */* __restrict  */)(& u16), (size_t )1, sizeof(u16),
                    (FILE */* __restrict  */)f);
#line 1782
  nwritten = (int )tmp___15;
  }
#line 1783
  if ((unsigned long )nwritten != sizeof(u16)) {
    {
#line 1783
    while (1) {
      while_continue___11: /* CIL Label */ ;
      {
#line 1783
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1783);
#line 1783
      tmp___16 = __errno_location();
#line 1783
      rc = *tmp___16;
      }
#line 1783
      goto fail;
#line 1783
      goto while_break___11;
    }
    while_break___11: /* CIL Label */ ;
    }
  }
#line 1785
  if (reg->u.int_v > 65535) {
    {
#line 1785
    while (1) {
      while_continue___12: /* CIL Label */ ;
      {
#line 1785
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1785);
#line 1785
      rc = 22;
      }
#line 1785
      goto fail;
#line 1785
      goto while_break___12;
    }
    while_break___12: /* CIL Label */ ;
    }
  }
  {
#line 1786
  u16 = __swab16((uint16_t )reg->u.int_v);
#line 1787
  tmp___17 = fwrite((void const   */* __restrict  */)(& u16), (size_t )1, sizeof(u16),
                    (FILE */* __restrict  */)f);
#line 1787
  nwritten = (int )tmp___17;
  }
#line 1788
  if ((unsigned long )nwritten != sizeof(u16)) {
    {
#line 1788
    while (1) {
      while_continue___13: /* CIL Label */ ;
      {
#line 1788
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1788);
#line 1788
      tmp___18 = __errno_location();
#line 1788
      rc = *tmp___18;
      }
#line 1788
      goto fail;
#line 1788
      goto while_break___13;
    }
    while_break___13: /* CIL Label */ ;
    }
  }
#line 1790
  return (0);
  fail: 
#line 1792
  return (rc);
}
}
#line 1795 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
static int write_bits(FILE *f , struct fpga_model *model ) 
{ 
  struct fpga_bits bits ;
  uint16_t u16 ;
  uint32_t u32 ;
  int nwritten ;
  int i ;
  int j ;
  int rc ;
  char padding_frame[130] ;
  void *tmp ;
  size_t tmp___0 ;
  int *tmp___1 ;
  size_t tmp___2 ;
  int *tmp___3 ;
  size_t tmp___4 ;
  int *tmp___5 ;
  size_t tmp___6 ;
  int *tmp___7 ;
  size_t tmp___8 ;
  int *tmp___9 ;
  size_t tmp___10 ;
  int *tmp___11 ;
  size_t tmp___12 ;
  int *tmp___13 ;
  size_t tmp___14 ;
  int *tmp___15 ;

  {
  {
#line 1803
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1803
    if (model->rc) {
#line 1803
      return (model->rc);
    }
#line 1803
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1804
  bits.len = 339272;
#line 1805
  tmp = calloc((size_t )bits.len, (size_t )1);
#line 1805
  bits.d = (uint8_t *)tmp;
  }
#line 1806
  if (! bits.d) {
    {
#line 1806
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1806
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1806);
#line 1806
      rc = 12;
      }
#line 1806
      goto fail;
#line 1806
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 1808
  rc = write_model(& bits, model);
  }
#line 1809
  if (rc) {
    {
#line 1809
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 1809
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1809);
#line 1809
      rc = rc;
      }
#line 1809
      goto fail;
#line 1809
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
  {
#line 1811
  u16 = (uint16_t )(2 << 13);
#line 1812
  u16 = (uint16_t )((int )u16 | (2 << 11));
#line 1813
  u16 = (uint16_t )((int )u16 | (3 << 5));
#line 1814
  u16 = (uint16_t )((int )u16);
#line 1816
  u16 = __swab16(u16);
#line 1817
  tmp___0 = fwrite((void const   */* __restrict  */)(& u16), (size_t )1, sizeof(u16),
                   (FILE */* __restrict  */)f);
#line 1817
  nwritten = (int )tmp___0;
  }
#line 1818
  if ((unsigned long )nwritten != sizeof(u16)) {
    {
#line 1818
    while (1) {
      while_continue___2: /* CIL Label */ ;
      {
#line 1818
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1818);
#line 1818
      tmp___1 = __errno_location();
#line 1818
      rc = *tmp___1;
      }
#line 1818
      goto fail;
#line 1818
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
  }
  {
#line 1820
  u32 = (uint32_t )170156;
#line 1822
  u32 ++;
#line 1823
  u32 = __swab32(u32);
#line 1824
  tmp___2 = fwrite((void const   */* __restrict  */)(& u32), (size_t )1, sizeof(u32),
                   (FILE */* __restrict  */)f);
#line 1824
  nwritten = (int )tmp___2;
  }
#line 1825
  if ((unsigned long )nwritten != sizeof(u32)) {
    {
#line 1825
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 1825
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1825);
#line 1825
      tmp___3 = __errno_location();
#line 1825
      rc = *tmp___3;
      }
#line 1825
      goto fail;
#line 1825
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
  }
#line 1828
  i = 0;
  {
#line 1828
  while (1) {
    while_continue___4: /* CIL Label */ ;
#line 1828
    if (! (i < 130)) {
#line 1828
      goto while_break___4;
    }
#line 1829
    padding_frame[i] = (char)-1;
#line 1828
    i ++;
  }
  while_break___4: /* CIL Label */ ;
  }
#line 1832
  i = 0;
  {
#line 1832
  while (1) {
    while_continue___5: /* CIL Label */ ;
#line 1832
    if (! (i < 4)) {
#line 1832
      goto while_break___5;
    }
    {
#line 1833
    tmp___4 = fwrite((void const   */* __restrict  */)(bits.d + (i * 505) * 130),
                     (size_t )1, (size_t )65650, (FILE */* __restrict  */)f);
#line 1833
    nwritten = (int )tmp___4;
    }
#line 1835
    if (nwritten != 65650) {
      {
#line 1835
      while (1) {
        while_continue___6: /* CIL Label */ ;
        {
#line 1835
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1835);
#line 1835
        tmp___5 = __errno_location();
#line 1835
        rc = *tmp___5;
        }
#line 1835
        goto fail;
#line 1835
        goto while_break___6;
      }
      while_break___6: /* CIL Label */ ;
      }
    }
#line 1836
    j = 0;
    {
#line 1836
    while (1) {
      while_continue___7: /* CIL Label */ ;
#line 1836
      if (! (j < 2)) {
#line 1836
        goto while_break___7;
      }
      {
#line 1837
      tmp___6 = fwrite((void const   */* __restrict  */)(padding_frame), (size_t )1,
                       (size_t )130, (FILE */* __restrict  */)f);
#line 1837
      nwritten = (int )tmp___6;
      }
#line 1839
      if (nwritten != 130) {
        {
#line 1839
        while (1) {
          while_continue___8: /* CIL Label */ ;
          {
#line 1839
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                  "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                  1839);
#line 1839
          tmp___7 = __errno_location();
#line 1839
          rc = *tmp___7;
          }
#line 1839
          goto fail;
#line 1839
          goto while_break___8;
        }
        while_break___8: /* CIL Label */ ;
        }
      }
#line 1836
      j ++;
    }
    while_break___7: /* CIL Label */ ;
    }
#line 1832
    i ++;
  }
  while_break___5: /* CIL Label */ ;
  }
  {
#line 1844
  tmp___8 = fwrite((void const   */* __restrict  */)(bits.d + 262600), (size_t )1,
                   (size_t )74880, (FILE */* __restrict  */)f);
#line 1844
  nwritten = (int )tmp___8;
  }
#line 1846
  if (nwritten != 74880) {
    {
#line 1846
    while (1) {
      while_continue___9: /* CIL Label */ ;
      {
#line 1846
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1846);
#line 1846
      tmp___9 = __errno_location();
#line 1846
      rc = *tmp___9;
      }
#line 1846
      goto fail;
#line 1846
      goto while_break___9;
    }
    while_break___9: /* CIL Label */ ;
    }
  }
  {
#line 1849
  tmp___10 = fwrite((void const   */* __restrict  */)(bits.d + 337480), (size_t )1,
                    (size_t )1792, (FILE */* __restrict  */)f);
#line 1849
  nwritten = (int )tmp___10;
  }
#line 1851
  if (nwritten != 1792) {
    {
#line 1851
    while (1) {
      while_continue___10: /* CIL Label */ ;
      {
#line 1851
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1851);
#line 1851
      tmp___11 = __errno_location();
#line 1851
      rc = *tmp___11;
      }
#line 1851
      goto fail;
#line 1851
      goto while_break___10;
    }
    while_break___10: /* CIL Label */ ;
    }
  }
  {
#line 1854
  u16 = (uint16_t )0;
#line 1855
  tmp___12 = fwrite((void const   */* __restrict  */)(& u16), (size_t )1, sizeof(u16),
                    (FILE */* __restrict  */)f);
#line 1855
  nwritten = (int )tmp___12;
  }
#line 1856
  if ((unsigned long )nwritten != sizeof(u16)) {
    {
#line 1856
    while (1) {
      while_continue___11: /* CIL Label */ ;
      {
#line 1856
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1856);
#line 1856
      tmp___13 = __errno_location();
#line 1856
      rc = *tmp___13;
      }
#line 1856
      goto fail;
#line 1856
      goto while_break___11;
    }
    while_break___11: /* CIL Label */ ;
    }
  }
  {
#line 1859
  u32 = 2557927164U;
#line 1860
  u32 = __swab32(u32);
#line 1861
  tmp___14 = fwrite((void const   */* __restrict  */)(& u32), (size_t )1, sizeof(u32),
                    (FILE */* __restrict  */)f);
#line 1861
  nwritten = (int )tmp___14;
  }
#line 1862
  if ((unsigned long )nwritten != sizeof(u32)) {
    {
#line 1862
    while (1) {
      while_continue___12: /* CIL Label */ ;
      {
#line 1862
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1862);
#line 1862
      tmp___15 = __errno_location();
#line 1862
      rc = *tmp___15;
      }
#line 1862
      goto fail;
#line 1862
      goto while_break___12;
    }
    while_break___12: /* CIL Label */ ;
    }
  }
  {
#line 1864
  free((void *)bits.d);
  }
#line 1865
  return (0);
  fail: 
  {
#line 1867
  free((void *)bits.d);
  }
#line 1868
  return (rc);
}
}
#line 1871 "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c"
int write_bitfile(FILE *f , struct fpga_model *model ) 
{ 
  uint32_t u32 ;
  int len_to_eof_pos ;
  int eof_pos ;
  int nwritten ;
  int i ;
  int rc ;
  int *tmp ;
  int tmp___0 ;
  int *tmp___1 ;
  long tmp___2 ;
  size_t tmp___3 ;
  int *tmp___4 ;
  size_t tmp___5 ;
  int *tmp___6 ;
  size_t tmp___7 ;
  int *tmp___8 ;
  int *tmp___9 ;
  long tmp___10 ;
  int *tmp___11 ;
  int tmp___12 ;
  size_t tmp___13 ;
  int *tmp___14 ;
  int *tmp___15 ;
  int tmp___16 ;

  {
  {
#line 1876
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1876
    if (model->rc) {
#line 1876
      return (model->rc);
    }
#line 1876
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1877
  rc = write_header(f, "fpgatools.fp;UserID=0xFFFFFFFF", "6slx9tqg144", "2010/05/26",
                    "08:00:00");
  }
#line 1879
  if (rc) {
    {
#line 1879
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 1879
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1879);
#line 1879
      rc = rc;
      }
#line 1879
      goto fail;
#line 1879
      goto while_break___0;
    }
    while_break___0: /* CIL Label */ ;
    }
  }
  {
#line 1880
  tmp___0 = fputc('e', f);
  }
#line 1880
  if (tmp___0 == -1) {
    {
#line 1880
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 1880
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1880);
#line 1880
      tmp = __errno_location();
#line 1880
      rc = *tmp;
      }
#line 1880
      goto fail;
#line 1880
      goto while_break___1;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
  {
#line 1881
  tmp___2 = ftell(f);
#line 1881
  len_to_eof_pos = (int )tmp___2;
  }
#line 1881
  if (len_to_eof_pos == -1) {
    {
#line 1882
    while (1) {
      while_continue___2: /* CIL Label */ ;
      {
#line 1882
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1882);
#line 1882
      tmp___1 = __errno_location();
#line 1882
      rc = *tmp___1;
      }
#line 1882
      goto fail;
#line 1882
      goto while_break___2;
    }
    while_break___2: /* CIL Label */ ;
    }
  }
  {
#line 1883
  u32 = (uint32_t )0;
#line 1884
  tmp___3 = fwrite((void const   */* __restrict  */)(& u32), (size_t )1, sizeof(u32),
                   (FILE */* __restrict  */)f);
#line 1884
  nwritten = (int )tmp___3;
  }
#line 1885
  if ((unsigned long )nwritten != sizeof(u32)) {
    {
#line 1885
    while (1) {
      while_continue___3: /* CIL Label */ ;
      {
#line 1885
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1885);
#line 1885
      tmp___4 = __errno_location();
#line 1885
      rc = *tmp___4;
      }
#line 1885
      goto fail;
#line 1885
      goto while_break___3;
    }
    while_break___3: /* CIL Label */ ;
    }
  }
  {
#line 1887
  tmp___5 = fwrite((void const   */* __restrict  */)(s_0xFF_words), (size_t )1, sizeof(s_0xFF_words),
                   (FILE */* __restrict  */)f);
#line 1887
  nwritten = (int )tmp___5;
  }
#line 1888
  if ((unsigned long )nwritten != sizeof(s_0xFF_words)) {
    {
#line 1888
    while (1) {
      while_continue___4: /* CIL Label */ ;
      {
#line 1888
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1888);
#line 1888
      tmp___6 = __errno_location();
#line 1888
      rc = *tmp___6;
      }
#line 1888
      goto fail;
#line 1888
      goto while_break___4;
    }
    while_break___4: /* CIL Label */ ;
    }
  }
  {
#line 1890
  u32 = __swab32(2862175590U);
#line 1891
  tmp___7 = fwrite((void const   */* __restrict  */)(& u32), (size_t )1, sizeof(u32),
                   (FILE */* __restrict  */)f);
#line 1891
  nwritten = (int )tmp___7;
  }
#line 1892
  if ((unsigned long )nwritten != sizeof(u32)) {
    {
#line 1892
    while (1) {
      while_continue___5: /* CIL Label */ ;
      {
#line 1892
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1892);
#line 1892
      tmp___8 = __errno_location();
#line 1892
      rc = *tmp___8;
      }
#line 1892
      goto fail;
#line 1892
      goto while_break___5;
    }
    while_break___5: /* CIL Label */ ;
    }
  }
#line 1894
  i = 0;
  {
#line 1894
  while (1) {
    while_continue___6: /* CIL Label */ ;
#line 1894
    if (! ((unsigned long )i < sizeof(s_defregs_before_bits) / sizeof(s_defregs_before_bits[0]))) {
#line 1894
      goto while_break___6;
    }
    {
#line 1895
    rc = write_reg_action(f, (struct fpga_config_reg_rw  const  *)(& s_defregs_before_bits[i]));
    }
#line 1896
    if (rc) {
      {
#line 1896
      while (1) {
        while_continue___7: /* CIL Label */ ;
        {
#line 1896
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1896);
#line 1896
        rc = rc;
        }
#line 1896
        goto fail;
#line 1896
        goto while_break___7;
      }
      while_break___7: /* CIL Label */ ;
      }
    }
#line 1894
    i ++;
  }
  while_break___6: /* CIL Label */ ;
  }
  {
#line 1898
  rc = write_bits(f, model);
  }
#line 1899
  if (rc) {
    {
#line 1899
    while (1) {
      while_continue___8: /* CIL Label */ ;
      {
#line 1899
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1899);
#line 1899
      rc = rc;
      }
#line 1899
      goto fail;
#line 1899
      goto while_break___8;
    }
    while_break___8: /* CIL Label */ ;
    }
  }
#line 1900
  i = 0;
  {
#line 1900
  while (1) {
    while_continue___9: /* CIL Label */ ;
#line 1900
    if (! ((unsigned long )i < sizeof(s_defregs_after_bits) / sizeof(s_defregs_after_bits[0]))) {
#line 1900
      goto while_break___9;
    }
    {
#line 1901
    rc = write_reg_action(f, (struct fpga_config_reg_rw  const  *)(& s_defregs_after_bits[i]));
    }
#line 1902
    if (rc) {
      {
#line 1902
      while (1) {
        while_continue___10: /* CIL Label */ ;
        {
#line 1902
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
                "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
                1902);
#line 1902
        rc = rc;
        }
#line 1902
        goto fail;
#line 1902
        goto while_break___10;
      }
      while_break___10: /* CIL Label */ ;
      }
    }
#line 1900
    i ++;
  }
  while_break___9: /* CIL Label */ ;
  }
  {
#line 1906
  tmp___10 = ftell(f);
#line 1906
  eof_pos = (int )tmp___10;
  }
#line 1906
  if (eof_pos == -1) {
    {
#line 1907
    while (1) {
      while_continue___11: /* CIL Label */ ;
      {
#line 1907
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1907);
#line 1907
      tmp___9 = __errno_location();
#line 1907
      rc = *tmp___9;
      }
#line 1907
      goto fail;
#line 1907
      goto while_break___11;
    }
    while_break___11: /* CIL Label */ ;
    }
  }
  {
#line 1908
  tmp___12 = fseek(f, (long )len_to_eof_pos, 0);
  }
#line 1908
  if (tmp___12 == -1) {
    {
#line 1909
    while (1) {
      while_continue___12: /* CIL Label */ ;
      {
#line 1909
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1909);
#line 1909
      tmp___11 = __errno_location();
#line 1909
      rc = *tmp___11;
      }
#line 1909
      goto fail;
#line 1909
      goto while_break___12;
    }
    while_break___12: /* CIL Label */ ;
    }
  }
  {
#line 1910
  u32 = __swab32((uint32_t )((unsigned long )(eof_pos - len_to_eof_pos) - sizeof(u32)));
#line 1911
  tmp___13 = fwrite((void const   */* __restrict  */)(& u32), (size_t )1, sizeof(u32),
                    (FILE */* __restrict  */)f);
#line 1911
  nwritten = (int )tmp___13;
  }
#line 1912
  if ((unsigned long )nwritten != sizeof(u32)) {
    {
#line 1912
    while (1) {
      while_continue___13: /* CIL Label */ ;
      {
#line 1912
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1912);
#line 1912
      tmp___14 = __errno_location();
#line 1912
      rc = *tmp___14;
      }
#line 1912
      goto fail;
#line 1912
      goto while_break___13;
    }
    while_break___13: /* CIL Label */ ;
    }
  }
  {
#line 1913
  tmp___16 = fseek(f, (long )eof_pos, 0);
  }
#line 1913
  if (tmp___16 == -1) {
    {
#line 1914
    while (1) {
      while_continue___14: /* CIL Label */ ;
      {
#line 1914
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"#E Internal error in %s:%i\n",
              "/home/june/repo/benchmarks/collector/temp/fpgatools-0.0+201212/libs/bit_regs.c",
              1914);
#line 1914
      tmp___15 = __errno_location();
#line 1914
      rc = *tmp___15;
      }
#line 1914
      goto fail;
#line 1914
      goto while_break___14;
    }
    while_break___14: /* CIL Label */ ;
    }
  }
#line 1915
  return (0);
  fail: 
#line 1917
  return (rc);
}
}
#line 168 "/usr/include/stdio.h"
extern struct _IO_FILE *stdin ;
