+-------------------------------------------------------------------------+
; QoR Summary                                                             ;
+-------------------------------------+-----------------------------------+
; Logic Utilization (in ALMs)         ; 430,385.5 / 912,800 (47.2 %)      ;
; Total Combinational ALUTs           ; 512659                            ;
; Total Registers                     ; 1170687                           ;
; Total DSP Blocks                    ; 1,408 / 8,528 (16.5 %)            ;
; Total Block Memory Bits             ; 27,073,496 / 271,810,560 (9.96 %) ;
; Total RAM Blocks                    ; 2,348 / 13,272 (17.7 %)           ;
; Total MLABs                         ; 2000.0                            ;
; AI Suite IP Fmax                    ; 1000.0 MHz                        ;
; Actual AI Suite IPs Clock Frequency ; 589 MHz                           ;
+-------------------------------------+-----------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+----------------------------------------------------------------------------------+
; Instance Name                                                                                                                                                                                 ; Combinational ALUTs ; Registers     ; DSP Blocks  ; Block Memory Bits ; Entity Name                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+----------------------------------------------------------------------------------+
; top                                                                                                                                                                                           ; 504639              ; 880224        ; 1408        ; 27073816          ; Total                                                                            ;
; Total non AI Suite IPs                                                                                                                                                                        ; 156707 (31%)        ; 385590 (44%)  ; 0 (0%)      ; 3294848 (12%)     ; Total non AI Suite IPs                                                           ;
; Total AI Suite IPs                                                                                                                                                                            ; 347932 (69%)        ; 494634 (56%)  ; 1408 (100%) ; 23778968 (88%)    ; Total AI Suite IPs                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0                                                                                  ; 347932 (100%)       ; 494634 (100%) ; 1408 (100%) ; 23778968 (100%)   ; dla_top_wrapper_32x32x4_i5x1_fp13agx_sb8192_poolk32_actk32_prelu_rclamp_sig_AGX7 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 347932 (100%)       ; 494634 (100%) ; 1408 (100%) ; 23778968 (100%)   ; dla_top                                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 62106 (18%)         ; 54831 (11%)   ; 256 (18%)   ; 1310720 (6%)      ; dla_aux_activation_top                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 56 (0%)             ; 588 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_activation_config_decoder                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 15626 (4%)          ; 13257 (3%)    ; 64 (5%)     ; 524288 (2%)       ; dla_aux_activation_group                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|gen_groups[1].dla_aux_activation_group_inst     ; 15474 (4%)          ; 13139 (3%)    ; 64 (5%)     ; 262144 (1%)       ; dla_aux_activation_group                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|gen_groups[2].dla_aux_activation_group_inst     ; 15474 (4%)          ; 13139 (3%)    ; 64 (5%)     ; 262144 (1%)       ; dla_aux_activation_group                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|gen_groups[3].dla_aux_activation_group_inst     ; 15474 (4%)          ; 13139 (3%)    ; 64 (5%)     ; 262144 (1%)       ; dla_aux_activation_group                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|reset_handler                                                       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_raw_feature_writer_input_inst|gen_areset.reset_handler           ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 855 (0%)            ; 1421 (0%)     ; 0 (0%)      ; 148480 (1%)       ; dla_config_network                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 14848 (0%)        ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 12288 (0%)        ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 1024 (0%)         ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)       ; 0 (0%)      ; 8704 (0%)         ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)       ; 0 (0%)      ; 13312 (0%)        ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[0].u_fifo                        ; 26 (0%)             ; 534 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[1].u_fifo                        ; 26 (0%)             ; 534 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[2].u_fifo                        ; 26 (0%)             ; 534 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[3].u_fifo                        ; 26 (0%)             ; 534 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 106 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 64 (0%)             ; 628 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 41 (0%)             ; 95 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 39 (0%)             ; 58 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network_node                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_cdc_reset_async                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 4700 (1%)           ; 11355 (2%)    ; 0 (0%)      ; 997376 (4%)       ; dla_dma                                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 1005 (0%)           ; 2080 (0%)     ; 0 (0%)      ; 173568 (1%)       ; dla_dma_reader                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 801 (0%)            ; 3187 (1%)     ; 0 (0%)      ; 277504 (1%)       ; dla_dma_reader                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 565 (0%)            ; 1990 (0%)     ; 0 (0%)      ; 165888 (1%)       ; dla_dma_reader                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 946 (0%)            ; 1256 (0%)     ; 0 (0%)      ; 33280 (0%)        ; dla_dma_csr                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1299 (0%)           ; 2732 (1%)     ; 0 (0%)      ; 347136 (1%)       ; dla_dma_writer                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 81 (0%)             ; 103 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_dma_read_arb                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 512 (0%)      ; 0 (0%)      ; 0 (0%)            ; altdpram                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 4509 (1%)           ; 4963 (1%)     ; 0 (0%)      ; 65536 (0%)        ; dla_interface_profiling_counters                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 65536 (0%)        ; altera_syncram                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 75663 (22%)         ; 205672 (42%)  ; 1152 (82%)  ; 17062552 (72%)    ; dla_pe_array_system                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 4 (0%)              ; 4 (0%)        ; 0 (0%)      ; 1172 (0%)         ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[1].feature_data_reg                 ; 4 (0%)              ; 4 (0%)        ; 0 (0%)      ; 1172 (0%)         ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[2].feature_data_reg                 ; 4 (0%)              ; 4 (0%)        ; 0 (0%)      ; 1172 (0%)         ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[3].feature_data_reg                 ; 4 (0%)              ; 4 (0%)        ; 0 (0%)      ; 1172 (0%)         ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[0].gen_forward_input.u_delay     ; 0 (0%)              ; 1 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[1].gen_forward_input.u_delay     ; 0 (0%)              ; 1 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[2].gen_forward_input.u_delay     ; 0 (0%)              ; 1 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[0].gen_delay_inputs.u_delay           ; 1 (0%)              ; 35 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[1].gen_delay_inputs.u_delay           ; 1 (0%)              ; 35 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[2].gen_delay_inputs.u_delay           ; 1 (0%)              ; 35 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 224 (0%)            ; 265 (0%)      ; 0 (0%)      ; 2097152 (9%)      ; dla_exit_fifo                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 20566 (6%)          ; 45187 (9%)    ; 0 (0%)      ; 9603144 (40%)     ; dla_input_feeder                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 54559 (16%)         ; 148954 (30%)  ; 1152 (82%)  ; 0 (0%)            ; dla_pe_array                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 104 (0%)            ; 11097 (2%)    ; 0 (0%)      ; 5357568 (23%)     ; dla_filter_bias_scale_scratchpad                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 193 (0%)            ; 153 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_sequencer                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 178670 (51%)        ; 173696 (35%)  ; 0 (0%)      ; 4194304 (18%)     ; dla_aux_pool_top                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 9 (0%)              ; 374 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_pool_config_decoder                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 46830 (13%)         ; 43449 (9%)    ; 0 (0%)      ; 1048576 (4%)      ; dla_aux_pool_group                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|gen_groups[1].dla_aux_pool_group_inst                     ; 43942 (13%)         ; 43175 (9%)    ; 0 (0%)      ; 1048576 (4%)      ; dla_aux_pool_group                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|gen_groups[2].dla_aux_pool_group_inst                     ; 43942 (13%)         ; 43175 (9%)    ; 0 (0%)      ; 1048576 (4%)      ; dla_aux_pool_group                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|gen_groups[3].dla_aux_pool_group_inst                     ; 43942 (13%)         ; 43175 (9%)    ; 0 (0%)      ; 1048576 (4%)      ; dla_aux_pool_group                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|reset_handler|dla_acl_reset_handler_inst                            ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_reset_handler                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar                                                      ; 107 (0%)            ; 2139 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_degroup                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_raw_feature_writer_input_inst                                    ; 4107 (1%)           ; 6156 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_raw_feature_writer_input_inst|gen_single.inp_pipe_inst           ; 2052 (1%)           ; 4099 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 17069 (5%)          ; 33624 (7%)    ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[0].u_xbar                             ; 4267 (1%)           ; 8379 (2%)     ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[1].u_xbar                             ; 4266 (1%)           ; 8378 (2%)     ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[2].u_xbar                             ; 4266 (1%)           ; 8378 (2%)     ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[3].u_xbar                             ; 4266 (1%)           ; 8378 (2%)     ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+----------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+-------------+-------------------+---------------+-------------+----------------------------------------------------------------------------------+
; Instance Name                                                                                                                                                                                 ; ALMs            ; Combinational ALUTs ; Registers     ; DSP Blocks  ; Block Memory Bits ; MLABs         ; M20Ks       ; Entity Name                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+-------------+-------------------+---------------+-------------+----------------------------------------------------------------------------------+
; top                                                                                                                                                                                           ; 430385.5        ; 512659              ; 1170687       ; 1408        ; 27073496          ; 2000.0        ; 2348        ; Total                                                                            ;
; Total non AI Suite IPs                                                                                                                                                                        ; 179898.5 (42%)  ; 165713 (32%)        ; 395543 (34%)  ; 0 (0%)      ; 3294848 (12%)     ; 627.0 (31%)   ; 627 (27%)   ; Total non AI Suite IPs                                                           ;
; Total AI Suite IPs                                                                                                                                                                            ; 250487.0 (58%)  ; 346946 (68%)        ; 775144 (66%)  ; 1408 (100%) ; 23778648 (88%)    ; 1373.0 (69%)  ; 1721 (73%)  ; Total AI Suite IPs                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0                                                                                  ; 250487.0 (100%) ; 346946 (100%)       ; 775144 (100%) ; 1408 (100%) ; 23778648 (100%)   ; 1373.0 (100%) ; 1721 (100%) ; dla_top_wrapper_32x32x4_i5x1_fp13agx_sb8192_poolk32_actk32_prelu_rclamp_sig_AGX7 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 250487.0 (100%) ; 346946 (100%)       ; 775144 (100%) ; 1408 (100%) ; 23778648 (100%)   ; 1373.0 (100%) ; 1721 (100%) ; dla_top                                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 42294.7 (17%)   ; 61592 (18%)         ; 104374 (13%)  ; 256 (18%)   ; 1310720 (6%)      ; 272.0 (20%)   ; 65 (4%)     ; dla_aux_activation_top                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 170.7 (0%)      ; 56 (0%)             ; 632 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_activation_config_decoder                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 10554.1 (4%)    ; 15468 (4%)          ; 26684 (3%)    ; 64 (5%)     ; 524288 (2%)       ; 68.0 (5%)     ; 26 (2%)     ; dla_aux_activation_group                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|gen_groups[1].dla_aux_activation_group_inst     ; 10477.2 (4%)    ; 15313 (4%)          ; 24524 (3%)    ; 64 (5%)     ; 262144 (1%)       ; 68.0 (5%)     ; 13 (1%)     ; dla_aux_activation_group                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|gen_groups[2].dla_aux_activation_group_inst     ; 10425.0 (4%)    ; 15377 (4%)          ; 24430 (3%)    ; 64 (5%)     ; 262144 (1%)       ; 68.0 (5%)     ; 13 (1%)     ; dla_aux_activation_group                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|gen_groups[3].dla_aux_activation_group_inst     ; 10486.4 (4%)    ; 15377 (4%)          ; 25953 (3%)    ; 64 (5%)     ; 262144 (1%)       ; 68.0 (5%)     ; 13 (1%)     ; dla_aux_activation_group                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.3 (0%)        ; 1 (0%)              ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.7 (0%)        ; 0 (0%)              ; 11 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0.9 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.9 (0%)        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.7 (0%)        ; 1 (0%)              ; 19 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.3 (0%)        ; 0 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|reset_handler                                                       ; 1.6 (0%)        ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_raw_feature_writer_input_inst|gen_areset.reset_handler           ; 1.6 (0%)        ; 1 (0%)              ; 33 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.8 (0%)        ; 1 (0%)              ; 17 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 638.3 (0%)      ; 846 (0%)            ; 1789 (0%)     ; 0 (0%)      ; 148480 (1%)       ; 0.0 (0%)      ; 11 (1%)     ; dla_config_network                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 40.3 (0%)       ; 66 (0%)             ; 98 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 36.4 (0%)       ; 64 (0%)             ; 104 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 36.6 (0%)       ; 64 (0%)             ; 91 (0%)       ; 0 (0%)      ; 14848 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 35.7 (0%)       ; 64 (0%)             ; 122 (0%)      ; 0 (0%)      ; 12288 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 38.7 (0%)       ; 64 (0%)             ; 84 (0%)       ; 0 (0%)      ; 1024 (0%)         ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 37.2 (0%)       ; 64 (0%)             ; 116 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 36.4 (0%)       ; 63 (0%)             ; 102 (0%)      ; 0 (0%)      ; 8704 (0%)         ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 36.8 (0%)       ; 63 (0%)             ; 89 (0%)       ; 0 (0%)      ; 13312 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[0].u_fifo                        ; 275.4 (0%)      ; 26 (0%)             ; 391 (0%)      ; 0 (0%)      ; 0 (0%)            ; 26.0 (2%)     ; 0 (0%)      ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[1].u_fifo                        ; 273.9 (0%)      ; 26 (0%)             ; 55 (0%)       ; 0 (0%)      ; 0 (0%)            ; 26.0 (2%)     ; 0 (0%)      ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[2].u_fifo                        ; 274.4 (0%)      ; 26 (0%)             ; 197 (0%)      ; 0 (0%)      ; 0 (0%)            ; 26.0 (2%)     ; 0 (0%)      ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[3].u_fifo                        ; 273.4 (0%)      ; 26 (0%)             ; 219 (0%)      ; 0 (0%)      ; 0 (0%)            ; 26.0 (2%)     ; 0 (0%)      ; dla_hld_fifo                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 87.9 (0%)       ; 104 (0%)            ; 166 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 87.4 (0%)       ; 106 (0%)            ; 173 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 89.2 (0%)       ; 105 (0%)            ; 171 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 320.0 (0%)      ; 63 (0%)             ; 139 (0%)      ; 0 (0%)      ; 0 (0%)            ; 26.0 (2%)     ; 0 (0%)      ; dla_acl_dcfifo                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 34.9 (0%)       ; 41 (0%)             ; 102 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_debug_network                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.4 (0%)       ; 39 (0%)             ; 64 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_debug_network_node                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 27.9 (0%)       ; 41 (0%)             ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.2 (0%)        ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.2 (0%)        ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 9.0 (0%)        ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)        ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_cdc_reset_async                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 5202.8 (2%)     ; 4678 (1%)           ; 9999 (1%)     ; 0 (0%)      ; 997376 (4%)       ; 131.0 (10%)   ; 55 (3%)     ; dla_dma                                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 929.9 (0%)      ; 1002 (0%)           ; 2446 (0%)     ; 0 (0%)      ; 173568 (1%)       ; 7.0 (1%)      ; 10 (1%)     ; dla_dma_reader                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1336.6 (1%)     ; 798 (0%)            ; 2350 (0%)     ; 0 (0%)      ; 277504 (1%)       ; 54.0 (4%)     ; 14 (1%)     ; dla_dma_reader                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 837.2 (0%)      ; 562 (0%)            ; 1495 (0%)     ; 0 (0%)      ; 165888 (1%)       ; 32.0 (2%)     ; 9 (1%)      ; dla_dma_reader                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 723.6 (0%)      ; 944 (0%)            ; 1295 (0%)     ; 0 (0%)      ; 33280 (0%)        ; 4.0 (0%)      ; 2 (0%)      ; dla_dma_csr                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1302.0 (1%)     ; 1289 (0%)           ; 2326 (0%)     ; 0 (0%)      ; 347136 (1%)       ; 32.0 (2%)     ; 20 (1%)     ; dla_dma_writer                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 70.1 (0%)       ; 80 (0%)             ; 79 (0%)       ; 0 (0%)      ; 0 (0%)            ; 2.0 (0%)      ; 0 (0%)      ; dla_dma_read_arb                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 260.0 (0%)      ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 0 (0%)            ; 26.0 (2%)     ; 0 (0%)      ; altdpram                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.2 (0%)       ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_reset_synchronizer                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.4 (0%)        ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.5 (0%)        ; 7 (0%)              ; 16 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.3 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.0 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.7 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 2.2 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 1.6 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 1.7 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.3 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.6 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.7 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.6 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.7 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.4 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 3120.6 (1%)     ; 4583 (1%)           ; 6496 (1%)     ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)      ; 4 (0%)      ; dla_interface_profiling_counters                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)      ; 4 (0%)      ; altera_syncram                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 72235.4 (29%)   ; 78205 (23%)         ; 275227 (36%)  ; 1152 (82%)  ; 17062232 (72%)    ; 840.0 (61%)   ; 910 (53%)   ; dla_pe_array_system                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 1.2 (0%)        ; 4 (0%)              ; 6 (0%)        ; 0 (0%)      ; 1172 (0%)         ; 0.0 (0%)      ; 8 (0%)      ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[1].feature_data_reg                 ; 1.3 (0%)        ; 4 (0%)              ; 84 (0%)       ; 0 (0%)      ; 1172 (0%)         ; 0.0 (0%)      ; 8 (0%)      ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[2].feature_data_reg                 ; 1.0 (0%)        ; 4 (0%)              ; 5 (0%)        ; 0 (0%)      ; 1172 (0%)         ; 0.0 (0%)      ; 8 (0%)      ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[3].feature_data_reg                 ; 1.2 (0%)        ; 4 (0%)              ; 6 (0%)        ; 0 (0%)      ; 1172 (0%)         ; 0.0 (0%)      ; 8 (0%)      ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[0].gen_forward_input.u_delay     ; 0.2 (0%)        ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[1].gen_forward_input.u_delay     ; 0.2 (0%)        ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[2].gen_forward_input.u_delay     ; 0.2 (0%)        ; 0 (0%)              ; 2 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[0].gen_delay_inputs.u_delay           ; 7.3 (0%)        ; 1 (0%)              ; 112 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[2].gen_delay_inputs.u_delay           ; 2.1 (0%)        ; 1 (0%)              ; 37 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_delay                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 132.8 (0%)      ; 220 (0%)            ; 992 (0%)      ; 0 (0%)      ; 2097152 (9%)      ; 0.0 (0%)      ; 104 (6%)    ; dla_exit_fifo                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 16585.8 (7%)    ; 20727 (6%)          ; 54911 (7%)    ; 0 (0%)      ; 9602824 (40%)     ; 328.0 (24%)   ; 486 (28%)   ; dla_input_feeder                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 53540.5 (21%)   ; 56924 (16%)         ; 209179 (27%)  ; 1152 (82%)  ; 0 (0%)            ; 512.0 (37%)   ; 0 (0%)      ; dla_pe_array                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 1826.3 (1%)     ; 104 (0%)            ; 9719 (1%)     ; 0 (0%)      ; 5357568 (23%)     ; 0.0 (0%)      ; 288 (17%)   ; dla_filter_bias_scale_scratchpad                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 145.2 (0%)      ; 213 (0%)            ; 325 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_sequencer                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 112402.8 (45%)  ; 175555 (51%)        ; 313226 (40%)  ; 0 (0%)      ; 4194304 (18%)     ; 0.0 (0%)      ; 676 (39%)   ; dla_aux_pool_top                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 78.1 (0%)       ; 9 (0%)              ; 665 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_pool_config_decoder                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 29162.3 (12%)   ; 46059 (13%)         ; 79923 (10%)   ; 0 (0%)      ; 1048576 (4%)      ; 0.0 (0%)      ; 169 (10%)   ; dla_aux_pool_group                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|gen_groups[1].dla_aux_pool_group_inst                     ; 27704.5 (11%)   ; 43161 (12%)         ; 75603 (10%)   ; 0 (0%)      ; 1048576 (4%)      ; 0.0 (0%)      ; 169 (10%)   ; dla_aux_pool_group                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|gen_groups[2].dla_aux_pool_group_inst                     ; 27748.5 (11%)   ; 43161 (12%)         ; 80262 (10%)   ; 0 (0%)      ; 1048576 (4%)      ; 0.0 (0%)      ; 169 (10%)   ; dla_aux_pool_group                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|gen_groups[3].dla_aux_pool_group_inst                     ; 27688.9 (11%)   ; 43161 (12%)         ; 76057 (10%)   ; 0 (0%)      ; 1048576 (4%)      ; 0.0 (0%)      ; 169 (10%)   ; dla_aux_pool_group                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|reset_handler|dla_acl_reset_handler_inst                            ; 1.6 (0%)        ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_reset_handler                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar                                                      ; 1098.9 (0%)     ; 106 (0%)            ; 873 (0%)      ; 0 (0%)      ; 0 (0%)            ; 104.0 (8%)    ; 0 (0%)      ; dla_degroup                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_raw_feature_writer_input_inst                                    ; 2459.1 (1%)     ; 4109 (1%)           ; 8703 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_raw_feature_writer_input_inst|gen_single.inp_pipe_inst           ; 1006.3 (0%)     ; 2052 (1%)           ; 4982 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 10650.1 (4%)    ; 17127 (5%)          ; 54162 (7%)    ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[0].u_xbar                             ; 2666.5 (1%)     ; 4288 (1%)           ; 12877 (2%)    ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[1].u_xbar                             ; 2655.6 (1%)     ; 4282 (1%)           ; 12551 (2%)    ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[2].u_xbar                             ; 2656.1 (1%)     ; 4277 (1%)           ; 13604 (2%)    ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[3].u_xbar                             ; 2660.6 (1%)     ; 4277 (1%)           ; 14964 (2%)    ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+-------------+-------------------+---------------+-------------+----------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                       ;
+------------+------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; Fmax       ; Clock Name                                                                                           ; Corner Delay Model    ; Note                                             ;
+------------+------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; 63.4 MHz   ; altera_reserved_tck                                                                                  ; Slow vid1 100C Model  ;                                                  ;
; 159.03 MHz ; sys_pll|iopll_0_clk_100m                                                                             ; Slow vid1 100C Model  ;                                                  ;
; 250.0 MHz  ; altera_int_osc_clk                                                                                   ; Slow vid1b 100C Model ; limit due to minimum pulse width restriction     ;
; 301.57 MHz ; pcie_wrapper|pcie_ss.top|host_pcie.pcie_ss|pcie_ss|u_rtile|intel_pcie_rtile_ast_qhip_pld_clkout_slow ; Slow vid1 100C Model  ;                                                  ;
; 362.32 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_0|emif_0_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 377.64 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_2|emif_2_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 418.59 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_1|emif_1_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 422.83 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_3|emif_3_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 553.71 MHz ; sys_pll|iopll_0_clk_sys                                                                              ; Slow vid1 100C Model  ;                                                  ;
; 567.21 MHz ; pcie_wrapper|pcie_ss.top|host_pcie.pcie_ss|pcie_ss|u_rtile|intel_pcie_rtile_ast_qhip_pld_clkout      ; Slow vid1 100C Model  ;                                                  ;
; 593.47 MHz ; afu_top|pg_afu.port_gasket|user_clock|qph_user_clk|qph_user_clk_iopll|iopll_0_outclk1                ; Slow vid1 100C Model  ;                                                  ;
; 612.75 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_0|emif_0_ref_clock                              ; Slow vid1 100C Model  ; limit due to low minimum pulse width restriction ;
; 1000.0 MHz ; afu_top|pg_afu.port_gasket|user_clock|qph_user_clk|qph_user_clk_iopll|iopll_0_outclk0                ; Slow vid1b 100C Model ; limit due to minimum pulse width restriction     ;
; 1000.0 MHz ; sys_pll|iopll_0_clk_sys_div2                                                                         ; Slow vid1b 100C Model ; limit due to minimum pulse width restriction     ;
+------------+------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
