// Seed: 1398209151
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output wire id_2,
    input tri id_3,
    output uwire id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri0 id_7
    , id_10,
    input tri0 id_8
);
  wire id_11, id_12;
  module_0(
      id_10, id_10, id_12, id_11
  );
endmodule
module module_2 (
    input tri0 id_0,
    input tri1 id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3
  );
endmodule
