// Seed: 458474462
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri1 id_3;
  input wire id_2;
  assign module_1.id_3 = 0;
  input wire id_1;
  assign id_3 = id_1;
  assign id_3 = -1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd89
) (
    input  uwire id_0,
    input  tri1  _id_1,
    input  wire  id_2,
    input  wand  id_3,
    input  tri0  id_4,
    input  tri   id_5,
    input  uwire id_6
    , id_9,
    output tri   id_7
);
  assign id_7 = id_6;
  logic [id_1 : 1 'b0] id_10;
  assign id_10 = -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
