{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 17:32:56 2016 " "Info: Processing started: Fri Dec 02 17:32:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off finalPoject -c finalPoject " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off finalPoject -c finalPoject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[1\] " "Warning: Node \"controller:inst2\|mux_select1\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[0\] " "Warning: Node \"controller:inst2\|mux_select1\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[7\] " "Warning: Node \"demux1to12:inst\|Data_out11\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[7\] " "Warning: Node \"demux1to12:inst\|Data_out10\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[7\] " "Warning: Node \"demux1to12:inst\|Data_out1\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[2\] " "Warning: Node \"controller:inst2\|mux_select1\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[3\] " "Warning: Node \"controller:inst2\|mux_select1\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[7\] " "Warning: Node \"demux1to12:inst\|Data_out6\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[6\] " "Warning: Node \"demux1to12:inst\|Data_out10\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[6\] " "Warning: Node \"demux1to12:inst\|Data_out11\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[6\] " "Warning: Node \"demux1to12:inst\|Data_out1\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[6\] " "Warning: Node \"demux1to12:inst\|Data_out6\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[5\] " "Warning: Node \"demux1to12:inst\|Data_out11\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[5\] " "Warning: Node \"demux1to12:inst\|Data_out10\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[5\] " "Warning: Node \"demux1to12:inst\|Data_out1\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[5\] " "Warning: Node \"demux1to12:inst\|Data_out6\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[4\] " "Warning: Node \"demux1to12:inst\|Data_out10\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[4\] " "Warning: Node \"demux1to12:inst\|Data_out11\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[4\] " "Warning: Node \"demux1to12:inst\|Data_out1\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[4\] " "Warning: Node \"demux1to12:inst\|Data_out6\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[3\] " "Warning: Node \"demux1to12:inst\|Data_out11\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[3\] " "Warning: Node \"demux1to12:inst\|Data_out10\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[3\] " "Warning: Node \"demux1to12:inst\|Data_out1\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[3\] " "Warning: Node \"demux1to12:inst\|Data_out6\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[2\] " "Warning: Node \"demux1to12:inst\|Data_out10\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[2\] " "Warning: Node \"demux1to12:inst\|Data_out11\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[2\] " "Warning: Node \"demux1to12:inst\|Data_out1\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[2\] " "Warning: Node \"demux1to12:inst\|Data_out6\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[1\] " "Warning: Node \"demux1to12:inst\|Data_out11\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[1\] " "Warning: Node \"demux1to12:inst\|Data_out10\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[1\] " "Warning: Node \"demux1to12:inst\|Data_out1\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[1\] " "Warning: Node \"demux1to12:inst\|Data_out6\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[0\] " "Warning: Node \"demux1to12:inst\|Data_out10\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[0\] " "Warning: Node \"demux1to12:inst\|Data_out11\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[0\] " "Warning: Node \"demux1to12:inst\|Data_out1\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[0\] " "Warning: Node \"demux1to12:inst\|Data_out6\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[0\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[3\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[1\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[2\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[7\] " "Warning: Node \"demux1to12:inst\|Data_out9\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[7\] " "Warning: Node \"demux1to12:inst\|Data_out12\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[7\] " "Warning: Node \"demux1to12:inst\|Data_out2\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[7\] " "Warning: Node \"demux1to12:inst\|Data_out3\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[7\] " "Warning: Node \"demux1to12:inst\|Data_out4\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[7\] " "Warning: Node \"demux1to12:inst\|Data_out7\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[7\] " "Warning: Node \"demux1to12:inst\|Data_out5\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[7\] " "Warning: Node \"demux1to12:inst\|Data_out8\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[6\] " "Warning: Node \"demux1to12:inst\|Data_out9\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[6\] " "Warning: Node \"demux1to12:inst\|Data_out12\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[6\] " "Warning: Node \"demux1to12:inst\|Data_out2\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[6\] " "Warning: Node \"demux1to12:inst\|Data_out3\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[6\] " "Warning: Node \"demux1to12:inst\|Data_out4\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[6\] " "Warning: Node \"demux1to12:inst\|Data_out7\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[6\] " "Warning: Node \"demux1to12:inst\|Data_out5\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[6\] " "Warning: Node \"demux1to12:inst\|Data_out8\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[5\] " "Warning: Node \"demux1to12:inst\|Data_out9\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[5\] " "Warning: Node \"demux1to12:inst\|Data_out12\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[5\] " "Warning: Node \"demux1to12:inst\|Data_out2\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[5\] " "Warning: Node \"demux1to12:inst\|Data_out3\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[5\] " "Warning: Node \"demux1to12:inst\|Data_out4\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[5\] " "Warning: Node \"demux1to12:inst\|Data_out7\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[5\] " "Warning: Node \"demux1to12:inst\|Data_out5\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[5\] " "Warning: Node \"demux1to12:inst\|Data_out8\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[4\] " "Warning: Node \"demux1to12:inst\|Data_out9\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[4\] " "Warning: Node \"demux1to12:inst\|Data_out12\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[4\] " "Warning: Node \"demux1to12:inst\|Data_out2\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[4\] " "Warning: Node \"demux1to12:inst\|Data_out3\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[4\] " "Warning: Node \"demux1to12:inst\|Data_out4\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[4\] " "Warning: Node \"demux1to12:inst\|Data_out7\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[4\] " "Warning: Node \"demux1to12:inst\|Data_out5\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[4\] " "Warning: Node \"demux1to12:inst\|Data_out8\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[3\] " "Warning: Node \"demux1to12:inst\|Data_out9\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[3\] " "Warning: Node \"demux1to12:inst\|Data_out12\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[3\] " "Warning: Node \"demux1to12:inst\|Data_out2\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[3\] " "Warning: Node \"demux1to12:inst\|Data_out3\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[3\] " "Warning: Node \"demux1to12:inst\|Data_out4\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[3\] " "Warning: Node \"demux1to12:inst\|Data_out7\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[3\] " "Warning: Node \"demux1to12:inst\|Data_out5\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[3\] " "Warning: Node \"demux1to12:inst\|Data_out8\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[2\] " "Warning: Node \"demux1to12:inst\|Data_out9\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[2\] " "Warning: Node \"demux1to12:inst\|Data_out12\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[2\] " "Warning: Node \"demux1to12:inst\|Data_out2\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[2\] " "Warning: Node \"demux1to12:inst\|Data_out3\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[2\] " "Warning: Node \"demux1to12:inst\|Data_out4\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[2\] " "Warning: Node \"demux1to12:inst\|Data_out7\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[2\] " "Warning: Node \"demux1to12:inst\|Data_out5\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[2\] " "Warning: Node \"demux1to12:inst\|Data_out8\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[1\] " "Warning: Node \"demux1to12:inst\|Data_out9\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[1\] " "Warning: Node \"demux1to12:inst\|Data_out12\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[1\] " "Warning: Node \"demux1to12:inst\|Data_out2\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[1\] " "Warning: Node \"demux1to12:inst\|Data_out3\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[1\] " "Warning: Node \"demux1to12:inst\|Data_out4\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[1\] " "Warning: Node \"demux1to12:inst\|Data_out7\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[1\] " "Warning: Node \"demux1to12:inst\|Data_out5\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[1\] " "Warning: Node \"demux1to12:inst\|Data_out8\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[0\] " "Warning: Node \"demux1to12:inst\|Data_out9\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[0\] " "Warning: Node \"demux1to12:inst\|Data_out12\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[0\] " "Warning: Node \"demux1to12:inst\|Data_out2\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[0\] " "Warning: Node \"demux1to12:inst\|Data_out3\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[0\] " "Warning: Node \"demux1to12:inst\|Data_out4\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[0\] " "Warning: Node \"demux1to12:inst\|Data_out7\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[0\] " "Warning: Node \"demux1to12:inst\|Data_out5\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[0\] " "Warning: Node \"demux1to12:inst\|Data_out8\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|demuxto12_sel\[2\] " "Info: Detected ripple clock \"controller:inst2\|demuxto12_sel\[2\]\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|demuxto12_sel\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|demuxto12_sel\[1\] " "Info: Detected ripple clock \"controller:inst2\|demuxto12_sel\[1\]\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|demuxto12_sel\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|demuxto12_sel\[3\] " "Info: Detected ripple clock \"controller:inst2\|demuxto12_sel\[3\]\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|demuxto12_sel\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|demuxto12_sel\[0\] " "Info: Detected ripple clock \"controller:inst2\|demuxto12_sel\[0\]\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|demuxto12_sel\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~11 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~11\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~10 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~10\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~9 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~9\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~8 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~8\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~7 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~7\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~6 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~6\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~5 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~5\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~4 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~4\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~3 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~3\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~2 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~2\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~1 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~1\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~0 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~0\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S0 " "Info: Detected ripple clock \"controller:inst2\|pstate.S0\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register demux1to12:inst\|Data_out10\[6\] register reg96bitV:inst18\|Dout10\[6\] 31.44 MHz 31.804 ns Internal " "Info: Clock \"clk\" has Internal fmax of 31.44 MHz between source register \"demux1to12:inst\|Data_out10\[6\]\" and destination register \"reg96bitV:inst18\|Dout10\[6\]\" (period= 31.804 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.512 ns + Longest register register " "Info: + Longest register to register delay is 1.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns demux1to12:inst\|Data_out10\[6\] 1 REG LC_X10_Y5_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y5_N1; Fanout = 1; REG Node = 'demux1to12:inst\|Data_out10\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { demux1to12:inst|Data_out10[6] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.280 ns) 1.512 ns reg96bitV:inst18\|Dout10\[6\] 2 REG LC_X10_Y5_N2 1 " "Info: 2: + IC(1.232 ns) + CELL(0.280 ns) = 1.512 ns; Loc. = LC_X10_Y5_N2; Fanout = 1; REG Node = 'reg96bitV:inst18\|Dout10\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { demux1to12:inst|Data_out10[6] reg96bitV:inst18|Dout10[6] } "NODE_NAME" } } { "reg96bitV.v" "" { Text "C:/altera/90sp2/quartus/finalProject/reg96bitV.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 18.52 % ) " "Info: Total cell delay = 0.280 ns ( 18.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 81.48 % ) " "Info: Total interconnect delay = 1.232 ns ( 81.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { demux1to12:inst|Data_out10[6] reg96bitV:inst18|Dout10[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.512 ns" { demux1to12:inst|Data_out10[6] {} reg96bitV:inst18|Dout10[6] {} } { 0.000ns 1.232ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.057 ns - Smallest " "Info: - Smallest clock skew is -14.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 108 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 108; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns reg96bitV:inst18\|Dout10\[6\] 2 REG LC_X10_Y5_N2 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y5_N2; Fanout = 1; REG Node = 'reg96bitV:inst18\|Dout10\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk reg96bitV:inst18|Dout10[6] } "NODE_NAME" } } { "reg96bitV.v" "" { Text "C:/altera/90sp2/quartus/finalProject/reg96bitV.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk reg96bitV:inst18|Dout10[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} reg96bitV:inst18|Dout10[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.876 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 17.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 108 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 108; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S0 2 REG LC_X8_Y6_N7 11 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X8_Y6_N7; Fanout = 11; REG Node = 'controller:inst2\|pstate.S0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.549 ns) + CELL(0.200 ns) 9.944 ns controller:inst2\|demuxto12_sel\[0\] 3 REG LC_X10_Y7_N5 13 " "Info: 3: + IC(5.549 ns) + CELL(0.200 ns) = 9.944 ns; Loc. = LC_X10_Y7_N5; Fanout = 13; REG Node = 'controller:inst2\|demuxto12_sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { controller:inst2|pstate.S0 controller:inst2|demuxto12_sel[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.914 ns) 11.666 ns demux1to12:inst\|Equal0~0 4 COMB LC_X10_Y7_N6 8 " "Info: 4: + IC(0.808 ns) + CELL(0.914 ns) = 11.666 ns; Loc. = LC_X10_Y7_N6; Fanout = 8; COMB Node = 'demux1to12:inst\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { controller:inst2|demuxto12_sel[0] demux1to12:inst|Equal0~0 } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.699 ns) + CELL(0.511 ns) 17.876 ns demux1to12:inst\|Data_out10\[6\] 5 REG LC_X10_Y5_N1 1 " "Info: 5: + IC(5.699 ns) + CELL(0.511 ns) = 17.876 ns; Loc. = LC_X10_Y5_N1; Fanout = 1; REG Node = 'demux1to12:inst\|Data_out10\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.210 ns" { demux1to12:inst|Equal0~0 demux1to12:inst|Data_out10[6] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.082 ns ( 22.84 % ) " "Info: Total cell delay = 4.082 ns ( 22.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.794 ns ( 77.16 % ) " "Info: Total interconnect delay = 13.794 ns ( 77.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.876 ns" { clk controller:inst2|pstate.S0 controller:inst2|demuxto12_sel[0] demux1to12:inst|Equal0~0 demux1to12:inst|Data_out10[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.876 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|demuxto12_sel[0] {} demux1to12:inst|Equal0~0 {} demux1to12:inst|Data_out10[6] {} } { 0.000ns 0.000ns 1.738ns 5.549ns 0.808ns 5.699ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.914ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk reg96bitV:inst18|Dout10[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} reg96bitV:inst18|Dout10[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.876 ns" { clk controller:inst2|pstate.S0 controller:inst2|demuxto12_sel[0] demux1to12:inst|Equal0~0 demux1to12:inst|Data_out10[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.876 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|demuxto12_sel[0] {} demux1to12:inst|Equal0~0 {} demux1to12:inst|Data_out10[6] {} } { 0.000ns 0.000ns 1.738ns 5.549ns 0.808ns 5.699ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.914ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "reg96bitV.v" "" { Text "C:/altera/90sp2/quartus/finalProject/reg96bitV.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } } { "reg96bitV.v" "" { Text "C:/altera/90sp2/quartus/finalProject/reg96bitV.v" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { demux1to12:inst|Data_out10[6] reg96bitV:inst18|Dout10[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.512 ns" { demux1to12:inst|Data_out10[6] {} reg96bitV:inst18|Dout10[6] {} } { 0.000ns 1.232ns } { 0.000ns 0.280ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk reg96bitV:inst18|Dout10[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} reg96bitV:inst18|Dout10[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.876 ns" { clk controller:inst2|pstate.S0 controller:inst2|demuxto12_sel[0] demux1to12:inst|Equal0~0 demux1to12:inst|Data_out10[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.876 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|demuxto12_sel[0] {} demux1to12:inst|Equal0~0 {} demux1to12:inst|Data_out10[6] {} } { 0.000ns 0.000ns 1.738ns 5.549ns 0.808ns 5.699ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.914ns 0.511ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 25 " "Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controller:inst2\|pstate.S4 controller:inst2\|demuxto12_sel\[2\] clk 2.819 ns " "Info: Found hold time violation between source  pin or register \"controller:inst2\|pstate.S4\" and destination pin or register \"controller:inst2\|demuxto12_sel\[2\]\" for clock \"clk\" (Hold time is 2.819 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.664 ns + Largest " "Info: + Largest clock skew is 6.664 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.483 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 108 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 108; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S0 2 REG LC_X8_Y6_N7 11 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X8_Y6_N7; Fanout = 11; REG Node = 'controller:inst2\|pstate.S0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.548 ns) + CELL(0.740 ns) 10.483 ns controller:inst2\|demuxto12_sel\[2\] 3 REG LC_X10_Y7_N8 13 " "Info: 3: + IC(5.548 ns) + CELL(0.740 ns) = 10.483 ns; Loc. = LC_X10_Y7_N8; Fanout = 13; REG Node = 'controller:inst2\|demuxto12_sel\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.288 ns" { controller:inst2|pstate.S0 controller:inst2|demuxto12_sel[2] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.197 ns ( 30.50 % ) " "Info: Total cell delay = 3.197 ns ( 30.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.286 ns ( 69.50 % ) " "Info: Total interconnect delay = 7.286 ns ( 69.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.483 ns" { clk controller:inst2|pstate.S0 controller:inst2|demuxto12_sel[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.483 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|demuxto12_sel[2] {} } { 0.000ns 0.000ns 1.738ns 5.548ns } { 0.000ns 1.163ns 1.294ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 108 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 108; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns controller:inst2\|pstate.S4 2 REG LC_X11_Y8_N7 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y8_N7; Fanout = 4; REG Node = 'controller:inst2\|pstate.S4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk controller:inst2|pstate.S4 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S4 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.483 ns" { clk controller:inst2|pstate.S0 controller:inst2|demuxto12_sel[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.483 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|demuxto12_sel[2] {} } { 0.000ns 0.000ns 1.738ns 5.548ns } { 0.000ns 1.163ns 1.294ns 0.740ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S4 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.469 ns - Shortest register register " "Info: - Shortest register to register delay is 3.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|pstate.S4 1 REG LC_X11_Y8_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y8_N7; Fanout = 4; REG Node = 'controller:inst2\|pstate.S4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|pstate.S4 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 0.595 ns controller:inst2\|WideOr4 2 COMB LC_X11_Y8_N7 1 " "Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X11_Y8_N7; Fanout = 1; COMB Node = 'controller:inst2\|WideOr4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { controller:inst2|pstate.S4 controller:inst2|WideOr4 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.914 ns) 3.469 ns controller:inst2\|demuxto12_sel\[2\] 3 REG LC_X10_Y7_N8 13 " "Info: 3: + IC(1.960 ns) + CELL(0.914 ns) = 3.469 ns; Loc. = LC_X10_Y7_N8; Fanout = 13; REG Node = 'controller:inst2\|demuxto12_sel\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { controller:inst2|WideOr4 controller:inst2|demuxto12_sel[2] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.509 ns ( 43.50 % ) " "Info: Total cell delay = 1.509 ns ( 43.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.960 ns ( 56.50 % ) " "Info: Total interconnect delay = 1.960 ns ( 56.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.469 ns" { controller:inst2|pstate.S4 controller:inst2|WideOr4 controller:inst2|demuxto12_sel[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.469 ns" { controller:inst2|pstate.S4 {} controller:inst2|WideOr4 {} controller:inst2|demuxto12_sel[2] {} } { 0.000ns 0.000ns 1.960ns } { 0.000ns 0.595ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.483 ns" { clk controller:inst2|pstate.S0 controller:inst2|demuxto12_sel[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.483 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|demuxto12_sel[2] {} } { 0.000ns 0.000ns 1.738ns 5.548ns } { 0.000ns 1.163ns 1.294ns 0.740ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S4 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.469 ns" { controller:inst2|pstate.S4 controller:inst2|WideOr4 controller:inst2|demuxto12_sel[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.469 ns" { controller:inst2|pstate.S4 {} controller:inst2|WideOr4 {} controller:inst2|demuxto12_sel[2] {} } { 0.000ns 0.000ns 1.960ns } { 0.000ns 0.595ns 0.914ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg96bitV:inst18\|Dout4\[7\] cf_load clk 4.905 ns register " "Info: tsu for register \"reg96bitV:inst18\|Dout4\[7\]\" (data pin = \"cf_load\", clock pin = \"clk\") is 4.905 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.391 ns + Longest pin register " "Info: + Longest pin to register delay is 8.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns cf_load 1 PIN PIN_M8 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_M8; Fanout = 3; PIN Node = 'cf_load'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cf_load } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 472 -224 -56 488 "cf_load" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.827 ns) + CELL(0.511 ns) 4.470 ns controller:inst2\|reg96_ld~3 2 COMB LC_X9_Y6_N5 97 " "Info: 2: + IC(2.827 ns) + CELL(0.511 ns) = 4.470 ns; Loc. = LC_X9_Y6_N5; Fanout = 97; COMB Node = 'controller:inst2\|reg96_ld~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { cf_load controller:inst2|reg96_ld~3 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(1.243 ns) 8.391 ns reg96bitV:inst18\|Dout4\[7\] 3 REG LC_X11_Y7_N5 2 " "Info: 3: + IC(2.678 ns) + CELL(1.243 ns) = 8.391 ns; Loc. = LC_X11_Y7_N5; Fanout = 2; REG Node = 'reg96bitV:inst18\|Dout4\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.921 ns" { controller:inst2|reg96_ld~3 reg96bitV:inst18|Dout4[7] } "NODE_NAME" } } { "reg96bitV.v" "" { Text "C:/altera/90sp2/quartus/finalProject/reg96bitV.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.886 ns ( 34.39 % ) " "Info: Total cell delay = 2.886 ns ( 34.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.505 ns ( 65.61 % ) " "Info: Total interconnect delay = 5.505 ns ( 65.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.391 ns" { cf_load controller:inst2|reg96_ld~3 reg96bitV:inst18|Dout4[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.391 ns" { cf_load {} cf_load~combout {} controller:inst2|reg96_ld~3 {} reg96bitV:inst18|Dout4[7] {} } { 0.000ns 0.000ns 2.827ns 2.678ns } { 0.000ns 1.132ns 0.511ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "reg96bitV.v" "" { Text "C:/altera/90sp2/quartus/finalProject/reg96bitV.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 108 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 108; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns reg96bitV:inst18\|Dout4\[7\] 2 REG LC_X11_Y7_N5 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y7_N5; Fanout = 2; REG Node = 'reg96bitV:inst18\|Dout4\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk reg96bitV:inst18|Dout4[7] } "NODE_NAME" } } { "reg96bitV.v" "" { Text "C:/altera/90sp2/quartus/finalProject/reg96bitV.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk reg96bitV:inst18|Dout4[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} reg96bitV:inst18|Dout4[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.391 ns" { cf_load controller:inst2|reg96_ld~3 reg96bitV:inst18|Dout4[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.391 ns" { cf_load {} cf_load~combout {} controller:inst2|reg96_ld~3 {} reg96bitV:inst18|Dout4[7] {} } { 0.000ns 0.000ns 2.827ns 2.678ns } { 0.000ns 1.132ns 0.511ns 1.243ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk reg96bitV:inst18|Dout4[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} reg96bitV:inst18|Dout4[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk test0\[3\] controller:inst2\|mux_select1\[0\] 20.488 ns register " "Info: tco from clock \"clk\" to destination pin \"test0\[3\]\" through register \"controller:inst2\|mux_select1\[0\]\" is 20.488 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.404 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 108 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 108; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S0 2 REG LC_X8_Y6_N7 11 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X8_Y6_N7; Fanout = 11; REG Node = 'controller:inst2\|pstate.S0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.469 ns) + CELL(0.740 ns) 10.404 ns controller:inst2\|mux_select1\[0\] 3 REG LC_X10_Y6_N8 36 " "Info: 3: + IC(5.469 ns) + CELL(0.740 ns) = 10.404 ns; Loc. = LC_X10_Y6_N8; Fanout = 36; REG Node = 'controller:inst2\|mux_select1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { controller:inst2|pstate.S0 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.197 ns ( 30.73 % ) " "Info: Total cell delay = 3.197 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.207 ns ( 69.27 % ) " "Info: Total interconnect delay = 7.207 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.404 ns" { clk controller:inst2|pstate.S0 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.404 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|mux_select1[0] {} } { 0.000ns 0.000ns 1.738ns 5.469ns } { 0.000ns 1.163ns 1.294ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.084 ns + Longest register pin " "Info: + Longest register to pin delay is 10.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|mux_select1\[0\] 1 REG LC_X10_Y6_N8 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N8; Fanout = 36; REG Node = 'controller:inst2\|mux_select1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|mux_select1[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.089 ns) + CELL(0.200 ns) 2.289 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~53 2 COMB LC_X9_Y8_N8 1 " "Info: 2: + IC(2.089 ns) + CELL(0.200 ns) = 2.289 ns; Loc. = LC_X9_Y8_N8; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~53 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 2.794 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~54 3 COMB LC_X9_Y8_N9 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 2.794 ns; Loc. = LC_X9_Y8_N9; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~53 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~54 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.476 ns) + CELL(0.511 ns) 5.781 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~55 4 COMB LC_X7_Y6_N8 1 " "Info: 4: + IC(2.476 ns) + CELL(0.511 ns) = 5.781 ns; Loc. = LC_X7_Y6_N8; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.987 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~54 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~55 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(2.322 ns) 10.084 ns test0\[3\] 5 PIN PIN_N8 0 " "Info: 5: + IC(1.981 ns) + CELL(2.322 ns) = 10.084 ns; Loc. = PIN_N8; Fanout = 0; PIN Node = 'test0\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.303 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~55 test0[3] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { -440 784 800 -264 "test0\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.233 ns ( 32.06 % ) " "Info: Total cell delay = 3.233 ns ( 32.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.851 ns ( 67.94 % ) " "Info: Total interconnect delay = 6.851 ns ( 67.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.084 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~53 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~54 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~55 test0[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.084 ns" { controller:inst2|mux_select1[0] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~53 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~54 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~55 {} test0[3] {} } { 0.000ns 2.089ns 0.305ns 2.476ns 1.981ns } { 0.000ns 0.200ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.404 ns" { clk controller:inst2|pstate.S0 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.404 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|mux_select1[0] {} } { 0.000ns 0.000ns 1.738ns 5.469ns } { 0.000ns 1.163ns 1.294ns 0.740ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.084 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~53 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~54 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~55 test0[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.084 ns" { controller:inst2|mux_select1[0] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~53 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~54 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~55 {} test0[3] {} } { 0.000ns 2.089ns 0.305ns 2.476ns 1.981ns } { 0.000ns 0.200ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "cf_load load_in 8.749 ns Longest " "Info: Longest tpd from source pin \"cf_load\" to destination pin \"load_in\" is 8.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns cf_load 1 PIN PIN_M8 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_M8; Fanout = 3; PIN Node = 'cf_load'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cf_load } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 472 -224 -56 488 "cf_load" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.827 ns) + CELL(0.511 ns) 4.470 ns controller:inst2\|reg96_ld~3 2 COMB LC_X9_Y6_N5 97 " "Info: 2: + IC(2.827 ns) + CELL(0.511 ns) = 4.470 ns; Loc. = LC_X9_Y6_N5; Fanout = 97; COMB Node = 'controller:inst2\|reg96_ld~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { cf_load controller:inst2|reg96_ld~3 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(2.322 ns) 8.749 ns load_in 3 PIN PIN_T9 0 " "Info: 3: + IC(1.957 ns) + CELL(2.322 ns) = 8.749 ns; Loc. = PIN_T9; Fanout = 0; PIN Node = 'load_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.279 ns" { controller:inst2|reg96_ld~3 load_in } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 104 288 464 120 "load_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.965 ns ( 45.32 % ) " "Info: Total cell delay = 3.965 ns ( 45.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.784 ns ( 54.68 % ) " "Info: Total interconnect delay = 4.784 ns ( 54.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.749 ns" { cf_load controller:inst2|reg96_ld~3 load_in } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.749 ns" { cf_load {} cf_load~combout {} controller:inst2|reg96_ld~3 {} load_in {} } { 0.000ns 0.000ns 2.827ns 1.957ns } { 0.000ns 1.132ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "demux1to12:inst\|Data_out10\[7\] din\[7\] clk 12.693 ns register " "Info: th for register \"demux1to12:inst\|Data_out10\[7\]\" (data pin = \"din\[7\]\", clock pin = \"clk\") is 12.693 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.870 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 17.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 108 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 108; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S0 2 REG LC_X8_Y6_N7 11 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X8_Y6_N7; Fanout = 11; REG Node = 'controller:inst2\|pstate.S0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.549 ns) + CELL(0.200 ns) 9.944 ns controller:inst2\|demuxto12_sel\[0\] 3 REG LC_X10_Y7_N5 13 " "Info: 3: + IC(5.549 ns) + CELL(0.200 ns) = 9.944 ns; Loc. = LC_X10_Y7_N5; Fanout = 13; REG Node = 'controller:inst2\|demuxto12_sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { controller:inst2|pstate.S0 controller:inst2|demuxto12_sel[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.914 ns) 11.666 ns demux1to12:inst\|Equal0~0 4 COMB LC_X10_Y7_N6 8 " "Info: 4: + IC(0.808 ns) + CELL(0.914 ns) = 11.666 ns; Loc. = LC_X10_Y7_N6; Fanout = 8; COMB Node = 'demux1to12:inst\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { controller:inst2|demuxto12_sel[0] demux1to12:inst|Equal0~0 } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.693 ns) + CELL(0.511 ns) 17.870 ns demux1to12:inst\|Data_out10\[7\] 5 REG LC_X8_Y10_N7 1 " "Info: 5: + IC(5.693 ns) + CELL(0.511 ns) = 17.870 ns; Loc. = LC_X8_Y10_N7; Fanout = 1; REG Node = 'demux1to12:inst\|Data_out10\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.204 ns" { demux1to12:inst|Equal0~0 demux1to12:inst|Data_out10[7] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.082 ns ( 22.84 % ) " "Info: Total cell delay = 4.082 ns ( 22.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.788 ns ( 77.16 % ) " "Info: Total interconnect delay = 13.788 ns ( 77.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.870 ns" { clk controller:inst2|pstate.S0 controller:inst2|demuxto12_sel[0] demux1to12:inst|Equal0~0 demux1to12:inst|Data_out10[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.870 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|demuxto12_sel[0] {} demux1to12:inst|Equal0~0 {} demux1to12:inst|Data_out10[7] {} } { 0.000ns 0.000ns 1.738ns 5.549ns 0.808ns 5.693ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.914ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.177 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns din\[7\] 1 PIN PIN_B7 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_B7; Fanout = 12; PIN Node = 'din\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[7] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { -200 -432 -264 -184 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.845 ns) + CELL(0.200 ns) 5.177 ns demux1to12:inst\|Data_out10\[7\] 2 REG LC_X8_Y10_N7 1 " "Info: 2: + IC(3.845 ns) + CELL(0.200 ns) = 5.177 ns; Loc. = LC_X8_Y10_N7; Fanout = 1; REG Node = 'demux1to12:inst\|Data_out10\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.045 ns" { din[7] demux1to12:inst|Data_out10[7] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 25.73 % ) " "Info: Total cell delay = 1.332 ns ( 25.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.845 ns ( 74.27 % ) " "Info: Total interconnect delay = 3.845 ns ( 74.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.177 ns" { din[7] demux1to12:inst|Data_out10[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.177 ns" { din[7] {} din[7]~combout {} demux1to12:inst|Data_out10[7] {} } { 0.000ns 0.000ns 3.845ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.870 ns" { clk controller:inst2|pstate.S0 controller:inst2|demuxto12_sel[0] demux1to12:inst|Equal0~0 demux1to12:inst|Data_out10[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.870 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|demuxto12_sel[0] {} demux1to12:inst|Equal0~0 {} demux1to12:inst|Data_out10[7] {} } { 0.000ns 0.000ns 1.738ns 5.549ns 0.808ns 5.693ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.914ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.177 ns" { din[7] demux1to12:inst|Data_out10[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.177 ns" { din[7] {} din[7]~combout {} demux1to12:inst|Data_out10[7] {} } { 0.000ns 0.000ns 3.845ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 108 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 17:32:56 2016 " "Info: Processing ended: Fri Dec 02 17:32:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
