0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/marku/Documents/EE2026/Lab/Lab 2/Lab 2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/marku/Documents/EE2026/Lab/Lab 2/Lab 2.srcs/sim_1/new/four_bit_adder_simulation.v,1599018766,verilog,,,,four_bit_adder_simulation,,,,,,,,
C:/Users/marku/Documents/EE2026/Lab/Lab 2/Lab 2.srcs/sources_1/new/Bit_Adder.v,1599013625,verilog,,C:/Users/marku/Documents/EE2026/Lab/Lab 2/Lab 2.srcs/sources_1/new/four_bit_adder.v,,one_bit_adder,,,,,,,,
C:/Users/marku/Documents/EE2026/Lab/Lab 2/Lab 2.srcs/sources_1/new/four_bit_adder.v,1599017120,verilog,,C:/Users/marku/Documents/EE2026/Lab/Lab 2/Lab 2.srcs/sim_1/new/four_bit_adder_simulation.v,,four_bit_adder,,,,,,,,
