// Seed: 1453892486
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0
    , id_4,
    input supply1 id_1,
    output wire id_2
);
  assign id_4 = 1'b0 ? 1'b0 : 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2;
  generate
    always @(*) begin : LABEL_0
      wait (1'd0);
      #1;
    end
  endgenerate
  assign id_1 = 1'b0;
endmodule
