

================================================================
== Vitis HLS Report for 'SgdLR_Pipeline_UPDATE'
================================================================
* Date:           Sun Jun 23 07:18:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        spam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.842 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1045|     1045|  5.225 us|  5.225 us|  1045|  1045|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- UPDATE  |     1043|     1043|        21|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     254|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     254|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_92_p2   |         +|   0|  0|  12|          11|           1|
    |icmp_ln45_fu_86_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  26|          23|          15|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   11|         22|
    |i_fu_36                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_i_reg_159                      |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gradient_load_reg_139              |  32|   0|   32|          0|
    |i_fu_36                            |  11|   0|   11|          0|
    |mul_i1_reg_144                     |  32|   0|   32|          0|
    |theta_addr_reg_133                 |  10|   0|   10|          0|
    |theta_load_reg_149                 |  32|   0|   32|          0|
    |theta_addr_reg_133                 |  64|  32|   10|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 254|  32|  200|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_119_p_din0    |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_119_p_din1    |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_119_p_opcode  |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_119_p_dout0   |   in|   32|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_119_p_ce      |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_309_p_din0    |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_309_p_din1    |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_309_p_dout0   |   in|   32|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_309_p_ce      |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|gradient_address0    |  out|   10|   ap_memory|               gradient|         array|
|gradient_ce0         |  out|    1|   ap_memory|               gradient|         array|
|gradient_q0          |   in|   32|   ap_memory|               gradient|         array|
|theta_address0       |  out|   10|   ap_memory|                  theta|         array|
|theta_ce0            |  out|    1|   ap_memory|                  theta|         array|
|theta_we0            |  out|    1|   ap_memory|                  theta|         array|
|theta_d0             |  out|   32|   ap_memory|                  theta|         array|
|theta_address1       |  out|   10|   ap_memory|                  theta|         array|
|theta_ce1            |  out|    1|   ap_memory|                  theta|         array|
|theta_q1             |   in|   32|   ap_memory|                  theta|         array|
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:45->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln45 = store i11 0, i11 %i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:45->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 26 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i20"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:45->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.63ns)   --->   "%icmp_ln45 = icmp_eq  i11 %i_1, i11 1024" [benchmarks/rosetta/spam-filter/src/sgd.cpp:45->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 29 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.63ns)   --->   "%add_ln45 = add i11 %i_1, i11 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:45->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 30 'add' 'add_ln45' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.inc.i20.split, void %_Z15updateParameterPfS_f.exit.exitStub" [benchmarks/rosetta/spam-filter/src/sgd.cpp:45->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 31 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i11 %i_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:45->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 32 'zext' 'zext_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%gradient_addr = getelementptr i32 %gradient, i64 0, i64 %zext_ln45" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 33 'getelementptr' 'gradient_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%gradient_load = load i10 %gradient_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 34 'load' 'gradient_load' <Predicate = (!icmp_ln45)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%theta_addr = getelementptr i32 %theta, i64 0, i64 %zext_ln45" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 35 'getelementptr' 'theta_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln45 = store i11 %add_ln45, i11 %i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:45->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 36 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%gradient_load = load i10 %gradient_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 37 'load' 'gradient_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 38 [8/8] (2.56ns)   --->   "%mul_i1 = fmul i32 %gradient_load, i32 -60000" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 38 'fmul' 'mul_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 39 [7/8] (2.56ns)   --->   "%mul_i1 = fmul i32 %gradient_load, i32 -60000" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 39 'fmul' 'mul_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 40 [6/8] (2.56ns)   --->   "%mul_i1 = fmul i32 %gradient_load, i32 -60000" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 40 'fmul' 'mul_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 41 [5/8] (2.56ns)   --->   "%mul_i1 = fmul i32 %gradient_load, i32 -60000" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 41 'fmul' 'mul_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 42 [4/8] (2.56ns)   --->   "%mul_i1 = fmul i32 %gradient_load, i32 -60000" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 42 'fmul' 'mul_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 43 [3/8] (2.56ns)   --->   "%mul_i1 = fmul i32 %gradient_load, i32 -60000" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 43 'fmul' 'mul_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 44 [2/8] (2.56ns)   --->   "%mul_i1 = fmul i32 %gradient_load, i32 -60000" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 44 'fmul' 'mul_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [2/2] (3.25ns)   --->   "%theta_load = load i10 %theta_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 45 'load' 'theta_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 46 [1/8] (2.56ns)   --->   "%mul_i1 = fmul i32 %gradient_load, i32 -60000" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 46 'fmul' 'mul_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 47 [1/2] (3.25ns)   --->   "%theta_load = load i10 %theta_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 47 'load' 'theta_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 3.35>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %theta_load" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 48 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [10/10] (3.35ns)   --->   "%add_i = fadd i32 %bitcast_ln46, i32 %mul_i1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 49 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.35>
ST_12 : Operation 50 [9/10] (3.35ns)   --->   "%add_i = fadd i32 %bitcast_ln46, i32 %mul_i1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 50 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.35>
ST_13 : Operation 51 [8/10] (3.35ns)   --->   "%add_i = fadd i32 %bitcast_ln46, i32 %mul_i1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 51 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.35>
ST_14 : Operation 52 [7/10] (3.35ns)   --->   "%add_i = fadd i32 %bitcast_ln46, i32 %mul_i1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 52 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 53 [6/10] (3.35ns)   --->   "%add_i = fadd i32 %bitcast_ln46, i32 %mul_i1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 53 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.35>
ST_16 : Operation 54 [5/10] (3.35ns)   --->   "%add_i = fadd i32 %bitcast_ln46, i32 %mul_i1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 54 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 55 [4/10] (3.35ns)   --->   "%add_i = fadd i32 %bitcast_ln46, i32 %mul_i1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 55 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 56 [3/10] (3.35ns)   --->   "%add_i = fadd i32 %bitcast_ln46, i32 %mul_i1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 56 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 57 [2/10] (3.35ns)   --->   "%add_i = fadd i32 %bitcast_ln46, i32 %mul_i1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 57 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 58 [1/10] (3.35ns)   --->   "%add_i = fadd i32 %bitcast_ln46, i32 %mul_i1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 58 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/rosetta/spam-filter/src/sgd.cpp:45->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 59 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [benchmarks/rosetta/spam-filter/src/sgd.cpp:45->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [benchmarks/rosetta/spam-filter/src/sgd.cpp:45->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 61 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln46_1 = bitcast i32 %add_i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 62 'bitcast' 'bitcast_ln46_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %bitcast_ln46_1, i10 %theta_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:46->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 63 'store' 'store_ln46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc.i20" [benchmarks/rosetta/spam-filter/src/sgd.cpp:45->benchmarks/rosetta/spam-filter/src/sgd.cpp:72]   --->   Operation 64 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gradient]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ theta]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000]
store_ln45             (store            ) [ 0000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000]
i_1                    (load             ) [ 0000000000000000000000]
icmp_ln45              (icmp             ) [ 0111111111111111111110]
add_ln45               (add              ) [ 0000000000000000000000]
br_ln45                (br               ) [ 0000000000000000000000]
zext_ln45              (zext             ) [ 0000000000000000000000]
gradient_addr          (getelementptr    ) [ 0110000000000000000000]
theta_addr             (getelementptr    ) [ 0111111111111111111111]
store_ln45             (store            ) [ 0000000000000000000000]
gradient_load          (load             ) [ 0101111111100000000000]
mul_i1                 (fmul             ) [ 0100000000011111111110]
theta_load             (load             ) [ 0100000000010000000000]
bitcast_ln46           (bitcast          ) [ 0100000000001111111110]
add_i                  (fadd             ) [ 0100000000000000000001]
specpipeline_ln45      (specpipeline     ) [ 0000000000000000000000]
speclooptripcount_ln45 (speclooptripcount) [ 0000000000000000000000]
specloopname_ln45      (specloopname     ) [ 0000000000000000000000]
bitcast_ln46_1         (bitcast          ) [ 0000000000000000000000]
store_ln46             (store            ) [ 0000000000000000000000]
br_ln45                (br               ) [ 0000000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gradient">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="theta">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="gradient_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="11" slack="0"/>
<pin id="44" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gradient_addr/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="10" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gradient_load/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="theta_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="11" slack="0"/>
<pin id="57" dir="1" index="3" bw="10" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="theta_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="20"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="0" slack="8"/>
<pin id="65" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="66" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="68" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="theta_load/9 store_ln46/21 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="1"/>
<pin id="72" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/11 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="1"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln45_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="11" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_1_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="11" slack="0"/>
<pin id="85" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln45_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="0"/>
<pin id="88" dir="0" index="1" bw="11" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln45_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln45_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="11" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln45_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="11" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="bitcast_ln46_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46/11 "/>
</bind>
</comp>

<comp id="113" class="1004" name="bitcast_ln46_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46_1/21 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="124" class="1005" name="icmp_ln45_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="19"/>
<pin id="126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="128" class="1005" name="gradient_addr_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="1"/>
<pin id="130" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="gradient_addr "/>
</bind>
</comp>

<comp id="133" class="1005" name="theta_addr_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="8"/>
<pin id="135" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="theta_addr "/>
</bind>
</comp>

<comp id="139" class="1005" name="gradient_load_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gradient_load "/>
</bind>
</comp>

<comp id="144" class="1005" name="mul_i1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1 "/>
</bind>
</comp>

<comp id="149" class="1005" name="theta_load_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="theta_load "/>
</bind>
</comp>

<comp id="154" class="1005" name="bitcast_ln46_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln46 "/>
</bind>
</comp>

<comp id="159" class="1005" name="add_i_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="22" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="22" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="83" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="108"><net_src comp="92" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="109" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="116"><net_src comp="113" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="120"><net_src comp="36" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="123"><net_src comp="117" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="127"><net_src comp="86" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="40" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="136"><net_src comp="53" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="138"><net_src comp="133" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="142"><net_src comp="47" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="147"><net_src comp="73" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="152"><net_src comp="60" pin="7"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="157"><net_src comp="109" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="162"><net_src comp="69" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: theta | {21 }
 - Input state : 
	Port: SgdLR_Pipeline_UPDATE : gradient | {1 2 }
	Port: SgdLR_Pipeline_UPDATE : theta | {9 10 }
  - Chain level:
	State 1
		store_ln45 : 1
		i_1 : 1
		icmp_ln45 : 2
		add_ln45 : 2
		br_ln45 : 3
		zext_ln45 : 2
		gradient_addr : 3
		gradient_load : 4
		theta_addr : 3
		store_ln45 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		add_i : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		store_ln46 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |   DSP   |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|   fadd   |    grp_fu_69    |    2    |   365   |   421   |
|----------|-----------------|---------|---------|---------|
|   fmul   |    grp_fu_73    |    3    |   199   |   324   |
|----------|-----------------|---------|---------|---------|
|   icmp   | icmp_ln45_fu_86 |    0    |    0    |    12   |
|----------|-----------------|---------|---------|---------|
|    add   |  add_ln45_fu_92 |    0    |    0    |    12   |
|----------|-----------------|---------|---------|---------|
|   zext   | zext_ln45_fu_98 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    5    |   564   |   769   |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    add_i_reg_159    |   32   |
| bitcast_ln46_reg_154|   32   |
|gradient_addr_reg_128|   10   |
|gradient_load_reg_139|   32   |
|      i_reg_117      |   11   |
|  icmp_ln45_reg_124  |    1   |
|    mul_i1_reg_144   |   32   |
|  theta_addr_reg_133 |   10   |
|  theta_load_reg_149 |   32   |
+---------------------+--------+
|        Total        |   192  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_69    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   84   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   564  |   769  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   192  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   756  |   787  |
+-----------+--------+--------+--------+--------+
