

================================================================
== Vivado HLS Report for 'matrix_mul'
================================================================
* Date:           Thu Jan  9 16:29:27 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        matrix_mul_sub_func_8_8
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  529|  529|  529|  529|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  528|  528|        66|          -|          -|     8|    no    |
        | + Loop 1.1  |   64|   64|         8|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      6|      0|   436|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   176|
|Register         |        -|      -|    386|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      6|    386|   612|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|     15|      2|     7|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |grp_fu_246_p2        |     *    |      3|  0|  21|          32|          32|
    |grp_fu_252_p2        |     *    |      3|  0|  21|          32|          32|
    |grp_fu_266_p2        |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_278_p2        |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_412_p2        |     +    |      0|  0|  13|           4|           1|
    |tmp1_fu_513_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_501_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp3_fu_507_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_518_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_13_i_fu_523_p2   |     +    |      0|  0|  32|          32|          32|
    |tmp_19_fu_464_p2     |     +    |      0|  0|  15|           6|           6|
    |tmp_21_fu_496_p2     |     +    |      0|  0|  15|           8|           8|
    |exitcond1_fu_272_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_406_p2   |   icmp   |      0|  0|  11|           4|           5|
    |tmp_10_fu_361_p2     |    or    |      0|  0|  14|           7|           3|
    |tmp_12_fu_376_p2     |    or    |      0|  0|  14|           7|           3|
    |tmp_14_fu_391_p2     |    or    |      0|  0|  14|           7|           3|
    |tmp_2_fu_301_p2      |    or    |      0|  0|  14|           7|           1|
    |tmp_4_fu_316_p2      |    or    |      0|  0|  14|           7|           2|
    |tmp_6_fu_331_p2      |    or    |      0|  0|  14|           7|           2|
    |tmp_8_fu_346_p2      |    or    |      0|  0|  14|           7|           3|
    |tmp_16_fu_423_p2     |    xor   |      0|  0|  12|           4|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      6|  0| 436|         339|         304|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |a_address0  |  27|          5|    6|         30|
    |a_address1  |  27|          5|    6|         30|
    |ap_NS_fsm   |  50|         11|    1|         11|
    |b_address0  |  27|          5|    6|         30|
    |b_address1  |  27|          5|    6|         30|
    |i_reg_207   |   9|          2|    4|          8|
    |j_reg_218   |   9|          2|    4|          8|
    +------------+----+-----------+-----+-----------+
    |Total       | 176|         35|   33|        147|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |a_addr_1_reg_550    |   3|   0|    6|          3|
    |a_addr_2_reg_555    |   3|   0|    6|          3|
    |a_addr_3_reg_560    |   3|   0|    6|          3|
    |a_addr_4_reg_565    |   3|   0|    6|          3|
    |a_addr_5_reg_570    |   3|   0|    6|          3|
    |a_addr_6_reg_575    |   3|   0|    6|          3|
    |a_addr_7_reg_580    |   3|   0|    6|          3|
    |a_addr_reg_545      |   3|   0|    6|          3|
    |ap_CS_fsm           |  10|   0|   10|          0|
    |i_1_reg_535         |   4|   0|    4|          0|
    |i_reg_207           |   4|   0|    4|          0|
    |j_1_reg_588         |   4|   0|    4|          0|
    |j_reg_218           |   4|   0|    4|          0|
    |reg_230             |  32|   0|   32|          0|
    |reg_234             |  32|   0|   32|          0|
    |reg_238             |  32|   0|   32|          0|
    |reg_242             |  32|   0|   32|          0|
    |reg_258             |  32|   0|   32|          0|
    |reg_262             |  32|   0|   32|          0|
    |tmp1_reg_649        |  32|   0|   32|          0|
    |tmp2_reg_644        |  32|   0|   32|          0|
    |tmp5_reg_654        |  32|   0|   32|          0|
    |tmp_13_i_reg_659    |  32|   0|   32|          0|
    |tmp_16_reg_598      |   4|   0|    4|          0|
    |tmp_1_cast_reg_540  |   4|   0|    8|          4|
    |tmp_21_reg_639      |   8|   0|    8|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 386|   0|  414|         28|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |  matrix_mul  | return value |
|a_address0  | out |    6|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|a_address1  | out |    6|  ap_memory |       a      |     array    |
|a_ce1       | out |    1|  ap_memory |       a      |     array    |
|a_q1        |  in |   32|  ap_memory |       a      |     array    |
|b_address0  | out |    6|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
|b_address1  | out |    6|  ap_memory |       b      |     array    |
|b_ce1       | out |    1|  ap_memory |       b      |     array    |
|b_q1        |  in |   32|  ap_memory |       b      |     array    |
|c_address0  | out |    6|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_we0       | out |    1|  ap_memory |       c      |     array    |
|c_d0        | out |   32|  ap_memory |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

