Reading design: ../synth/ddr2_sdram.prj

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../synth/../rtl/ddr2_chipscope.v" in library work
Module <icon4> compiled
Module <vio_async_in192> compiled
Module <vio_async_in96> compiled
Module <vio_async_in100> compiled
Compiling verilog file "../synth/../rtl/ddr2_ctrl.v" in library work
Module <vio_sync_out32> compiled
Compiling verilog file "../synth/../rtl/ddr2_idelay_ctrl.v" in library work
Module <ddr2_ctrl> compiled
Compiling verilog file "../synth/../rtl/ddr2_infrastructure.v" in library work
Module <ddr2_idelay_ctrl> compiled
Compiling verilog file "../synth/../rtl/ddr2_mem_if_top.v" in library work
Module <ddr2_infrastructure> compiled
Compiling verilog file "../synth/../rtl/ddr2_phy_calib.v" in library work
Module <ddr2_mem_if_top> compiled
Compiling verilog file "../synth/../rtl/ddr2_phy_ctl_io.v" in library work
Module <ddr2_phy_calib> compiled
Compiling verilog file "../synth/../rtl/ddr2_phy_dm_iob.v" in library work
Module <ddr2_phy_ctl_io> compiled
Compiling verilog file "../synth/../rtl/ddr2_phy_dq_iob.v" in library work
Module <ddr2_phy_dm_iob> compiled
Compiling verilog file "../synth/../rtl/ddr2_phy_dqs_iob.v" in library work
Module <ddr2_phy_dq_iob> compiled
Compiling verilog file "../synth/../rtl/ddr2_phy_init.v" in library work
Module <ddr2_phy_dqs_iob> compiled
Compiling verilog file "../synth/../rtl/ddr2_phy_io.v" in library work
Module <ddr2_phy_init> compiled
Compiling verilog file "../synth/../rtl/ddr2_phy_top.v" in library work
Module <ddr2_phy_io> compiled
Compiling verilog file "../synth/../rtl/ddr2_phy_write.v" in library work
Module <ddr2_phy_top> compiled
Compiling verilog file "../synth/../rtl/ddr2_sdram.v" in library work
Module <ddr2_phy_write> compiled
Module <ddr2_sdram> compiled
Module <icon> compiled
Compiling verilog file "../synth/../rtl/ddr2_tb_test_addr_gen.v" in library work
Module <ila> compiled
Compiling verilog file "../synth/../rtl/ddr2_tb_test_cmp.v" in library work
Module <ddr2_tb_test_addr_gen> compiled
Compiling verilog file "../synth/../rtl/ddr2_tb_test_data_gen.v" in library work
Module <ddr2_tb_test_cmp> compiled
Compiling verilog file "../synth/../rtl/ddr2_tb_test_gen.v" in library work
Module <ddr2_tb_test_data_gen> compiled
Compiling verilog file "../synth/../rtl/ddr2_tb_top.v" in library work
Module <ddr2_tb_test_gen> compiled
Compiling verilog file "../synth/../rtl/ddr2_top.v" in library work
Module <ddr2_tb_top> compiled
Compiling verilog file "../synth/../rtl/ddr2_usr_addr_fifo.v" in library work
Module <ddr2_top> compiled
Compiling verilog file "../synth/../rtl/ddr2_usr_rd.v" in library work
Module <ddr2_usr_addr_fifo> compiled
Compiling verilog file "../synth/../rtl/ddr2_usr_top.v" in library work
Module <ddr2_usr_rd> compiled
Compiling verilog file "../synth/../rtl/ddr2_usr_wr.v" in library work
Module <ddr2_usr_top> compiled
Module <ddr2_usr_wr> compiled
No errors in compilation
Analysis of file <"../synth/ddr2_sdram.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ddr2_sdram> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000000111010100110"
	CLK_TYPE = "DIFFERENTIAL"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DLL_FREQ_MODE = "HIGH"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_IO_COL = "0000000000000000"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_IO_MS = "0111010100111101000011110001111000101110110000111100000110111100"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IDELAYCTRL_NUM = "00000000000000000000000000000011"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	RST_ACT_LOW = "00000000000000000000000000000001"
	SIM_ONLY = "00000000000000000000000000000000"
	TRAS = "00000000000000001001110001000000"
	TRCD = "00000000000000000011101010011000"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011001101000101000"
	TRP = "00000000000000000011101010011000"
	TRTP = "00000000000000000001110101001100"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	TWTR = "00000000000000000001110101001100"

Analyzing hierarchy for module <ddr2_idelay_ctrl> in library <work> with parameters.
	IDELAYCTRL_NUM = "00000000000000000000000000000011"

Analyzing hierarchy for module <ddr2_infrastructure> in library <work> with parameters.
	CLK_PERIOD = "00000000000000000000111010100110"
	CLK_PERIOD_NS = 3.750000
	CLK_TYPE = "DIFFERENTIAL"
	DLL_FREQ_MODE = "HIGH"
	RST_ACT_LOW = "00000000000000000000000000000001"
	RST_SYNC_NUM = "00000000000000000000000000011001"

Analyzing hierarchy for module <ddr2_top> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000000111010100110"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_IO_COL = "0000000000000000"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_IO_MS = "0111010100111101000011110001111000101110110000111100000110111100"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "00000000000000000000000000000000"
	TRAS = "00000000000000001001110001000000"
	TRCD = "00000000000000000011101010011000"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011001101000101000"
	TRP = "00000000000000000011101010011000"
	TRTP = "00000000000000000001110101001100"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	TWTR = "00000000000000000001110101001100"
	USE_DM_PORT = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_tb_top> in library <work> with parameters.
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_LEN_DIV2 = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	DM_WIDTH = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	TB_IDLE = "000"
	TB_READ = "010"
	TB_WRITE = "001"

Analyzing hierarchy for module <ddr2_mem_if_top> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000000111010100110"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DDR_TYPE = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_IO_COL = "0000000000000000"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_IO_MS = "0111010100111101000011110001111000101110110000111100000110111100"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "00000000000000000000000000000000"
	TRAS = "00000000000000001001110001000000"
	TRCD = "00000000000000000011101010011000"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011001101000101000"
	TRP = "00000000000000000011101010011000"
	TRTP = "00000000000000000001110101001100"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	TWTR = "00000000000000000001110101001100"
	USE_DM_PORT = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_tb_test_cmp> in library <work> with parameters.
	APPDATA_WIDTH = "00000000000000000000000010000000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"

Analyzing hierarchy for module <ddr2_tb_test_gen> in library <work> with parameters.
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	DM_WIDTH = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"

Analyzing hierarchy for module <ddr2_phy_top> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000000111010100110"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DDR_TYPE = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_IO_COL = "0000000000000000"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_IO_MS = "0111010100111101000011110001111000101110110000111100000110111100"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "00000000000000000000000000000000"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	USE_DM_PORT = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_usr_top> in library <work> with parameters.
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"

Analyzing hierarchy for module <ddr2_ctrl> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BANK_RANGE_END = "00000000000000000000000000011000"
	BANK_RANGE_START = "00000000000000000000000000010111"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_LEN_DIV2 = "00000000000000000000000000000010"
	CAS_LAT = "00000000000000000000000000000100"
	CAS_LAT_RD = 4
	CLK_PERIOD = "00000000000000000000111010100110"
	CMP_BANK_RANGE_END = "00000000000000000000000000001110"
	CMP_BANK_RANGE_START = "00000000000000000000000000001101"
	CMP_CS_RANGE_END = "00000000000000000000000000001110"
	CMP_CS_RANGE_START = "00000000000000000000000000001111"
	CMP_ROW_RANGE_END = "00000000000000000000000000001100"
	CMP_ROW_RANGE_START = "00000000000000000000000000000000"
	CMP_WIDTH = "00000000000000000000000000001111"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_BITS_FIX = "00000000000000000000000000000001"
	CS_NUM = "00000000000000000000000000000001"
	CS_RANGE_END = "00000000000000000000000000011000"
	CS_RANGE_START = "00000000000000000000000000011001"
	CTRL_ACTIVE = "00101"
	CTRL_ACTIVE_WAIT = "00110"
	CTRL_AUTO_REFRESH = "00011"
	CTRL_AUTO_REFRESH_WAIT = "00100"
	CTRL_BURST_READ = "00111"
	CTRL_BURST_WRITE = "01001"
	CTRL_IDLE = "00000"
	CTRL_PRECHARGE = "00001"
	CTRL_PRECHARGE_WAIT = "00010"
	CTRL_PRECHARGE_WAIT1 = "01011"
	CTRL_READ_WAIT = "01000"
	CTRL_WRITE_WAIT = "01010"
	DDR_TYPE = "00000000000000000000000000000001"
	ECC_ENABLE = "00000000000000000000000000000000"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	OPEN_BANK_NUM = "00000000000000000000000000000100"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_RANGE_END = "00000000000000000000000000010110"
	ROW_RANGE_START = "00000000000000000000000000001010"
	ROW_WIDTH = "00000000000000000000000000001101"
	TRAS = "00000000000000001001110001000000"
	TRAS_COUNT = "00000000000000000000000000001011"
	TRAS_CYC = 11
	TRCD = "00000000000000000011101010011000"
	TRCD_COUNT = "00000000000000000000000000000101"
	TRCD_CYC = 5
	TREFI_COUNT = "00000000000000000000100000011111"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011001101000101000"
	TRFC_COUNT = "00000000000000000000000000011101"
	TRFC_CYC = 29
	TRP = "00000000000000000011101010011000"
	TRP_COUNT = "00000000000000000000000000000110"
	TRP_CYC = 6
	TRRD = "00000000000000000010011100010000"
	TRRD_COUNT = "00000000000000000000000000000011"
	TRRD_CYC = 3
	TRTP = "00000000000000000001110101001100"
	TRTP_COUNT = "00000000000000000000000000000011"
	TRTP_CYC = 3
	TRTP_TMP_MIN = 3
	TRTW_COUNT = "00000000000000000000000000000110"
	TRTW_CYC = "00000000000000000000000000000110"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	TWR_COUNT = "00000000000000000000000000001010"
	TWR_CYC = 10
	TWTR = "00000000000000000001110101001100"
	TWTR_COUNT = "00000000000000000000000000001000"
	TWTR_CYC = 8
	TWTR_TMP_MIN = 3
	WR_LAT = 3

Analyzing hierarchy for module <ddr2_tb_test_addr_gen> in library <work> with parameters.
	BANK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	RAM_INITP_00 = "0001000100010001000100010001000100000000000000000000000000000000000100010001000100010001000100010000000000000000000000000000000000010001000100010001000100010001000000000000000000000000000000000001000100010001000100010001000100000000000000000000000000000000"
	RAM_INIT_00 = "1000000000000000001000001100000010000000000000000010000011001000000000000000000000100000110100000000000000000000001000001101100000000000000000000001000011100000000000000000000000010000111010001000000000000000000100001111000010000000000000000001000011111000"
	RAM_INIT_01 = "1000000000000000001000001100000010000000000000000010000011001000000000000000000000100000110100000000000000000000001000001101100000000000000000000001000011100000000000000000000000010000111010001000000000000000000100001111000010000000000000000001000011111000"
	RAM_INIT_02 = "0001000000000000010000001100000000010000000000000100000011001000100100000000000001000000110100001001000000000000010000001101100010010000000000000011000011100000100100000000000000110000111010000001000000000000001100001111000000010000000000000011000011111000"
	RAM_INIT_03 = "0001000000000000010000001100000000010000000000000100000011001000100100000000000001000000110100001001000000000000010000001101100010010000000000000011000011100000100100000000000000110000111010000001000000000000001100001111000000010000000000000011000011111000"
	RAM_INIT_04 = "1010000000000000011000001100000000100000000000000110000011001000001000000000000001100000110100001010000000000000011000001101100000100000000000000101000011100000101000000000000001010000111010001010000000000000010100001111000000100000000000000101000011111000"
	RAM_INIT_05 = "1010000000000000011000001100000000100000000000000110000011001000001000000000000001100000110100001010000000000000011000001101100000100000000000000101000011100000101000000000000001010000111010001010000000000000010100001111000000100000000000000101000011111000"
	RAM_INIT_06 = "0011000000000000100000001100000010110000000000001000000011001000101100000000000010000000110100000011000000000000100000001101100010110000000000000111000011100000001100000000000001110000111010000011000000000000011100001111000010110000000000000111000011111000"
	RAM_INIT_07 = "0011000000000000100000001100000010110000000000001000000011001000101100000000000010000000110100000011000000000000100000001101100010110000000000000111000011100000001100000000000001110000111010000011000000000000011100001111000010110000000000000111000011111000"
	ROW_WIDTH = "00000000000000000000000000001101"

Analyzing hierarchy for module <ddr2_tb_test_data_gen> in library <work> with parameters.
	APPDATA_WIDTH = "00000000000000000000000010000000"
	DM_WIDTH = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	RD_FOURTH_DATA = "11"
	RD_IDLE_FIRST_DATA = "00"
	RD_SECOND_DATA = "01"
	RD_THIRD_DATA = "10"
	WR_FOURTH_DATA = "11"
	WR_IDLE_FIRST_DATA = "00"
	WR_SECOND_DATA = "01"
	WR_THIRD_DATA = "10"

Analyzing hierarchy for module <ddr2_phy_write> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CS_NUM = "00000000000000000000000000000001"
	DDR1 = "00000000000000000000000000000000"
	DDR2 = "00000000000000000000000000000001"
	DDR3 = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	MASK_WIDTH = "00000000000000000000000000001000"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WR_LATENCY = "00000000000000000000000000000011"
	REG_ENABLE = "00000000000000000000000000000000"
	WR_LATENCY = "00000000000000000000000000000011"

Analyzing hierarchy for module <ddr2_phy_io> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CLK_PERIOD = "00000000000000000000111010100110"
	CLK_WIDTH = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_TO_BYTE_RATIO = "00000000000000000000000000000001"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_IO_COL = "0000000000000000"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_IO_MS = "0111010100111101000011110001111000101110110000111100000110111100"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	ODT_WIDTH = "00000000000000000000000000000001"
	REG_ENABLE = "00000000000000000000000000000000"
	SIM_ONLY = "00000000000000000000000000000000"
	USE_DM_PORT = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_phy_ctl_io> in library <work> with parameters.
	BANK_WIDTH = "00000000000000000000000000000010"
	CKE_WIDTH = "00000000000000000000000000000001"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DDR_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	ROW_WIDTH = "00000000000000000000000000001101"
	TWO_T_TIME_EN = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_phy_init> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000000111010100110"
	CNTNEXT_CMD = "1111111"
	CNTNEXT_RD = "1111"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_NUM = "00000000000000000000000000000001"
	DDR1 = "00000000000000000000000000000000"
	DDR2 = "00000000000000000000000000000001"
	DDR3 = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DQ_WIDTH = "00000000000000000000000001000000"
	INIT_AUTO_REFRESH = "01010"
	INIT_AUTO_REFRESH_WAIT = "10000"
	INIT_CAL1_READ = "00000"
	INIT_CAL1_READ_WAIT = "10100"
	INIT_CAL1_WRITE = "00100"
	INIT_CAL1_WRITE_READ = "10011"
	INIT_CAL2_READ = "00001"
	INIT_CAL2_READ_WAIT = "10110"
	INIT_CAL2_WRITE = "00101"
	INIT_CAL2_WRITE_READ = "10101"
	INIT_CAL3_READ = "00010"
	INIT_CAL3_READ_WAIT = "11000"
	INIT_CAL3_WRITE = "00110"
	INIT_CAL3_WRITE_READ = "10111"
	INIT_CAL4_READ = "00011"
	INIT_CAL4_READ_WAIT = "11001"
	INIT_CALIB_REF = "11010"
	INIT_CNTR_AR_1 = "1000"
	INIT_CNTR_AR_2 = "1001"
	INIT_CNTR_CNT_200_WAIT = "0110"
	INIT_CNTR_DEEP_MEM = "1101"
	INIT_CNTR_DONE = "1111"
	INIT_CNTR_EMR2_INIT = "0010"
	INIT_CNTR_EMR3_INIT = "0011"
	INIT_CNTR_EMR_DEF_OCD = "1011"
	INIT_CNTR_EMR_EN_DLL = "0100"
	INIT_CNTR_EMR_EXIT_OCD = "1100"
	INIT_CNTR_INIT = "0000"
	INIT_CNTR_MR_ACT_DLL = "1010"
	INIT_CNTR_MR_RST_DLL = "0101"
	INIT_CNTR_PRECH_1 = "0001"
	INIT_CNTR_PRECH_2 = "0111"
	INIT_CNTR_PRECH_3 = "1110"
	INIT_CNT_200 = "01100"
	INIT_CNT_200_WAIT = "01101"
	INIT_DEEP_MEMORY_ST = "10001"
	INIT_DUMMY_ACTIVE = "10010"
	INIT_DUMMY_ACTIVE_WAIT = "00111"
	INIT_IDLE = "01011"
	INIT_LOAD_MODE = "01001"
	INIT_MODE_REGISTER_WAIT = "01111"
	INIT_PRECHARGE = "01000"
	INIT_PRECHARGE_WAIT = "01110"
	INIT_WAIT_DLLK_ZQINIT = "11100"
	INIT_ZQCL = "11011"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "00000000000000000000000000000000"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	WR_RECOVERY = 4

Analyzing hierarchy for module <ddr2_usr_rd> in library <work> with parameters.
	APPDATA_WIDTH = "00000000000000000000000010000000"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_PER_DQS = "00000000000000000000000000001000"
	ECC_ENABLE = "00000000000000000000000000000000"
	ECC_WIDTH = "00000000000000000000000001001000"
	RDF_FIFO_NUM = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_usr_addr_fifo> in library <work> with parameters.
	BANK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"

Analyzing hierarchy for module <ddr2_usr_wr> in library <work> with parameters.
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	MASK_WIDTH = "00000000000000000000000000001000"
	ROW_WIDTH = "00000000000000000000000000001101"
	WDF_FIFO_NUM = "00000000000000000000000000000010"

Analyzing hierarchy for module <ddr2_phy_calib> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BIT_TIME_TAPS = 25
	CAL1_CALC_IDEL = "1000"
	CAL1_DEC_IDEL = "1001"
	CAL1_DONE = "1010"
	CAL1_FIND_FIRST_EDGE = "0011"
	CAL1_FIND_SECOND_EDGE = "0110"
	CAL1_FIRST_EDGE_IDEL_WAIT = "0100"
	CAL1_FOUND_FIRST_EDGE_WAIT = "0101"
	CAL1_IDLE = "0000"
	CAL1_INC_IDEL = "0010"
	CAL1_INIT = "0001"
	CAL1_SECOND_EDGE_IDEL_WAIT = "0111"
	CAL2_DEC_IDEL = "0111"
	CAL2_DONE = "1000"
	CAL2_FIND_EDGE_IDEL_WAIT_NEG = "0110"
	CAL2_FIND_EDGE_IDEL_WAIT_POS = "0100"
	CAL2_FIND_EDGE_NEG = "0101"
	CAL2_FIND_EDGE_POS = "0011"
	CAL2_IDLE = "0000"
	CAL2_INIT = "0001"
	CAL2_INIT_IDEL_WAIT = "0010"
	CAL3_DETECT = "010"
	CAL3_DONE = "100"
	CAL3_IDLE = "000"
	CAL3_INIT = "001"
	CAL3_RDEN_PIPE_CLR_WAIT = "011"
	CAL3_RDEN_SRL_DLY_DELTA = "00000000000000000000000000000110"
	CAL4_ADJ_IDEL = "110"
	CAL4_DONE = "111"
	CAL4_FIND_EDGE = "011"
	CAL4_FIND_WINDOW = "010"
	CAL4_IDEL_BIT_VAL = "00000000000000000000000000011001"
	CAL4_IDEL_WAIT = "100"
	CAL4_IDLE = "000"
	CAL4_INIT = "001"
	CAL4_RDEN_PIPE_CLR_WAIT = "101"
	CALIB_RDEN_PIPE_LEN = "00000000000000000000000000011111"
	CAS_LAT = "00000000000000000000000000000100"
	CAS_LAT_RDEN = "00000000000000000000000000000100"
	CLK_PERIOD = "00000000000000000000111010100110"
	DEBUG_EN = "00000000000000000000000000000000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_BITS_FIX = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_IDEL_INIT = "000000"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	GATE_BASE_DELAY = "00000000000000000000000000000001"
	GATE_BASE_INIT = "00000000000000000000000000000000"
	IDEL_SET_VAL = "111"
	MIN_WIN_SIZE = "00000000000000000000000000000101"
	RDEN_BASE_DELAY = "00000000000000000000000000000100"
	REG_ENABLE = "00000000000000000000000000000000"
	SIM_ONLY = "00000000000000000000000000000000"

Analyzing hierarchy for module <ddr2_phy_dm_iob> in library <work>.

Analyzing hierarchy for module <ddr2_phy_dqs_iob> in library <work> with parameters.
	DDR_TYPE = "00000000000000000000000000000001"
	DQS_NET_DELAY = 0.800000
	HIGH_PERFORMANCE_MODE = "TRUE"

Analyzing hierarchy for module <ddr2_phy_dq_iob> in library <work> with parameters.
	DQ_COL = "00"
	DQ_MS = "0"
	HIGH_PERFORMANCE_MODE = "TRUE"

Analyzing hierarchy for module <ddr2_phy_dq_iob> in library <work> with parameters.
	DQ_COL = "00"
	DQ_MS = "1"
	HIGH_PERFORMANCE_MODE = "TRUE"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ddr2_sdram>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000000111010100110
	CLK_TYPE = "DIFFERENTIAL"
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DLL_FREQ_MODE = "HIGH"
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_IO_COL = 16'b0000000000000000
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_IO_MS = 64'b0111010100111101000011110001111000101110110000111100000110111100
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IDELAYCTRL_NUM = 32'sb00000000000000000000000000000011
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	RST_ACT_LOW = 32'sb00000000000000000000000000000001
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TRAS = 32'sb00000000000000001001110001000000
	TRCD = 32'sb00000000000000000011101010011000
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011001101000101000
	TRP = 32'sb00000000000000000011101010011000
	TRTP = 32'sb00000000000000000001110101001100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	TWTR = 32'sb00000000000000000001110101001100
WARNING:Xst:2211 - "../synth/../rtl/ddr2_sdram.v" line 654: Instantiating black box module <icon>.
WARNING:Xst:2211 - "../synth/../rtl/ddr2_sdram.v" line 659: Instantiating black box module <ila>.
Module <ddr2_sdram> is correct for synthesis.
 
Analyzing module <ddr2_idelay_ctrl> in library <work>.
	IDELAYCTRL_NUM = 32'sb00000000000000000000000000000011
Module <ddr2_idelay_ctrl> is correct for synthesis.
 
Analyzing module <ddr2_infrastructure> in library <work>.
	CLK_PERIOD = 32'sb00000000000000000000111010100110
	CLK_PERIOD_NS = 3.750000
	CLK_TYPE = "DIFFERENTIAL"
	DLL_FREQ_MODE = "HIGH"
	RST_ACT_LOW = 32'sb00000000000000000000000000000001
	RST_SYNC_NUM = 32'sb00000000000000000000000000011001
Module <ddr2_infrastructure> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <u_dcm_base> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <u_dcm_base> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <u_dcm_base> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <u_dcm_base> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKIN_PERIOD =  3.7500000000000000" for instance <u_dcm_base> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <u_dcm_base> in unit <ddr2_infrastructure>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <u_dcm_base> in unit <ddr2_infrastructure>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <u_dcm_base> in unit <ddr2_infrastructure>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <u_dcm_base> in unit <ddr2_infrastructure>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <u_dcm_base> in unit <ddr2_infrastructure>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <u_dcm_base> in unit <ddr2_infrastructure>.
    Set user-defined property "DLL_FREQUENCY_MODE =  HIGH" for instance <u_dcm_base> in unit <ddr2_infrastructure>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <u_dcm_base> in unit <ddr2_infrastructure>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <u_dcm_base> in unit <ddr2_infrastructure>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <u_dcm_base> in unit <ddr2_infrastructure>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <u_dcm_base> in unit <ddr2_infrastructure>.
    Set property "syn_maxfan = 10" for signal <rst200_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst90_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rstdiv0_sync_r>.
Analyzing module <ddr2_top> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000000111010100110
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_IO_COL = 16'b0000000000000000
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_IO_MS = 64'b0111010100111101000011110001111000101110110000111100000110111100
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TRAS = 32'sb00000000000000001001110001000000
	TRCD = 32'sb00000000000000000011101010011000
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011001101000101000
	TRP = 32'sb00000000000000000011101010011000
	TRTP = 32'sb00000000000000000001110101001100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	TWTR = 32'sb00000000000000000001110101001100
	USE_DM_PORT = 32'sb00000000000000000000000000000001
Module <ddr2_top> is correct for synthesis.
 
Analyzing module <ddr2_mem_if_top> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000000111010100110
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_IO_COL = 16'b0000000000000000
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_IO_MS = 64'b0111010100111101000011110001111000101110110000111100000110111100
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TRAS = 32'sb00000000000000001001110001000000
	TRCD = 32'sb00000000000000000011101010011000
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011001101000101000
	TRP = 32'sb00000000000000000011101010011000
	TRTP = 32'sb00000000000000000001110101001100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	TWTR = 32'sb00000000000000000001110101001100
	USE_DM_PORT = 32'sb00000000000000000000000000000001
Module <ddr2_mem_if_top> is correct for synthesis.
 
Analyzing module <ddr2_phy_top> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000000111010100110
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_IO_COL = 16'b0000000000000000
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_IO_MS = 64'b0111010100111101000011110001111000101110110000111100000110111100
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	USE_DM_PORT = 32'sb00000000000000000000000000000001
Module <ddr2_phy_top> is correct for synthesis.
 
Analyzing module <ddr2_phy_write> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CS_NUM = 32'sb00000000000000000000000000000001
	DDR1 = 32'sb00000000000000000000000000000000
	DDR2 = 32'sb00000000000000000000000000000001
	DDR3 = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	MASK_WIDTH = 32'sb00000000000000000000000000001000
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WR_LATENCY = 32'sb00000000000000000000000000000011
	REG_ENABLE = 32'sb00000000000000000000000000000000
	WR_LATENCY = 32'sb00000000000000000000000000000011
Module <ddr2_phy_write> is correct for synthesis.
 
    Set property "syn_maxfan = 10" for signal <rst90_r>.
Analyzing module <ddr2_phy_io> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CLK_PERIOD = 32'sb00000000000000000000111010100110
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_TO_BYTE_RATIO = 32'sb00000000000000000000000000000001
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_IO_COL = 16'b0000000000000000
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_IO_MS = 64'b0111010100111101000011110001111000101110110000111100000110111100
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REG_ENABLE = 32'sb00000000000000000000000000000000
	SIM_ONLY = 32'sb00000000000000000000000000000000
	USE_DM_PORT = 32'sb00000000000000000000000000000001
Module <ddr2_phy_io> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "INIT =  0" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_ck[1].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "INIT =  0" for instance <gen_ck[1].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_ck[1].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ck[1].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ck[1].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "KEEP =  TRUE" for signal <en_dqs>.
    Set property "syn_keep = 1" for signal <en_dqs>.
Analyzing module <ddr2_phy_calib> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BIT_TIME_TAPS = 25
	CAL1_CALC_IDEL = 4'b1000
	CAL1_DEC_IDEL = 4'b1001
	CAL1_DONE = 4'b1010
	CAL1_FIND_FIRST_EDGE = 4'b0011
	CAL1_FIND_SECOND_EDGE = 4'b0110
	CAL1_FIRST_EDGE_IDEL_WAIT = 4'b0100
	CAL1_FOUND_FIRST_EDGE_WAIT = 4'b0101
	CAL1_IDLE = 4'b0000
	CAL1_INC_IDEL = 4'b0010
	CAL1_INIT = 4'b0001
	CAL1_SECOND_EDGE_IDEL_WAIT = 4'b0111
	CAL2_DEC_IDEL = 4'b0111
	CAL2_DONE = 4'b1000
	CAL2_FIND_EDGE_IDEL_WAIT_NEG = 4'b0110
	CAL2_FIND_EDGE_IDEL_WAIT_POS = 4'b0100
	CAL2_FIND_EDGE_NEG = 4'b0101
	CAL2_FIND_EDGE_POS = 4'b0011
	CAL2_IDLE = 4'b0000
	CAL2_INIT = 4'b0001
	CAL2_INIT_IDEL_WAIT = 4'b0010
	CAL3_DETECT = 3'b010
	CAL3_DONE = 3'b100
	CAL3_IDLE = 3'b000
	CAL3_INIT = 3'b001
	CAL3_RDEN_PIPE_CLR_WAIT = 3'b011
	CAL3_RDEN_SRL_DLY_DELTA = 32'sb00000000000000000000000000000110
	CAL4_ADJ_IDEL = 3'b110
	CAL4_DONE = 3'b111
	CAL4_FIND_EDGE = 3'b011
	CAL4_FIND_WINDOW = 3'b010
	CAL4_IDEL_BIT_VAL = 32'b00000000000000000000000000011001
	CAL4_IDEL_WAIT = 3'b100
	CAL4_IDLE = 3'b000
	CAL4_INIT = 3'b001
	CAL4_RDEN_PIPE_CLR_WAIT = 3'b101
	CALIB_RDEN_PIPE_LEN = 32'sb00000000000000000000000000011111
	CAS_LAT = 32'sb00000000000000000000000000000100
	CAS_LAT_RDEN = 32'sb00000000000000000000000000000100
	CLK_PERIOD = 32'sb00000000000000000000111010100110
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_BITS_FIX = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_IDEL_INIT = 6'b000000
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	GATE_BASE_DELAY = 32'sb00000000000000000000000000000001
	GATE_BASE_INIT = 32'sb00000000000000000000000000000000
	IDEL_SET_VAL = 3'b111
	MIN_WIN_SIZE = 32'sb00000000000000000000000000000101
	RDEN_BASE_DELAY = 32'sb00000000000000000000000000000100
	REG_ENABLE = 32'sb00000000000000000000000000000000
	SIM_ONLY = 32'sb00000000000000000000000000000000
"../synth/../rtl/ddr2_phy_calib.v" line 541: Found FullParallel Case directive in module <ddr2_phy_calib>.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <ddr2_phy_calib> is correct for synthesis.
 
    Set user-defined property "INIT =  00000000" for instance <u_calib_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <u_calib_rden_srl_out_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <u_calib_rden_srl_out_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[0].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[0].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[1].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[1].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[2].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[2].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[3].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[3].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[4].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[4].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[5].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[5].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[6].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[6].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[7].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[7].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[0].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[0].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[1].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[1].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[2].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[2].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[3].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[3].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[4].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[4].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[0].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[0].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[1].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[1].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[2].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[2].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[3].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[3].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[4].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[4].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[5].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[5].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[6].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[6].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[7].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[7].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[8].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[8].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[9].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[9].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[10].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[10].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[11].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[11].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[12].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[12].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[13].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[13].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[14].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[14].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[15].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[15].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[16].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[16].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[17].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[17].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[18].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[18].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[19].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[19].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[20].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[20].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[21].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[21].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[22].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[22].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[23].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[23].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[24].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[24].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[25].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[25].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[26].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[26].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[27].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[27].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[28].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[28].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[29].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[29].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[30].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[30].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[31].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[31].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[32].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[32].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[33].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[33].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[34].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[34].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[35].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[35].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[36].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[36].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[37].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[37].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[38].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[38].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[39].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[39].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[0].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[0].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[0].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[1].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[1].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[1].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[2].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[2].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[2].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[3].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[3].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[3].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[4].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[4].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[4].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[5].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[5].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[5].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[6].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[6].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[6].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[7].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[7].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[7].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[0].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[0].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[1].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[1].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[2].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[2].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[3].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[3].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[4].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[4].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[5].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[5].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[6].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[6].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[7].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[7].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[8].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[8].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[9].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[9].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[10].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[10].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[11].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[11].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[12].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[12].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[13].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[13].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[14].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[14].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[15].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[15].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[16].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[16].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[17].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[17].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[18].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[18].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[19].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[19].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[20].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[20].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[21].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[21].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[22].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[22].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[23].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[23].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[24].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[24].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[25].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[25].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[26].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[26].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[27].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[27].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[28].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[28].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[29].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[29].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[30].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[30].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[31].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[31].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[32].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[32].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[33].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[33].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[34].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[34].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[35].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[35].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[36].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[36].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[37].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[37].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[38].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[38].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[39].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[39].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[0].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[0].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[0].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[1].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[1].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[1].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[2].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[2].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[2].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[3].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[3].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[3].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[4].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[4].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[4].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[5].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[5].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[5].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[6].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[6].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[6].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[7].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[7].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[7].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
Analyzing module <ddr2_phy_dm_iob> in library <work>.
Module <ddr2_phy_dm_iob> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_dm_ce> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "DRIVE =  12" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
Analyzing module <ddr2_phy_dqs_iob> in library <work>.
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DQS_NET_DELAY = 0.800000
	HIGH_PERFORMANCE_MODE = "TRUE"
WARNING:Xst:916 - "../synth/../rtl/ddr2_phy_dqs_iob.v" line 149: Delay is ignored for synthesis.
WARNING:Xst:916 - "../synth/../rtl/ddr2_phy_dqs_iob.v" line 150: Delay is ignored for synthesis.
Module <ddr2_phy_dqs_iob> is correct for synthesis.
 
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT_Q1 =  0" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT_Q2 =  0" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  1" for instance <u_tri_state_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOB =  TRUE" for instance <u_tri_state_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_tri_state_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set property "syn_keep = 1" for signal <en_dqs_sync>.
    Set property "syn_preserve = 1" for signal <dqs_rst_n_r>.
    Set user-defined property "KEEP =  true" for signal <dqs_rst_n_r>.
Analyzing module <ddr2_phy_dq_iob.1> in library <work>.
	DQ_COL = 2'b00
	DQ_MS = 1'b0
	HIGH_PERFORMANCE_MODE = "TRUE"
Module <ddr2_phy_dq_iob.1> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "DRIVE =  12" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "SLEW =  SLOW" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "INIT =  0" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <gen_stg2_0s.u_iddr_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "INIT_Q1 =  0" for instance <gen_stg2_0s.u_iddr_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "INIT_Q2 =  0" for instance <gen_stg2_0s.u_iddr_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_stg2_0s.u_iddr_dq> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "AREA_GROUP =  DDR_CAPTURE_FFS" for instance <gen_stg2_0s.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "BEL =  BFF" for instance <gen_stg2_0s.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0s.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_0s.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_0s.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "AREA_GROUP =  DDR_CAPTURE_FFS" for instance <gen_stg2_0s.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "BEL =  CFF" for instance <gen_stg2_0s.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0s.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_0s.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_0s.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "AREA_GROUP =  DDR_CAPTURE_FFS" for instance <gen_stg2_0s.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "BEL =  DFF" for instance <gen_stg2_0s.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0s.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_0s.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_0s.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "AREA_GROUP =  DDR_CAPTURE_FFS" for instance <gen_stg2_0s.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "BEL =  AFF" for instance <gen_stg2_0s.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0s.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_0s.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_0s.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "AREA_GROUP =  DDR_CAPTURE_FFS" for instance <gen_stg2_0s.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "BEL =  AFF" for instance <gen_stg2_0s.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0s.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X1Y0" for instance <gen_stg2_0s.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_0s.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "AREA_GROUP =  DDR_CAPTURE_FFS" for instance <gen_stg2_0s.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "BEL =  CFF" for instance <gen_stg2_0s.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0s.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X1Y0" for instance <gen_stg2_0s.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob.1>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_0s.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob.1>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_0m>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;907923a!-1;-78112;-4192;S!0;-143;-1192!0;-143;-1272!1;-452;0!2;-452;0!3;2723;-385!4;2731;-311!5;3823;-1983!6;5209;1271!7;1394;3072!8;0;-8!9;404;8!10;0;-144!11;683;-536;L!12;404;8!14;843;8;L!}" for signal <stg1_out_fall_0m>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_1m>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;e7df31c2!-1;-6504;-50016;S!0;-175;-1192!1;-484;0!2;-5701;1523!3;-3095;-715!3;-4423;2421!4;0;-8!5;1328;-3288!6;0;-240!7;404;8!8;404;8!9;683;-696;L!10;843;-136;L!}" for signal <stg1_out_fall_1m>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_0s>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;46bf60d8!-1;-78112;-4592;S!0;-143;-800!1;-452;0!2;1040;1592!3;5875;-85!4;-3127;-843!4;-3127;-939!5;404;8!6;404;8!7;683;-696;L!8;843;-136;L!}" for signal <stg1_out_fall_0s>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_2m>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;92ae8739!-1;54728;-108888;S!0;-175;-1272!1;-484;0!2;-5677;-329!3;-1691;-83!4;-1428;1076!4;-1428;1052!5;404;8!6;404;8!7;683;-728;L!8;843;-136;L!}" for signal <stg1_out_fall_2m>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_1s>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;ed30cce!-1;-6504;-50416;S!0;-175;-848!1;-484;0!2;-3192;-432!3;-1452;1368!3;-6645;85!4;0;-8!5;5193;1035!6;0;-264!7;404;8!8;404;8!9;683;-568;L!10;843;24;L!}" for signal <stg1_out_fall_1s>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_2s>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;1df9e65d!-1;54728;-109288;S!0;-175;-800!1;-484;0!2;-3208;1608!3;-1436;-792!4;0;-8!5;0;-240!5;0;-144!6;404;8!7;404;8!8;843;-136;L!9;683;-696;L!}" for signal <stg1_out_fall_2s>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_0m>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;93a1e3bb!-1;-78112;-4200;S!0;-143;-1248!1;-452;0!2;2747;1575!3;2461;81!4;2732;-960!4;2732;-984!5;404;8!6;404;8!7;683;-568;L!8;843;24;L!}" for signal <stg1_out_rise_0m>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_1m>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;9ee47800!-1;-6504;-50024;S!0;-175;-1136!1;-484;0!2;-3208;1552!3;-4160;-2092!4;-1428;1172!4;-1428;1076!5;404;8!6;404;8!7;843;-152;L!8;683;-728;L!}" for signal <stg1_out_rise_1m>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_0s>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;53bb9d6f!-1;-78112;-4600;S!0;-143;-712!1;-452;0!2;1008;-552!3;2780;1360!4;0;-8!5;0;-240!5;0;-264!6;404;8!7;404;8!8;683;-568;L!9;843;24;L!}" for signal <stg1_out_rise_0s>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_2m>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;4d035a44!-1;54728;-108896;S!0;-175;-1248!1;-484;0!2;-3192;-424!3;-4208;2092!4;-1396;-972!4;-1396;-996!5;404;8!6;404;8!7;683;-568;L!8;843;24;L!}" for signal <stg1_out_rise_2m>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_1s>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;a8c11eb3!-1;-6504;-50424;S!0;-175;-856!1;-484;0!2;-5677;-337!3;1033;1217!3;-295;4353!4;0;-8!5;1328;-3288!6;0;-120!7;404;8!8;404;8!9;683;-696;L!10;843;-152;L!}" for signal <stg1_out_rise_1s>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_2s>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;9de34bf1!-1;54728;-109296;S!0;-175;-712!1;-484;0!2;-5685;-475!3;1041;1107!3;1041;1011!4;404;8!5;404;8!6;683;-536;L!7;843;24;L!}" for signal <stg1_out_rise_2s>.
Analyzing module <ddr2_phy_dq_iob.2> in library <work>.
	DQ_COL = 2'b00
	DQ_MS = 1'b1
	HIGH_PERFORMANCE_MODE = "TRUE"
Module <ddr2_phy_dq_iob.2> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "DRIVE =  12" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "SLEW =  SLOW" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "INIT =  0" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <gen_stg2_0m.u_iddr_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "INIT_Q1 =  0" for instance <gen_stg2_0m.u_iddr_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "INIT_Q2 =  0" for instance <gen_stg2_0m.u_iddr_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_stg2_0m.u_iddr_dq> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "AREA_GROUP =  DDR_CAPTURE_FFS" for instance <gen_stg2_0m.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "BEL =  DFF" for instance <gen_stg2_0m.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0m.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_0m.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_0m.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "AREA_GROUP =  DDR_CAPTURE_FFS" for instance <gen_stg2_0m.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "BEL =  CFF" for instance <gen_stg2_0m.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0m.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_0m.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_0m.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "AREA_GROUP =  DDR_CAPTURE_FFS" for instance <gen_stg2_0m.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "BEL =  BFF" for instance <gen_stg2_0m.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0m.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_0m.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_0m.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "AREA_GROUP =  DDR_CAPTURE_FFS" for instance <gen_stg2_0m.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "BEL =  AFF" for instance <gen_stg2_0m.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0m.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_0m.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_0m.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "AREA_GROUP =  DDR_CAPTURE_FFS" for instance <gen_stg2_0m.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "BEL =  DFF" for instance <gen_stg2_0m.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0m.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X3Y0" for instance <gen_stg2_0m.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_0m.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "AREA_GROUP =  DDR_CAPTURE_FFS" for instance <gen_stg2_0m.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "BEL =  CFF" for instance <gen_stg2_0m.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0m.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X3Y0" for instance <gen_stg2_0m.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob.2>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_0m.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob.2>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_0m>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;907923a!-1;-78112;-4192;S!0;-143;-1192!0;-143;-1272!1;-452;0!2;-452;0!3;2723;-385!4;2731;-311!5;3823;-1983!6;5209;1271!7;1394;3072!8;0;-8!9;404;8!10;0;-144!11;683;-536;L!12;404;8!14;843;8;L!}" for signal <stg1_out_fall_0m>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_1m>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;e7df31c2!-1;-6504;-50016;S!0;-175;-1192!1;-484;0!2;-5701;1523!3;-3095;-715!3;-4423;2421!4;0;-8!5;1328;-3288!6;0;-240!7;404;8!8;404;8!9;683;-696;L!10;843;-136;L!}" for signal <stg1_out_fall_1m>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_0s>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;46bf60d8!-1;-78112;-4592;S!0;-143;-800!1;-452;0!2;1040;1592!3;5875;-85!4;-3127;-843!4;-3127;-939!5;404;8!6;404;8!7;683;-696;L!8;843;-136;L!}" for signal <stg1_out_fall_0s>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_2m>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;92ae8739!-1;54728;-108888;S!0;-175;-1272!1;-484;0!2;-5677;-329!3;-1691;-83!4;-1428;1076!4;-1428;1052!5;404;8!6;404;8!7;683;-728;L!8;843;-136;L!}" for signal <stg1_out_fall_2m>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_1s>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;ed30cce!-1;-6504;-50416;S!0;-175;-848!1;-484;0!2;-3192;-432!3;-1452;1368!3;-6645;85!4;0;-8!5;5193;1035!6;0;-264!7;404;8!8;404;8!9;683;-568;L!10;843;24;L!}" for signal <stg1_out_fall_1s>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_2s>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;1df9e65d!-1;54728;-109288;S!0;-175;-800!1;-484;0!2;-3208;1608!3;-1436;-792!4;0;-8!5;0;-240!5;0;-144!6;404;8!7;404;8!8;843;-136;L!9;683;-696;L!}" for signal <stg1_out_fall_2s>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_0m>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;93a1e3bb!-1;-78112;-4200;S!0;-143;-1248!1;-452;0!2;2747;1575!3;2461;81!4;2732;-960!4;2732;-984!5;404;8!6;404;8!7;683;-568;L!8;843;24;L!}" for signal <stg1_out_rise_0m>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_1m>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;9ee47800!-1;-6504;-50024;S!0;-175;-1136!1;-484;0!2;-3208;1552!3;-4160;-2092!4;-1428;1172!4;-1428;1076!5;404;8!6;404;8!7;843;-152;L!8;683;-728;L!}" for signal <stg1_out_rise_1m>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_0s>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;53bb9d6f!-1;-78112;-4600;S!0;-143;-712!1;-452;0!2;1008;-552!3;2780;1360!4;0;-8!5;0;-240!5;0;-264!6;404;8!7;404;8!8;683;-568;L!9;843;24;L!}" for signal <stg1_out_rise_0s>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_2m>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;4d035a44!-1;54728;-108896;S!0;-175;-1248!1;-484;0!2;-3192;-424!3;-4208;2092!4;-1396;-972!4;-1396;-996!5;404;8!6;404;8!7;683;-568;L!8;843;24;L!}" for signal <stg1_out_rise_2m>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_1s>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;a8c11eb3!-1;-6504;-50424;S!0;-175;-856!1;-484;0!2;-5677;-337!3;1033;1217!3;-295;4353!4;0;-8!5;1328;-3288!6;0;-120!7;404;8!8;404;8!9;683;-696;L!10;843;-152;L!}" for signal <stg1_out_rise_1s>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_2s>.
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;9de34bf1!-1;54728;-109296;S!0;-175;-712!1;-484;0!2;-5685;-475!3;1041;1107!3;1041;1011!4;404;8!5;404;8!6;683;-536;L!7;843;24;L!}" for signal <stg1_out_rise_2s>.
Analyzing module <ddr2_phy_ctl_io> in library <work>.
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DDR_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
Module <ddr2_phy_ctl_io> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_ff_ras_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <u_ff_ras_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_ras_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <u_ff_cas_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <u_ff_cas_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_cas_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <u_ff_we_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <u_ff_we_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_we_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[0].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[0].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[0].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[1].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[1].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[2].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[2].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[3].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[3].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[4].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[4].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[4].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[5].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[5].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[5].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[6].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[6].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[6].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[7].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[7].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[7].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[8].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[8].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[8].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[9].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[9].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[9].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[10].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[10].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[10].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[11].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[11].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[11].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[12].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[12].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[12].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_ba[0].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_ba[0].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[0].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_ba[1].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  TRUE" for instance <gen_ba[1].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[1].u_ff_ba> in unit <ddr2_phy_ctl_io>.
Analyzing module <ddr2_phy_init> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000000111010100110
	CNTNEXT_CMD = 7'b1111111
	CNTNEXT_RD = 4'b1111
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_NUM = 32'sb00000000000000000000000000000001
	DDR1 = 32'sb00000000000000000000000000000000
	DDR2 = 32'sb00000000000000000000000000000001
	DDR3 = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	INIT_AUTO_REFRESH = 5'b01010
	INIT_AUTO_REFRESH_WAIT = 5'b10000
	INIT_CAL1_READ = 5'b00000
	INIT_CAL1_READ_WAIT = 5'b10100
	INIT_CAL1_WRITE = 5'b00100
	INIT_CAL1_WRITE_READ = 5'b10011
	INIT_CAL2_READ = 5'b00001
	INIT_CAL2_READ_WAIT = 5'b10110
	INIT_CAL2_WRITE = 5'b00101
	INIT_CAL2_WRITE_READ = 5'b10101
	INIT_CAL3_READ = 5'b00010
	INIT_CAL3_READ_WAIT = 5'b11000
	INIT_CAL3_WRITE = 5'b00110
	INIT_CAL3_WRITE_READ = 5'b10111
	INIT_CAL4_READ = 5'b00011
	INIT_CAL4_READ_WAIT = 5'b11001
	INIT_CALIB_REF = 5'b11010
	INIT_CNTR_AR_1 = 4'b1000
	INIT_CNTR_AR_2 = 4'b1001
	INIT_CNTR_CNT_200_WAIT = 4'b0110
	INIT_CNTR_DEEP_MEM = 4'b1101
	INIT_CNTR_DONE = 4'b1111
	INIT_CNTR_EMR2_INIT = 4'b0010
	INIT_CNTR_EMR3_INIT = 4'b0011
	INIT_CNTR_EMR_DEF_OCD = 4'b1011
	INIT_CNTR_EMR_EN_DLL = 4'b0100
	INIT_CNTR_EMR_EXIT_OCD = 4'b1100
	INIT_CNTR_INIT = 4'b0000
	INIT_CNTR_MR_ACT_DLL = 4'b1010
	INIT_CNTR_MR_RST_DLL = 4'b0101
	INIT_CNTR_PRECH_1 = 4'b0001
	INIT_CNTR_PRECH_2 = 4'b0111
	INIT_CNTR_PRECH_3 = 4'b1110
	INIT_CNT_200 = 5'b01100
	INIT_CNT_200_WAIT = 5'b01101
	INIT_DEEP_MEMORY_ST = 5'b10001
	INIT_DUMMY_ACTIVE = 5'b10010
	INIT_DUMMY_ACTIVE_WAIT = 5'b00111
	INIT_IDLE = 5'b01011
	INIT_LOAD_MODE = 5'b01001
	INIT_MODE_REGISTER_WAIT = 5'b01111
	INIT_PRECHARGE = 5'b01000
	INIT_PRECHARGE_WAIT = 5'b01110
	INIT_WAIT_DLLK_ZQINIT = 5'b11100
	INIT_ZQCL = 5'b11011
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	WR_RECOVERY = 4
"../synth/../rtl/ddr2_phy_init.v" line 820: Found Parallel Case directive in module <ddr2_phy_init>.
"../synth/../rtl/ddr2_phy_init.v" line 817: Found FullParallel Case directive in module <ddr2_phy_init>.
Module <ddr2_phy_init> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_ff_phy_init_data_sel> in unit <ddr2_phy_init>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <u_ff_phy_init_data_sel> in unit <ddr2_phy_init>.
Analyzing module <ddr2_usr_top> in library <work>.
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
Module <ddr2_usr_top> is correct for synthesis.
 
Analyzing module <ddr2_usr_rd> in library <work>.
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	ECC_WIDTH = 32'sb00000000000000000000000001001000
	RDF_FIFO_NUM = 32'sb00000000000000000000000000000001
Module <ddr2_usr_rd> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[0].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[0].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[1].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[1].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[2].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[2].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[3].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[3].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[4].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[4].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[5].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[5].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[6].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[6].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[7].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[7].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set property "syn_preserve = 1" for signal <rden_sel_r>.
Analyzing module <ddr2_usr_addr_fifo> in library <work>.
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
Module <ddr2_usr_addr_fifo> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  0007" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "ALMOST_FULL_OFFSET =  000F" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "DATA_WIDTH =  36" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "DO_REG =  1" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "EN_SYN =  TRUE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
Analyzing module <ddr2_usr_wr> in library <work>.
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	MASK_WIDTH = 32'sb00000000000000000000000000001000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	WDF_FIFO_NUM = 32'sb00000000000000000000000000000010
Module <ddr2_usr_wr> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "DO_REG =  1" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_SYN =  FALSE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "DO_REG =  1" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_SYN =  FALSE" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
Analyzing module <ddr2_ctrl> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BANK_RANGE_END = 32'sb00000000000000000000000000011000
	BANK_RANGE_START = 32'sb00000000000000000000000000010111
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_LEN_DIV2 = 32'sb00000000000000000000000000000010
	CAS_LAT = 32'sb00000000000000000000000000000100
	CAS_LAT_RD = 4
	CLK_PERIOD = 32'sb00000000000000000000111010100110
	CMP_BANK_RANGE_END = 32'sb00000000000000000000000000001110
	CMP_BANK_RANGE_START = 32'sb00000000000000000000000000001101
	CMP_CS_RANGE_END = 32'sb00000000000000000000000000001110
	CMP_CS_RANGE_START = 32'sb00000000000000000000000000001111
	CMP_ROW_RANGE_END = 32'sb00000000000000000000000000001100
	CMP_ROW_RANGE_START = 32'sb00000000000000000000000000000000
	CMP_WIDTH = 32'sb00000000000000000000000000001111
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_BITS_FIX = 32'sb00000000000000000000000000000001
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_RANGE_END = 32'sb00000000000000000000000000011000
	CS_RANGE_START = 32'sb00000000000000000000000000011001
	CTRL_ACTIVE = 5'b00101
	CTRL_ACTIVE_WAIT = 5'b00110
	CTRL_AUTO_REFRESH = 5'b00011
	CTRL_AUTO_REFRESH_WAIT = 5'b00100
	CTRL_BURST_READ = 5'b00111
	CTRL_BURST_WRITE = 5'b01001
	CTRL_IDLE = 5'b00000
	CTRL_PRECHARGE = 5'b00001
	CTRL_PRECHARGE_WAIT = 5'b00010
	CTRL_PRECHARGE_WAIT1 = 5'b01011
	CTRL_READ_WAIT = 5'b01000
	CTRL_WRITE_WAIT = 5'b01010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	OPEN_BANK_NUM = 32'sb00000000000000000000000000000100
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_RANGE_END = 32'sb00000000000000000000000000010110
	ROW_RANGE_START = 32'sb00000000000000000000000000001010
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	TRAS = 32'sb00000000000000001001110001000000
	TRAS_COUNT = 32'sb00000000000000000000000000001011
	TRAS_CYC = 11
	TRCD = 32'sb00000000000000000011101010011000
	TRCD_COUNT = 32'sb00000000000000000000000000000101
	TRCD_CYC = 5
	TREFI_COUNT = 32'sb00000000000000000000100000011111
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011001101000101000
	TRFC_COUNT = 32'sb00000000000000000000000000011101
	TRFC_CYC = 29
	TRP = 32'sb00000000000000000011101010011000
	TRP_COUNT = 32'sb00000000000000000000000000000110
	TRP_CYC = 6
	TRRD = 32'sb00000000000000000010011100010000
	TRRD_COUNT = 32'sb00000000000000000000000000000011
	TRRD_CYC = 3
	TRTP = 32'sb00000000000000000001110101001100
	TRTP_COUNT = 32'sb00000000000000000000000000000011
	TRTP_CYC = 3
	TRTP_TMP_MIN = 3
	TRTW_COUNT = 32'sb00000000000000000000000000000110
	TRTW_CYC = 32'sb00000000000000000000000000000110
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	TWR_COUNT = 32'sb00000000000000000000000000001010
	TWR_CYC = 10
	TWTR = 32'sb00000000000000000001110101001100
	TWTR_COUNT = 32'sb00000000000000000000000000001000
	TWTR_CYC = 8
	TWTR_TMP_MIN = 3
	WR_LAT = 3
"../synth/../rtl/ddr2_ctrl.v" line 877: Found FullParallel Case directive in module <ddr2_ctrl>.
WARNING:Xst:905 - "../synth/../rtl/ddr2_ctrl.v" line 875: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <wrburst_ok_r>, <rdburst_ok_r>
Module <ddr2_ctrl> is correct for synthesis.
 
    Set property "syn_preserve = 1" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r> (previous value was "false").
    Set property "syn_maxfan = 10" for signal <rst_r1>.
    Set property "shreg_extract = no" for signal <rst_r1>.
Analyzing module <ddr2_tb_top> in library <work>.
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_LEN_DIV2 = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	TB_IDLE = 3'b000
	TB_READ = 3'b010
	TB_WRITE = 3'b001
Module <ddr2_tb_top> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <ff_af_afull_r> in unit <ddr2_tb_top>.
    Set user-defined property "INIT =  0" for instance <ff_af_afull_r1> in unit <ddr2_tb_top>.
    Set user-defined property "INIT =  0" for instance <ff_af_afull_r2> in unit <ddr2_tb_top>.
    Set user-defined property "INIT =  0" for instance <ff_wdf_afull_r> in unit <ddr2_tb_top>.
    Set user-defined property "INIT =  0" for instance <ff_wdf_afull_r1> in unit <ddr2_tb_top>.
    Set user-defined property "INIT =  0" for instance <ff_wdf_afull_r2> in unit <ddr2_tb_top>.
    Set user-defined property "INIT =  0" for instance <ff_phy_init_done> in unit <ddr2_tb_top>.
    Set property "syn_preserve = 1" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r> (previous value was "false").
    Set property "syn_maxfan = 10" for signal <rst_r1>.
    Set property "shreg_extract = no" for signal <rst_r1>.
Analyzing module <ddr2_tb_test_cmp> in library <work>.
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
Module <ddr2_tb_test_cmp> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <ff_rd_data_valid_r> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <ff_error_1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <ff_error_2> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[0].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[0].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[1].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[1].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[2].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[2].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[3].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[3].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[4].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[4].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[5].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[5].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[6].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[6].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[7].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[7].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[8].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[8].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[9].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[9].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[10].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[10].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[11].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[11].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[12].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[12].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[13].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[13].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[14].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[14].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[15].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[15].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[16].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[16].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[17].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[17].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[18].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[18].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[19].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[19].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[20].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[20].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[21].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[21].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[22].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[22].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[23].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[23].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[24].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[24].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[25].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[25].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[26].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[26].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[27].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[27].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[28].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[28].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[29].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[29].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[30].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[30].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[31].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[31].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[32].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[32].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[33].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[33].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[34].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[34].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[35].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[35].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[36].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[36].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[37].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[37].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[38].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[38].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[39].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[39].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[40].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[40].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[41].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[41].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[42].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[42].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[43].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[43].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[44].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[44].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[45].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[45].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[46].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[46].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[47].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[47].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[48].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[48].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[49].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[49].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[50].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[50].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[51].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[51].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[52].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[52].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[53].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[53].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[54].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[54].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[55].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[55].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[56].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[56].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[57].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[57].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[58].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[58].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[59].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[59].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[60].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[60].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[61].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[61].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[62].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[62].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[63].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[63].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[64].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[64].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[65].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[65].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[66].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[66].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[67].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[67].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[68].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[68].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[69].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[69].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[70].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[70].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[71].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[71].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[72].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[72].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[73].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[73].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[74].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[74].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[75].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[75].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[76].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[76].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[77].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[77].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[78].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[78].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[79].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[79].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[80].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[80].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[81].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[81].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[82].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[82].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[83].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[83].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[84].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[84].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[85].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[85].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[86].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[86].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[87].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[87].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[88].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[88].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[89].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[89].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[90].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[90].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[91].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[91].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[92].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[92].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[93].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[93].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[94].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[94].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[95].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[95].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[96].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[96].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[97].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[97].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[98].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[98].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[99].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[99].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[100].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[100].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[101].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[101].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[102].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[102].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[103].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[103].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[104].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[104].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[105].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[105].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[106].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[106].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[107].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[107].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[108].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[108].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[109].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[109].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[110].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[110].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[111].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[111].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[112].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[112].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[113].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[113].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[114].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[114].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[115].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[115].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[116].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[116].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[117].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[117].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[118].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[118].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[119].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[119].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[120].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[120].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[121].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[121].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[122].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[122].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[123].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[123].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[124].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[124].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[125].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[125].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[126].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[126].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[127].ff_rd_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data[127].ff_rd_data_r1> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[0].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[1].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[2].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[3].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[4].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[5].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[6].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[7].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[8].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[9].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[10].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[11].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[12].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[13].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[14].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[15].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[16].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[17].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[18].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[19].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[20].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[21].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[22].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[23].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[24].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[25].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[26].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[27].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[28].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[29].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[30].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[31].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[32].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[33].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[34].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[35].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[36].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[37].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[38].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[39].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[40].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[41].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[42].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[43].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[44].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[45].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[46].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[47].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[48].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[49].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[50].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[51].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[52].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[53].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[54].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[55].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[56].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[57].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[58].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[59].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[60].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[61].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[62].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[63].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[64].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[65].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[66].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[67].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[68].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[69].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[70].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[71].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[72].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[73].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[74].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[75].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[76].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[77].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[78].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[79].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[80].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[81].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[82].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[83].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[84].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[85].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[86].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[87].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[88].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[89].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[90].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[91].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[92].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[93].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[94].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[95].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[96].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[97].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[98].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[99].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[100].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[101].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[102].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[103].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[104].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[105].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[106].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[107].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[108].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[109].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[110].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[111].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[112].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[113].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[114].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[115].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[116].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[117].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[118].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[119].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[120].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[121].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[122].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[123].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[124].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[125].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[126].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set user-defined property "INIT =  0" for instance <gen_cmp_data[127].ff_cmp_data> in unit <ddr2_tb_test_cmp>.
    Set property "syn_preserve = 1" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r> (previous value was "false").
    Set property "syn_maxfan = 10" for signal <rst_r1>.
    Set property "shreg_extract = no" for signal <rst_r1>.
Analyzing module <ddr2_tb_test_gen> in library <work>.
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
Module <ddr2_tb_test_gen> is correct for synthesis.
 
Analyzing module <ddr2_tb_test_addr_gen> in library <work>.
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	RAM_INITP_00 = 256'b0001000100010001000100010001000100000000000000000000000000000000000100010001000100010001000100010000000000000000000000000000000000010001000100010001000100010001000000000000000000000000000000000001000100010001000100010001000100000000000000000000000000000000
	RAM_INIT_00 = 256'b1000000000000000001000001100000010000000000000000010000011001000000000000000000000100000110100000000000000000000001000001101100000000000000000000001000011100000000000000000000000010000111010001000000000000000000100001111000010000000000000000001000011111000
	RAM_INIT_01 = 256'b1000000000000000001000001100000010000000000000000010000011001000000000000000000000100000110100000000000000000000001000001101100000000000000000000001000011100000000000000000000000010000111010001000000000000000000100001111000010000000000000000001000011111000
	RAM_INIT_02 = 256'b0001000000000000010000001100000000010000000000000100000011001000100100000000000001000000110100001001000000000000010000001101100010010000000000000011000011100000100100000000000000110000111010000001000000000000001100001111000000010000000000000011000011111000
	RAM_INIT_03 = 256'b0001000000000000010000001100000000010000000000000100000011001000100100000000000001000000110100001001000000000000010000001101100010010000000000000011000011100000100100000000000000110000111010000001000000000000001100001111000000010000000000000011000011111000
	RAM_INIT_04 = 256'b1010000000000000011000001100000000100000000000000110000011001000001000000000000001100000110100001010000000000000011000001101100000100000000000000101000011100000101000000000000001010000111010001010000000000000010100001111000000100000000000000101000011111000
	RAM_INIT_05 = 256'b1010000000000000011000001100000000100000000000000110000011001000001000000000000001100000110100001010000000000000011000001101100000100000000000000101000011100000101000000000000001010000111010001010000000000000010100001111000000100000000000000101000011111000
	RAM_INIT_06 = 256'b0011000000000000100000001100000010110000000000001000000011001000101100000000000010000000110100000011000000000000100000001101100010110000000000000111000011100000001100000000000001110000111010000011000000000000011100001111000010110000000000000111000011111000
	RAM_INIT_07 = 256'b0011000000000000100000001100000010110000000000001000000011001000101100000000000010000000110100000011000000000000100000001101100010110000000000000111000011100000001100000000000001110000111010000011000000000000011100001111000010110000000000000111000011111000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
Module <ddr2_tb_test_addr_gen> is correct for synthesis.
 
    Set user-defined property "DOA_REG =  1" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "DOB_REG =  0" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INITP_00 =  1111111100000000111111110000000011111111000000001111111100000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INITP_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INITP_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INITP_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INITP_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INITP_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INITP_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INITP_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INITP_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_00 =  800020C0800020C8000020D0000020D8000010E0000010E8800010F0800010F8" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_01 =  800020C0800020C8000020D0000020D8000010E0000010E8800010F0800010F8" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_02 =  100040C0100040C8900040D0900040D8900030E0900030E8100030F0100030F8" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_03 =  100040C0100040C8900040D0900040D8900030E0900030E8100030F0100030F8" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_04 =  A00060C0200060C8200060D0A00060D8200050E0A00050E8A00050F0200050F8" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_05 =  A00060C0200060C8200060D0A00060D8200050E0A00050E8A00050F0200050F8" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_06 =  300080C0B00080C8B00080D0300080D8B00070E0300070E8300070F0B00070F8" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_07 =  300080C0B00080C8B00080D0300080D8B00070E0300070E8300070F0B00070F8" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_40 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_41 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_42 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_43 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_44 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_45 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_46 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_47 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_48 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_49 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_4A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_4B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_4C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_4D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_4E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_4F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_50 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_51 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_52 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_53 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_54 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_55 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_56 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_57 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_58 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_59 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_5A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_5B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_5C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_5D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_5E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_5F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_60 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_61 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_62 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_63 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_64 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_65 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_66 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_67 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_68 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_69 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_6A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_6B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_6C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_6D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_6E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_6F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_70 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_71 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_72 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_73 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_74 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_75 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_76 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_77 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_78 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_79 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_7A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_7B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_7C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_7D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_7E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_7F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_A =  000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_B =  000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "INIT_FILE =  NONE" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "RAM_EXTENSION_A =  NONE" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "RAM_EXTENSION_B =  NONE" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "READ_WIDTH_A =  36" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "READ_WIDTH_B =  36" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "SRVAL_A =  000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "SRVAL_B =  000000000" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "WRITE_WIDTH_A =  0" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set user-defined property "WRITE_WIDTH_B =  0" for instance <u_wr_rd_addr_lookup> in unit <ddr2_tb_test_addr_gen>.
    Set property "syn_preserve = 1" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r> (previous value was "false").
    Set property "syn_maxfan = 10" for signal <rst_r1>.
    Set property "shreg_extract = no" for signal <rst_r1>.
Analyzing module <ddr2_tb_test_data_gen> in library <work>.
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	RD_FOURTH_DATA = 2'b11
	RD_IDLE_FIRST_DATA = 2'b00
	RD_SECOND_DATA = 2'b01
	RD_THIRD_DATA = 2'b10
	WR_FOURTH_DATA = 2'b11
	WR_IDLE_FIRST_DATA = 2'b00
	WR_SECOND_DATA = 2'b01
	WR_THIRD_DATA = 2'b10
Module <ddr2_tb_test_data_gen> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <ff_wdf_wren> in unit <ddr2_tb_test_data_gen>.
    Set user-defined property "INIT =  0" for instance <ff_wdf_wren_r> in unit <ddr2_tb_test_data_gen>.
    Set user-defined property "INIT =  0" for instance <ff_rd_data_valid_r> in unit <ddr2_tb_test_data_gen>.
    Set property "syn_maxfan = 2" for signal <wr_data_fall>.
    Set property "syn_preserve = 1" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r> (previous value was "false").
    Set property "syn_maxfan = 10" for signal <rst_r1>.
    Set property "shreg_extract = no" for signal <rst_r1>.
    Set property "syn_maxfan = 2" for signal <wr_data_rise>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <ddr2_phy_calib> has a constant value of 1000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <calib_err<0>> in unit <ddr2_phy_calib> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <calib_err<1>> in unit <ddr2_phy_calib> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <ddr2_ctrl>.
    Related source file is "../synth/../rtl/ddr2_ctrl.v".
WARNING:Xst:1780 - Signal <sb_open_add_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <no_precharge_wait_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bank_hit_r1<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <af_addr_r3<30:25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 60                                             |
    | Inputs             | 19                                             |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_r1 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <state_r1>.
    Found 1-bit register for signal <ctrl_rden>.
    Found 1-bit register for signal <ctrl_wren>.
    Found 15-bit register for signal <act_addr_r>.
    Found 31-bit register for signal <af_addr_r1>.
    Found 31-bit register for signal <af_addr_r2>.
    Found 31-bit register for signal <af_addr_r3>.
    Found 3-bit register for signal <af_cmd_r1>.
    Found 3-bit register for signal <af_cmd_r2>.
    Found 1-bit register for signal <af_valid_r>.
    Found 1-bit register for signal <af_valid_r1>.
    Found 1-bit register for signal <af_valid_r2>.
    Found 2-bit up counter for signal <auto_cnt_r>.
    Found 1-bit register for signal <auto_ref_r>.
    Found 60-bit register for signal <bank_cmp_addr_r>.
    Found 1-bit register for signal <bank_conflict_r>.
    Found 2-bit comparator equal for signal <bank_hit_0$cmp_eq0000> created at line 485.
    Found 2-bit comparator equal for signal <bank_hit_1$cmp_eq0000> created at line 485.
    Found 2-bit comparator equal for signal <bank_hit_2$cmp_eq0000> created at line 485.
    Found 2-bit comparator equal for signal <bank_hit_3$cmp_eq0000> created at line 485.
    Found 4-bit register for signal <bank_hit_r>.
    Found 4-bit register for signal <bank_hit_r1>.
    Found 4-bit register for signal <bank_valid_r>.
    Found 1-bit register for signal <conflict_detect_r>.
    Found 1-bit register for signal <conflict_resolved_r>.
    Found 15-bit comparator equal for signal <conflict_resolved_r$cmp_eq0000> created at line 464.
    Found 1-bit register for signal <ctrl_af_rden_r>.
    Found 13-bit register for signal <ddr_addr_r>.
    Found 2-bit register for signal <ddr_ba_r>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 1-bit register for signal <ddr_cs_n_r<0>>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <no_precharge_r1>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 5-bit register for signal <precharge_ok_cnt_r>.
    Found 5-bit subtractor for signal <precharge_ok_cnt_r$addsub0000> created at line 761.
    Found 5-bit comparator less for signal <precharge_ok_cnt_r$cmp_lt0000> created at line 754.
    Found 1-bit register for signal <precharge_ok_r>.
    Found 5-bit comparator lessequal for signal <precharge_ok_r$cmp_le0000> created at line 769.
    Found 5-bit down counter for signal <ras_cnt_r>.
    Found 1-bit register for signal <rcd_cnt_ok_r>.
    Found 4-bit comparator lessequal for signal <rcd_cnt_ok_r$cmp_le0000> created at line 715.
    Found 4-bit down counter for signal <rcd_cnt_r>.
    Found 1-bit register for signal <rd_af_flag_r>.
    Found 1-bit register for signal <rd_flag_r>.
    Found 5-bit down counter for signal <rd_to_wr_cnt_r>.
    Found 1-bit register for signal <rd_to_wr_ok_r>.
    Found 5-bit comparator lessequal for signal <rd_to_wr_ok_r$cmp_le0000> created at line 804.
    Found 3-bit down counter for signal <rdburst_cnt_r>.
    Found 3-bit comparator greatequal for signal <rdburst_cnt_r$cmp_ge0000> created at line 624.
    Found 1-bit register for signal <rdburst_rden_ok_r>.
    Found 1-bit register for signal <ref_flag_r>.
    Found 1-bit register for signal <refi_cnt_ok_r>.
    Found 12-bit up counter for signal <refi_cnt_r>.
    Found 8-bit down counter for signal <rfc_cnt_r>.
    Found 1-bit register for signal <rfc_ok_r>.
    Found 8-bit comparator lessequal for signal <rfc_ok_r$cmp_le0000> created at line 699.
    Found 4-bit register for signal <row_conflict_r>.
    Found 13-bit comparator not equal for signal <row_miss>.
    Found 1-bit register for signal <rp_cnt_ok_r>.
    Found 4-bit comparator lessequal for signal <rp_cnt_ok_r$cmp_le0000> created at line 684.
    Found 4-bit down counter for signal <rp_cnt_r>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <rst_r1>.
    Found 1-bit register for signal <sm_rden_r>.
    Found 2-bit comparator less for signal <state_r$cmp_lt0000> created at line 920.
    Found 12-bit register for signal <state_r1>.
    Found 1-bit register for signal <trrd_cnt_ok_r>.
    Found 3-bit comparator lessequal for signal <trrd_cnt_ok_r$cmp_le0000> created at line 730.
    Found 3-bit down counter for signal <trrd_cnt_r>.
    Found 3-bit register for signal <two_t_enable_r>.
    Found 1-bit register for signal <two_t_enable_r1<0>>.
    Found 1-bit register for signal <wr_flag_r>.
    Found 5-bit down counter for signal <wr_to_rd_cnt_r>.
    Found 1-bit register for signal <wr_to_rd_ok_r>.
    Found 5-bit comparator lessequal for signal <wr_to_rd_ok_r$cmp_le0000> created at line 787.
    Found 3-bit down counter for signal <wrburst_cnt_r>.
    Found 3-bit comparator greatequal for signal <wrburst_cnt_r$cmp_ge0000> created at line 585.
    Found 1-bit register for signal <wrburst_wren_ok_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 Counter(s).
	inferred 259 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  20 Comparator(s).
Unit <ddr2_ctrl> synthesized.


Synthesizing Unit <ddr2_phy_write>.
    Related source file is "../synth/../rtl/ddr2_phy_write.v".
WARNING:Xst:646 - Signal <wr_stages<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_mask_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_ecc_mask> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_dm_error_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_dm_error_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <dqs_oe_n>.
    Found 2-bit register for signal <dq_oe_n>.
    Found 1-bit register for signal <odt<0>>.
    Found 1-bit register for signal <dm_ce>.
    Found 1-bit register for signal <dqs_rst_n>.
    Found 1-bit register for signal <calib_rden_90_r>.
    Found 1-bit register for signal <dm_ce_r>.
    Found 2-bit register for signal <dq_oe_270>.
    Found 2-bit register for signal <dq_oe_n_90_r1>.
    Found 1-bit register for signal <dqs_oe_270>.
    Found 1-bit register for signal <dqs_oe_n_180_r1>.
    Found 1-bit register for signal <dqs_rst_270>.
    Found 1-bit register for signal <dqs_rst_n_180_r1>.
    Found 64-bit register for signal <init_data_f>.
    Found 64-bit register for signal <init_data_r>.
    Found 4-bit up counter for signal <init_wdf_cnt_r>.
    Found 1-bit register for signal <rst90_r>.
    Found 128-bit register for signal <wdf_data_r>.
    Found 16-bit register for signal <wdf_mask_r>.
    Found 1-bit register for signal <wdf_rden_270>.
    Found 1-bit register for signal <wdf_rden_90_r>.
    Found 1-bit register for signal <wdf_rden_90_r1>.
    Found 3-bit register for signal <wr_stages<3:1>>.
    Summary:
	inferred   1 Counter(s).
	inferred 295 D-type flip-flop(s).
Unit <ddr2_phy_write> synthesized.


Synthesizing Unit <ddr2_idelay_ctrl>.
    Related source file is "../synth/../rtl/ddr2_idelay_ctrl.v".
Unit <ddr2_idelay_ctrl> synthesized.


Synthesizing Unit <ddr2_infrastructure>.
    Related source file is "../synth/../rtl/ddr2_infrastructure.v".
WARNING:Xst:647 - Input <idly_clk_200> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 25-bit register for signal <rst0_sync_r>.
    Found 25-bit register for signal <rst200_sync_r>.
    Found 25-bit register for signal <rst90_sync_r>.
    Found 12-bit register for signal <rstdiv0_sync_r>.
    Summary:
	inferred  87 D-type flip-flop(s).
Unit <ddr2_infrastructure> synthesized.


Synthesizing Unit <ddr2_phy_ctl_io>.
    Related source file is "../synth/../rtl/ddr2_phy_ctl_io.v".
WARNING:Xst:647 - Input <clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ddr2_phy_ctl_io> synthesized.


Synthesizing Unit <ddr2_phy_init>.
    Related source file is "../synth/../rtl/ddr2_phy_init.v".
WARNING:Xst:1780 - Signal <load_mode_reg3<15:13>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <load_mode_reg3<12:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000.
WARNING:Xst:1780 - Signal <load_mode_reg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_mode_reg1<15:13>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <load_mode_reg1<12:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000.
WARNING:Xst:1780 - Signal <load_mode_reg0<15:13>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <load_mode_reg0<12:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000.
WARNING:Xst:646 - Signal <load_mode_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ext_mode_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_we_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_ras_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_cas_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_ba_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_addr_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ddr_addr_r<11>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<12>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<3>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<4>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<5>> equivalent to <ddr_addr_r<0>> has been removed
INFO:Xst:1799 - State 11100 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 11011 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 10001 is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_1> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 26                                             |
    | Transitions        | 79                                             |
    | Inputs             | 30                                             |
    | Outputs            | 40                                             |
    | Clock              | clkdiv0 (rising_edge)                          |
    | Reset              | rstdiv0 (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 01011                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <init_state_r1>.
    Using one-hot encoding for signal <init_state_r2>.
    Found 4-bit register for signal <calib_start>.
    Found 1-bit register for signal <phy_init_rden>.
    Found 1-bit register for signal <phy_init_wren>.
    Found 1-bit register for signal <calib_ref_done>.
    Found 1-bit register for signal <phy_init_done>.
    Found 2-bit up accumulator for signal <burst_addr_r>.
    Found 2-bit down counter for signal <burst_cnt_r>.
    Found 1-bit register for signal <cal1_started_r>.
    Found 1-bit register for signal <cal2_started_r>.
    Found 1-bit register for signal <cal4_started_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_ref_req_posedge>.
    Found 1-bit register for signal <calib_ref_req_r>.
    Found 16-bit register for signal <calib_start_shift0_r>.
    Found 16-bit register for signal <calib_start_shift1_r>.
    Found 16-bit register for signal <calib_start_shift2_r>.
    Found 16-bit register for signal <calib_start_shift3_r>.
    Found 2-bit up counter for signal <chip_cnt_r>.
    Found 1-bit register for signal <cke_200us_cnt_en_r>.
    Found 5-bit down counter for signal <cke_200us_cnt_r>.
    Found 1-bit register for signal <cnt_200_cycle_done_r>.
    Found 8-bit down counter for signal <cnt_200_cycle_r>.
    Found 1-bit register for signal <cnt_cmd_ok_r>.
    Found 7-bit up counter for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_rd_ok_r>.
    Found 4-bit up counter for signal <cnt_rd_r>.
    Found 1-bit register for signal <ctrl_ref_flag_r>.
    Found 5-bit register for signal <ddr_addr_r<10:6>>.
    Found 3-bit register for signal <ddr_addr_r<2:0>>.
    Found 2-bit register for signal <ddr_ba_r>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 1-bit register for signal <ddr_cke_r<0>>.
    Found 1-bit register for signal <ddr_cs_disable_r<0>>.
    Found 1-bit register for signal <ddr_cs_n_r<0>>.
    Found 1-bit register for signal <ddr_cs_n_r1<0>>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <done_200us_r>.
    Found 4-bit up counter for signal <init_cnt_r>.
    Found 1-bit register for signal <init_done_r>.
    Found 4-bit comparator greatequal for signal <init_done_r$cmp_ge0000> created at line 794.
    Found 29-bit register for signal <init_state_r1>.
    Found 29-bit register for signal <init_state_r2>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 1-bit register for signal <phy_init_done_r1>.
    Found 1-bit register for signal <phy_init_done_r2>.
    Found 1-bit register for signal <phy_init_done_r3>.
    Found 1-bit register for signal <refresh_req>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 Counter(s).
	inferred   1 Accumulator(s).
	inferred 168 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ddr2_phy_init> synthesized.


Synthesizing Unit <ddr2_phy_calib>.
    Related source file is "../synth/../rtl/ddr2_phy_calib.v".
WARNING:Xst:647 - Input <dbg_idel_down_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1872 - Variable <x> is used but never assigned.
WARNING:Xst:1872 - Variable <j> is used but never assigned.
WARNING:Xst:1780 - Signal <calib_done_tmp<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calib_done_r<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calib_done_r<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ctrl_rden_r> equivalent to <calib_ctrl_rden_r> has been removed
    Register <dlyrst_dqs> equivalent to <dlyrst_dq> has been removed
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <cal4_state> of Case statement line 2147 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <cal4_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_2> for signal <cal1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 27                                             |
    | Inputs             | 12                                             |
    | Outputs            | 15                                             |
    | Clock              | clkdiv (rising_edge)                           |
    | Reset              | rstdiv (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <cal2_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 9                                              |
    | Clock              | clkdiv (rising_edge)                           |
    | Reset              | rstdiv (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <cal3_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clkdiv (rising_edge)                           |
    | Reset              | rstdiv (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <cal4_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 28                                             |
    | Inputs             | 16                                             |
    | Outputs            | 12                                             |
    | Clock              | clkdiv (rising_edge)                           |
    | Reset              | rstdiv (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <calib_rden_sel>.
    Found 8-bit register for signal <dlyinc_dqs>.
    Found 8-bit register for signal <dlyce_dqs>.
    Found 8-bit register for signal <dlyinc_gate>.
    Found 1-bit register for signal <dlyrst_dq>.
    Found 8-bit register for signal <dlyce_gate>.
    Found 64-bit register for signal <dlyinc_dq>.
    Found 8-bit register for signal <dlyrst_gate>.
    Found 4-bit register for signal <calib_done>.
    Found 1-bit register for signal <calib_ref_req>.
    Found 64-bit register for signal <dlyce_dq>.
    Found 6-bit register for signal <cal1_bit_time_tap_cnt>.
    Found 6-bit adder for signal <cal1_bit_time_tap_cnt$add0000> created at line 1091.
    Found 6-bit subtractor for signal <cal1_bit_time_tap_cnt$addsub0000> created at line 1091.
    Found 2-bit register for signal <cal1_data_chk_last>.
    Found 1-bit register for signal <cal1_data_chk_last_valid>.
    Found 2-bit register for signal <cal1_data_chk_r>.
    Found 1-bit 64-to-1 multiplexer for signal <cal1_data_chk_r$varindex0000> created at line 830.
    Found 1-bit 64-to-1 multiplexer for signal <cal1_data_chk_r$varindex0001> created at line 830.
    Found 2-bit comparator equal for signal <cal1_detect_edge$cmp_eq0000> created at line 856.
    Found 1-bit register for signal <cal1_dlyce_dq>.
    Found 1-bit register for signal <cal1_dlyinc_dq>.
    Found 1-bit register for signal <cal1_dqs_dq_init_phase>.
    Found 1-bit register for signal <cal1_first_edge_done>.
    Found 6-bit register for signal <cal1_first_edge_tap_cnt>.
    Found 1-bit register for signal <cal1_found_rising>.
    Found 1-bit register for signal <cal1_found_second_edge>.
    Found 1-bit register for signal <cal1_found_window>.
    Found 7-bit register for signal <cal1_idel_dec_cnt>.
    Found 7-bit addsub for signal <cal1_idel_dec_cnt$share0000> created at line 1009.
    Found 6-bit register for signal <cal1_idel_inc_cnt>.
    Found 6-bit adder for signal <cal1_idel_inc_cnt$addsub0000> created at line 1036.
    Found 6-bit register for signal <cal1_idel_max_tap>.
    Found 1-bit register for signal <cal1_idel_max_tap_we>.
    Found 6-bit comparator less for signal <cal1_idel_max_tap_we$cmp_lt0000> created at line 975.
    Found 6-bit updown counter for signal <cal1_idel_tap_cnt>.
    Found 1-bit register for signal <cal1_idel_tap_limit_hit>.
    Found 7-bit register for signal <cal1_low_freq_idel_dec>.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec$add0000> created at line 959.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec$addsub0000> created at line 959.
    Found 1-bit register for signal <cal1_ref_req>.
    Found 4-bit up counter for signal <cal1_window_cnt>.
    Found 1-bit register for signal <cal2_curr_sel>.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0000> created at line 1259.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0001> created at line 1259.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0002> created at line 1259.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0003> created at line 1259.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0004> created at line 1259.
    Found 1-bit register for signal <cal2_dlyce_dqs>.
    Found 1-bit register for signal <cal2_dlyinc_dqs>.
    Found 6-bit register for signal <cal2_idel_dec_cnt>.
    Found 6-bit subtractor for signal <cal2_idel_dec_cnt$addsub0000> created at line 1424.
    Found 6-bit up counter for signal <cal2_idel_tap_cnt>.
    Found 6-bit register for signal <cal2_idel_tap_limit>.
    Found 6-bit adder for signal <cal2_idel_tap_limit$sub0000> created at line 1248.
    Found 1-bit register for signal <cal2_idel_tap_limit_hit>.
    Found 8-bit comparator equal for signal <cal2_idel_tap_limit_hit$cmp_eq0000> created at line 1281.
    Found 8-bit subtractor for signal <cal2_idel_tap_limit_hit$sub0000> created at line 1281.
    Found 1-bit register for signal <cal2_rd_data_fall_last_neg>.
    Found 1-bit register for signal <cal2_rd_data_fall_last_pos>.
    Found 1-bit register for signal <cal2_rd_data_last_valid_neg>.
    Found 1-bit register for signal <cal2_rd_data_last_valid_pos>.
    Found 1-bit register for signal <cal2_rd_data_rise_last_neg>.
    Found 1-bit register for signal <cal2_rd_data_rise_last_pos>.
    Found 8-bit register for signal <cal2_rd_data_sel>.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0000> created at line 721.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0001> created at line 721.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0002> created at line 721.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0003> created at line 721.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0004> created at line 721.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0005> created at line 721.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0006> created at line 721.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0007> created at line 721.
    Found 8-bit register for signal <cal2_rd_data_sel_r>.
    Found 1-bit register for signal <cal2_ref_req>.
    Found 1-bit register for signal <cal3_data_match>.
    Found 1-bit register for signal <cal3_data_match_stgd>.
    Found 5-bit subtractor for signal <cal3_rden_dly>.
    Found 5-bit register for signal <cal3_rden_srl_a>.
    Found 5-bit adder for signal <cal3_rden_srl_a$addsub0000> created at line 1723.
    Found 1-bit register for signal <cal4_data_match>.
    Found 1-bit register for signal <cal4_data_match_stgd>.
    Found 1-bit register for signal <cal4_dlyce_gate>.
    Found 1-bit register for signal <cal4_dlyinc_gate>.
    Found 1-bit register for signal <cal4_dlyrst_gate>.
    Found 5-bit register for signal <cal4_gate_srl_a>.
    Found 5-bit adder for signal <cal4_gate_srl_a$addsub0000> created at line 2247.
    Found 6-bit register for signal <cal4_idel_adj_cnt>.
    Found 6-bit subtractor for signal <cal4_idel_adj_cnt$addsub0000> created at line 2328.
    Found 1-bit register for signal <cal4_idel_adj_inc>.
    Found 1-bit register for signal <cal4_idel_bit_tap>.
    Found 1-bit register for signal <cal4_idel_max_tap>.
    Found 6-bit updown counter for signal <cal4_idel_tap_cnt>.
    Found 5-bit register for signal <cal4_rden_srl_a>.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0000> created at line 2162.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0001> created at line 2162.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0002> created at line 2162.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0003> created at line 2162.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0004> created at line 2162.
    Found 1-bit register for signal <cal4_ref_req>.
    Found 1-bit register for signal <cal4_seek_left>.
    Found 1-bit register for signal <cal4_stable_window>.
    Found 4-bit up counter for signal <cal4_window_cnt>.
    Found 1-bit register for signal <calib_ctrl_gate_pulse_r>.
    Found 1-bit register for signal <calib_ctrl_rden_negedge_r>.
    Found 1-bit register for signal <calib_ctrl_rden_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_done_tmp<3>>.
    Found 2-bit register for signal <calib_done_tmp<1:0>>.
    Found 2-bit register for signal <calib_err<3:2>>.
    Found 2-bit register for signal <calib_err_2>.
    Found 1-bit register for signal <calib_init_gate_pulse_r>.
    Found 1-bit register for signal <calib_init_gate_pulse_r1>.
    Found 1-bit register for signal <calib_init_rden_r>.
    Found 40-bit register for signal <calib_rden_dly>.
    Found 1-bit register for signal <calib_rden_edge_r>.
    Found 5-bit down counter for signal <calib_rden_pipe_cnt>.
    Found 5-bit register for signal <calib_rden_srl_a>.
    Found 1-bit register for signal <calib_rden_srl_out_r1>.
    Found 1-bit register for signal <calib_rden_valid>.
    Found 1-bit register for signal <calib_rden_valid_stgd>.
    Found 6-bit adder carry out for signal <COND_28$addsub0000>.
    Found 6-bit adder carry out for signal <COND_29$addsub0000>.
    Found 6-bit adder carry out for signal <COND_30$addsub0000>.
    Found 6-bit adder carry out for signal <COND_31$addsub0000>.
    Found 6-bit register for signal <count_dq>.
    Found 3-bit register for signal <count_dqs>.
    Found 3-bit register for signal <count_gate>.
    Found 3-bit register for signal <count_rden>.
    Found 3-bit adder for signal <count_rden$addsub0000> created at line 1739.
    Found 6-bit updown counter for signal <dbg_dq_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_dqs_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_gate_tap_cnt>.
    Found 40-bit register for signal <gate_dly>.
    Found 3-bit up counter for signal <idel_set_cnt>.
    Found 6-bit register for signal <next_count_dq>.
    Found 6-bit adder for signal <next_count_dq$addsub0000> created at line 1150.
    Found 3-bit register for signal <next_count_dqs>.
    Found 3-bit adder for signal <next_count_dqs$share0000> created at line 1307.
    Found 3-bit register for signal <next_count_gate>.
    Found 3-bit adder for signal <next_count_gate$addsub0000> created at line 2326.
    Found 1-bit register for signal <phy_init_rden_r>.
    Found 1-bit register for signal <phy_init_rden_r1>.
    Found 64-bit register for signal <rd_data_fall_1x_r>.
    Found 8-bit register for signal <rd_data_fall_1x_r1>.
    Found 8-bit register for signal <rd_data_fall_2x_r>.
    Found 64-bit register for signal <rd_data_rise_1x_r>.
    Found 8-bit register for signal <rd_data_rise_1x_r1>.
    Found 8-bit register for signal <rd_data_rise_2x_r>.
    Found 1-bit register for signal <rdd_fall_q1>.
    Found 1-bit register for signal <rdd_fall_q1_r>.
    Found 1-bit register for signal <rdd_fall_q1_r1>.
    Found 1-bit register for signal <rdd_fall_q2>.
    Found 1-bit register for signal <rdd_fall_q2_r>.
    Found 3-bit register for signal <rdd_mux_sel>.
    Found 1-bit register for signal <rdd_rise_q1>.
    Found 1-bit register for signal <rdd_rise_q1_r>.
    Found 1-bit register for signal <rdd_rise_q1_r1>.
    Found 1-bit register for signal <rdd_rise_q2>.
    Found 1-bit register for signal <rdd_rise_q2_r>.
    Found 1-bit register for signal <rden_dec>.
    Found 5-bit comparator greatequal for signal <rden_dec$cmp_ge0000> created at line 1806.
    Found 40-bit register for signal <rden_dly>.
    Found 5-bit register for signal <rden_dly_0>.
    Found 1-bit register for signal <rden_inc>.
    Found 5-bit comparator lessequal for signal <rden_inc$cmp_le0000> created at line 1804.
    Found 8-bit register for signal <rden_mux>.
    Found 5-bit comparator equal for signal <rden_mux_7$cmp_eq0000> created at line 1800.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred  87 Counter(s).
	inferred 671 D-type flip-flop(s).
	inferred  21 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   6 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <ddr2_phy_calib> synthesized.


Synthesizing Unit <ddr2_phy_dm_iob>.
    Related source file is "../synth/../rtl/ddr2_phy_dm_iob.v".
Unit <ddr2_phy_dm_iob> synthesized.


Synthesizing Unit <ddr2_phy_dqs_iob>.
    Related source file is "../synth/../rtl/ddr2_phy_dqs_iob.v".
    Found 1-bit register for signal <dqs_rst_n_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_phy_dqs_iob> synthesized.


Synthesizing Unit <ddr2_phy_dq_iob_1>.
    Related source file is "../synth/../rtl/ddr2_phy_dq_iob.v".
WARNING:Xst:1780 - Signal <stg1_out_rise_2s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_2m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_1s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_1m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_0m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_2s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_2m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_1s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_1m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_0m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ddr2_phy_dq_iob_1> synthesized.


Synthesizing Unit <ddr2_phy_dq_iob_2>.
    Related source file is "../synth/../rtl/ddr2_phy_dq_iob.v".
WARNING:Xst:1780 - Signal <stg1_out_rise_2s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_2m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_1s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_1m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_0s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_2s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_2m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_1s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_1m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_0s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ddr2_phy_dq_iob_2> synthesized.


Synthesizing Unit <ddr2_usr_rd>.
    Related source file is "../synth/../rtl/ddr2_usr_rd.v".
WARNING:Xst:1305 - Output <rd_ecc_error> is never assigned. Tied to value 00.
WARNING:Xst:1780 - Signal <sb_ecc_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rise_data_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rden_sel_r<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_out_rise_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_out_fall_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fall_data_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <db_ecc_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_rden_r<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 64-bit register for signal <rd_data_out_rise>.
    Found 64-bit register for signal <rd_data_out_fall>.
    Found 8-bit register for signal <ctrl_rden_r>.
    Found 1-bit register for signal <fifo_rden_r0>.
    Found 64-bit register for signal <rd_data_in_fall_r>.
    Found 64-bit register for signal <rd_data_in_rise_r>.
    Found 8-bit register for signal <rden_sel_r>.
    Summary:
	inferred 273 D-type flip-flop(s).
Unit <ddr2_usr_rd> synthesized.


Synthesizing Unit <ddr2_usr_addr_fifo>.
    Related source file is "../synth/../rtl/ddr2_usr_addr_fifo.v".
WARNING:Xst:646 - Signal <fifo_data_out<35:34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_usr_addr_fifo> synthesized.


Synthesizing Unit <ddr2_usr_wr>.
    Related source file is "../synth/../rtl/ddr2_usr_wr.v".
WARNING:Xst:1780 - Signal <mask_data_in_ecc_wire> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mask_data_in_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_mask_data_out_ecc_wire> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_mask_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_wdf_afull<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_usr_wr> synthesized.


Synthesizing Unit <ddr2_tb_test_cmp>.
    Related source file is "../synth/../rtl/ddr2_tb_test_cmp.v".
WARNING:Xst:646 - Signal <cmp_data_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <error_cmp>.
    Found 1-bit register for signal <error>.
    Found 8-bit comparator not equal for signal <byte_err_fall_0$cmp_ne0000> created at line 207.
    Found 8-bit comparator not equal for signal <byte_err_fall_1$cmp_ne0000> created at line 207.
    Found 8-bit comparator not equal for signal <byte_err_fall_2$cmp_ne0000> created at line 207.
    Found 8-bit comparator not equal for signal <byte_err_fall_3$cmp_ne0000> created at line 207.
    Found 8-bit comparator not equal for signal <byte_err_fall_4$cmp_ne0000> created at line 207.
    Found 8-bit comparator not equal for signal <byte_err_fall_5$cmp_ne0000> created at line 207.
    Found 8-bit comparator not equal for signal <byte_err_fall_6$cmp_ne0000> created at line 207.
    Found 8-bit comparator not equal for signal <byte_err_fall_7$cmp_ne0000> created at line 207.
    Found 8-bit register for signal <byte_err_fall_r>.
    Found 8-bit comparator not equal for signal <byte_err_rise_0$cmp_ne0000> created at line 211.
    Found 8-bit comparator not equal for signal <byte_err_rise_1$cmp_ne0000> created at line 211.
    Found 8-bit comparator not equal for signal <byte_err_rise_2$cmp_ne0000> created at line 211.
    Found 8-bit comparator not equal for signal <byte_err_rise_3$cmp_ne0000> created at line 211.
    Found 8-bit comparator not equal for signal <byte_err_rise_4$cmp_ne0000> created at line 211.
    Found 8-bit comparator not equal for signal <byte_err_rise_5$cmp_ne0000> created at line 211.
    Found 8-bit comparator not equal for signal <byte_err_rise_6$cmp_ne0000> created at line 211.
    Found 8-bit comparator not equal for signal <byte_err_rise_7$cmp_ne0000> created at line 211.
    Found 8-bit register for signal <byte_err_rise_r>.
    Found 1-bit register for signal <cmp_start>.
    Found 1-bit register for signal <err_fall>.
    Found 1-bit register for signal <err_rise>.
    Found 1-bit register for signal <error_tmp_r>.
    Found 128-bit register for signal <rd_data_r2>.
    Found 1-bit register for signal <rd_data_valid_r1>.
    Found 1-bit register for signal <rd_data_valid_r2>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <rst_r1>.
    Summary:
	inferred 154 D-type flip-flop(s).
	inferred  16 Comparator(s).
Unit <ddr2_tb_test_cmp> synthesized.


Synthesizing Unit <ddr2_tb_test_addr_gen>.
    Related source file is "../synth/../rtl/ddr2_tb_test_addr_gen.v".
WARNING:Xst:646 - Signal <ramb_dout<35:34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ramb_dout<30>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ramb_dout<27:25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ramb_dout<11:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 31-bit register for signal <app_af_addr>.
    Found 3-bit register for signal <app_af_cmd>.
    Found 1-bit register for signal <app_af_wren>.
    Found 26-bit register for signal <af_addr_r<25:0>>.
    Found 3-bit register for signal <af_cmd_r>.
    Found 1-bit register for signal <af_wren_r>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <rst_r1>.
    Found 6-bit up counter for signal <wr_addr_cnt>.
    Found 1-bit register for signal <wr_addr_en_r0>.
    Found 1-bit register for signal <wr_addr_en_r1>.
    Summary:
	inferred   1 Counter(s).
	inferred  69 D-type flip-flop(s).
Unit <ddr2_tb_test_addr_gen> synthesized.


Synthesizing Unit <ddr2_tb_test_data_gen>.
    Related source file is "../synth/../rtl/ddr2_tb_test_data_gen.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <rd_state> of Case statement line 246 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <rd_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <wr_state> of Case statement line 200 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <wr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_6> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_r1 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_r1 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 128-bit register for signal <app_wdf_data>.
    Found 16-bit register for signal <app_wdf_mask_data>.
    Found 128-bit register for signal <app_wdf_data_r>.
    Found 16-bit register for signal <app_wdf_mask_data_r>.
    Found 64-bit register for signal <rd_data_pat_fall>.
    Found 64-bit register for signal <rd_data_pat_rise>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <rst_r1>.
    Found 1-bit register for signal <wr_data_en_r>.
    Found 64-bit register for signal <wr_data_fall>.
    Found 64-bit register for signal <wr_data_rise>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred 547 D-type flip-flop(s).
Unit <ddr2_tb_test_data_gen> synthesized.


Synthesizing Unit <ddr2_usr_top>.
    Related source file is "../synth/../rtl/ddr2_usr_top.v".
Unit <ddr2_usr_top> synthesized.


Synthesizing Unit <ddr2_phy_io>.
    Related source file is "../synth/../rtl/ddr2_phy_io.v".
Unit <ddr2_phy_io> synthesized.


Synthesizing Unit <ddr2_tb_test_gen>.
    Related source file is "../synth/../rtl/ddr2_tb_test_gen.v".
Unit <ddr2_tb_test_gen> synthesized.


Synthesizing Unit <ddr2_tb_top>.
    Related source file is "../synth/../rtl/ddr2_tb_top.v".
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk0 (rising_edge)                             |
    | Reset              | rst_r1 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <app_af_not_afull_r>.
    Found 1-bit register for signal <app_wdf_not_afull_r>.
    Found 3-bit register for signal <burst_cnt>.
    Found 3-bit subtractor for signal <burst_cnt$addsub0000> created at line 261.
    Found 1-bit register for signal <phy_init_done_tb_r>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <rst_r1>.
    Found 4-bit register for signal <state_cnt>.
    Found 4-bit adder for signal <state_cnt$share0000> created at line 237.
    Found 1-bit register for signal <wr_addr_en>.
    Found 1-bit register for signal <wr_data_en>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <ddr2_tb_top> synthesized.


Synthesizing Unit <ddr2_phy_top>.
    Related source file is "../synth/../rtl/ddr2_phy_top.v".
Unit <ddr2_phy_top> synthesized.


Synthesizing Unit <ddr2_mem_if_top>.
    Related source file is "../synth/../rtl/ddr2_mem_if_top.v".
Unit <ddr2_mem_if_top> synthesized.


Synthesizing Unit <ddr2_top>.
    Related source file is "../synth/../rtl/ddr2_top.v".
Unit <ddr2_top> synthesized.


Synthesizing Unit <ddr2_sdram>.
    Related source file is "../synth/../rtl/ddr2_sdram.v".
WARNING:Xst:1780 - Signal <vio3_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio2_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio1_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio0_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <error_cmp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_rden_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_rd_data_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dqs_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dq_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ddr2_sdram> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 3x3-bit multiplier                                    : 2
# Adders/Subtractors                                   : 24
 3-bit adder                                           : 3
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 4
 6-bit adder carry out                                 : 4
 6-bit subtractor                                      : 3
 7-bit adder                                           : 2
 7-bit addsub                                          : 1
 8-bit subtractor                                      : 1
# Counters                                             : 106
 12-bit up counter                                     : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 1
 3-bit down counter                                    : 3
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 5
 5-bit down counter                                    : 5
 6-bit up counter                                      : 2
 6-bit updown counter                                  : 82
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
# Accumulators                                         : 1
 2-bit up accumulator                                  : 1
# Registers                                            : 727
 1-bit register                                        : 646
 12-bit register                                       : 2
 128-bit register                                      : 4
 15-bit register                                       : 1
 16-bit register                                       : 7
 2-bit register                                        : 7
 25-bit register                                       : 3
 29-bit register                                       : 2
 3-bit register                                        : 11
 31-bit register                                       : 4
 4-bit register                                        : 5
 5-bit register                                        : 6
 6-bit register                                        : 9
 64-bit register                                       : 12
 7-bit register                                        : 2
 8-bit register                                        : 6
# Comparators                                          : 43
 13-bit comparator not equal                           : 4
 15-bit comparator equal                               : 1
 2-bit comparator equal                                : 5
 2-bit comparator less                                 : 1
 3-bit comparator greatequal                           : 2
 3-bit comparator lessequal                            : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 4
 6-bit comparator less                                 : 1
 8-bit comparator equal                                : 1
 8-bit comparator lessequal                            : 1
 8-bit comparator not equal                            : 16
# Multiplexers                                         : 11
 1-bit 40-to-1 multiplexer                             : 5
 1-bit 64-to-1 multiplexer                             : 2
 1-bit 8-to-1 multiplexer                              : 4
# Xors                                                 : 13
 1-bit xor2                                            : 13

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <u_ddr2_tb_top_0/state/FSM> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_state/FSM> on signal <rd_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_state/FSM> on signal <wr_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state/FSM> on signal <cal4_state[1:8]> with speed1 encoding.
-------------------
 State | Encoding
-------------------
 000   | 01000000
 001   | 00100000
 010   | 00000100
 011   | 00001000
 100   | 00000001
 101   | 00010000
 110   | 00000010
 111   | 10000000
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_state/FSM> on signal <cal3_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 100
 011   | 010
 100   | 011
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state/FSM> on signal <cal2_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state/FSM> on signal <cal1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r/FSM> on signal <init_state_r[1:26]> with one-hot encoding.
-------------------------------------
 State | Encoding
-------------------------------------
 00000 | 00000000000000100000000000
 00001 | 00000000000010000000000000
 00010 | 00100000000000000000000000
 00011 | 00000000010000000000000000
 00100 | 00000000000001000000000000
 00101 | 00000000000100000000000000
 00110 | 00000000001000000000000000
 00111 | 00000000000000010000000000
 01000 | 00000000000000000000000100
 01001 | 00000000000000000000001000
 01010 | 00000000000000000000010000
 01011 | 00000000000000000000000001
 01100 | 00000000000000000000000010
 01101 | 00000000000000000001000000
 01110 | 00000000000000000010000000
 01111 | 00000000000000000100000000
 10000 | 00000000000000001000000000
 10001 | unreached
 10010 | 00000000000000000000100000
 10011 | 00000000100000000000000000
 10100 | 00000001000000000000000000
 10101 | 00000100000000000000000000
 10110 | 00001000000000000000000000
 10111 | 00010000000000000000000000
 11000 | 01000000000000000000000000
 11001 | 10000000000000000000000000
 11010 | 00000010000000000000000000
 11011 | unreached
 11100 | unreached
-------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r/FSM> on signal <state_r[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 00000 | 000000000001
 00001 | 000000010000
 00010 | 000000001000
 00011 | 000000000010
 00100 | 000001000000
 00101 | 000000100000
 00110 | 000010000000
 00111 | 001000000000
 01000 | 100000000000
 01001 | 000100000000
 01010 | 010000000000
 01011 | 000000000100
-----------------------
Loading device for application Rf_Device from file '5vlx110t.nph' in environment D:\Xilinx10.1\ISE.
Loading core <icon> for timing and area information for instance <i_icon>.
Loading core <ila> for timing and area information for instance <i_ila>.
WARNING:Xst:2404 -  FFs/Latches <app_af_addr<30:26>> (without init value) have a constant value of 0 in block <ddr2_tb_test_addr_gen>.
WARNING:Xst:2404 -  FFs/Latches <af_cmd_r<2:2>> (without init value) have a constant value of 0 in block <ddr2_tb_test_addr_gen>.
WARNING:Xst:2404 -  FFs/Latches <app_wdf_mask_data_r<15:0>> (without init value) have a constant value of 0 in block <ddr2_tb_test_data_gen>.
WARNING:Xst:2404 -  FFs/Latches <app_af_cmd<2:2>> (without init value) have a constant value of 0 in block <ddr2_tb_test_addr_gen>.
WARNING:Xst:2404 -  FFs/Latches <app_wdf_mask_data<15:0>> (without init value) have a constant value of 0 in block <ddr2_tb_test_data_gen>.

Synthesizing (advanced) Unit <ddr2_phy_calib>.
	Found pipelined multiplier on signal <_COND_23>:
		- 1 pipeline level(s) found in a register on signal <count_rden>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_COND_32>:
		- 1 pipeline level(s) found in a register on signal <count_gate>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__COND_23 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__COND_32 by adding 2 register level(s).
Unit <ddr2_phy_calib> synthesized (advanced).
WARNING:Xst:2677 - Node <af_addr_r1_25> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_26> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_27> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_25> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_26> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_27> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <bank_hit_r1_3> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_25> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_26> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_27> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_0> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_2> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_4> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_6> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_8> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_10> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_11> of sequential type is unconnected in block <ddr2_ctrl>.
INFO:Xst:2261 - The FF/Latch <dq_oe_270_1> in Unit <ddr2_phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_oe_270> 
WARNING:Xst:2677 - Node <init_state_r1_4> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_5> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_6> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_8> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_9> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_11> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_12> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_13> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_14> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_15> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_16> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_17> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_18> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_19> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_20> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_21> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_22> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_24> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_25> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_27> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_28> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_3> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_4> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_5> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_10> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_11> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_12> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_13> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_14> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_15> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_16> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_17> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_18> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_19> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_20> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_21> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_22> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_24> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_25> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_26> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_27> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_28> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <calib_done_r_0> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_1> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_3> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <rden_sel_r_1> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_2> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_3> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_4> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_5> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_6> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_7> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_1> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_2> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_3> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_4> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_5> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_6> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_7> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:1710 - FF/Latch <ddr_addr_r_0> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <calib_err_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_err_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_err_2_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <rden_dec> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_err_2_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <error_cmp> of sequential type is unconnected in block <u_tb_test_cmp>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 3x3-bit registered multiplier                         : 2
# Adders/Subtractors                                   : 24
 3-bit adder                                           : 3
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 4
 6-bit adder carry out                                 : 4
 6-bit subtractor                                      : 3
 7-bit adder                                           : 2
 7-bit addsub                                          : 1
 8-bit subtractor                                      : 1
# Counters                                             : 105
 12-bit up counter                                     : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 1
 3-bit down counter                                    : 3
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 5
 5-bit down counter                                    : 4
 6-bit up counter                                      : 2
 6-bit updown counter                                  : 82
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
# Accumulators                                         : 1
 2-bit up accumulator                                  : 1
# Registers                                            : 3426
 Flip-Flops                                            : 3426
# Comparators                                          : 43
 13-bit comparator not equal                           : 4
 15-bit comparator equal                               : 1
 2-bit comparator equal                                : 5
 2-bit comparator less                                 : 1
 3-bit comparator greatequal                           : 2
 3-bit comparator lessequal                            : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 4
 6-bit comparator less                                 : 1
 8-bit comparator equal                                : 1
 8-bit comparator lessequal                            : 1
 8-bit comparator not equal                            : 16
# Multiplexers                                         : 11
 1-bit 40-to-1 multiplexer                             : 5
 1-bit 64-to-1 multiplexer                             : 2
 1-bit 8-to-1 multiplexer                              : 4
# Xors                                                 : 13
 1-bit xor2                                            : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/rst_r> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/rst_r> 
WARNING:Xst:1710 - FF/Latch <burst_addr_r_0> (without init value) has a constant value of 0 in block <ddr2_phy_init>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance u_dcm_base in unit ddr2_infrastructure of type DCM_BASE has been replaced by DCM_ADV
INFO:Xst:1901 - Instance u_wr_rd_addr_lookup in unit ddr2_tb_test_addr_gen of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance gen_dqs[7].u_iob_dqs/u_iddr_dq_ce in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dqs[6].u_iob_dqs/u_iddr_dq_ce in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dqs[5].u_iob_dqs/u_iddr_dq_ce in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dqs[4].u_iob_dqs/u_iddr_dq_ce in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dqs[3].u_iob_dqs/u_iddr_dq_ce in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dqs[2].u_iob_dqs/u_iddr_dq_ce in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dqs[1].u_iob_dqs/u_iddr_dq_ce in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dqs[0].u_iob_dqs/u_iddr_dq_ce in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[63].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[59].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[57].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[55].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[54].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[49].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[47].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[46].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[45].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[44].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[39].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[38].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[37].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[32].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[31].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[30].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[28].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[24].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[21].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[20].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[19].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[18].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[13].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[12].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[11].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[10].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[9].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[6].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[1].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[0].u_iob_dq/gen_stg2_0s.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[62].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[61].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[60].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[58].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[56].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[53].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[52].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[51].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[50].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[48].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[43].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[42].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[41].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[40].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[36].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[35].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[34].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[33].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[29].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[27].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[26].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[25].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[23].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[22].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[17].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[16].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[15].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[14].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[8].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[7].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[5].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[4].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[3].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_dq[2].u_iob_dq/gen_stg2_0m.u_iddr_dq in unit ddr2_phy_io of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf in unit ddr2_sdram of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf in unit ddr2_sdram of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af in unit ddr2_sdram of type FIFO36 has been replaced by FIFO36_EXP
WARNING:Xst:1710 - FF/Latch <ddr_addr_r_0> (without init value) has a constant value of 0 in block <ddr2_phy_init>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <init_data_r_1> in Unit <ddr2_phy_write> is equivalent to the following 47 FFs/Latches, which will be removed : <init_data_r_2> <init_data_r_3> <init_data_r_5> <init_data_r_6> <init_data_r_7> <init_data_r_9> <init_data_r_10> <init_data_r_11> <init_data_r_13> <init_data_r_14> <init_data_r_15> <init_data_r_17> <init_data_r_18> <init_data_r_19> <init_data_r_21> <init_data_r_22> <init_data_r_23> <init_data_r_25> <init_data_r_26> <init_data_r_27> <init_data_r_29> <init_data_r_30> <init_data_r_31> <init_data_r_33> <init_data_r_34> <init_data_r_35> <init_data_r_37> <init_data_r_38> <init_data_r_39> <init_data_r_41> <init_data_r_42> <init_data_r_43> <init_data_r_45> <init_data_r_46> <init_data_r_47> <init_data_r_49> <init_data_r_50> <init_data_r_51> <init_data_r_53> <init_data_r_54> <init_data_r_55> <init_data_r_57> <init_data_r_58> <init_data_r_59> <init_data_r_61> <init_data_r_62> <init_data_r_63> 
INFO:Xst:2261 - The FF/Latch <init_data_f_0> in Unit <ddr2_phy_write> is equivalent to the following 15 FFs/Latches, which will be removed : <init_data_f_4> <init_data_f_8> <init_data_f_12> <init_data_f_16> <init_data_f_20> <init_data_f_24> <init_data_f_28> <init_data_f_32> <init_data_f_36> <init_data_f_40> <init_data_f_44> <init_data_f_48> <init_data_f_52> <init_data_f_56> <init_data_f_60> 
INFO:Xst:2261 - The FF/Latch <init_data_f_1> in Unit <ddr2_phy_write> is equivalent to the following 47 FFs/Latches, which will be removed : <init_data_f_2> <init_data_f_3> <init_data_f_5> <init_data_f_6> <init_data_f_7> <init_data_f_9> <init_data_f_10> <init_data_f_11> <init_data_f_13> <init_data_f_14> <init_data_f_15> <init_data_f_17> <init_data_f_18> <init_data_f_19> <init_data_f_21> <init_data_f_22> <init_data_f_23> <init_data_f_25> <init_data_f_26> <init_data_f_27> <init_data_f_29> <init_data_f_30> <init_data_f_31> <init_data_f_33> <init_data_f_34> <init_data_f_35> <init_data_f_37> <init_data_f_38> <init_data_f_39> <init_data_f_41> <init_data_f_42> <init_data_f_43> <init_data_f_45> <init_data_f_46> <init_data_f_47> <init_data_f_49> <init_data_f_50> <init_data_f_51> <init_data_f_53> <init_data_f_54> <init_data_f_55> <init_data_f_57> <init_data_f_58> <init_data_f_59> <init_data_f_61> <init_data_f_62> <init_data_f_63> 
INFO:Xst:2261 - The FF/Latch <init_data_r_0> in Unit <ddr2_phy_write> is equivalent to the following 15 FFs/Latches, which will be removed : <init_data_r_4> <init_data_r_8> <init_data_r_12> <init_data_r_16> <init_data_r_20> <init_data_r_24> <init_data_r_28> <init_data_r_32> <init_data_r_36> <init_data_r_40> <init_data_r_44> <init_data_r_48> <init_data_r_52> <init_data_r_56> <init_data_r_60> 
INFO:Xst:2261 - The FF/Latch <count_gate_0> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_32_2> 
INFO:Xst:2261 - The FF/Latch <count_gate_1> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_32_1> 
INFO:Xst:2261 - The FF/Latch <count_gate_2> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_32_0> 
INFO:Xst:2261 - The FF/Latch <count_rden_0> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_23_2> 
INFO:Xst:2261 - The FF/Latch <count_rden_1> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_23_1> 
INFO:Xst:2261 - The FF/Latch <count_rden_2> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_23_0> 

Optimizing unit <ddr2_sdram> ...

Optimizing unit <ddr2_ctrl> ...

Optimizing unit <ddr2_phy_write> ...

Optimizing unit <ddr2_infrastructure> ...

Optimizing unit <ddr2_phy_ctl_io> ...

Optimizing unit <ddr2_phy_init> ...
INFO:Xst:2261 - The FF/Latch <ddr_addr_r_6> in Unit <ddr2_phy_init> is equivalent to the following FF/Latch, which will be removed : <ddr_addr_r_1> 

Optimizing unit <ddr2_phy_calib> ...

Optimizing unit <ddr2_usr_rd> ...

Optimizing unit <ddr2_tb_test_cmp> ...

Optimizing unit <ddr2_tb_test_addr_gen> ...

Optimizing unit <ddr2_tb_test_data_gen> ...

Optimizing unit <ddr2_phy_io> ...

Optimizing unit <ddr2_tb_top> ...
WARNING:Xst:1710 - FF/Latch <burst_cnt_1> (without init value) has a constant value of 0 in block <ddr2_tb_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <burst_cnt_2> (without init value) has a constant value of 0 in block <ddr2_tb_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_cnt_3> (without init value) has a constant value of 0 in block <ddr2_tb_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <burst_cnt_2> (without init value) has a constant value of 0 in block <ddr2_tb_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_cnt_1> (without init value) has a constant value of 0 in block <ddr2_tb_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_cnt_3> (without init value) has a constant value of 0 in block <ddr2_tb_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <burst_cnt_1> (without init value) has a constant value of 0 in block <ddr2_tb_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <burst_cnt_2> (without init value) has a constant value of 0 in block <ddr2_tb_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cal2_idel_dec_cnt_5> (without init value) has a constant value of 0 in block <ddr2_phy_calib>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cal2_idel_dec_cnt_5> (without init value) has a constant value of 0 in block <ddr2_phy_calib>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_2_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dec> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_2_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_0> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_1> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_2> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_3> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_4> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_5> of sequential type is unconnected in block <ddr2_sdram>.
WARNING:Xst:2677 - Node <u_ddr2_tb_top_0/u_tb_test_cmp/error_cmp> of sequential type is unconnected in block <ddr2_sdram>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_1> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_5> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_9> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_13> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_17> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_21> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_25> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_29> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_33> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_37> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_41> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_45> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_49> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_53>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_57> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_61> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_3> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_7> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_11> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_15> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_19> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_23> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_27> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_31> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_35> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_39> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_43> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_47> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_51> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_55>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_59> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_63> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_0> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_4> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_8> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_12> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_16> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_20> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_24> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_28> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_32> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_36> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_40> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_44> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_48> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_52>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_56> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_60> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_1> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_5> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_9> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_13> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_17> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_21> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_25> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_29> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_33> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_37> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_41> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_45> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_49> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_53>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_57> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_61> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_2> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_6> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_10> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_14> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_18> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_22> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_26> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_30> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_34> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_38> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_42> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_46> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_50> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_54>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_58> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_fall_62> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_3> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_7> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_11> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_15> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_19> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_23> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_27> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_31> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_35> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_39> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_43> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_47> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_51> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_55>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_59> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_63> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_0> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_4> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_8> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_12> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_16> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_20> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_24> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_28> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_32> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_36> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_40> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_44> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_48> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_52>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_56> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_60> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_2> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_6> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_10> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_14> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_18> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_22> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_26> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_30> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_34> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_38> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_42> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_46> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_50> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_54>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_58> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_pat_rise_62> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_2> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_6> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_10> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_14> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_18> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_22> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_26> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_30> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_34> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_38> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_42> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_46> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_50> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_54> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_58>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_62> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_3> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_7> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_11> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_15> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_19> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_23> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_27> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_31> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_35> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_39> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_43> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_47> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_51> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_55> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_59>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_63> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_0> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_4> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_8> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_12> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_16> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_20> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_24> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_28> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_32> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_36> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_40> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_44> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_48> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_52> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_56>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_60> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_2> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_6> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_10> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_14> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_18> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_22> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_26> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_30> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_34> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_38> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_42> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_46> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_50> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_54> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_58>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_62> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_3> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_7> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_11> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_15> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_19> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_23> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_27> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_31> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_35> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_39> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_43> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_47> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_51> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_55> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_59>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_63> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_0> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_4> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_8> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_12> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_16> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_20> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_24> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_28> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_32> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_36> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_40> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_44> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_48> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_52> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_56>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_60> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_1> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_5> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_9> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_13> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_17> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_21> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_25> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_29> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_33> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_37> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_41> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_45> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_49> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_53> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_57>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_fall_61> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_1> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_5> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_9> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_13> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_17> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_21> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_25> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_29> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_33> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_37> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_41> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_45> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_49> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_53> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_57>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/wr_data_rise_61> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_16> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_2> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_24> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_32> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_8> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_1> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_40> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_0> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_48> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_56> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_8> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_16> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_2> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_24> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_3> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_32> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_4> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_40> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_5> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_48> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_6> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_56> in Unit <ddr2_sdram> is equivalent to the following FF/Latch, which will be removed : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_2> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_6> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_10> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_14> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_18> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_22> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_26> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_30> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_34> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_38> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_42> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_46> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_50> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_54>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_58> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_62> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_3> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_7> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_11> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_15> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_19> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_23> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_27> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_31> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_35> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_39> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_43> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_47> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_51> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_55>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_59> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_63> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_64> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_68> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_72> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_76> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_80> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_84> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_88> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_92> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_96> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_100> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_104> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_108> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_112> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_116>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_120> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_124> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_65> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_69> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_73> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_77> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_81> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_85> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_89> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_93> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_97> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_101> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_105> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_109> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_113> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_117>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_121> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_125> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_66> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_70> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_74> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_78> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_82> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_86> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_90> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_94> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_98> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_102> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_106> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_110> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_114> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_118>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_122> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_126> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_67> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_71> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_75> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_79> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_83> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_87> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_91> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_95> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_99> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_103> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_107> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_111> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_115> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_119>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_123> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_127> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_0> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_4> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_8> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_12> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_16> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_20> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_24> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_28> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_32> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_36> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_40> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_44> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_48> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_52>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_56> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_60> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_1> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_5> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_9> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_13> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_17> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_21> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_25> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_29> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_33> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_37> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_41> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_45> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_49> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_53>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_57> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_r_61> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_64> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_68> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_72> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_76> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_80> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_84> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_88> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_92> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_96> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_100> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_104> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_108> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_112> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_116> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_120>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_124> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_65> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_69> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_73> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_77> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_81> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_85> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_89> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_93> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_97> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_101> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_105> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_109> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_113> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_117> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_121>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_125> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_66> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_70> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_74> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_78> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_82> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_86> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_90> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_94> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_98> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_102> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_106> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_110> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_114> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_118> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_122>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_126> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_67> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_71> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_75> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_79> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_83> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_87> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_91> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_95> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_99> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_103> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_107> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_111> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_115> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_119> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_123>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_127> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_0> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_4> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_8> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_12> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_16> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_20> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_24> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_28> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_32> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_36> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_40> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_44> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_48> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_52> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_56>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_60> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_1> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_5> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_9> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_13> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_17> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_21> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_25> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_29> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_33> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_37> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_41> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_45> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_49> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_53> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_57>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_61> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_2> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_6> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_10> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_14> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_18> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_22> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_26> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_30> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_34> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_38> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_42> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_46> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_50> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_54> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_58>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_62> 
INFO:Xst:2261 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_3> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches, which will be removed : <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_7> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_11> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_15> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_19> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_23> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_27> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_31> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_35> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_39> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_43> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_47> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_51> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_55> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_59>
   <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_63> 
Found area constraint ratio of 100 (+ 5) on block ddr2_sdram, actual ratio is 6.
INFO:Xst:2260 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[3].ff_cmp_data> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches : <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[7].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[11].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[15].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[19].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[23].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[27].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[31].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[35].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[39].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[43].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[47].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[51].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[55].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[59].ff_cmp_data>
   <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[63].ff_cmp_data> 
INFO:Xst:2260 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[64].ff_cmp_data> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches : <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[68].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[72].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[76].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[80].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[84].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[88].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[92].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[96].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[100].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[104].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[108].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[112].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[116].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[120].ff_cmp_data>
   <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[124].ff_cmp_data> 
INFO:Xst:2260 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[65].ff_cmp_data> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches : <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[69].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[73].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[77].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[81].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[85].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[89].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[93].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[97].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[101].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[105].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[109].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[113].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[117].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[121].ff_cmp_data>
   <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[125].ff_cmp_data> 
INFO:Xst:2260 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[0].ff_cmp_data> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches : <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[4].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[8].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[12].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[16].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[20].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[24].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[28].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[32].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[36].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[40].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[44].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[48].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[52].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[56].ff_cmp_data>
   <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[60].ff_cmp_data> 
INFO:Xst:2260 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <ddr2_sdram> is equivalent to the following 7 FFs/Latches : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[1].ff_cmp_data> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches : <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[5].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[9].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[13].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[17].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[21].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[25].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[29].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[33].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[37].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[41].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[45].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[49].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[53].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[57].ff_cmp_data>
   <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[61].ff_cmp_data> 
INFO:Xst:2260 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <ddr2_sdram> is equivalent to the following 7 FFs/Latches : <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/ff_rd_data_valid_r> in Unit <ddr2_sdram> is equivalent to the following FF/Latch : <u_ddr2_tb_top_0/u_tb_test_cmp/ff_rd_data_valid_r> 
INFO:Xst:2260 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[66].ff_cmp_data> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches : <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[70].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[74].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[78].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[82].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[86].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[90].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[94].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[98].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[102].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[106].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[110].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[114].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[118].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[122].ff_cmp_data>
   <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[126].ff_cmp_data> 
INFO:Xst:2260 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[2].ff_cmp_data> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches : <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[6].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[10].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[14].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[18].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[22].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[26].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[30].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[34].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[38].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[42].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[46].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[50].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[54].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[58].ff_cmp_data>
   <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[62].ff_cmp_data> 
INFO:Xst:2260 - The FF/Latch <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[67].ff_cmp_data> in Unit <ddr2_sdram> is equivalent to the following 15 FFs/Latches : <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[71].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[75].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[79].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[83].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[87].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[91].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[95].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[99].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[103].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[107].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[111].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[115].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[119].ff_cmp_data> <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[123].ff_cmp_data>
   <u_ddr2_tb_top_0/u_tb_test_cmp/gen_cmp_data[127].ff_cmp_data> 
INFO:Xst:2260 - The FF/Latch <u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/rst_r> in Unit <ddr2_sdram> is equivalent to the following 5 FFs/Latches : <u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r> <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r> <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/rst_r> <u_ddr2_tb_top_0/u_tb_test_cmp/rst_r> <u_ddr2_tb_top_0/rst_r> 
FlipFlop u_ddr2_infrastructure/rst0_sync_r_24 has been replicated 2 time(s)
FlipFlop u_ddr2_infrastructure/rst90_sync_r_24 has been replicated 6 time(s)
FlipFlop u_ddr2_infrastructure/rstdiv0_sync_r_10 has been replicated 3 time(s)
FlipFlop u_ddr2_infrastructure/rstdiv0_sync_r_11 has been replicated 38 time(s)
FlipFlop u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <ddr2_sdram> :
	Found 24-bit shift register for signal <u_ddr2_infrastructure/rst90_sync_r_23>.
	Found 10-bit shift register for signal <u_ddr2_infrastructure/rstdiv0_sync_r_9>.
	Found 25-bit shift register for signal <u_ddr2_infrastructure/rst200_sync_r_24>.
	Found 3-bit shift register for signal <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done>.
	Found 16-bit shift register for signal <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_2>.
	Found 15-bit shift register for signal <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift3_r_15>.
	Found 15-bit shift register for signal <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift1_r_15>.
	Found 15-bit shift register for signal <u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift0_r_15>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_0>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_1>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_2>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_3>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_64>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_65>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_66>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/app_wdf_data_67>.
	Found 4-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_wren>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_0>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_1>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_2>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_3>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_4>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_5>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_6>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_7>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_8>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_9>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_10>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_11>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_12>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_13>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_14>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_15>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_16>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_17>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_18>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_19>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_20>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_21>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_22>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_23>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_24>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_addr_25>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_cmd_0>.
	Found 2-bit shift register for signal <u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/app_af_cmd_1>.
Unit <ddr2_sdram> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2770
 Flip-Flops                                            : 2770
# Shift Registers                                      : 45
 10-bit shift register                                 : 1
 15-bit shift register                                 : 3
 16-bit shift register                                 : 1
 2-bit shift register                                  : 36
 24-bit shift register                                 : 1
 25-bit shift register                                 : 1
 3-bit shift register                                  : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================

Clock Information:
------------------
---------------------------------------------+---------------------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)                 | Load  |
---------------------------------------------+---------------------------------------+-------+
i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL| BUFG                                  | 132   |
i_icon/U0/iUPDATE_OUT                        | NONE(i_icon/U0/U_ICON/U_iDATA_CMD)    | 1     |
sys_clk_p                                    | u_ddr2_infrastructure/u_dcm_base:CLK0 | 2107  |
sys_clk_p                                    | u_ddr2_infrastructure/u_dcm_base:CLK90| 345   |
sys_clk_p                                    | u_ddr2_infrastructure/u_dcm_base:CLKDV| 957   |
clk200_p                                     | IBUFGDS_LVPECL_25+BUFG                | 27    |
---------------------------------------------+---------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                         | Buffer(FF name)                                                                                                                    | Load  |
-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
u_ddr2_infrastructure/rst_tmp(u_ddr2_infrastructure/rst_tmp1:O)                                        | NONE(u_ddr2_infrastructure/rst0_sync_r_4)                                                                                          | 111   |
i_ila/N0(i_ila/XST_GND:G)                                                                              | NONE(i_ila/U0/I_DQ.G_DW[24].U_DQ)                                                                                                  | 81    |
N0(XST_GND:G)                                                                                          | NONE(u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                         | 36    |
u_ddr2_infrastructure/dcm_lock_inv(u_ddr2_infrastructure/dcm_lock_inv1_INV_0:O)                        | NONE(u_ddr2_infrastructure/dcm_lock_inv_shift22)                                                                                   | 25    |
i_ila/N1(i_ila/XST_VCC:P)                                                                              | NONE(i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16)| 20    |
i_icon/U0/U_ICON/U_CMD/iSEL_n(i_icon/U0/U_ICON/U_CMD/U_SEL_n:O)                                        | NONE(i_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET)                                                                           | 10    |
i_icon/CONTROL0<20>(i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                             | NONE(i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[0].U_IREG)       | 8     |
u_ddr2_infrastructure/rst0_sync_r_24_1(u_ddr2_infrastructure/rst0_sync_r_24_1:Q)                       | NONE(u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_tri_state_dqs)                                            | 7     |
u_ddr2_infrastructure/rst0_sync_r_24_2(u_ddr2_infrastructure/rst0_sync_r_24_2:Q)                       | NONE(u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                         | 7     |
i_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(i_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)        | NONE(i_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE)                                                                              | 4     |
i_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(i_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)      | NONE(i_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE)                                                                             | 4     |
i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)              | NONE(i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE)                                                                                 | 4     |
i_icon/CONTROL0<13>(i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                             | NONE(i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY)                                                                                        | 1     |
i_icon/U0/U_ICON/iSEL_n(i_icon/U0/U_ICON/U_iSEL_n:O)                                                   | NONE(i_icon/U0/U_ICON/U_iDATA_CMD)                                                                                                 | 1     |
i_ila/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(i_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)| NONE(i_ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                                       | 1     |
i_ila/U0/I_YES_D.U_ILA/iARM(i_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)             | NONE(i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY)                                                                                        | 1     |
i_ila/U0/I_YES_D.U_ILA/iRESET<1>(i_ila/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                        | NONE(i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                | 1     |
-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 8.282ns (Maximum Frequency: 120.737MHz)
   Minimum input arrival time before clock: 7.618ns
   Maximum output required time after clock: 3.395ns
   Maximum combinational path delay: 0.818ns

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[1].u_ff_ba.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[0].u_ff_ba.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[11].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[10].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[9].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[8].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[7].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[6].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[4].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[3].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[2].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[1].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[0].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_we_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_cas_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[5].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[6].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[7].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[8].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[9].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[10].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[11].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[12].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[13].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[14].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[15].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[16].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[17].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[18].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[19].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[20].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[21].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[22].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[23].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[24].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[25].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[26].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[27].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[28].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[29].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[30].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[31].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[32].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[33].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[34].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[35].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[36].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[37].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[38].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[39].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[1].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[2].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[3].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[4].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[5].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[6].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[7].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[2].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[32].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[35].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[36].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_0m.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_0m.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_0m.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_0m.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_0s.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_0s.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_0s.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_0s.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_0s.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_tri_state_dqs.

Command Line: D:\Xilinx10.1\ISE\bin\nt\unwrapped\ngdbuild.exe -intstyle ise -dd
../synth/_ngo -nt timestamp -uc ddr2_sdram.ucf -p xc5vlx110tff1136-1
ddr2_sdram.ngc ddr2_sdram.ngd

Reading NGO file "C:/xupv5_mig_design/mig_23/example_design/par/ddr2_sdram.ngc"
...
Loading design module
"C:\xupv5_mig_design\mig_23\example_design\par/icon.ngc"...
Applying constraints in "C:\xupv5_mig_design\mig_23\example_design\par/icon.ncf"
to module "C:\xupv5_mig_design\mig_23\example_design\par/icon.ngc"...
Loading design module "C:\xupv5_mig_design\mig_23\example_design\par/ila.ngc"...
Applying constraints in "C:\xupv5_mig_design\mig_23\example_design\par/ila.ncf"
to module "C:\xupv5_mig_design\mig_23\example_design\par/ila.ngc"...
Reading in constraint information from 'ddr2_sdram.ucf'...
Gathering constraint information from source properties...
Done.

Applying constraints in "ddr2_sdram.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_D = FROM "U_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' or
   'TPThru' constraint named 'D_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' or
   'TPThru' constraint named 'D_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' or
   'TPThru' constraint named 'D_CLK'.




Done...
Checking Partitions ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf" of type
   "FIFO36_72_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf" of type
   "FIFO36_72_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af" of type
   "FIFO36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[1].u_calib
   _rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[2].u_calib
   _rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[3].u_calib
   _rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[4].u_calib
   _rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[5].u_calib
   _rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[6].u_calib
   _rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[7].u_calib
   _rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/u_wr_rd_addr_lookup" of type
   "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTE
   Q_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36" of type
   "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTE
   Q_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36" of type
   "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N396' has no driver
WARNING:NgdBuild:452 - logical net 'N397' has no driver
WARNING:NgdBuild:452 - logical net 'N398' has no driver
WARNING:NgdBuild:452 - logical net 'N399' has no driver
WARNING:NgdBuild:452 - logical net 'N400' has no driver
WARNING:NgdBuild:452 - logical net 'N401' has no driver
WARNING:NgdBuild:452 - logical net 'N402' has no driver
WARNING:NgdBuild:452 - logical net 'N403' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "ddr2_sdram.ngd" ...

Writing NGDBUILD log file "ddr2_sdram.bld"...

NGDBUILD done.
Using target part "5vlx110tff1136-1".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...

Phase 1.1
Phase 1.1 (Checksum:211e034) REAL time: 15 secs 

Phase 2.7
Phase 2.7 (Checksum:211e034) REAL time: 15 secs 

Phase 3.31
Phase 3.31 (Checksum:213631b) REAL time: 15 secs 

Phase 4.33
Phase 4.33 (Checksum:213631b) REAL time: 31 secs 

Phase 5.32
Phase 5.32 (Checksum:213631b) REAL time: 33 secs 

Phase 6.2



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" driven by "BUFIO_X0Y27"
INST "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y27" ;
NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" TNM_NET =
"TN_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
TIMEGRP "TN_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" AREA_GROUP =
"CLKAG_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" RANGE = CLOCKREGION_X0Y6;


# IO-Clock "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by "BUFIO_X0Y9"
INST "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y9" ;
NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE = CLOCKREGION_X0Y2;


# IO-Clock "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" driven by "BUFIO_X0Y11"
INST "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y11" ;
NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" TNM_NET =
"TN_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
TIMEGRP "TN_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" AREA_GROUP =
"CLKAG_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" RANGE = CLOCKREGION_X0Y2;


# IO-Clock "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by "BUFIO_X0Y4"
INST "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y4" ;
NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE = CLOCKREGION_X0Y1;


# IO-Clock "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" driven by "BUFIO_X0Y25"
INST "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y25" ;
NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" TNM_NET =
"TN_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
TIMEGRP "TN_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" AREA_GROUP =
"CLKAG_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" RANGE = CLOCKREGION_X0Y6;


# IO-Clock "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by "BUFIO_X0Y7"
INST "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y7" ;
NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE = CLOCKREGION_X0Y1;


# IO-Clock "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" driven by "BUFIO_X0Y26"
INST "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y26" ;
NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" TNM_NET =
"TN_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
TIMEGRP "TN_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" AREA_GROUP =
"CLKAG_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" RANGE = CLOCKREGION_X0Y6;


# IO-Clock "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by "BUFIO_X0Y10"
INST "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y10" ;
NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE = CLOCKREGION_X0Y2;


......
.......
Phase 6.2 (Checksum:21c7678) REAL time: 34 secs 

Phase 7.30
Phase 7.30 (Checksum:21c7678) REAL time: 34 secs 

Phase 8.3
Phase 8.3 (Checksum:21c7678) REAL time: 35 secs 

Phase 9.5
Phase 9.5 (Checksum:21c7678) REAL time: 35 secs 

Phase 10.8
........................................
......................
.................................................................................................................................
........................................
..............................................................................
...........................................
....................................
...............
Phase 10.8 (Checksum:1181bf33) REAL time: 53 secs 

Phase 11.29
Phase 11.29 (Checksum:1181bf33) REAL time: 53 secs 

Phase 12.5
Phase 12.5 (Checksum:1181bf33) REAL time: 53 secs 

Phase 13.18
Phase 13.18 (Checksum:11e64f24) REAL time: 2 mins 3 secs 

Phase 14.5
Phase 14.5 (Checksum:11e64f24) REAL time: 2 mins 3 secs 

Phase 15.34
Phase 15.34 (Checksum:11e64f24) REAL time: 2 mins 3 secs 

REAL time consumed by placer: 2 mins 4 secs 
CPU  time consumed by placer: 2 mins 3 secs 

Design Summary:
Number of errors:      0
Number of warnings:   50
Slice Logic Utilization:
  Number of Slice Registers:                 3,132 out of  69,120    4%
    Number used as Flip Flops:               3,132
  Number of Slice LUTs:                      2,227 out of  69,120    3%
    Number used as logic:                    2,037 out of  69,120    2%
      Number using O6 output only:           1,948
      Number using O5 output only:              68
      Number using O5 and O6:                   21
    Number used as Memory:                     164 out of  17,920    1%
      Number used as Shift Register:           164
        Number using O6 output only:           163
        Number using O5 and O6:                  1
    Number used as exclusive route-thru:        26
  Number of route-thrus:                        99 out of 138,240    1%
    Number using O6 output only:                91
    Number using O5 output only:                 5
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                 1,504 out of  17,280    8%
  Number of LUT Flip Flop pairs used:        3,839
    Number with an unused Flip Flop:           707 out of   3,839   18%
    Number with an unused LUT:               1,612 out of   3,839   41%
    Number of fully used LUT-FF pairs:       1,520 out of   3,839   39%
    Number of unique control sets:             359
    Number of slice register sites lost
      to control set restrictions:             859 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       120 out of     640   18%
    IOB Flip Flops:                            265

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       7 out of     148    4%
    Number using BlockRAM only:                  4
    Number using FIFO only:                      3
    Total primitives used:
      Number of 36k BlockRAM used:               3
      Number of 18k BlockRAM used:               1
      Number of 36k FIFO used:                   3
    Total Memory used (KB):                    234 out of   5,328    4%
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DCM_ADVs:                            1 out of      12    8%

  Number of RPM macros:           73
Peak Memory Usage:  555 MB
Total REAL time to MAP completion:  2 mins 22 secs 
Total CPU time to MAP completion:   2 mins 22 secs 

Mapping completed.
See MAP report file "ddr2_sdram_map.mrp" for details.



Constraints file: ddr2_sdram.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment D:\Xilinx10.1\ISE.
   "ddr2_sdram" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)

WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO
           TIMEGRP "RAMS" TS_SYS_CLK * 4; ignored during timing analysis.
INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.

Device speed data version:  "PRODUCTION 1.62 2008-08-19".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           5 out of 32     15%
   Number of BUFIOs                          8 out of 80     10%
   Number of DCM_ADVs                        1 out of 12      8%
   Number of FIFO36_72_EXPs                  2 out of 148     1%
   Number of FIFO36_EXPs                     1 out of 148     1%
   Number of IDELAYCTRLs                     3 out of 22     13%
      Number of LOCed IDELAYCTRLs            3 out of 3     100%

   Number of ILOGICs                        72 out of 800     9%
      Number of LOCed ILOGICs                8 out of 72     11%

   Number of External IOBs                 120 out of 640    18%
      Number of LOCed IOBs                 120 out of 120   100%

   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of OLOGICs                       113 out of 800    14%
   Number of RAMB18X2s                       1 out of 148     1%
   Number of RAMB36_EXPs                     3 out of 148     2%
   Number of Slice Registers              3132 out of 69120   4%
      Number used as Flip Flops           3132
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   2227 out of 69120   3%
   Number of Slice LUT-Flip Flop pairs    3839 out of 69120   5%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

Starting Router

INFO:Route - One or more directed routing (DIRT) constraints generated for a specific device have been found. Note that
   DIRT strings are guaranteed to work only on the same device they were created for. If the DIRT constraints fail,
   verify that the same connectivity is available in the target device for this implementation. 

# of EXACT MODE DIRECTED ROUTING found:128, SUCCESS:128, FAILED:0

Phase 1: 16240 unrouted;       REAL time: 23 secs 

Phase 2: 13200 unrouted;       REAL time: 25 secs 

Phase 3: 4310 unrouted;       REAL time: 32 secs 

Phase 4: 4310 unrouted; (36701)      REAL time: 40 secs 

Phase 5: 4418 unrouted; (16815)      REAL time: 42 secs 

Phase 6: 4421 unrouted; (265)      REAL time: 44 secs 

Phase 7: 0 unrouted; (130)      REAL time: 50 secs 

Updating file: ddr2_sdram.ncd with current fully routed design.

Phase 8: 0 unrouted; (130)      REAL time: 51 secs 

Phase 9: 0 unrouted; (130)      REAL time: 51 secs 

Phase 10: 0 unrouted; (0)      REAL time: 55 secs 

Total REAL time to Router completion: 55 secs 
Total CPU time to Router completion: 55 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          control<0> |BUFGCTRL_X0Y21| No   |   55 |  0.216     |  1.803      |
+---------------------+--------------+------+------+------------+-------------+
|                clk0 |BUFGCTRL_X0Y25| No   |  837 |  0.541     |  2.074      |
+---------------------+--------------+------+------+------------+-------------+
|             clkdiv0 |BUFGCTRL_X0Y19| No   |  554 |  0.459     |  2.075      |
+---------------------+--------------+------+------+------------+-------------+
|               clk90 |BUFGCTRL_X0Y27| No   |  156 |  0.429     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|u_ddr2_top_0/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<0> |        IO Clk| No   |   18 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|u_ddr2_top_0/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<1> |        IO Clk| No   |   18 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|u_ddr2_top_0/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<2> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|u_ddr2_top_0/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<3> |        IO Clk| No   |   18 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|u_ddr2_top_0/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<5> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|u_ddr2_top_0/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<4> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|u_ddr2_top_0/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<6> |        IO Clk| No   |   18 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|u_ddr2_top_0/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<7> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|              clk200 |BUFGCTRL_X0Y28| No   |   11 |  0.356     |  1.896      |
+---------------------+--------------+------+------+------------+-------------+
|i_icon/U0/iUPDATE_OU |              |      |      |            |             |
|                   T |         Local|      |    1 |  0.000     |  0.831      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_u_ddr2_infrastructure_dcm_clk0 = PERIO | SETUP   |     0.003ns|     3.747ns|       0|           0
  D TIMEGRP         "u_ddr2_infrastructure_ | HOLD    |     0.068ns|            |       0|           0
  dcm_clk0" TS_SYS_CLK HIGH 50%             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "u_ddr2_top_0/u_mem_if_top/u_ | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_ |         |            |            |        |            
  dqs_sync"         MAXDELAY = 0.85 ns      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "u_ddr2_top_0/u_mem_if_top/u_ | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_ |         |            |            |        |            
  dqs_sync"         MAXDELAY = 0.85 ns      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "u_ddr2_top_0/u_mem_if_top/u_ | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_ |         |            |            |        |            
  dqs_sync"         MAXDELAY = 0.85 ns      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "u_ddr2_top_0/u_mem_if_top/u_ | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_ |         |            |            |        |            
  dqs_sync"         MAXDELAY = 0.85 ns      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "u_ddr2_top_0/u_mem_if_top/u_ | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_ |         |            |            |        |            
  dqs_sync"         MAXDELAY = 0.85 ns      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "u_ddr2_top_0/u_mem_if_top/u_ | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_ |         |            |            |        |            
  dqs_sync"         MAXDELAY = 0.85 ns      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "u_ddr2_top_0/u_mem_if_top/u_ | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_ |         |            |            |        |            
  dqs_sync"         MAXDELAY = 0.85 ns      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "u_ddr2_top_0/u_mem_if_top/u_ | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_ |         |            |            |        |            
  dqs_sync"         MAXDELAY = 0.85 ns      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP   |     0.018ns|     1.882ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD    |     1.020ns|            |       0|           0
     1.9 ns                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_u_ddr2_infrastructure_dcm_clkdiv0 = PE | SETUP   |     0.031ns|     7.457ns|       0|           0
  RIOD TIMEGRP         "u_ddr2_infrastructu | HOLD    |     0.140ns|            |       0|           0
  re_dcm_clkdiv0" TS_SYS_CLK * 2 HIGH 50%   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_u_ddr2_infrastructure_dcm_clk90 = PERI | SETUP   |     0.048ns|     3.702ns|       0|           0
  OD TIMEGRP         "u_ddr2_infrastructure | HOLD    |     0.456ns|            |       0|           0
  _dcm_clk90" TS_SYS_CLK PHASE 0.938 ns HIG |         |            |            |        |            
  H 50%                                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/ | MAXDELAY|     0.068ns|     0.532ns|       0|           0
  u_phy_io/en_dqs<1>" MAXDELAY = 0.6        |         |            |            |        |            
    ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/ | MAXDELAY|     0.071ns|     0.529ns|       0|           0
  u_phy_io/en_dqs<0>" MAXDELAY = 0.6        |         |            |            |        |            
    ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/ | MAXDELAY|     0.071ns|     0.529ns|       0|           0
  u_phy_io/en_dqs<3>" MAXDELAY = 0.6        |         |            |            |        |            
    ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/ | MAXDELAY|     0.071ns|     0.529ns|       0|           0
  u_phy_io/en_dqs<4>" MAXDELAY = 0.6        |         |            |            |        |            
    ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/ | MAXDELAY|     0.071ns|     0.529ns|       0|           0
  u_phy_io/en_dqs<5>" MAXDELAY = 0.6        |         |            |            |        |            
    ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/ | MAXDELAY|     0.071ns|     0.529ns|       0|           0
  u_phy_io/en_dqs<6>" MAXDELAY = 0.6        |         |            |            |        |            
    ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/ | MAXDELAY|     0.071ns|     0.529ns|       0|           0
  u_phy_io/en_dqs<7>" MAXDELAY = 0.6        |         |            |            |        |            
    ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/ | MAXDELAY|     0.229ns|     0.371ns|       0|           0
  u_phy_io/en_dqs<2>" MAXDELAY = 0.6        |         |            |            |        |            
    ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_ | SETUP   |     3.241ns|     1.759ns|       0|           0
  200" 5 ns HIGH 50%                        | HOLD    |     0.466ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP   |     8.766ns|     6.234ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD    |     0.058ns|            |       0|           0
     TS_SYS_CLK * 4                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | SETUP   |    10.123ns|     4.877ns|       0|           0
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       | HOLD    |     0.078ns|            |       0|           0
     TIMEGRP "FFS" TS_SYS_CLK * 4           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGR | SETUP   |    10.201ns|     4.799ns|       0|           0
  P "TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"     | HOLD    |     0.492ns|            |       0|           0
       TS_SYS_CLK * 4                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP   |    12.273ns|     2.727ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD    |     1.660ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |    12.558ns|     2.442ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS"         TS_ | HOLD    |     0.010ns|            |       0|           0
  SYS_CLK * 4                               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP   |    12.884ns|     2.116ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD    |     0.277ns|            |       0|           0
       TS_SYS_CLK * 4                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |    13.034ns|     1.966ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS"         TS_ | HOLD    |     0.089ns|            |       0|           0
  SYS_CLK * 4                               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP   |    14.110ns|     0.890ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD    |     0.566ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" | SETUP   |    18.413ns|    11.587ns|       0|           0
   TO TIMEGRP "J_CLK" 30 ns                 | HOLD    |     0.348ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | N/A     |         N/A|         N/A|     N/A|         N/A
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      |         |            |            |        |            
      TIMEGRP "RAMS" TS_SYS_CLK * 4         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 3.7 | N/A     |         N/A|         N/A|     N/A|         N/A
  5 ns HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      3.750ns|          N/A|      3.747ns|            0|            0|            0|        21779|
| TS_MC_RD_DATA_SEL             |     15.000ns|      6.234ns|          N/A|            0|            0|          384|            0|
| TS_MC_RDEN_SEL_MUX            |     15.000ns|      4.799ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     15.000ns|      4.877ns|          N/A|            0|            0|          167|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     15.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_GATE_DLY                |     15.000ns|      2.442ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     15.000ns|      1.966ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     15.000ns|      2.116ns|          N/A|            0|            0|            5|            0|
| TS_u_ddr2_infrastructure_dcm_c|      3.750ns|      3.747ns|          N/A|            0|            0|         5180|            0|
| lk0                           |             |             |             |             |             |             |             |
| TS_u_ddr2_infrastructure_dcm_c|      3.750ns|      3.702ns|          N/A|            0|            0|          648|            0|
| lk90                          |             |             |             |             |             |             |             |
| TS_u_ddr2_infrastructure_dcm_c|      7.500ns|      7.457ns|          N/A|            0|            0|        15222|            0|
| lkdiv0                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Loading device for application Rf_Device from file '5vlx50t.nph' in environment D:\Xilinx10.1\ISE.
INFO:ParHelpers:197 - Number of "Exact" mode Directed Routing Constraints: 128
INFO:ParHelpers:199 - All "EXACT" mode Directed Routing constrained nets successfully routed. The number of constraints
   found: 128, number successful: 128
Total REAL time to PAR completion: 1 mins 7 secs 
Total CPU time to PAR completion: 1 mins 6 secs 

Peak Memory Usage:  491 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 5

Writing design to file ddr2_sdram.ncd



PAR done!
Release 10.1.03 - Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '5vlx110t.nph' in environment
D:\Xilinx10.1\ISE.
   "ddr2_sdram" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed
-1
WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY
   FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO
           TIMEGRP "RAMS" TS_SYS_CLK * 4; ignored during timing analysis.
INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.
--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

D:\Xilinx10.1\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml ddr2_sdram ddr2_sdram.ncd
-o ddr2_sdram.twr ddr2_sdram.pcf


Design file:              ddr2_sdram.ncd
Physical constraint file: ddr2_sdram.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.62 2008-08-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 29223 paths, 16 nets, and 14221 connections

Design statistics:
   Minimum period:  11.587ns (Maximum frequency:  86.304MHz)
   Maximum path delay from/to any node:  11.587ns
   Maximum net delay:   0.838ns


Analysis completed Fri Oct 24 11:37:13 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 3
Total time: 17 secs 
INFO:Bitgen:40 - Replacing "Auto" with "2" for option "Match_cycle".  Most
   commonly, bitgen has determined and will use a specific value instead of the
   generic command-line value of "Auto".  Alternately, this message appears if
   the same option is specified multiple times on the command-line.  In this
   case, the option listed last will be used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_id
   dr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_id
   dr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for the IFF Flip-flop but the
   SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_id
   dr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_id
   dr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for the IFF Flip-flop but the
   SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_id
   dr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_id
   dr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for the IFF Flip-flop but the
   SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_id
   dr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_id
   dr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for the IFF Flip-flop but the
   SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_id
   dr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_id
   dr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for the IFF Flip-flop but the
   SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_id
   dr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_id
   dr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for the IFF Flip-flop but the
   SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_id
   dr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_id
   dr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for the IFF Flip-flop but the
   SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_id
   dr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_id
   dr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for the IFF Flip-flop but the
   SRVAL_Q1 set/reset value is not configured.
