rxrregif_fifo4x8_ip.v,verilog,xil_defaultlib,../../../../AXIS_LMAC_IP.srcs/sources_1/ip/rxrregif_fifo4x8_ip/sim/rxrregif_fifo4x8_ip.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
