<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v</a>
defines: 
time_elapsed: 0.738s
ram usage: 34104 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpujzd6vll/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>: No timescale set for &#34;wandwor_test0&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:13</a>: No timescale set for &#34;wandwor_test1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:30</a>: No timescale set for &#34;foo&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:34</a>: No timescale set for &#34;bar&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:34</a>: Compile module &#34;work@bar&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:30</a>: Compile module &#34;work@foo&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>: Compile module &#34;work@wandwor_test0&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:13</a>: Compile module &#34;work@wandwor_test1&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:34</a>: Implicit port type (wire) for &#34;O&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:30</a>: Implicit port type (wire) for &#34;O&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>: Implicit port type (wire) for &#34;X&#34;,
there are 2 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:13</a>: Implicit port type (wire) for &#34;X&#34;,
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>: Top level module &#34;work@wandwor_test0&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:13</a>: Top level module &#34;work@wandwor_test1&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 11
+ cat /tmpfs/tmp/tmpujzd6vll/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_wandwor_test0
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpujzd6vll/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpujzd6vll/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_wandwor_test0&#39;.
Warning: reg &#39;\X&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:7</a>.0-7.0.
Warning: reg &#39;\X&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:7</a>.0-7.0.
Warning: reg &#39;\Y&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:7</a>.0-7.0.
Warning: reg &#39;\Y&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:7</a>.0-7.0.
Generating RTLIL representation for module `\work_wandwor_test1&#39;.
Warning: reg &#39;\X&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:25</a>.0-25.0.
Warning: reg &#39;\X&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:25</a>.0-25.0.
Warning: reg &#39;\Y&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:26</a>.0-26.0.
Warning: reg &#39;\Y&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:26</a>.0-26.0.
Warning: reg &#39;\Z&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:27</a>.0-27.0.
Generating RTLIL representation for module `\work_bar&#39;.
Warning: reg &#39;\O&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:35</a>.0-35.0.
Generating RTLIL representation for module `\work_foo&#39;.
Warning: reg &#39;\O&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:31</a>.0-31.0.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_wandwor_test0
Used module:     \work_foo

2.2. Analyzing design hierarchy..
Top module:  \work_wandwor_test0
Used module:     \work_foo
Removing unused module `\work_bar&#39;.
Removing unused module `\work_wandwor_test1&#39;.
Removed 2 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_foo..
checking module work_wandwor_test0..
Warning: multiple conflicting drivers for work_wandwor_test0.\B:
    port O[0] of cell foo_0 (work_foo)
    module input B[0]
    module input A[0]
Warning: multiple conflicting drivers for work_wandwor_test0.\D:
    port O[0] of cell foo_1 (work_foo)
    module input D[0]
    module input C[0]
found and reported 2 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_foo ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $xor                            1

=== work_wandwor_test0 ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     work_foo                        3

=== design hierarchy ===

   work_wandwor_test0                1
     work_foo                        3

   Number of wires:                 19
   Number of wire bits:             19
   Number of public wires:          16
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $xor                            3

8. Executing CHECK pass (checking for obvious problems).
checking module work_foo..
checking module work_wandwor_test0..
Warning: multiple conflicting drivers for work_wandwor_test0.\B:
    port O[0] of cell foo_0 (work_foo)
    module input B[0]
    module input A[0]
Warning: multiple conflicting drivers for work_wandwor_test0.\D:
    port O[0] of cell foo_1 (work_foo)
    module input D[0]
    module input C[0]
found and reported 2 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_foo&#34;: {
      &#34;attributes&#34;: {
        &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:30</a>.0-30.0&#34;
      },
      &#34;ports&#34;: {
        &#34;I0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;I1&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;O&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 4 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:31</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$xor&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:31</a>.0-31.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ 3 ],
            &#34;Y&#34;: [ 4 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:31</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:31</a>.0-31.0&#34;
          }
        },
        &#34;I0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:30</a>.0-30.0&#34;
          }
        },
        &#34;I1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:30</a>.0-30.0&#34;
          }
        },
        &#34;O&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:30</a>.0-30.0&#34;
          }
        }
      }
    },
    &#34;work_wandwor_test0&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>.0-1.0&#34;
      },
      &#34;ports&#34;: {
        &#34;A&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;B&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;C&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;D&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;X&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;Y&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;Z&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 4 ]
        }
      },
      &#34;cells&#34;: {
        &#34;foo_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_foo&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:8</a>.0-8.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;I0&#34;: &#34;input&#34;,
            &#34;I1&#34;: &#34;input&#34;,
            &#34;O&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;I0&#34;: [ 3 ],
            &#34;I1&#34;: [ 3 ],
            &#34;O&#34;: [ 2 ]
          }
        },
        &#34;foo_1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_foo&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:9</a>.0-9.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;I0&#34;: &#34;input&#34;,
            &#34;I1&#34;: &#34;input&#34;,
            &#34;O&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;I0&#34;: [ 2 ],
            &#34;I1&#34;: [ 2 ],
            &#34;O&#34;: [ 3 ]
          }
        },
        &#34;foo_2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_foo&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:10</a>.0-10.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;I0&#34;: &#34;input&#34;,
            &#34;I1&#34;: &#34;input&#34;,
            &#34;O&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;I0&#34;: [ 2 ],
            &#34;I1&#34;: [ 3 ],
            &#34;O&#34;: [ 4 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;A&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>.0-1.0&#34;
          }
        },
        &#34;B&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>.0-1.0&#34;
          }
        },
        &#34;C&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>.0-1.0&#34;
          }
        },
        &#34;D&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>.0-1.0&#34;
          }
        },
        &#34;X&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>.0-1.0&#34;
          }
        },
        &#34;Y&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>.0-1.0&#34;
          }
        },
        &#34;Z&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_foo&#39;.

(* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:30</a>.0-30.0&#34; *)
module work_foo(I0, I1, O);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:31</a>.0-31.0&#34; *)
  wire _0_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:30</a>.0-30.0&#34; *)
  input I0;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:30</a>.0-30.0&#34; *)
  input I1;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:30</a>.0-30.0&#34; *)
  output O;
  assign _0_ = I0 ^ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:31</a>.0-31.0&#34; *) I1;
  assign O = _0_;
endmodule
Dumping module `\work_wandwor_test0&#39;.

(* top =  1  *)
(* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>.0-1.0&#34; *)
module work_wandwor_test0(A, B, C, D, X, Y, Z);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>.0-1.0&#34; *)
  input A;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>.0-1.0&#34; *)
  input B;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>.0-1.0&#34; *)
  input C;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>.0-1.0&#34; *)
  input D;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>.0-1.0&#34; *)
  output X;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>.0-1.0&#34; *)
  output Y;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:1</a>.0-1.0&#34; *)
  output Z;
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:8</a>.0-8.0&#34; *)
  work_foo foo_0 (
    .I0(C),
    .I1(D),
    .O(X)
  );
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:9</a>.0-9.0&#34; *)
  work_foo foo_1 (
    .I0(A),
    .I1(B),
    .O(Y)
  );
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/wandwor.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/wandwor.v:10</a>.0-10.0&#34; *)
  work_foo foo_2 (
    .I0(X),
    .I1(Y),
    .O(Z)
  );
  assign X = A;
  assign X = B;
  assign Y = C;
  assign Y = D;
endmodule

Warnings: 9 unique messages, 15 total
End of script. Logfile hash: d6d4d96841, CPU: user 0.01s system 0.00s, MEM: 13.93 MB peak
Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 48% 2x read_uhdm (0 sec), 31% 2x write_verilog (0 sec), ...

</pre>
</body>