01000000|01000000|nop|nop |PASS
01000000|01000000|nop|nop |PASS
01000000|01000000|nop|nop |PASS
01000000|01000000|nop|nop |PASS
07800000|07800000||fbul  10 <main+0x10>|PASS
07800000|07800000||fbul  4 <main+0x4>|PASS
07800000|07800000||fbul  8 <main+0x8>|PASS
07800000|07800000||fbul  c <main+0xc>|PASS
07800000|07800000||fbul  10 <main+0x10>|PASS
07800000|07800000||fbul  4 <main+0x4>|PASS
07800000|07800000||fbul  8 <main+0x8>|PASS
07800000|07800000||fbul  c <main+0xc>|PASS
07800000|07800000||fbul  10 <main+0x10>|PASS
07800000|07800000||fbul  4 <main+0x4>|PASS
07800000|07800000||fbul  8 <main+0x8>|PASS
07800000|07800000||fbul  c <main+0xc>|PASS
07800000|07800000||fbul  10 <main+0x10>|PASS
07800000|07800000||fbul  4 <main+0x4>|PASS
07800000|07800000||fbul  8 <main+0x8>|PASS
07800000|07800000||fbul  c <main+0xc>|PASS
27800000|27800000||fbul,a   14 <main+0x14>|PASS
27800000|27800000||fbul,a   18 <main+0x18>|PASS
27800000|27800000||fbul,a   1c <main+0x1c>|PASS
27800000|27800000||fbul,a   20 <main+0x20>|PASS
27800000|27800000||fbul,a   14 <main+0x14>|PASS
27800000|27800000||fbul,a   18 <main+0x18>|PASS
27800000|27800000||fbul,a   1c <main+0x1c>|PASS
27800000|27800000||fbul,a   20 <main+0x20>|PASS
27800000|27800000||fbul,a   14 <main+0x14>|PASS
27800000|27800000||fbul,a   18 <main+0x18>|PASS
27800000|27800000||fbul,a   1c <main+0x1c>|PASS
27800000|27800000||fbul,a   20 <main+0x20>|PASS
27800000|27800000||fbul,a   14 <main+0x14>|PASS
27800000|27800000||fbul,a   18 <main+0x18>|PASS
27800000|27800000||fbul,a   1c <main+0x1c>|PASS
27800000|27800000||fbul,a   20 <main+0x20>|PASS
