/*
autogenerated with asic_reg.py
Considers GMC versions: 6_0, 7_0, 7_1, 8_1, 8_2
*/

#ifndef GMC_SEARCHFIELD_H
#define GMC_SEARCHFIELD_H

static const struct register_set GMC_reg_set[] = {
	RSE(ixMC_IO_DEBUG_UP_0_6_0)
	RSE(ixMC_TSM_DEBUG_GCNT_6_0)
	RSE(ixMC_IO_DEBUG_UP_1_6_0)
	RSE(ixMC_TSM_DEBUG_FLAG_6_0)
	RSE(ixMC_IO_DEBUG_UP_2_6_0)
	RSE(ixMC_TSM_DEBUG_MISC_6_0)
	RSE(ixMC_IO_DEBUG_UP_3_6_0)
	RSE(ixMC_TSM_DEBUG_BCNT0_6_0)
	RSE(ixMC_IO_DEBUG_UP_4_6_0)
	RSE(ixMC_TSM_DEBUG_BCNT1_6_0)
	RSE(ixMC_IO_DEBUG_UP_5_6_0)
	RSE(ixMC_TSM_DEBUG_BCNT2_6_0)
	RSE(ixMC_IO_DEBUG_UP_6_6_0)
	RSE(ixMC_TSM_DEBUG_BCNT3_6_0)
	RSE(ixMC_IO_DEBUG_UP_7_6_0)
	RSE(ixMC_TSM_DEBUG_BCNT4_6_0)
	RSE(ixMC_IO_DEBUG_UP_8_6_0)
	RSE(ixMC_TSM_DEBUG_BCNT5_6_0)
	RSE(ixMC_IO_DEBUG_UP_9_6_0)
	RSE(ixMC_TSM_DEBUG_BCNT6_6_0)
	RSE(ixMC_IO_DEBUG_UP_10_6_0)
	RSE(ixMC_TSM_DEBUG_BCNT7_6_0)
	RSE(ixMC_IO_DEBUG_UP_11_6_0)
	RSE(ixMC_TSM_DEBUG_BCNT8_6_0)
	RSE(ixMC_IO_DEBUG_UP_12_6_0)
	RSE(ixMC_TSM_DEBUG_BCNT9_6_0)
	RSE(ixMC_IO_DEBUG_UP_13_6_0)
	RSE(ixMC_TSM_DEBUG_BCNT10_6_0)
	RSE(ixMC_IO_DEBUG_UP_14_6_0)
	RSE(ixMC_IO_DEBUG_UP_15_6_0)
	RSE(ixMC_IO_DEBUG_UP_16_6_0)
	RSE(ixMC_TSM_DEBUG_ST01_6_0)
	RSE(ixMC_IO_DEBUG_UP_17_6_0)
	RSE(ixMC_TSM_DEBUG_ST23_6_0)
	RSE(ixMC_IO_DEBUG_UP_18_6_0)
	RSE(ixMC_TSM_DEBUG_ST45_6_0)
	RSE(ixMC_IO_DEBUG_UP_19_6_0)
	RSE(ixMC_TSM_DEBUG_BKPT_6_0)
	RSE(ixMC_IO_DEBUG_UP_20_6_0)
	RSE(ixMC_IO_DEBUG_UP_21_6_0)
	RSE(ixMC_IO_DEBUG_UP_22_6_0)
	RSE(ixMC_IO_DEBUG_UP_23_6_0)
	RSE(ixMC_IO_DEBUG_UP_24_6_0)
	RSE(ixMC_IO_DEBUG_UP_25_6_0)
	RSE(ixMC_IO_DEBUG_UP_26_6_0)
	RSE(ixMC_IO_DEBUG_UP_27_6_0)
	RSE(ixMC_IO_DEBUG_UP_28_6_0)
	RSE(ixMC_IO_DEBUG_UP_29_6_0)
	RSE(ixMC_IO_DEBUG_UP_30_6_0)
	RSE(ixMC_IO_DEBUG_UP_31_6_0)
	RSE(ixMC_IO_DEBUG_UP_32_6_0)
	RSE(ixMC_IO_DEBUG_UP_33_6_0)
	RSE(ixMC_IO_DEBUG_UP_34_6_0)
	RSE(ixMC_IO_DEBUG_UP_35_6_0)
	RSE(ixMC_IO_DEBUG_UP_36_6_0)
	RSE(ixMC_IO_DEBUG_UP_37_6_0)
	RSE(ixMC_IO_DEBUG_UP_38_6_0)
	RSE(ixMC_IO_DEBUG_UP_39_6_0)
	RSE(ixMC_IO_DEBUG_UP_40_6_0)
	RSE(ixMC_IO_DEBUG_UP_41_6_0)
	RSE(ixMC_IO_DEBUG_UP_42_6_0)
	RSE(ixMC_IO_DEBUG_UP_43_6_0)
	RSE(ixMC_IO_DEBUG_UP_44_6_0)
	RSE(ixMC_IO_DEBUG_UP_45_6_0)
	RSE(ixMC_IO_DEBUG_UP_46_6_0)
	RSE(ixMC_IO_DEBUG_UP_47_6_0)
	RSE(ixMC_IO_DEBUG_UP_48_6_0)
	RSE(ixMC_IO_DEBUG_UP_49_6_0)
	RSE(ixMC_IO_DEBUG_UP_50_6_0)
	RSE(ixMC_IO_DEBUG_UP_51_6_0)
	RSE(ixMC_IO_DEBUG_UP_52_6_0)
	RSE(ixMC_IO_DEBUG_UP_53_6_0)
	RSE(ixMC_IO_DEBUG_UP_54_6_0)
	RSE(ixMC_IO_DEBUG_UP_55_6_0)
	RSE(ixMC_IO_DEBUG_UP_56_6_0)
	RSE(ixMC_IO_DEBUG_UP_57_6_0)
	RSE(ixMC_IO_DEBUG_UP_58_6_0)
	RSE(ixMC_IO_DEBUG_UP_59_6_0)
	RSE(ixMC_IO_DEBUG_UP_60_6_0)
	RSE(ixMC_IO_DEBUG_UP_61_6_0)
	RSE(ixMC_IO_DEBUG_UP_62_6_0)
	RSE(ixMC_IO_DEBUG_UP_63_6_0)
	RSE(ixMC_IO_DEBUG_UP_64_6_0)
	RSE(ixMC_IO_DEBUG_UP_65_6_0)
	RSE(ixMC_IO_DEBUG_UP_66_6_0)
	RSE(ixMC_IO_DEBUG_UP_67_6_0)
	RSE(ixMC_IO_DEBUG_UP_68_6_0)
	RSE(ixMC_IO_DEBUG_UP_69_6_0)
	RSE(ixMC_IO_DEBUG_UP_70_6_0)
	RSE(ixMC_IO_DEBUG_UP_71_6_0)
	RSE(ixMC_IO_DEBUG_UP_72_6_0)
	RSE(ixMC_IO_DEBUG_UP_73_6_0)
	RSE(ixMC_IO_DEBUG_UP_74_6_0)
	RSE(ixMC_IO_DEBUG_UP_75_6_0)
	RSE(ixMC_IO_DEBUG_UP_76_6_0)
	RSE(ixMC_IO_DEBUG_UP_77_6_0)
	RSE(ixMC_IO_DEBUG_UP_78_6_0)
	RSE(ixMC_IO_DEBUG_UP_79_6_0)
	RSE(ixMC_IO_DEBUG_UP_80_6_0)
	RSE(ixMC_IO_DEBUG_UP_81_6_0)
	RSE(ixMC_IO_DEBUG_UP_82_6_0)
	RSE(ixMC_IO_DEBUG_UP_83_6_0)
	RSE(ixMC_IO_DEBUG_UP_84_6_0)
	RSE(ixMC_IO_DEBUG_UP_85_6_0)
	RSE(ixMC_IO_DEBUG_UP_86_6_0)
	RSE(ixMC_IO_DEBUG_UP_87_6_0)
	RSE(ixMC_IO_DEBUG_UP_88_6_0)
	RSE(ixMC_IO_DEBUG_UP_89_6_0)
	RSE(ixMC_IO_DEBUG_UP_90_6_0)
	RSE(ixMC_IO_DEBUG_UP_91_6_0)
	RSE(ixMC_IO_DEBUG_UP_92_6_0)
	RSE(ixMC_IO_DEBUG_UP_93_6_0)
	RSE(ixMC_IO_DEBUG_UP_94_6_0)
	RSE(ixMC_IO_DEBUG_UP_95_6_0)
	RSE(ixMC_IO_DEBUG_UP_96_6_0)
	RSE(ixMC_IO_DEBUG_UP_97_6_0)
	RSE(ixMC_IO_DEBUG_UP_98_6_0)
	RSE(ixMC_IO_DEBUG_UP_99_6_0)
	RSE(ixMC_IO_DEBUG_UP_100_6_0)
	RSE(ixMC_IO_DEBUG_UP_101_6_0)
	RSE(ixMC_IO_DEBUG_UP_102_6_0)
	RSE(ixMC_IO_DEBUG_UP_103_6_0)
	RSE(ixMC_IO_DEBUG_UP_104_6_0)
	RSE(ixMC_IO_DEBUG_UP_105_6_0)
	RSE(ixMC_IO_DEBUG_UP_106_6_0)
	RSE(ixMC_IO_DEBUG_UP_107_6_0)
	RSE(ixMC_IO_DEBUG_UP_108_6_0)
	RSE(ixMC_IO_DEBUG_UP_109_6_0)
	RSE(ixMC_IO_DEBUG_UP_110_6_0)
	RSE(ixMC_IO_DEBUG_UP_111_6_0)
	RSE(ixMC_IO_DEBUG_UP_112_6_0)
	RSE(ixMC_IO_DEBUG_UP_113_6_0)
	RSE(ixMC_IO_DEBUG_UP_114_6_0)
	RSE(ixMC_IO_DEBUG_UP_115_6_0)
	RSE(ixMC_IO_DEBUG_UP_116_6_0)
	RSE(ixMC_IO_DEBUG_UP_117_6_0)
	RSE(ixMC_IO_DEBUG_UP_118_6_0)
	RSE(ixMC_IO_DEBUG_UP_119_6_0)
	RSE(ixMC_IO_DEBUG_UP_120_6_0)
	RSE(ixMC_IO_DEBUG_UP_121_6_0)
	RSE(ixMC_IO_DEBUG_UP_122_6_0)
	RSE(ixMC_IO_DEBUG_UP_123_6_0)
	RSE(ixMC_IO_DEBUG_UP_124_6_0)
	RSE(ixMC_IO_DEBUG_UP_125_6_0)
	RSE(ixMC_IO_DEBUG_UP_126_6_0)
	RSE(ixMC_IO_DEBUG_UP_127_6_0)
	RSE(ixMC_IO_DEBUG_UP_128_6_0)
	RSE(ixMC_IO_DEBUG_UP_129_6_0)
	RSE(ixMC_IO_DEBUG_UP_130_6_0)
	RSE(ixMC_IO_DEBUG_UP_131_6_0)
	RSE(ixMC_IO_DEBUG_UP_132_6_0)
	RSE(ixMC_IO_DEBUG_UP_133_6_0)
	RSE(ixMC_IO_DEBUG_UP_134_6_0)
	RSE(ixMC_IO_DEBUG_UP_135_6_0)
	RSE(ixMC_IO_DEBUG_UP_136_6_0)
	RSE(ixMC_IO_DEBUG_UP_137_6_0)
	RSE(ixMC_IO_DEBUG_UP_138_6_0)
	RSE(ixMC_IO_DEBUG_UP_139_6_0)
	RSE(ixMC_IO_DEBUG_UP_140_6_0)
	RSE(ixMC_IO_DEBUG_UP_141_6_0)
	RSE(ixMC_IO_DEBUG_UP_142_6_0)
	RSE(ixMC_IO_DEBUG_UP_143_6_0)
	RSE(ixMC_IO_DEBUG_UP_144_6_0)
	RSE(ixMC_IO_DEBUG_UP_145_6_0)
	RSE(ixMC_IO_DEBUG_UP_146_6_0)
	RSE(ixMC_IO_DEBUG_UP_147_6_0)
	RSE(ixMC_IO_DEBUG_UP_148_6_0)
	RSE(ixMC_IO_DEBUG_UP_149_6_0)
	RSE(ixMC_IO_DEBUG_UP_150_6_0)
	RSE(ixMC_IO_DEBUG_UP_151_6_0)
	RSE(ixMC_IO_DEBUG_UP_152_6_0)
	RSE(ixMC_IO_DEBUG_UP_153_6_0)
	RSE(ixMC_IO_DEBUG_UP_154_6_0)
	RSE(ixMC_IO_DEBUG_UP_155_6_0)
	RSE(ixMC_IO_DEBUG_UP_156_6_0)
	RSE(ixMC_IO_DEBUG_UP_157_6_0)
	RSE(ixMC_IO_DEBUG_UP_158_6_0)
	RSE(ixMC_IO_DEBUG_UP_159_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_DBI_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_EDC_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCK_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_CK_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_ADDRL_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_ADDRH_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_ACMD_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_CMD_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_DBI_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_EDC_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCK_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_CK_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_ADDRL_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_ADDRH_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_ACMD_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_CMD_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DBI_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_EDC_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCK_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_CK_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_ADDRL_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_ADDRH_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_ACMD_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_CMD_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DBI_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_EDC_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCK_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_CK_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_ADDRL_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_ADDRH_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_ACMD_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_CMD_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_OFSCAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_OFSCAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_OFSCAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_OFSCAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_OFSCAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_OFSCAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_OFSCAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_OFSCAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DBI_OFSCAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_EDC_OFSCAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCK_OFSCAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_EDC_RX_EQ_PM_D0_6_0)
	RSE(ixMC_IO_DEBUG_EDC_RX_DYN_PM_D0_6_0)
	RSE(ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D0_6_0)
	RSE(ixMC_IO_DEBUG_ACMD_OFSCAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_CMD_OFSCAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_OFSCAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_OFSCAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_OFSCAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_OFSCAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_OFSCAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_OFSCAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_OFSCAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_OFSCAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DBI_OFSCAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_EDC_OFSCAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCK_OFSCAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_EDC_RX_EQ_PM_D1_6_0)
	RSE(ixMC_IO_DEBUG_EDC_RX_DYN_PM_D1_6_0)
	RSE(ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D1_6_0)
	RSE(ixMC_IO_DEBUG_ACMD_OFSCAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_CMD_OFSCAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DBI_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_EDC_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCK_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_CK_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_ADDRL_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_ADDRH_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_ACMD_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_CMD_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DBI_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_EDC_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCK_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_CK_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_ADDRL_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_ADDRH_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_ACMD_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_CMD_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DBI_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_EDC_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCK_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_CK_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_ADDRL_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_ADDRH_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_ACMD_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_CMD_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DBI_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_EDC_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCK_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_CK_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_ADDRL_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_ADDRH_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_ACMD_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_CMD_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_DBI_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_EDC_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCK_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_CK_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_ADDRL_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_ADDRH_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_ACMD_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_CMD_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_DBI_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_EDC_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCK_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_CK_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_ADDRL_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_ADDRH_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_ACMD_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_CMD_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_DBI_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_EDC_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCK_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_CK_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_ADDRL_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_ADDRH_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_ACMD_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_CMD_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_DBI_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_EDC_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCK_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_CK_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_ADDRL_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_ADDRH_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_ACMD_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_CMD_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_DBI_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_EDC_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCK_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_CK_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_ADDRL_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_ADDRH_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_ACMD_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_CMD_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_DBI_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_EDC_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCK_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_CK_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_ADDRL_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_ADDRH_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_ACMD_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_CMD_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_RX_EQ_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_RX_EQ_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_RX_EQ_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_RX_EQ_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_RX_EQ_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_RX_EQ_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_RX_EQ_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_RX_EQ_D0_6_0)
	RSE(ixMC_IO_DEBUG_DBI_RX_EQ_D0_6_0)
	RSE(ixMC_IO_DEBUG_EDC_RX_EQ_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCK_RX_EQ_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D0_6_0)
	RSE(ixMC_IO_DEBUG_CMD_RX_EQ_D0_6_0)
	RSE(ixMC_IO_DEBUG_DQB0L_RX_EQ_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB0H_RX_EQ_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1L_RX_EQ_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB1H_RX_EQ_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2L_RX_EQ_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB2H_RX_EQ_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3L_RX_EQ_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQB3H_RX_EQ_D1_6_0)
	RSE(ixMC_IO_DEBUG_DBI_RX_EQ_D1_6_0)
	RSE(ixMC_IO_DEBUG_EDC_RX_EQ_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCK_RX_EQ_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D1_6_0)
	RSE(ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D1_6_0)
	RSE(ixMC_IO_DEBUG_CMD_RX_EQ_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_MISC_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_CLKSEL_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_OFSCAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_RXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_TXPHASE_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_TXSLF_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_TXBST_PD_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_TXBST_PU_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_RX_EQ_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D0_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_MISC_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_CLKSEL_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_OFSCAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_RXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_TXPHASE_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_TXSLF_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_TXBST_PD_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_TXBST_PU_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_RX_EQ_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D1_6_0)
	RSE(ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D1_6_0)
	RSE(mmVM_L2_CNTL_6_0)
	RSE(mmVM_L2_CNTL_7_0)
	RSE(mmVM_L2_CNTL2_6_0)
	RSE(mmVM_L2_CNTL2_7_0)
	RSE(mmVM_L2_CNTL3_6_0)
	RSE(mmVM_L2_CNTL3_7_0)
	RSE(mmVM_L2_CNTL3_8_1)
	RSE(mmVM_L2_STATUS_6_0)
	RSE(mmVM_CONTEXT0_CNTL_6_0)
	RSE(mmVM_CONTEXT0_CNTL_8_1)
	RSE(mmVM_CONTEXT1_CNTL_6_0)
	RSE(mmVM_CONTEXT1_CNTL_8_1)
	RSE(mmVM_DUMMY_PAGE_FAULT_CNTL_6_0)
	RSE(mmVM_DUMMY_PAGE_FAULT_ADDR_6_0)
	RSE(mmVM_CONTEXT0_CNTL2_6_0)
	RSE(mmVM_CONTEXT1_CNTL2_6_0)
	RSE(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_6_0)
	RSE(mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_6_0)
	RSE(mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_6_0)
	RSE(mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_6_0)
	RSE(mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_6_0)
	RSE(mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_6_0)
	RSE(mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_6_0)
	RSE(mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_6_0)
	RSE(mmVM_INVALIDATE_REQUEST_6_0)
	RSE(mmVM_INVALIDATE_RESPONSE_6_0)
	RSE(mmVM_PRT_APERTURE0_LOW_ADDR_6_0)
	RSE(mmVM_PRT_APERTURE1_LOW_ADDR_6_0)
	RSE(mmVM_PRT_APERTURE2_LOW_ADDR_6_0)
	RSE(mmVM_PRT_APERTURE3_LOW_ADDR_6_0)
	RSE(mmVM_PRT_APERTURE0_HIGH_ADDR_6_0)
	RSE(mmVM_PRT_APERTURE1_HIGH_ADDR_6_0)
	RSE(mmVM_PRT_APERTURE2_HIGH_ADDR_6_0)
	RSE(mmVM_PRT_APERTURE3_HIGH_ADDR_6_0)
	RSE(mmVM_PRT_CNTL_6_0)
	RSE(mmVM_PRT_CNTL_7_0)
	RSE(mmVM_CONTEXTS_DISABLE_6_0)
	RSE(mmVM_CONTEXT0_PROTECTION_FAULT_STATUS_6_0)
	RSE(mmVM_CONTEXT0_PROTECTION_FAULT_STATUS_7_1)
	RSE(mmVM_CONTEXT0_PROTECTION_FAULT_STATUS_8_1)
	RSE(mmVM_CONTEXT1_PROTECTION_FAULT_STATUS_6_0)
	RSE(mmVM_CONTEXT1_PROTECTION_FAULT_STATUS_7_1)
	RSE(mmVM_CONTEXT1_PROTECTION_FAULT_STATUS_8_1)
	RSE(mmVM_CONTEXT0_PROTECTION_FAULT_MCCLIENT_7_0)
	RSE(mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT_7_0)
	RSE(mmVM_CONTEXT0_PROTECTION_FAULT_ADDR_6_0)
	RSE(mmVM_CONTEXT1_PROTECTION_FAULT_ADDR_6_0)
	RSE(mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_6_0)
	RSE(mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR_6_0)
	RSE(mmVM_FAULT_CLIENT_ID_6_0)
	RSE(mmVM_FAULT_CLIENT_ID_8_1)
	RSE(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_6_0)
	RSE(mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_6_0)
	RSE(mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_6_0)
	RSE(mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_6_0)
	RSE(mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_6_0)
	RSE(mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_6_0)
	RSE(mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_6_0)
	RSE(mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_6_0)
	RSE(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_6_0)
	RSE(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_6_0)
	RSE(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_6_0)
	RSE(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_6_0)
	RSE(mmVM_DEBUG_6_0)
	RSE(mmVM_L2_CG_6_0)
	RSE(mmVM_L2_CG_8_1)
	RSE(mmVM_L2_BANK_SELECT_MASKA_6_0)
	RSE(mmVM_L2_BANK_SELECT_MASKB_6_0)
	RSE(mmVM_L2_BANK_SELECT_MASKB_7_1)
	RSE(mmVM_L2_BANK_SELECT_MASKB_8_2)
	RSE(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_6_0)
	RSE(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_6_0)
	RSE(mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_6_0)
	RSE(mmVM_L2_CNTL4_8_1)
	RSE(mmVM_L2_CNTL4_8_2)
	RSE(mmVM_L2_BANK_SELECT_RESERVED_CID_8_1)
	RSE(mmVM_L2_BANK_SELECT_RESERVED_CID2_8_1)
	RSE(mmMC_CITF_PERFCOUNTER_LO_7_0)
	RSE(mmMC_HUB_PERFCOUNTER_LO_7_0)
	RSE(mmMC_RPB_PERFCOUNTER_LO_7_0)
	RSE(mmMC_MCBVM_PERFCOUNTER_LO_7_0)
	RSE(mmMC_MCDVM_PERFCOUNTER_LO_7_0)
	RSE(mmMC_VM_L2_PERFCOUNTER_LO_7_0)
	RSE(mmMC_ARB_PERFCOUNTER_LO_7_0)
	RSE(mmATC_PERFCOUNTER_LO_7_0)
	RSE(mmMC_CITF_PERFCOUNTER_HI_7_0)
	RSE(mmMC_HUB_PERFCOUNTER_HI_7_0)
	RSE(mmMC_MCBVM_PERFCOUNTER_HI_7_0)
	RSE(mmMC_MCDVM_PERFCOUNTER_HI_7_0)
	RSE(mmMC_RPB_PERFCOUNTER_HI_7_0)
	RSE(mmMC_VM_L2_PERFCOUNTER_HI_7_0)
	RSE(mmMC_ARB_PERFCOUNTER_HI_7_0)
	RSE(mmATC_PERFCOUNTER_HI_7_0)
	RSE(mmMC_CITF_PERFCOUNTER0_CFG_7_0)
	RSE(mmMC_CITF_PERFCOUNTER1_CFG_7_0)
	RSE(mmMC_CITF_PERFCOUNTER2_CFG_7_0)
	RSE(mmMC_CITF_PERFCOUNTER3_CFG_7_0)
	RSE(mmMC_HUB_PERFCOUNTER0_CFG_7_0)
	RSE(mmMC_HUB_PERFCOUNTER1_CFG_7_0)
	RSE(mmMC_HUB_PERFCOUNTER2_CFG_7_0)
	RSE(mmMC_HUB_PERFCOUNTER3_CFG_7_0)
	RSE(mmMC_RPB_PERFCOUNTER0_CFG_7_0)
	RSE(mmMC_RPB_PERFCOUNTER1_CFG_7_0)
	RSE(mmMC_RPB_PERFCOUNTER2_CFG_7_0)
	RSE(mmMC_RPB_PERFCOUNTER3_CFG_7_0)
	RSE(mmMC_ARB_PERFCOUNTER0_CFG_7_0)
	RSE(mmMC_ARB_PERFCOUNTER1_CFG_7_0)
	RSE(mmMC_ARB_PERFCOUNTER2_CFG_7_0)
	RSE(mmMC_ARB_PERFCOUNTER3_CFG_7_0)
	RSE(mmMC_MCBVM_PERFCOUNTER0_CFG_7_0)
	RSE(mmMC_MCBVM_PERFCOUNTER1_CFG_7_0)
	RSE(mmMC_MCBVM_PERFCOUNTER2_CFG_7_0)
	RSE(mmMC_MCBVM_PERFCOUNTER3_CFG_7_0)
	RSE(mmMC_MCDVM_PERFCOUNTER0_CFG_7_0)
	RSE(mmMC_MCDVM_PERFCOUNTER1_CFG_7_0)
	RSE(mmMC_MCDVM_PERFCOUNTER2_CFG_7_0)
	RSE(mmMC_MCDVM_PERFCOUNTER3_CFG_7_0)
	RSE(mmATC_PERFCOUNTER0_CFG_7_0)
	RSE(mmATC_PERFCOUNTER1_CFG_7_0)
	RSE(mmATC_PERFCOUNTER2_CFG_7_0)
	RSE(mmATC_PERFCOUNTER3_CFG_7_0)
	RSE(mmMC_VM_L2_PERFCOUNTER0_CFG_7_0)
	RSE(mmMC_VM_L2_PERFCOUNTER1_CFG_7_0)
	RSE(mmMC_CITF_PERFCOUNTER_RSLT_CNTL_7_0)
	RSE(mmMC_HUB_PERFCOUNTER_RSLT_CNTL_7_0)
	RSE(mmMC_RPB_PERFCOUNTER_RSLT_CNTL_7_0)
	RSE(mmMC_MCBVM_PERFCOUNTER_RSLT_CNTL_7_0)
	RSE(mmMC_MCDVM_PERFCOUNTER_RSLT_CNTL_7_0)
	RSE(mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL_7_0)
	RSE(mmMC_ARB_PERFCOUNTER_RSLT_CNTL_7_0)
	RSE(mmATC_PERFCOUNTER_RSLT_CNTL_7_0)
	RSE(mmCHUB_ATC_PERFCOUNTER_LO_7_0)
	RSE(mmCHUB_ATC_PERFCOUNTER_HI_7_0)
	RSE(mmCHUB_ATC_PERFCOUNTER0_CFG_7_0)
	RSE(mmCHUB_ATC_PERFCOUNTER1_CFG_7_0)
	RSE(mmCHUB_ATC_PERFCOUNTER_RSLT_CNTL_7_0)
	RSE(mmMC_ARB_PERF_MON_CNTL0_ECC_7_0)
	RSE(mmMC_GRUB_PERFCOUNTER_LO_8_2)
	RSE(mmMC_GRUB_PERFCOUNTER_HI_8_2)
	RSE(mmMC_GRUB_PERFCOUNTER0_CFG_8_2)
	RSE(mmMC_GRUB_PERFCOUNTER1_CFG_8_2)
	RSE(mmMC_GRUB_PERFCOUNTER_RSLT_CNTL_8_2)
	RSE(mmMC_CONFIG_6_0)
	RSE(mmMC_CONFIG_7_1)
	RSE(mmMC_SHARED_CHMAP_6_0)
	RSE(mmMC_SHARED_CHMAP_7_1)
	RSE(mmMC_SHARED_CHREMAP_6_0)
	RSE(mmMC_SHARED_CHREMAP_7_1)
	RSE(mmMC_RD_GRP_GFX_6_0)
	RSE(mmMC_RD_GRP_GFX_7_0)
	RSE(mmMC_RD_GRP_GFX_7_1)
	RSE(mmMC_RD_GRP_GFX_8_1)
	RSE(mmMC_RD_GRP_GFX_8_2)
	RSE(mmMC_WR_GRP_GFX_6_0)
	RSE(mmMC_WR_GRP_GFX_7_0)
	RSE(mmMC_WR_GRP_GFX_7_1)
	RSE(mmMC_WR_GRP_GFX_8_1)
	RSE(mmMC_WR_GRP_GFX_8_2)
	RSE(mmMC_RD_GRP_SYS_6_0)
	RSE(mmMC_RD_GRP_SYS_7_0)
	RSE(mmMC_RD_GRP_SYS_8_1)
	RSE(mmMC_WR_GRP_SYS_6_0)
	RSE(mmMC_WR_GRP_SYS_7_0)
	RSE(mmMC_WR_GRP_SYS_8_1)
	RSE(mmMC_RD_GRP_OTH_6_0)
	RSE(mmMC_RD_GRP_OTH_7_0)
	RSE(mmMC_RD_GRP_OTH_8_1)
	RSE(mmMC_WR_GRP_OTH_6_0)
	RSE(mmMC_WR_GRP_OTH_7_0)
	RSE(mmMC_VM_FB_LOCATION_6_0)
	RSE(mmMC_VM_AGP_TOP_6_0)
	RSE(mmMC_VM_AGP_BOT_6_0)
	RSE(mmMC_VM_AGP_BASE_6_0)
	RSE(mmMC_VM_SYSTEM_APERTURE_LOW_ADDR_6_0)
	RSE(mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR_6_0)
	RSE(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_6_0)
	RSE(mmMC_VM_DC_WRITE_CNTL_6_0)
	RSE(mmMC_VM_DC_WRITE_HIT_REGION_0_LOW_ADDR_6_0)
	RSE(mmMC_VM_DC_WRITE_HIT_REGION_1_LOW_ADDR_6_0)
	RSE(mmMC_VM_DC_WRITE_HIT_REGION_2_LOW_ADDR_6_0)
	RSE(mmMC_VM_DC_WRITE_HIT_REGION_3_LOW_ADDR_6_0)
	RSE(mmMC_VM_DC_WRITE_HIT_REGION_0_HIGH_ADDR_6_0)
	RSE(mmMC_VM_DC_WRITE_HIT_REGION_1_HIGH_ADDR_6_0)
	RSE(mmMC_VM_DC_WRITE_HIT_REGION_2_HIGH_ADDR_6_0)
	RSE(mmMC_VM_DC_WRITE_HIT_REGION_3_HIGH_ADDR_6_0)
	RSE(mmMC_VM_MX_L1_TLB_CNTL_6_0)
	RSE(mmMC_VM_FB_OFFSET_6_0)
	RSE(mmMC_VM_STEERING_7_0)
	RSE(mmMC_SHARED_CHREMAP2_7_1)
	RSE(mmMC_SHARED_VF_ENABLE_8_1)
	RSE(mmMC_SHARED_VIRT_RESET_REQ_8_1)
	RSE(mmMC_SHARED_ACTIVE_FCN_ID_8_1)
	RSE(mmMC_CONFIG_MCD_6_0)
	RSE(mmMC_CONFIG_MCD_7_1)
	RSE(mmMC_CG_CONFIG_MCD_6_0)
	RSE(mmMC_CG_CONFIG_MCD_7_1)
	RSE(mmMC_MEM_POWER_LS_6_0)
	RSE(mmMC_SHARED_BLACKOUT_CNTL_6_0)
	RSE(mmMC_SHARED_BLACKOUT_CNTL_8_1)
	RSE(mmMC_HUB_MISC_POWER_6_0)
	RSE(mmMC_HUB_MISC_HUB_CG_6_0)
	RSE(mmMC_HUB_MISC_VM_CG_6_0)
	RSE(mmMC_HUB_MISC_SIP_CG_6_0)
	RSE(mmMC_HUB_MISC_DBG_6_0)
	RSE(mmMC_HUB_MISC_DBG_7_0)
	RSE(mmMC_HUB_MISC_STATUS_6_0)
	RSE(mmMC_HUB_MISC_STATUS_8_1)
	RSE(mmMC_HUB_MISC_OVERRIDE_6_0)
	RSE(mmMC_HUB_MISC_FRAMING_6_0)
	RSE(mmMC_HUB_WDP_CNTL_6_0)
	RSE(mmMC_HUB_WDP_CNTL_7_1)
	RSE(mmMC_HUB_WDP_CNTL_8_1)
	RSE(mmMC_HUB_WDP_ERR_6_0)
	RSE(mmMC_HUB_WDP_BP_6_0)
	RSE(mmMC_HUB_WDP_STATUS_6_0)
	RSE(mmMC_HUB_WDP_STATUS_7_0)
	RSE(mmMC_HUB_WDP_STATUS_7_1)
	RSE(mmMC_HUB_RDREQ_STATUS_6_0)
	RSE(mmMC_HUB_RDREQ_STATUS_7_1)
	RSE(mmMC_HUB_WRRET_STATUS_6_0)
	RSE(mmMC_HUB_WRRET_STATUS_7_1)
	RSE(mmMC_HUB_RDREQ_CNTL_6_0)
	RSE(mmMC_HUB_RDREQ_CNTL_7_0)
	RSE(mmMC_HUB_RDREQ_CNTL_7_1)
	RSE(mmMC_HUB_RDREQ_CNTL_8_1)
	RSE(mmMC_HUB_WRRET_CNTL_6_0)
	RSE(mmMC_HUB_RDREQ_WTM_CNTL_6_0)
	RSE(mmMC_HUB_WDP_WTM_CNTL_6_0)
	RSE(mmMC_HUB_WDP_CREDITS_6_0)
	RSE(mmMC_HUB_WDP_CREDITS2_7_1)
	RSE(mmMC_HUB_WDP_CREDITS2_8_1)
	RSE(mmMC_HUB_WDP_CREDITS2_8_2)
	RSE(mmMC_HUB_WDP_MGPU2_6_0)
	RSE(mmMC_HUB_WDP_GBL0_6_0)
	RSE(mmMC_HUB_WDP_GBL0_7_1)
	RSE(mmMC_HUB_WDP_GBL0_8_1)
	RSE(mmMC_HUB_WDP_GBL1_6_0)
	RSE(mmMC_HUB_WDP_GBL1_7_1)
	RSE(mmMC_HUB_WDP_GBL1_8_1)
	RSE(mmMC_HUB_WDP_CREDITS3_8_1)
	RSE(mmMC_HUB_WDP_MGPU_6_0)
	RSE(mmMC_HUB_RDREQ_CREDITS_6_0)
	RSE(mmMC_HUB_RDREQ_CREDITS2_6_0)
	RSE(mmMC_HUB_RDREQ_CREDITS2_7_1)
	RSE(mmMC_HUB_SHARED_DAGB_DLY_6_0)
	RSE(mmMC_HUB_SHARED_DAGB_DLY_7_1)
	RSE(mmMC_HUB_MISC_IDLE_STATUS_6_0)
	RSE(mmMC_HUB_MISC_IDLE_STATUS_7_0)
	RSE(mmMC_HUB_MISC_IDLE_STATUS_7_1)
	RSE(mmMC_HUB_MISC_IDLE_STATUS_8_1)
	RSE(mmMC_HUB_RDREQ_DMIF_LIMIT_6_0)
	RSE(mmMC_HUB_RDREQ_ACPG_LIMIT_7_0)
	RSE(mmMC_HUB_WDP_BYPASS_GBL0_7_1)
	RSE(mmMC_HUB_WDP_BYPASS_GBL1_7_1)
	RSE(mmMC_HUB_RDREQ_BYPASS_GBL0_7_1)
	RSE(mmMC_HUB_WDP_SH2_7_0)
	RSE(mmMC_HUB_WDP_SH2_7_1)
	RSE(mmMC_HUB_WDP_SH2_8_1)
	RSE(mmMC_HUB_WDP_SH3_7_0)
	RSE(mmMC_HUB_WDP_SH3_7_1)
	RSE(mmMC_HUB_WDP_SH3_8_1)
	RSE(mmMC_HUB_MISC_ATOMIC_IDLE_STATUS_8_1)
	RSE(mmMC_HUB_MISC_ATOMIC_IDLE_STATUS_8_2)
	RSE(mmMC_HUB_RDREQ_IA0_7_0)
	RSE(mmMC_HUB_RDREQ_IA0_7_1)
	RSE(mmMC_HUB_RDREQ_IA1_7_0)
	RSE(mmMC_HUB_RDREQ_IA1_7_1)
	RSE(mmMC_HUB_WDP_VIN0_8_1)
	RSE(mmMC_HUB_RDREQ_MCDW_6_0)
	RSE(mmMC_HUB_RDREQ_MCDW_8_1)
	RSE(mmMC_HUB_RDREQ_MCDX_6_0)
	RSE(mmMC_HUB_RDREQ_MCDX_8_1)
	RSE(mmMC_HUB_RDREQ_MCDY_6_0)
	RSE(mmMC_HUB_RDREQ_MCDY_8_1)
	RSE(mmMC_HUB_RDREQ_MCDZ_6_0)
	RSE(mmMC_HUB_RDREQ_MCDZ_8_1)
	RSE(mmMC_HUB_RDREQ_SIP_6_0)
	RSE(mmMC_HUB_RDREQ_SIP_8_1)
	RSE(mmMC_HUB_RDREQ_GBL0_6_0)
	RSE(mmMC_HUB_RDREQ_GBL0_7_1)
	RSE(mmMC_HUB_RDREQ_GBL1_6_0)
	RSE(mmMC_HUB_RDREQ_GBL1_7_1)
	RSE(mmMC_HUB_RDREQ_SMU_6_0)
	RSE(mmMC_HUB_RDREQ_SMU_7_1)
	RSE(mmMC_HUB_RDREQ_CPG_7_0)
	RSE(mmMC_HUB_RDREQ_CPG_7_1)
	RSE(mmMC_HUB_RDREQ_SDMA0_8_1)
	RSE(mmMC_HUB_RDREQ_HDP_8_1)
	RSE(mmMC_HUB_RDREQ_SDMA0_7_0)
	RSE(mmMC_HUB_RDREQ_SDMA0_7_1)
	RSE(mmMC_HUB_RDREQ_HDP_6_0)
	RSE(mmMC_HUB_RDREQ_HDP_7_1)
	RSE(mmMC_HUB_RDREQ_SDMA1_8_1)
	RSE(mmMC_HUB_RDREQ_RLC_8_1)
	RSE(mmMC_HUB_RDREQ_SDMA1_7_0)
	RSE(mmMC_HUB_RDREQ_SDMA1_7_1)
	RSE(mmMC_HUB_RDREQ_RLC_6_0)
	RSE(mmMC_HUB_RDREQ_RLC_7_1)
	RSE(mmMC_HUB_RDREQ_SEM_8_1)
	RSE(mmMC_HUB_RDREQ_SEM_6_0)
	RSE(mmMC_HUB_RDREQ_SEM_7_1)
	RSE(mmMC_HUB_RDREQ_VCE0_8_1)
	RSE(mmMC_HUB_RDREQ_UMC_8_1)
	RSE(mmMC_HUB_RDREQ_VCE_6_0)
	RSE(mmMC_HUB_RDREQ_VCE_7_1)
	RSE(mmMC_HUB_RDREQ_UMC_6_0)
	RSE(mmMC_HUB_RDREQ_UMC_7_1)
	RSE(mmMC_HUB_RDREQ_UVD_8_1)
	RSE(mmMC_HUB_RDREQ_TLS_8_1)
	RSE(mmMC_HUB_RDREQ_UVD_6_0)
	RSE(mmMC_HUB_RDREQ_UVD_7_1)
	RSE(mmMC_HUB_RDREQ_DMIF_8_1)
	RSE(mmMC_HUB_RDREQ_IA_7_0)
	RSE(mmMC_HUB_RDREQ_IA_7_1)
	RSE(mmMC_HUB_RDREQ_DMIF_6_0)
	RSE(mmMC_HUB_RDREQ_DMIF_7_1)
	RSE(mmMC_HUB_RDREQ_MCIF_8_1)
	RSE(mmMC_HUB_RDREQ_MCIF_6_0)
	RSE(mmMC_HUB_RDREQ_MCIF_7_1)
	RSE(mmMC_HUB_RDREQ_VMC_8_1)
	RSE(mmMC_HUB_RDREQ_VCEU0_8_1)
	RSE(mmMC_HUB_RDREQ_VMC_6_0)
	RSE(mmMC_HUB_RDREQ_VMC_7_1)
	RSE(mmMC_HUB_RDREQ_VCEU_6_0)
	RSE(mmMC_HUB_RDREQ_VCEU_7_1)
	RSE(mmMC_HUB_WDP_MCDW_8_1)
	RSE(mmMC_HUB_WDP_MCDW_6_0)
	RSE(mmMC_HUB_WDP_MCDX_8_1)
	RSE(mmMC_HUB_WDP_MCDX_6_0)
	RSE(mmMC_HUB_WDP_MCDY_8_1)
	RSE(mmMC_HUB_WDP_MCDY_6_0)
	RSE(mmMC_HUB_WDP_MCDZ_8_1)
	RSE(mmMC_HUB_WDP_MCDZ_6_0)
	RSE(mmMC_HUB_WDP_SIP_8_1)
	RSE(mmMC_HUB_WDP_SDMA1_8_1)
	RSE(mmMC_HUB_WDP_SDMA1_8_2)
	RSE(mmMC_HUB_WDP_SIP_6_0)
	RSE(mmMC_HUB_WDP_CPG_7_0)
	RSE(mmMC_HUB_WDP_CPG_7_1)
	RSE(mmMC_HUB_WDP_SH0_8_1)
	RSE(mmMC_HUB_WDP_SH0_8_2)
	RSE(mmMC_HUB_WDP_MCIF_8_1)
	RSE(mmMC_HUB_WDP_MCIF_8_2)
	RSE(mmMC_HUB_WDP_SDMA1_7_0)
	RSE(mmMC_HUB_WDP_SDMA1_7_1)
	RSE(mmMC_HUB_WDP_SH0_6_0)
	RSE(mmMC_HUB_WDP_SH0_7_1)
	RSE(mmMC_HUB_WDP_VCE0_8_1)
	RSE(mmMC_HUB_WDP_VCE0_8_2)
	RSE(mmMC_HUB_WDP_MCIF_6_0)
	RSE(mmMC_HUB_WDP_MCIF_7_1)
	RSE(mmMC_HUB_WDP_XDP_8_1)
	RSE(mmMC_HUB_WDP_XDP_8_2)
	RSE(mmMC_HUB_WDP_IH_8_1)
	RSE(mmMC_HUB_WDP_IH_8_2)
	RSE(mmMC_HUB_WDP_VCE_6_0)
	RSE(mmMC_HUB_WDP_VCE_7_1)
	RSE(mmMC_HUB_WDP_RLC_8_1)
	RSE(mmMC_HUB_WDP_RLC_8_2)
	RSE(mmMC_HUB_WDP_XDP_6_0)
	RSE(mmMC_HUB_WDP_XDP_7_1)
	RSE(mmMC_HUB_WDP_IH_6_0)
	RSE(mmMC_HUB_WDP_IH_7_1)
	RSE(mmMC_HUB_WDP_SEM_8_1)
	RSE(mmMC_HUB_WDP_SEM_8_2)
	RSE(mmMC_HUB_WDP_RLC_6_0)
	RSE(mmMC_HUB_WDP_RLC_7_1)
	RSE(mmMC_HUB_WDP_SMU_8_1)
	RSE(mmMC_HUB_WDP_SMU_8_2)
	RSE(mmMC_HUB_WDP_SEM_6_0)
	RSE(mmMC_HUB_WDP_SEM_7_1)
	RSE(mmMC_HUB_WDP_SH1_8_1)
	RSE(mmMC_HUB_WDP_SH1_8_2)
	RSE(mmMC_HUB_WDP_SMU_6_0)
	RSE(mmMC_HUB_WDP_SMU_7_1)
	RSE(mmMC_HUB_WDP_UMC_8_1)
	RSE(mmMC_HUB_WDP_UMC_8_2)
	RSE(mmMC_HUB_WDP_SH1_6_0)
	RSE(mmMC_HUB_WDP_SH1_7_1)
	RSE(mmMC_HUB_WDP_UVD_8_1)
	RSE(mmMC_HUB_WDP_UVD_8_2)
	RSE(mmMC_HUB_WDP_HDP_8_1)
	RSE(mmMC_HUB_WDP_HDP_8_2)
	RSE(mmMC_HUB_WDP_UMC_6_0)
	RSE(mmMC_HUB_WDP_UMC_7_1)
	RSE(mmMC_HUB_WDP_SDMA0_8_1)
	RSE(mmMC_HUB_WDP_SDMA0_8_2)
	RSE(mmMC_HUB_WDP_UVD_6_0)
	RSE(mmMC_HUB_WDP_UVD_7_1)
	RSE(mmMC_HUB_WDP_HDP_6_0)
	RSE(mmMC_HUB_WDP_HDP_7_1)
	RSE(mmMC_HUB_WRRET_MCDW_8_1)
	RSE(mmMC_HUB_WDP_SDMA0_7_0)
	RSE(mmMC_HUB_WDP_SDMA0_7_1)
	RSE(mmMC_HUB_WRRET_MCDX_8_1)
	RSE(mmMC_HUB_WRRET_MCDW_6_0)
	RSE(mmMC_HUB_WRRET_MCDY_8_1)
	RSE(mmMC_HUB_WRRET_MCDX_6_0)
	RSE(mmMC_HUB_WRRET_MCDZ_8_1)
	RSE(mmMC_HUB_WDP_VCEU0_8_1)
	RSE(mmMC_HUB_WDP_VCEU0_8_2)
	RSE(mmMC_HUB_WRRET_MCDY_6_0)
	RSE(mmMC_HUB_WDP_XDMAM_8_1)
	RSE(mmMC_HUB_WDP_XDMAM_8_2)
	RSE(mmMC_HUB_WRRET_MCDZ_6_0)
	RSE(mmMC_HUB_WDP_VCEU_6_0)
	RSE(mmMC_HUB_WDP_VCEU_7_1)
	RSE(mmMC_HUB_WDP_XDMA_8_1)
	RSE(mmMC_HUB_WDP_XDMA_8_2)
	RSE(mmMC_HUB_RDREQ_XDMAM_8_1)
	RSE(mmMC_HUB_WDP_XDMAM_6_0)
	RSE(mmMC_HUB_RDREQ_ACPG_8_1)
	RSE(mmMC_HUB_WDP_XDMA_6_0)
	RSE(mmMC_HUB_RDREQ_ACPO_8_1)
	RSE(mmMC_HUB_RDREQ_XDMAM_6_0)
	RSE(mmMC_HUB_RDREQ_XDMAM_7_1)
	RSE(mmMC_HUB_RDREQ_ACPG_7_0)
	RSE(mmMC_HUB_RDREQ_SAMMSP_8_1)
	RSE(mmMC_HUB_RDREQ_ACPO_7_0)
	RSE(mmMC_HUB_RDREQ_VP8_8_1)
	RSE(mmMC_HUB_RDREQ_SAM_7_0)
	RSE(mmMC_HUB_RDREQ_SAM_7_1)
	RSE(mmMC_HUB_RDREQ_VP8U_8_1)
	RSE(mmMC_HUB_WDP_ACPG_7_0)
	RSE(mmMC_HUB_WDP_ACPG_8_1)
	RSE(mmMC_HUB_WDP_ACPO_7_0)
	RSE(mmMC_HUB_WDP_ACPO_8_1)
	RSE(mmMC_HUB_WDP_SAMMSP_8_1)
	RSE(mmMC_HUB_WDP_SAMMSP_8_2)
	RSE(mmMC_HUB_WDP_SAM_7_0)
	RSE(mmMC_HUB_WDP_SAM_7_1)
	RSE(mmMC_HUB_RDREQ_CPC_7_0)
	RSE(mmMC_HUB_RDREQ_CPC_7_1)
	RSE(mmMC_HUB_WDP_VP8_8_1)
	RSE(mmMC_HUB_WDP_VP8_8_2)
	RSE(mmMC_HUB_RDREQ_CPF_7_0)
	RSE(mmMC_HUB_RDREQ_CPF_7_1)
	RSE(mmMC_HUB_WDP_VP8U_8_1)
	RSE(mmMC_HUB_WDP_VP8U_8_2)
	RSE(mmMC_HUB_WDP_CPC_7_0)
	RSE(mmMC_HUB_WDP_CPC_7_1)
	RSE(mmMC_HUB_WDP_CPF_7_0)
	RSE(mmMC_HUB_WDP_CPF_7_1)
	RSE(mmMC_VM_MB_L1_TLB0_DEBUG_6_0)
	RSE(mmMC_VM_MB_L1_TLB0_DEBUG_7_0)
	RSE(mmMC_VM_MB_L1_TLB1_DEBUG_8_1)
	RSE(mmMC_VM_MB_L1_TLB2_DEBUG_6_0)
	RSE(mmMC_VM_MB_L1_TLB2_DEBUG_7_0)
	RSE(mmMC_VM_MB_L1_TLB0_STATUS_6_0)
	RSE(mmMC_VM_MB_L1_TLB1_STATUS_6_0)
	RSE(mmMC_VM_MB_L1_TLB2_STATUS_6_0)
	RSE(mmMC_VM_MB_L2ARBITER_L2_CREDITS_6_0)
	RSE(mmMC_VM_MB_L1_TLB3_DEBUG_6_0)
	RSE(mmMC_VM_MB_L1_TLB3_DEBUG_7_0)
	RSE(mmMC_VM_MB_L1_TLB3_STATUS_6_0)
	RSE(mmMC_XPB_RTR_SRC_APRTR0_6_0)
	RSE(mmMC_XPB_RTR_SRC_APRTR1_6_0)
	RSE(mmMC_XPB_RTR_SRC_APRTR2_6_0)
	RSE(mmMC_XPB_RTR_SRC_APRTR3_6_0)
	RSE(mmMC_XPB_RTR_SRC_APRTR4_6_0)
	RSE(mmMC_XPB_RTR_SRC_APRTR5_6_0)
	RSE(mmMC_XPB_RTR_SRC_APRTR6_6_0)
	RSE(mmMC_XPB_RTR_SRC_APRTR7_6_0)
	RSE(mmMC_XPB_RTR_SRC_APRTR8_6_0)
	RSE(mmMC_XPB_RTR_SRC_APRTR9_6_0)
	RSE(mmMC_XPB_XDMA_RTR_SRC_APRTR0_6_0)
	RSE(mmMC_XPB_XDMA_RTR_SRC_APRTR1_6_0)
	RSE(mmMC_XPB_XDMA_RTR_SRC_APRTR2_6_0)
	RSE(mmMC_XPB_XDMA_RTR_SRC_APRTR3_6_0)
	RSE(mmMC_XPB_RTR_DEST_MAP0_6_0)
	RSE(mmMC_XPB_RTR_DEST_MAP1_6_0)
	RSE(mmMC_XPB_RTR_DEST_MAP2_6_0)
	RSE(mmMC_XPB_RTR_DEST_MAP3_6_0)
	RSE(mmMC_XPB_RTR_DEST_MAP4_6_0)
	RSE(mmMC_XPB_RTR_DEST_MAP5_6_0)
	RSE(mmMC_XPB_RTR_DEST_MAP6_6_0)
	RSE(mmMC_XPB_RTR_DEST_MAP7_6_0)
	RSE(mmMC_XPB_RTR_DEST_MAP8_6_0)
	RSE(mmMC_XPB_RTR_DEST_MAP9_6_0)
	RSE(mmMC_XPB_XDMA_RTR_DEST_MAP0_6_0)
	RSE(mmMC_XPB_XDMA_RTR_DEST_MAP1_6_0)
	RSE(mmMC_XPB_XDMA_RTR_DEST_MAP2_6_0)
	RSE(mmMC_XPB_XDMA_RTR_DEST_MAP3_6_0)
	RSE(mmMC_XPB_CLG_CFG0_6_0)
	RSE(mmMC_XPB_CLG_CFG1_6_0)
	RSE(mmMC_XPB_CLG_CFG2_6_0)
	RSE(mmMC_XPB_CLG_CFG3_6_0)
	RSE(mmMC_XPB_CLG_CFG4_6_0)
	RSE(mmMC_XPB_CLG_CFG5_6_0)
	RSE(mmMC_XPB_CLG_CFG6_6_0)
	RSE(mmMC_XPB_CLG_CFG7_6_0)
	RSE(mmMC_XPB_CLG_CFG8_6_0)
	RSE(mmMC_XPB_CLG_CFG9_6_0)
	RSE(mmMC_XPB_CLG_CFG10_6_0)
	RSE(mmMC_XPB_CLG_CFG11_6_0)
	RSE(mmMC_XPB_CLG_CFG12_6_0)
	RSE(mmMC_XPB_CLG_CFG13_6_0)
	RSE(mmMC_XPB_CLG_CFG14_6_0)
	RSE(mmMC_XPB_CLG_CFG15_6_0)
	RSE(mmMC_XPB_CLG_CFG16_6_0)
	RSE(mmMC_XPB_CLG_CFG17_6_0)
	RSE(mmMC_XPB_CLG_CFG18_6_0)
	RSE(mmMC_XPB_CLG_CFG19_6_0)
	RSE(mmMC_XPB_CLG_EXTRA_6_0)
	RSE(mmMC_XPB_LB_ADDR_6_0)
	RSE(mmMC_XPB_UNC_THRESH_HST_6_0)
	RSE(mmMC_XPB_UNC_THRESH_SID_6_0)
	RSE(mmMC_XPB_WCB_STS_6_0)
	RSE(mmMC_XPB_WCB_CFG_6_0)
	RSE(mmMC_XPB_P2P_BAR_CFG_6_0)
	RSE(mmMC_XPB_P2P_BAR0_6_0)
	RSE(mmMC_XPB_P2P_BAR1_6_0)
	RSE(mmMC_XPB_P2P_BAR2_6_0)
	RSE(mmMC_XPB_P2P_BAR3_6_0)
	RSE(mmMC_XPB_P2P_BAR4_6_0)
	RSE(mmMC_XPB_P2P_BAR5_6_0)
	RSE(mmMC_XPB_P2P_BAR6_6_0)
	RSE(mmMC_XPB_P2P_BAR7_6_0)
	RSE(mmMC_XPB_P2P_BAR_SETUP_6_0)
	RSE(mmMC_XPB_P2P_BAR_DEBUG_6_0)
	RSE(mmMC_XPB_P2P_BAR_DELTA_ABOVE_6_0)
	RSE(mmMC_XPB_P2P_BAR_DELTA_BELOW_6_0)
	RSE(mmMC_XPB_PEER_SYS_BAR0_6_0)
	RSE(mmMC_XPB_PEER_SYS_BAR1_6_0)
	RSE(mmMC_XPB_PEER_SYS_BAR2_6_0)
	RSE(mmMC_XPB_PEER_SYS_BAR3_6_0)
	RSE(mmMC_XPB_PEER_SYS_BAR4_6_0)
	RSE(mmMC_XPB_PEER_SYS_BAR5_6_0)
	RSE(mmMC_XPB_PEER_SYS_BAR6_6_0)
	RSE(mmMC_XPB_PEER_SYS_BAR7_6_0)
	RSE(mmMC_XPB_PEER_SYS_BAR8_6_0)
	RSE(mmMC_XPB_PEER_SYS_BAR9_6_0)
	RSE(mmMC_XPB_XDMA_PEER_SYS_BAR0_6_0)
	RSE(mmMC_XPB_XDMA_PEER_SYS_BAR1_6_0)
	RSE(mmMC_XPB_XDMA_PEER_SYS_BAR2_6_0)
	RSE(mmMC_XPB_XDMA_PEER_SYS_BAR3_6_0)
	RSE(mmMC_XPB_CLK_GAT_6_0)
	RSE(mmMC_XPB_INTF_CFG_6_0)
	RSE(mmMC_XPB_INTF_STS_6_0)
	RSE(mmMC_XPB_PIPE_STS_6_0)
	RSE(mmMC_XPB_SUB_CTRL_6_0)
	RSE(mmMC_XPB_MAP_INVERT_FLUSH_NUM_LSB_6_0)
	RSE(mmMC_XPB_PERF_KNOBS_6_0)
	RSE(mmMC_XPB_STICKY_6_0)
	RSE(mmMC_XPB_STICKY_W1C_6_0)
	RSE(mmMC_XPB_MISC_CFG_6_0)
	RSE(mmMC_XPB_CLG_CFG20_6_0)
	RSE(mmMC_XPB_CLG_CFG21_6_0)
	RSE(mmMC_XPB_CLG_CFG22_6_0)
	RSE(mmMC_XPB_CLG_CFG23_6_0)
	RSE(mmMC_XPB_CLG_CFG24_6_0)
	RSE(mmMC_XPB_CLG_CFG25_6_0)
	RSE(mmMC_XPB_CLG_CFG26_6_0)
	RSE(mmMC_XPB_CLG_CFG27_6_0)
	RSE(mmMC_XPB_CLG_CFG28_6_0)
	RSE(mmMC_XPB_CLG_CFG29_6_0)
	RSE(mmMC_XPB_CLG_CFG30_6_0)
	RSE(mmMC_XPB_CLG_CFG31_6_0)
	RSE(mmMC_XPB_INTF_CFG2_6_0)
	RSE(mmMC_XPB_CLG_EXTRA_RD_6_0)
	RSE(mmMC_XPB_CLG_CFG32_6_0)
	RSE(mmMC_XPB_CLG_CFG33_6_0)
	RSE(mmMC_XPB_CLG_CFG34_6_0)
	RSE(mmMC_XPB_CLG_CFG35_6_0)
	RSE(mmMC_XPB_CLG_CFG36_6_0)
	RSE(mmMC_RPB_CONF_6_0)
	RSE(mmMC_RPB_IF_CONF_6_0)
	RSE(mmMC_RPB_DBG1_6_0)
	RSE(mmMC_RPB_EFF_CNTL_6_0)
	RSE(mmMC_RPB_ARB_CNTL_6_0)
	RSE(mmMC_RPB_BIF_CNTL_6_0)
	RSE(mmMC_RPB_WR_SWITCH_CNTL_6_0)
	RSE(mmMC_RPB_WR_COMBINE_CNTL_6_0)
	RSE(mmMC_RPB_RD_SWITCH_CNTL_6_0)
	RSE(mmMC_RPB_CID_QUEUE_WR_6_0)
	RSE(mmMC_RPB_CID_QUEUE_RD_6_0)
	RSE(mmMC_RPB_PERF_COUNTER_CNTL_6_0)
	RSE(mmMC_RPB_PERF_COUNTER_STATUS_6_0)
	RSE(mmMC_RPB_CID_QUEUE_EX_6_0)
	RSE(mmMC_RPB_CID_QUEUE_EX_DATA_6_0)
	RSE(mmMC_RPB_TCI_CNTL_7_1)
	RSE(mmMC_RPB_TCI_CNTL2_8_1)
	RSE(mmMC_CITF_XTRA_ENABLE_6_0)
	RSE(mmMC_CITF_XTRA_ENABLE_7_0)
	RSE(mmCC_MC_MAX_CHANNEL_6_0)
	RSE(mmMC_CG_CONFIG_6_0)
	RSE(mmMC_CITF_CNTL_6_0)
	RSE(mmMC_CITF_CNTL_7_0)
	RSE(mmMC_CITF_CNTL_7_1)
	RSE(mmMC_CITF_CREDITS_VM_6_0)
	RSE(mmMC_CITF_CREDITS_ARB_RD_6_0)
	RSE(mmMC_CITF_CREDITS_ARB_WR_6_0)
	RSE(mmMC_CITF_CREDITS_ARB_WR_7_1)
	RSE(mmMC_CITF_DAGB_CNTL_6_0)
	RSE(mmMC_CITF_INT_CREDITS_6_0)
	RSE(mmMC_CITF_RET_MODE_6_0)
	RSE(mmMC_CITF_RET_MODE_7_1)
	RSE(mmMC_CITF_DAGB_DLY_6_0)
	RSE(mmMC_CITF_DAGB_DLY_7_1)
	RSE(mmMC_CITF_DAGB_DLY_8_1)
	RSE(mmMC_RD_GRP_EXT_6_0)
	RSE(mmMC_WR_GRP_EXT_6_0)
	RSE(mmMC_CITF_REMREQ_6_0)
	RSE(mmMC_WR_TC0_6_0)
	RSE(mmMC_WR_TC1_6_0)
	RSE(mmMC_CITF_INT_CREDITS_WR_6_0)
	RSE(mmMC_CITF_CREDITS_ARB_RD2_8_1)
	RSE(mmMC_CITF_WTM_RD_CNTL_6_0)
	RSE(mmMC_CITF_WTM_RD_CNTL_7_0)
	RSE(mmMC_CITF_WTM_WR_CNTL_6_0)
	RSE(mmMC_CITF_WTM_WR_CNTL_7_0)
	RSE(mmMC_RD_CB_6_0)
	RSE(mmMC_RD_DB_6_0)
	RSE(mmMC_RD_TC0_6_0)
	RSE(mmMC_RD_TC1_6_0)
	RSE(mmMC_RD_HUB_6_0)
	RSE(mmMC_WR_CB_6_0)
	RSE(mmMC_WR_DB_6_0)
	RSE(mmMC_WR_HUB_6_0)
	RSE(mmMC_CITF_CREDITS_XBAR_6_0)
	RSE(mmMC_RD_GRP_LCL_6_0)
	RSE(mmMC_WR_GRP_LCL_6_0)
	RSE(mmMC_CITF_PERF_MON_CNTL2_6_0)
	RSE(mmMC_CITF_PERF_MON_CNTL2_7_0)
	RSE(mmMC_CITF_PERF_MON_RSLT2_6_0)
	RSE(mmMC_CITF_PERF_MON_RSLT2_8_1)
	RSE(mmMC_CITF_MISC_RD_CG_6_0)
	RSE(mmMC_CITF_MISC_WR_CG_6_0)
	RSE(mmMC_CITF_MISC_VM_CG_6_0)
	RSE(mmMC_VM_MD_L1_TLB0_DEBUG_6_0)
	RSE(mmMC_VM_MD_L1_TLB0_DEBUG_7_0)
	RSE(mmMC_VM_MD_L1_TLB1_DEBUG_6_0)
	RSE(mmMC_VM_MD_L1_TLB1_DEBUG_7_0)
	RSE(mmMC_VM_MD_L1_TLB2_DEBUG_6_0)
	RSE(mmMC_VM_MD_L1_TLB2_DEBUG_7_0)
	RSE(mmMC_VM_MD_L1_TLB0_STATUS_6_0)
	RSE(mmMC_VM_MD_L1_TLB1_STATUS_6_0)
	RSE(mmMC_VM_MD_L1_TLB2_STATUS_6_0)
	RSE(mmMC_VM_MD_L2ARBITER_L2_CREDITS_6_0)
	RSE(mmMC_VM_MD_L1_TLB3_DEBUG_6_0)
	RSE(mmMC_VM_MD_L1_TLB3_DEBUG_7_0)
	RSE(mmMC_VM_MD_L1_TLB3_STATUS_6_0)
	RSE(mmMC_ARB_ATOMIC_8_1)
	RSE(mmMC_ARB_AGE_CNTL_7_0)
	RSE(mmMC_ARB_AGE_CNTL_7_1)
	RSE(mmMC_ARB_RET_CREDITS2_7_0)
	RSE(mmMC_ARB_RET_CREDITS2_7_1)
	RSE(mmMC_ARB_RET_CREDITS2_8_1)
	RSE(mmMC_ARB_FED_CNTL_6_0)
	RSE(mmMC_ARB_FED_CNTL_7_0)
	RSE(mmMC_ARB_GECC2_STATUS_6_0)
	RSE(mmMC_ARB_GECC2_STATUS_7_0)
	RSE(mmMC_ARB_GECC2_MISC_6_0)
	RSE(mmMC_ARB_GECC2_MISC_7_0)
	RSE(mmMC_ARB_GECC2_MISC_7_1)
	RSE(mmMC_ARB_GECC2_DEBUG_6_0)
	RSE(mmMC_ARB_GECC2_DEBUG2_6_0)
	RSE(mmMC_ARB_PERF_CID_7_1)
	RSE(mmMC_ARB_SNOOP_8_1)
	RSE(mmMC_ARB_GRUB_8_1)
	RSE(mmMC_ARB_GECC2_6_0)
	RSE(mmMC_ARB_GECC2_7_0)
	RSE(mmMC_ARB_GECC2_CLI_6_0)
	RSE(mmMC_ARB_ADDR_SWIZ0_7_0)
	RSE(mmMC_ARB_ADDR_SWIZ1_7_0)
	RSE(mmMC_ARB_MISC3_7_0)
	RSE(mmMC_ARB_MISC3_7_1)
	RSE(mmMC_ARB_MISC3_8_1)
	RSE(mmMC_ARB_GRUB_PROMOTE_8_1)
	RSE(mmMC_ARB_WCDR_2_6_0)
	RSE(mmMC_ARB_RTT_DATA_6_0)
	RSE(mmMC_ARB_RTT_CNTL0_6_0)
	RSE(mmMC_ARB_RTT_CNTL1_6_0)
	RSE(mmMC_ARB_RTT_CNTL2_6_0)
	RSE(mmMC_ARB_RTT_DEBUG_6_0)
	RSE(mmMC_ARB_CAC_CNTL_6_0)
	RSE(mmMC_ARB_MISC2_6_0)
	RSE(mmMC_ARB_MISC_6_0)
	RSE(mmMC_ARB_MISC_7_0)
	RSE(mmMC_ARB_BANKMAP_6_0)
	RSE(mmMC_ARB_RAMCFG_6_0)
	RSE(mmMC_ARB_RAMCFG_7_0)
	RSE(mmMC_ARB_POP_6_0)
	RSE(mmMC_ARB_MINCLKS_6_0)
	RSE(mmMC_ARB_MINCLKS_7_0)
	RSE(mmMC_ARB_SQM_CNTL_6_0)
	RSE(mmMC_ARB_SQM_CNTL_7_0)
	RSE(mmMC_ARB_ADDR_HASH_6_0)
	RSE(mmMC_ARB_DRAM_TIMING_6_0)
	RSE(mmMC_ARB_DRAM_TIMING2_6_0)
	RSE(mmMC_ARB_WTM_CNTL_RD_6_0)
	RSE(mmMC_ARB_WTM_CNTL_RD_7_0)
	RSE(mmMC_ARB_WTM_CNTL_WR_6_0)
	RSE(mmMC_ARB_WTM_CNTL_WR_7_0)
	RSE(mmMC_ARB_WTM_GRPWT_RD_6_0)
	RSE(mmMC_ARB_WTM_GRPWT_WR_6_0)
	RSE(mmMC_ARB_TM_CNTL_RD_6_0)
	RSE(mmMC_ARB_TM_CNTL_WR_6_0)
	RSE(mmMC_ARB_LAZY0_RD_6_0)
	RSE(mmMC_ARB_LAZY0_WR_6_0)
	RSE(mmMC_ARB_LAZY1_RD_6_0)
	RSE(mmMC_ARB_LAZY1_WR_6_0)
	RSE(mmMC_ARB_AGE_RD_6_0)
	RSE(mmMC_ARB_AGE_WR_6_0)
	RSE(mmMC_ARB_RFSH_CNTL_6_0)
	RSE(mmMC_ARB_RFSH_CNTL_7_1)
	RSE(mmMC_ARB_RFSH_CNTL_8_1)
	RSE(mmMC_ARB_RFSH_RATE_6_0)
	RSE(mmMC_ARB_PM_CNTL_6_0)
	RSE(mmMC_ARB_PM_CNTL_7_0)
	RSE(mmMC_ARB_PM_CNTL_8_1)
	RSE(mmMC_ARB_GDEC_RD_CNTL_6_0)
	RSE(mmMC_ARB_GDEC_WR_CNTL_6_0)
	RSE(mmMC_ARB_LM_RD_6_0)
	RSE(mmMC_ARB_LM_WR_6_0)
	RSE(mmMC_ARB_LM_WR_7_1)
	RSE(mmMC_ARB_LM_WR_8_1)
	RSE(mmMC_ARB_REMREQ_6_0)
	RSE(mmMC_ARB_REMREQ_7_0)
	RSE(mmMC_ARB_REPLAY_6_0)
	RSE(mmMC_ARB_REPLAY_7_0)
	RSE(mmMC_ARB_RET_CREDITS_RD_6_0)
	RSE(mmMC_ARB_RET_CREDITS_WR_6_0)
	RSE(mmMC_ARB_RET_CREDITS_WR_7_1)
	RSE(mmMC_ARB_MAX_LAT_CID_7_0)
	RSE(mmMC_ARB_MAX_LAT_RSLT0_7_0)
	RSE(mmMC_ARB_MAX_LAT_RSLT1_7_0)
	RSE(mmMC_ARB_GRUB_REALTIME_RD_8_1)
	RSE(mmMC_ARB_SSM_7_0)
	RSE(mmMC_ARB_CG_6_0)
	RSE(mmMC_ARB_CG_7_0)
	RSE(mmMC_ARB_GRUB_REALTIME_WR_8_1)
	RSE(mmMC_ARB_WCDR_6_0)
	RSE(mmMC_ARB_DRAM_TIMING_1_6_0)
	RSE(mmMC_ARB_BUSY_STATUS_7_0)
	RSE(mmMC_ARB_BUSY_STATUS_8_1)
	RSE(mmMC_ARB_DRAM_TIMING2_1_6_0)
	RSE(mmMC_ARB_GRUB2_8_1)
	RSE(mmMC_ARB_BURST_TIME_6_0)
	RSE(mmMC_ARB_BURST_TIME_8_1)
	RSE(mmMC_BIST_CNTL_6_0)
	RSE(mmMC_FUS_DRAM0_CS0_BASE_7_0)
	RSE(mmMC_BIST_AUTO_CNTL_6_0)
	RSE(mmMC_FUS_DRAM1_CS0_BASE_7_0)
	RSE(mmMC_BIST_DIR_CNTL_6_0)
	RSE(mmMC_FUS_DRAM0_CS1_BASE_7_0)
	RSE(mmMC_BIST_SADDR_6_0)
	RSE(mmMC_FUS_DRAM1_CS1_BASE_7_0)
	RSE(mmMC_BIST_EADDR_6_0)
	RSE(mmMC_FUS_DRAM0_CS2_BASE_7_0)
	RSE(mmMC_BIST_DATA_WORD0_6_0)
	RSE(mmMC_FUS_DRAM1_CS2_BASE_7_0)
	RSE(mmMC_BIST_DATA_WORD1_6_0)
	RSE(mmMC_FUS_DRAM0_CS3_BASE_7_0)
	RSE(mmMC_BIST_DATA_WORD2_6_0)
	RSE(mmMC_FUS_DRAM1_CS3_BASE_7_0)
	RSE(mmMC_BIST_DATA_WORD3_6_0)
	RSE(mmMC_BIST_DATA_WORD4_6_0)
	RSE(mmMC_BIST_DATA_WORD5_6_0)
	RSE(mmMC_BIST_DATA_WORD6_6_0)
	RSE(mmMC_BIST_DATA_WORD7_6_0)
	RSE(mmMC_FUS_DRAM0_BANK_ADDR_MAPPING_7_0)
	RSE(mmMC_BIST_DATA_MASK_6_0)
	RSE(mmMC_FUS_DRAM1_BANK_ADDR_MAPPING_7_0)
	RSE(mmMC_BIST_MISMATCH_ADDR_6_0)
	RSE(mmMC_FUS_DRAM0_CTL_BASE_7_0)
	RSE(mmMC_BIST_RDATA_WORD0_6_0)
	RSE(mmMC_FUS_DRAM1_CTL_BASE_7_0)
	RSE(mmMC_BIST_RDATA_WORD1_6_0)
	RSE(mmMC_FUS_DRAM0_CTL_LIMIT_7_0)
	RSE(mmMC_BIST_RDATA_WORD2_6_0)
	RSE(mmMC_FUS_DRAM1_CTL_LIMIT_7_0)
	RSE(mmMC_BIST_RDATA_WORD3_6_0)
	RSE(mmMC_FUS_DRAM_CTL_HIGH_01_7_0)
	RSE(mmMC_BIST_RDATA_WORD4_6_0)
	RSE(mmMC_FUS_DRAM_CTL_HIGH_23_7_0)
	RSE(mmMC_BIST_RDATA_WORD5_6_0)
	RSE(mmMC_FUS_DRAM_MODE_7_0)
	RSE(mmMC_FUS_DRAM_MODE_8_2)
	RSE(mmMC_BIST_RDATA_WORD6_6_0)
	RSE(mmMC_FUS_DRAM_APER_BASE_7_0)
	RSE(mmMC_BIST_RDATA_WORD7_6_0)
	RSE(mmMC_FUS_DRAM_APER_TOP_7_0)
	RSE(mmMC_BIST_RDATA_MASK_6_0)
	RSE(mmMC_FUS_DRAM_C6SAVE_APER_BASE_7_0)
	RSE(mmMC_BIST_RDATA_EDC_6_0)
	RSE(mmMC_FUS_DRAM_C6SAVE_APER_TOP_7_0)
	RSE(mmMC_FUS_DRAM_APER_DEF_7_0)
	RSE(mmMC_SEQ_RESERVE_0_S_6_0)
	RSE(mmMC_SEQ_RESERVE_0_S_7_1)
	RSE(mmMC_FUS_ARB_GARLIC_ISOC_PRI_7_0)
	RSE(mmMC_SEQ_RESERVE_1_S_6_0)
	RSE(mmMC_FUS_ARB_GARLIC_CNTL_7_0)
	RSE(mmMC_SEQ_STATUS_S_6_0)
	RSE(mmMC_CG_DATAPORT_6_0)
	RSE(mmMC_FUS_ARB_GARLIC_WR_PRI_7_0)
	RSE(mmMC_FUS_ARB_GARLIC_WR_PRI2_7_0)
	RSE(mmMC_SEQ_MPLL_OVERRIDE_6_0)
	RSE(mmMC_SEQ_CNTL_6_0)
	RSE(mmMC_SEQ_DRAM_6_0)
	RSE(mmMC_SEQ_DRAM_7_1)
	RSE(mmMC_SEQ_DRAM_2_6_0)
	RSE(mmMC_SEQ_RAS_TIMING_6_0)
	RSE(mmMC_SEQ_CAS_TIMING_6_0)
	RSE(mmMC_SEQ_MISC_TIMING_6_0)
	RSE(mmMC_SEQ_MISC_TIMING2_6_0)
	RSE(mmMC_SEQ_PMG_TIMING_6_0)
	RSE(mmMC_SEQ_RD_CTL_D0_6_0)
	RSE(mmMC_SEQ_RD_CTL_D1_6_0)
	RSE(mmMC_SEQ_WR_CTL_D0_6_0)
	RSE(mmMC_SEQ_WR_CTL_D1_6_0)
	RSE(mmMC_SEQ_CMD_6_0)
	RSE(mmMC_CG_DATAPORT_7_0)
	RSE(mmMC_SEQ_SUP_CNTL_6_0)
	RSE(mmMC_GRUB_PROBE_MAP_8_2)
	RSE(mmMC_SEQ_SUP_PGM_6_0)
	RSE(mmMC_GRUB_POST_PROBE_DELAY_8_2)
	RSE(mmMC_PMG_AUTO_CMD_6_0)
	RSE(mmMC_GRUB_PROBE_CREDITS_8_2)
	RSE(mmMC_PMG_AUTO_CFG_6_0)
	RSE(mmMC_GRUB_FEATURES_8_2)
	RSE(mmMC_IMP_CNTL_6_0)
	RSE(mmMC_GRUB_TX_CREDITS_8_2)
	RSE(mmMC_IMP_DEBUG_6_0)
	RSE(mmMC_GRUB_TCB_INDEX_8_2)
	RSE(mmMC_IMP_STATUS_6_0)
	RSE(mmMC_GRUB_TCB_DATA_LO_8_2)
	RSE(mmMC_SEQ_WCDR_CTRL_6_0)
	RSE(mmMC_GRUB_TCB_DATA_HI_8_2)
	RSE(mmMC_SEQ_TRAIN_WAKEUP_CNTL_6_0)
	RSE(mmMC_SEQ_TRAIN_EDC_THRESHOLD_6_0)
	RSE(mmMC_SEQ_TRAIN_WAKEUP_EDGE_6_0)
	RSE(mmMC_SEQ_TRAIN_WAKEUP_EDGE_7_1)
	RSE(mmMC_SEQ_TRAIN_WAKEUP_MASK_6_0)
	RSE(mmMC_SEQ_TRAIN_WAKEUP_MASK_7_1)
	RSE(mmMC_SEQ_TRAIN_CAPTURE_6_0)
	RSE(mmMC_SEQ_TRAIN_CAPTURE_7_1)
	RSE(mmMC_SEQ_TRAIN_WAKEUP_CLEAR_6_0)
	RSE(mmMC_SEQ_TRAIN_WAKEUP_CLEAR_7_1)
	RSE(mmMC_SEQ_TRAIN_TIMING_6_0)
	RSE(mmMC_TRAIN_EDCCDR_R_D0_6_0)
	RSE(mmMC_TRAIN_EDCCDR_R_D1_6_0)
	RSE(mmMC_TRAIN_PRBSERR_0_D0_6_0)
	RSE(mmMC_TRAIN_PRBSERR_1_D0_6_0)
	RSE(mmMC_TRAIN_EDC_STATUS_D0_6_0)
	RSE(mmMC_TRAIN_PRBSERR_0_D1_6_0)
	RSE(mmMC_TRAIN_PRBSERR_1_D1_6_0)
	RSE(mmMC_TRAIN_EDC_STATUS_D1_6_0)
	RSE(mmMC_IO_TXCNTL_DPHY0_D0_6_0)
	RSE(mmMC_IO_TXCNTL_DPHY1_D0_6_0)
	RSE(mmMC_IO_TXCNTL_APHY_D0_6_0)
	RSE(mmMC_IO_RXCNTL_DPHY0_D0_6_0)
	RSE(mmMC_IO_RXCNTL_DPHY1_D0_6_0)
	RSE(mmMC_IO_DPHY_STR_CNTL_D0_6_0)
	RSE(mmMC_IO_DPHY_STR_CNTL_D0_7_1)
	RSE(mmMC_IO_TXCNTL_DPHY0_D1_6_0)
	RSE(mmMC_IO_TXCNTL_DPHY1_D1_6_0)
	RSE(mmMC_IO_TXCNTL_APHY_D1_6_0)
	RSE(mmMC_IO_RXCNTL_DPHY0_D1_6_0)
	RSE(mmMC_IO_RXCNTL_DPHY1_D1_6_0)
	RSE(mmMC_IO_DPHY_STR_CNTL_D1_6_0)
	RSE(mmMC_IO_DPHY_STR_CNTL_D1_7_1)
	RSE(mmMC_IO_CDRCNTL_D0_6_0)
	RSE(mmMC_IO_CDRCNTL_D1_6_0)
	RSE(mmMC_SEQ_FIFO_CTL_6_0)
	RSE(mmMC_SEQ_FIFO_CTL_7_1)
	RSE(mmMC_SEQ_TXFRAMING_BYTE0_D0_6_0)
	RSE(mmMC_SEQ_TXFRAMING_BYTE1_D0_6_0)
	RSE(mmMC_SEQ_TXFRAMING_BYTE2_D0_6_0)
	RSE(mmMC_SEQ_TXFRAMING_BYTE3_D0_6_0)
	RSE(mmMC_SEQ_TXFRAMING_DBI_D0_6_0)
	RSE(mmMC_SEQ_TXFRAMING_EDC_D0_6_0)
	RSE(mmMC_SEQ_TXFRAMING_FCK_D0_6_0)
	RSE(mmMC_SEQ_MISC8_6_0)
	RSE(mmMC_SEQ_TXFRAMING_BYTE0_D1_6_0)
	RSE(mmMC_SEQ_TXFRAMING_BYTE1_D1_6_0)
	RSE(mmMC_SEQ_TXFRAMING_BYTE2_D1_6_0)
	RSE(mmMC_SEQ_TXFRAMING_BYTE3_D1_6_0)
	RSE(mmMC_SEQ_TXFRAMING_DBI_D1_6_0)
	RSE(mmMC_SEQ_TXFRAMING_EDC_D1_6_0)
	RSE(mmMC_SEQ_TXFRAMING_FCK_D1_6_0)
	RSE(mmMC_SEQ_RXFRAMING_BYTE0_D0_6_0)
	RSE(mmMC_SEQ_RXFRAMING_BYTE1_D0_6_0)
	RSE(mmMC_SEQ_RXFRAMING_BYTE2_D0_6_0)
	RSE(mmMC_SEQ_RXFRAMING_BYTE3_D0_6_0)
	RSE(mmMC_SEQ_RXFRAMING_DBI_D0_6_0)
	RSE(mmMC_SEQ_RXFRAMING_EDC_D0_6_0)
	RSE(mmMC_SEQ_RXFRAMING_BYTE0_D1_6_0)
	RSE(mmMC_SEQ_RXFRAMING_BYTE1_D1_6_0)
	RSE(mmMC_SEQ_RXFRAMING_BYTE2_D1_6_0)
	RSE(mmMC_SEQ_RXFRAMING_BYTE3_D1_6_0)
	RSE(mmMC_SEQ_RXFRAMING_DBI_D1_6_0)
	RSE(mmMC_SEQ_RXFRAMING_EDC_D1_6_0)
	RSE(mmMC_IO_PAD_CNTL_6_0)
	RSE(mmMC_IO_PAD_CNTL_D0_6_0)
	RSE(mmMC_IO_PAD_CNTL_D1_6_0)
	RSE(mmMC_NPL_STATUS_6_0)
	RSE(mmMC_SEQ_PERF_CNTL_6_0)
	RSE(mmMC_SEQ_PERF_SEQ_CTL_6_0)
	RSE(mmMC_SEQ_PERF_SEQ_CNT_A_I0_6_0)
	RSE(mmMC_SEQ_PERF_SEQ_CNT_A_I1_6_0)
	RSE(mmMC_SEQ_PERF_SEQ_CNT_B_I0_6_0)
	RSE(mmMC_SEQ_PERF_SEQ_CNT_B_I1_6_0)
	RSE(mmMC_SEQ_STATUS_M_6_0)
	RSE(mmMC_SEQ_STATUS_M_7_1)
	RSE(mmMC_SEQ_VENDOR_ID_I0_6_0)
	RSE(mmMC_SEQ_VENDOR_ID_I1_6_0)
	RSE(mmMC_SEQ_MISC0_6_0)
	RSE(mmMC_SEQ_MISC1_6_0)
	RSE(mmMC_SEQ_RESERVE_M_6_0)
	RSE(mmMC_PMG_CMD_EMRS_6_0)
	RSE(mmMC_PMG_CFG_6_0)
	RSE(mmMC_SEQ_SUP_GP2_STAT_6_0)
	RSE(mmMC_SEQ_SUP_GP3_STAT_6_0)
	RSE(mmMC_SEQ_SUP_IR_STAT_6_0)
	RSE(mmMC_SEQ_SUP_DEC_STAT_6_0)
	RSE(mmMC_SEQ_SUP_PGM_STAT_6_0)
	RSE(mmMC_SEQ_SUP_R_PGM_6_0)
	RSE(mmMC_SEQ_MISC3_6_0)
	RSE(mmMC_SEQ_MISC4_6_0)
	RSE(mmMC_BIST_CMP_CNTL_6_0)
	RSE(mmMC_BIST_CMD_CNTL_6_0)
	RSE(mmMC_SEQ_SUP_GP0_STAT_6_0)
	RSE(mmMC_SEQ_SUP_GP1_STAT_6_0)
	RSE(mmMC_SEQ_IO_DEBUG_INDEX_6_0)
	RSE(mmMC_SEQ_IO_DEBUG_DATA_6_0)
	RSE(mmMC_SEQ_BYTE_REMAP_D0_6_0)
	RSE(mmMC_SEQ_BYTE_REMAP_D1_6_0)
	RSE(mmMC_SEQ_MISC5_6_0)
	RSE(mmMC_SEQ_MISC6_6_0)
	RSE(mmMC_IO_APHY_STR_CNTL_D0_6_0)
	RSE(mmMC_IO_APHY_STR_CNTL_D1_6_0)
	RSE(mmMC_SEQ_MISC7_6_0)
	RSE(mmMC_SEQ_CG_6_0)
	RSE(mmMC_SEQ_RAS_TIMING_LP_6_0)
	RSE(mmMC_SEQ_CAS_TIMING_LP_6_0)
	RSE(mmMC_SEQ_MISC_TIMING_LP_6_0)
	RSE(mmMC_SEQ_MISC_TIMING2_LP_6_0)
	RSE(mmMC_SEQ_WR_CTL_D0_LP_6_0)
	RSE(mmMC_SEQ_WR_CTL_D1_LP_6_0)
	RSE(mmMC_SEQ_PMG_CMD_EMRS_LP_6_0)
	RSE(mmMC_SEQ_PMG_CMD_MRS_LP_6_0)
	RSE(mmMC_SEQ_BIT_REMAP_B0_D0_6_0)
	RSE(mmMC_SEQ_BIT_REMAP_B1_D0_6_0)
	RSE(mmMC_SEQ_BIT_REMAP_B2_D0_6_0)
	RSE(mmMC_SEQ_BIT_REMAP_B3_D0_6_0)
	RSE(mmMC_SEQ_BIT_REMAP_B0_D1_6_0)
	RSE(mmMC_SEQ_BIT_REMAP_B1_D1_6_0)
	RSE(mmMC_SEQ_BIT_REMAP_B2_D1_6_0)
	RSE(mmMC_SEQ_BIT_REMAP_B3_D1_6_0)
	RSE(mmMC_PMG_CMD_MRS_6_0)
	RSE(mmMC_SEQ_IO_RWORD0_6_0)
	RSE(mmMC_SEQ_IO_RWORD1_6_0)
	RSE(mmMC_SEQ_IO_RWORD2_6_0)
	RSE(mmMC_SEQ_IO_RWORD3_6_0)
	RSE(mmMC_SEQ_IO_RWORD4_6_0)
	RSE(mmMC_SEQ_IO_RWORD5_6_0)
	RSE(mmMC_SEQ_IO_RWORD6_6_0)
	RSE(mmMC_SEQ_IO_RWORD7_6_0)
	RSE(mmMC_SEQ_IO_RDBI_6_0)
	RSE(mmMC_SEQ_IO_REDC_6_0)
	RSE(mmMC_BIST_CMP_CNTL_2_6_0)
	RSE(mmMC_SEQ_IO_RESERVE_D0_6_0)
	RSE(mmMC_SEQ_IO_RESERVE_D1_6_0)
	RSE(mmMC_SEQ_PMG_PG_HWCNTL_6_0)
	RSE(mmMC_SEQ_PMG_PG_SWCNTL_0_6_0)
	RSE(mmMC_SEQ_PMG_PG_SWCNTL_1_6_0)
	RSE(mmMC_IMP_DQ_STATUS_6_0)
	RSE(mmMC_SEQ_TCG_CNTL_6_0)
	RSE(mmMC_SEQ_TCG_CNTL_7_1)
	RSE(mmMC_SEQ_TSM_CTRL_6_0)
	RSE(mmMC_SEQ_TSM_CTRL_7_1)
	RSE(mmMC_SEQ_TSM_GCNT_6_0)
	RSE(mmMC_SEQ_TSM_OCNT_6_0)
	RSE(mmMC_SEQ_TSM_NCNT_6_0)
	RSE(mmMC_SEQ_TSM_BCNT_6_0)
	RSE(mmMC_SEQ_TSM_FLAG_6_0)
	RSE(mmMC_SEQ_TSM_UPDATE_6_0)
	RSE(mmMC_SEQ_TSM_EDC_6_0)
	RSE(mmMC_SEQ_TSM_DBI_6_0)
	RSE(mmMC_SEQ_RD_CTL_D0_LP_6_0)
	RSE(mmMC_SEQ_RD_CTL_D1_LP_6_0)
	RSE(mmMC_SEQ_TIMER_WR_6_0)
	RSE(mmMC_SEQ_TIMER_RD_6_0)
	RSE(mmMC_SEQ_DRAM_ERROR_INSERTION_6_0)
	RSE(mmMC_PHY_TIMING_D0_6_0)
	RSE(mmMC_PHY_TIMING_D1_6_0)
	RSE(mmMC_PHY_TIMING_2_6_0)
	RSE(mmMC_PHY_TIMING_2_7_1)
	RSE(mmMC_SEQ_TSM_DEBUG_INDEX_6_0)
	RSE(mmMC_SEQ_TSM_DEBUG_DATA_6_0)
	RSE(mmMC_PMG_CMD_MRS1_6_0)
	RSE(mmMC_SEQ_PMG_CMD_MRS1_LP_6_0)
	RSE(mmMC_SEQ_PMG_TIMING_LP_6_0)
	RSE(mmMC_SEQ_CNTL_2_6_0)
	RSE(mmMC_SEQ_CNTL_2_7_1)
	RSE(mmMC_SEQ_WR_CTL_2_6_0)
	RSE(mmMC_SEQ_WR_CTL_2_LP_6_0)
	RSE(mmMC_PMG_CMD_MRS2_6_0)
	RSE(mmMC_SEQ_PMG_CMD_MRS2_LP_6_0)
	RSE(mmMC_SEQ_PERF_SEQ_CNT_C_I0_6_0)
	RSE(mmMC_SEQ_PERF_SEQ_CNT_C_I1_6_0)
	RSE(mmMC_SEQ_PERF_SEQ_CNT_D_I0_6_0)
	RSE(mmMC_SEQ_PERF_SEQ_CNT_D_I1_6_0)
	RSE(mmMC_IO_CDRCNTL1_D0_6_0)
	RSE(mmMC_IO_CDRCNTL1_D1_6_0)
	RSE(mmMC_IO_RXCNTL1_DPHY0_D0_6_0)
	RSE(mmMC_IO_RXCNTL1_DPHY0_D0_7_1)
	RSE(mmMC_IO_RXCNTL1_DPHY1_D0_6_0)
	RSE(mmMC_IO_RXCNTL1_DPHY1_D0_7_1)
	RSE(mmMC_IO_RXCNTL1_DPHY0_D1_6_0)
	RSE(mmMC_IO_RXCNTL1_DPHY0_D1_7_1)
	RSE(mmMC_IO_RXCNTL1_DPHY1_D1_6_0)
	RSE(mmMC_IO_RXCNTL1_DPHY1_D1_7_1)
	RSE(mmMC_SEQ_TSM_WCDR_6_0)
	RSE(mmMC_IO_CDRCNTL2_D0_6_0)
	RSE(mmMC_IO_CDRCNTL2_D0_7_1)
	RSE(mmMC_IO_CDRCNTL2_D1_6_0)
	RSE(mmMC_IO_CDRCNTL2_D1_7_1)
	RSE(mmMC_SEQ_TSM_MISC_6_0)
	RSE(mmMC_SEQ_TSM_MISC_7_1)
	RSE(mmMC_SEQ_MISC9_6_0)
	RSE(mmMCLK_PWRMGT_CNTL_6_0)
	RSE(mmDLL_CNTL_6_0)
	RSE(mmMPLL_SEQ_UCODE_1_6_0)
	RSE(mmMPLL_SEQ_UCODE_2_6_0)
	RSE(mmMPLL_CNTL_MODE_6_0)
	RSE(mmMPLL_CNTL_MODE_8_1)
	RSE(mmMPLL_FUNC_CNTL_6_0)
	RSE(mmMPLL_FUNC_CNTL_1_6_0)
	RSE(mmMPLL_FUNC_CNTL_2_6_0)
	RSE(mmMPLL_FUNC_CNTL_2_7_1)
	RSE(mmMPLL_AD_FUNC_CNTL_6_0)
	RSE(mmMPLL_DQ_FUNC_CNTL_6_0)
	RSE(mmMPLL_TIME_6_0)
	RSE(mmMPLL_SS1_6_0)
	RSE(mmMPLL_SS2_6_0)
	RSE(mmMPLL_CONTROL_6_0)
	RSE(mmMPLL_AD_STATUS_6_0)
	RSE(mmMPLL_DQ_0_0_STATUS_6_0)
	RSE(mmMPLL_DQ_0_1_STATUS_6_0)
	RSE(mmMPLL_DQ_1_0_STATUS_6_0)
	RSE(mmMPLL_DQ_1_1_STATUS_6_0)
	RSE(mmMC_TRAIN_PRBSERR_2_D0_6_0)
	RSE(mmMC_TRAIN_PRBSERR_2_D1_6_0)
	RSE(mmMC_SEQ_PERF_CNTL_1_6_0)
	RSE(mmMC_SEQ_TRAIN_EDC_THRESHOLD2_6_0)
	RSE(mmMC_SEQ_TRAIN_EDC_THRESHOLD3_6_0)
	RSE(mmMC_XBAR_ADDR_DEC_6_0)
	RSE(mmMC_XBAR_REMOTE_6_0)
	RSE(mmMC_XBAR_WRREQ_CREDIT_6_0)
	RSE(mmMC_XBAR_RDREQ_CREDIT_6_0)
	RSE(mmMC_XBAR_RDREQ_PRI_CREDIT_6_0)
	RSE(mmMC_XBAR_WRRET_CREDIT1_6_0)
	RSE(mmMC_XBAR_WRRET_CREDIT2_6_0)
	RSE(mmMC_XBAR_RDRET_CREDIT1_6_0)
	RSE(mmMC_XBAR_RDRET_CREDIT2_6_0)
	RSE(mmMC_XBAR_RDRET_PRI_CREDIT1_6_0)
	RSE(mmMC_XBAR_RDRET_PRI_CREDIT2_6_0)
	RSE(mmMC_XBAR_CHTRIREMAP_6_0)
	RSE(mmMC_XBAR_TWOCHAN_6_0)
	RSE(mmMC_XBAR_ARB_6_0)
	RSE(mmMC_XBAR_ARB_8_1)
	RSE(mmMC_XBAR_ARB_8_2)
	RSE(mmMC_XBAR_ARB_MAX_BURST_6_0)
	RSE(mmMC_XBAR_FIFO_MON_CNTL0_8_1)
	RSE(mmMC_XBAR_PERF_MON_CNTL0_6_0)
	RSE(mmMC_XBAR_FIFO_MON_CNTL1_8_1)
	RSE(mmMC_XBAR_PERF_MON_CNTL1_6_0)
	RSE(mmMC_XBAR_FIFO_MON_CNTL2_8_1)
	RSE(mmMC_XBAR_PERF_MON_CNTL2_6_0)
	RSE(mmMC_XBAR_FIFO_MON_RSLT0_8_1)
	RSE(mmMC_XBAR_PERF_MON_RSLT0_6_0)
	RSE(mmMC_XBAR_FIFO_MON_RSLT1_8_1)
	RSE(mmMC_XBAR_PERF_MON_RSLT1_6_0)
	RSE(mmMC_XBAR_FIFO_MON_RSLT2_8_1)
	RSE(mmMC_XBAR_PERF_MON_RSLT2_6_0)
	RSE(mmMC_XBAR_FIFO_MON_RSLT3_8_1)
	RSE(mmMC_XBAR_PERF_MON_RSLT3_6_0)
	RSE(mmMC_XBAR_FIFO_MON_MAX_THSH_8_1)
	RSE(mmMC_XBAR_PERF_MON_MAX_THSH_6_0)
	RSE(mmMC_XBAR_SPARE0_6_0)
	RSE(mmMC_XBAR_SPARE1_6_0)
	RSE(mmATC_VM_APERTURE0_LOW_ADDR_6_0)
	RSE(mmATC_VM_APERTURE1_LOW_ADDR_6_0)
	RSE(mmATC_VM_APERTURE0_HIGH_ADDR_6_0)
	RSE(mmATC_VM_APERTURE1_HIGH_ADDR_6_0)
	RSE(mmATC_VM_APERTURE0_CNTL_6_0)
	RSE(mmATC_VM_APERTURE1_CNTL_6_0)
	RSE(mmATC_VM_APERTURE0_CNTL2_6_0)
	RSE(mmATC_VM_APERTURE1_CNTL2_6_0)
	RSE(mmATC_ATS_CNTL_6_0)
	RSE(mmATC_ATS_DEBUG_6_0)
	RSE(mmATC_ATS_DEBUG_7_0)
	RSE(mmATC_ATS_DEBUG_7_1)
	RSE(mmATC_ATS_DEBUG_8_1)
	RSE(mmATC_ATS_FAULT_DEBUG_6_0)
	RSE(mmATC_ATS_STATUS_6_0)
	RSE(mmATC_ATS_FAULT_CNTL_6_0)
	RSE(mmATC_ATS_FAULT_CNTL_8_1)
	RSE(mmATC_ATS_FAULT_STATUS_INFO_6_0)
	RSE(mmATC_ATS_FAULT_STATUS_INFO_8_1)
	RSE(mmATC_ATS_FAULT_STATUS_ADDR_6_0)
	RSE(mmATC_ATS_DEFAULT_PAGE_LOW_6_0)
	RSE(mmATC_ATS_DEFAULT_PAGE_LOW_8_1)
	RSE(mmATC_ATS_DEFAULT_PAGE_CNTL_6_0)
	RSE(mmATC_ATS_DEFAULT_PAGE_CNTL_8_1)
	RSE(mmATC_ATS_FAULT_STATUS_INFO2_8_1)
	RSE(mmATC_MISC_CG_6_0)
	RSE(mmATC_L2_CNTL_6_0)
	RSE(mmATC_L2_CNTL_7_0)
	RSE(mmATC_L2_CNTL2_7_0)
	RSE(mmATC_L2_DEBUG_6_0)
	RSE(mmATC_L2_DEBUG_8_1)
	RSE(mmATC_L2_DEBUG2_7_0)
	RSE(mmATC_L2_DEBUG2_7_1)
	RSE(mmATC_L2_DEBUG2_8_1)
	RSE(mmATC_L2_CACHE_DATA0_8_1)
	RSE(mmATC_L2_CACHE_DATA1_8_1)
	RSE(mmATC_L2_CACHE_DATA2_8_1)
	RSE(mmATC_L1_CNTL_6_0)
	RSE(mmATC_L1_ADDRESS_OFFSET_6_0)
	RSE(mmATC_L1RD_DEBUG_TLB_6_0)
	RSE(mmATC_L1RD_DEBUG_TLB_7_0)
	RSE(mmATC_L1WR_DEBUG_TLB_6_0)
	RSE(mmATC_L1WR_DEBUG_TLB_7_0)
	RSE(mmATC_L1RD_STATUS_6_0)
	RSE(mmATC_L1RD_STATUS_8_1)
	RSE(mmATC_L1WR_STATUS_6_0)
	RSE(mmATC_L1WR_STATUS_8_1)
	RSE(mmATC_L1RD_DEBUG2_TLB_8_1)
	RSE(mmATC_L1WR_DEBUG2_TLB_8_1)
	RSE(mmATC_VMID_PASID_MAPPING_UPDATE_STATUS_6_0)
	RSE(mmATC_VMID0_PASID_MAPPING_6_0)
	RSE(mmATC_VMID0_PASID_MAPPING_8_1)
	RSE(mmATC_VMID1_PASID_MAPPING_6_0)
	RSE(mmATC_VMID1_PASID_MAPPING_8_1)
	RSE(mmATC_VMID2_PASID_MAPPING_6_0)
	RSE(mmATC_VMID2_PASID_MAPPING_8_1)
	RSE(mmATC_VMID3_PASID_MAPPING_6_0)
	RSE(mmATC_VMID3_PASID_MAPPING_8_1)
	RSE(mmATC_VMID4_PASID_MAPPING_6_0)
	RSE(mmATC_VMID4_PASID_MAPPING_8_1)
	RSE(mmATC_VMID5_PASID_MAPPING_6_0)
	RSE(mmATC_VMID5_PASID_MAPPING_8_1)
	RSE(mmATC_VMID6_PASID_MAPPING_6_0)
	RSE(mmATC_VMID6_PASID_MAPPING_8_1)
	RSE(mmATC_VMID7_PASID_MAPPING_6_0)
	RSE(mmATC_VMID7_PASID_MAPPING_8_1)
	RSE(mmATC_VMID8_PASID_MAPPING_6_0)
	RSE(mmATC_VMID8_PASID_MAPPING_8_1)
	RSE(mmATC_VMID9_PASID_MAPPING_6_0)
	RSE(mmATC_VMID9_PASID_MAPPING_8_1)
	RSE(mmATC_VMID10_PASID_MAPPING_6_0)
	RSE(mmATC_VMID10_PASID_MAPPING_8_1)
	RSE(mmATC_VMID11_PASID_MAPPING_6_0)
	RSE(mmATC_VMID11_PASID_MAPPING_8_1)
	RSE(mmATC_VMID12_PASID_MAPPING_6_0)
	RSE(mmATC_VMID12_PASID_MAPPING_8_1)
	RSE(mmATC_VMID13_PASID_MAPPING_6_0)
	RSE(mmATC_VMID13_PASID_MAPPING_8_1)
	RSE(mmATC_VMID14_PASID_MAPPING_6_0)
	RSE(mmATC_VMID14_PASID_MAPPING_8_1)
	RSE(mmATC_VMID15_PASID_MAPPING_6_0)
	RSE(mmATC_VMID15_PASID_MAPPING_8_1)
	RSE(mmATC_ATS_VMID_STATUS_8_1)
	RSE(mmATC_ATS_SMU_STATUS_8_1)
	RSE(mmATC_L2_CNTL3_8_1)
	RSE(mmATC_L2_STATUS_8_1)
	RSE(mmATC_L2_STATUS2_8_1)
	RSE(mmGMCON_RENG_RAM_INDEX_6_0)
	RSE(mmGMCON_RENG_RAM_DATA_6_0)
	RSE(mmGMCON_RENG_EXECUTE_6_0)
	RSE(mmGMCON_MISC_6_0)
	RSE(mmGMCON_MISC_7_0)
	RSE(mmGMCON_MISC2_6_0)
	RSE(mmGMCON_MISC2_7_0)
	RSE(mmGMCON_MISC2_7_1)
	RSE(mmGMCON_STCTRL_REGISTER_SAVE_RANGE0_6_0)
	RSE(mmGMCON_STCTRL_REGISTER_SAVE_RANGE1_6_0)
	RSE(mmGMCON_STCTRL_REGISTER_SAVE_RANGE2_6_0)
	RSE(mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET0_6_0)
	RSE(mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET1_6_0)
	RSE(mmGMCON_PERF_MON_CNTL0_6_0)
	RSE(mmGMCON_PERF_MON_CNTL0_7_1)
	RSE(mmGMCON_PERF_MON_CNTL1_6_0)
	RSE(mmGMCON_PERF_MON_CNTL1_7_1)
	RSE(mmGMCON_PERF_MON_RSLT0_6_0)
	RSE(mmGMCON_PERF_MON_RSLT1_6_0)
	RSE(mmGMCON_PGFSM_CONFIG_6_0)
	RSE(mmGMCON_PGFSM_WRITE_6_0)
	RSE(mmGMCON_PGFSM_READ_6_0)
	RSE(mmGMCON_MISC3_6_0)
	RSE(mmGMCON_MISC3_7_0)
	RSE(mmGMCON_MISC3_7_1)
	RSE(mmGMCON_MASK_7_0)
	RSE(mmGMCON_MASK_7_1)
	RSE(mmGMCON_LPT_TARGET_7_1)
	RSE(mmGMCON_DEBUG_6_0)
	RSE(mmGMCON_DEBUG_8_1)
	RSE(mmMC_SEQ_CNTL_3_7_1)
	RSE(mmMC_SEQ_G5PDX_CTRL_7_1)
	RSE(mmMC_SEQ_G5PDX_CTRL_LP_7_1)
	RSE(mmMC_SEQ_G5PDX_CMD0_7_1)
	RSE(mmMC_SEQ_G5PDX_CMD0_LP_7_1)
	RSE(mmMC_SEQ_G5PDX_CMD1_7_1)
	RSE(mmMC_SEQ_G5PDX_CMD1_LP_7_1)
	RSE(mmMC_SEQ_SREG_READ_7_1)
	RSE(mmMC_SEQ_SREG_STATUS_7_1)
	RSE(mmMC_SEQ_PHYREG_BCAST_7_1)
	RSE(mmMC_SEQ_PMG_DVS_CTL_7_1)
	RSE(mmMC_SEQ_PMG_DVS_CTL_LP_7_1)
	RSE(mmMC_SEQ_PMG_DVS_CMD_7_1)
	RSE(mmMC_SEQ_PMG_DVS_CMD_LP_7_1)
	RSE(mmMC_SEQ_DLL_STBY_7_1)
	RSE(mmMC_SEQ_DLL_STBY_LP_7_1)
	RSE(mmMC_DLB_MISCCTRL0_7_1)
	RSE(mmMC_DLB_MISCCTRL1_7_1)
	RSE(mmMC_DLB_MISCCTRL2_7_1)
	RSE(mmMC_DLB_CONFIG0_7_1)
	RSE(mmMC_DLB_CONFIG1_7_1)
	RSE(mmMC_DLB_SETUP_7_1)
	RSE(mmMC_DLB_SETUPSWEEP_7_1)
	RSE(mmMC_DLB_SETUPFIFO_7_1)
	RSE(mmMC_DLB_WRITE_MASK_7_1)
	RSE(mmMC_DLB_STATUS_7_1)
	RSE(mmMC_DLB_STATUS_MISC0_7_1)
	RSE(mmMC_DLB_STATUS_MISC1_7_1)
	RSE(mmMC_DLB_STATUS_MISC2_7_1)
	RSE(mmMC_DLB_STATUS_MISC3_7_1)
	RSE(mmMC_DLB_STATUS_MISC4_7_1)
	RSE(mmMC_DLB_STATUS_MISC5_7_1)
	RSE(mmMC_DLB_STATUS_MISC6_7_1)
	RSE(mmMC_DLB_STATUS_MISC7_7_1)
	RSE(mmMC_ARB_HARSH_EN_RD_7_0)
	RSE(mmMC_ARB_HARSH_EN_WR_7_0)
	RSE(mmMC_ARB_HARSH_TX_HI0_RD_7_0)
	RSE(mmMC_ARB_HARSH_TX_HI0_WR_7_0)
	RSE(mmMC_ARB_HARSH_TX_HI1_RD_7_0)
	RSE(mmMC_ARB_HARSH_TX_HI1_WR_7_0)
	RSE(mmMC_ARB_HARSH_TX_LO0_RD_7_0)
	RSE(mmMC_ARB_HARSH_TX_LO0_WR_7_0)
	RSE(mmMC_ARB_HARSH_TX_LO1_RD_7_0)
	RSE(mmMC_ARB_HARSH_TX_LO1_WR_7_0)
	RSE(mmMC_ARB_HARSH_BWPERIOD0_RD_7_0)
	RSE(mmMC_ARB_HARSH_BWPERIOD0_WR_7_0)
	RSE(mmMC_ARB_HARSH_BWPERIOD1_RD_7_0)
	RSE(mmMC_ARB_HARSH_BWPERIOD1_WR_7_0)
	RSE(mmMC_ARB_HARSH_BWCNT0_RD_7_0)
	RSE(mmMC_ARB_HARSH_BWCNT0_WR_7_0)
	RSE(mmMC_ARB_HARSH_BWCNT1_RD_7_0)
	RSE(mmMC_ARB_HARSH_BWCNT1_WR_7_0)
	RSE(mmMC_ARB_HARSH_SAT0_RD_7_0)
	RSE(mmMC_ARB_HARSH_SAT0_WR_7_0)
	RSE(mmMC_ARB_HARSH_SAT1_RD_7_0)
	RSE(mmMC_ARB_HARSH_SAT1_WR_7_0)
	RSE(mmMC_ARB_HARSH_CTL_RD_7_0)
	RSE(mmMC_ARB_HARSH_CTL_WR_7_0)
	RSE(mmMC_ARB_GRUB_PRIORITY1_RD_8_1)
	RSE(mmMC_ARB_GRUB_PRIORITY1_WR_8_1)
	RSE(mmMC_ARB_GRUB_PRIORITY2_RD_8_1)
	RSE(mmMC_ARB_GRUB_PRIORITY2_WR_8_1)
	RSE(mmMC_HUB_RDREQ_ISP_SPM_7_1)
	RSE(mmMC_HUB_RDREQ_ISP_MPM_7_1)
	RSE(mmMC_HUB_RDREQ_ISP_CCPU_7_1)
	RSE(mmMC_HUB_WDP_ISP_SPM_7_1)
	RSE(mmMC_HUB_WDP_ISP_SPM_8_1)
	RSE(mmMC_HUB_WDP_ISP_MPS_7_1)
	RSE(mmMC_HUB_WDP_ISP_MPS_8_1)
	RSE(mmMC_HUB_WDP_ISP_MPM_7_1)
	RSE(mmMC_HUB_WDP_ISP_MPM_8_1)
	RSE(mmMC_HUB_WDP_ISP_CCPU_7_1)
	RSE(mmMC_HUB_WDP_ISP_CCPU_8_1)
	RSE(mmMC_HUB_RDREQ_MCDS_7_1)
	RSE(mmMC_HUB_RDREQ_MCDS_8_1)
	RSE(mmMC_HUB_RDREQ_MCDT_7_1)
	RSE(mmMC_HUB_RDREQ_MCDT_8_1)
	RSE(mmMC_HUB_RDREQ_MCDU_7_1)
	RSE(mmMC_HUB_RDREQ_MCDU_8_1)
	RSE(mmMC_HUB_RDREQ_MCDV_7_1)
	RSE(mmMC_HUB_RDREQ_MCDV_8_1)
	RSE(mmMC_HUB_WDP_MCDS_7_1)
	RSE(mmMC_HUB_WDP_MCDT_7_1)
	RSE(mmMC_HUB_WDP_MCDU_7_1)
	RSE(mmMC_HUB_WDP_MCDV_7_1)
	RSE(mmMC_HUB_WRRET_MCDS_7_1)
	RSE(mmMC_HUB_WRRET_MCDT_7_1)
	RSE(mmMC_HUB_WRRET_MCDU_7_1)
	RSE(mmMC_HUB_WRRET_MCDV_7_1)
	RSE(mmMC_HUB_WDP_CREDITS_MCDW_7_1)
	RSE(mmMC_HUB_WDP_CREDITS_MCDW_8_1)
	RSE(mmMC_HUB_WDP_CREDITS_MCDX_7_1)
	RSE(mmMC_HUB_WDP_CREDITS_MCDX_8_1)
	RSE(mmMC_HUB_WDP_CREDITS_MCDY_7_1)
	RSE(mmMC_HUB_WDP_CREDITS_MCDY_8_1)
	RSE(mmMC_HUB_WDP_CREDITS_MCDZ_7_1)
	RSE(mmMC_HUB_WDP_CREDITS_MCDZ_8_1)
	RSE(mmMC_HUB_WDP_CREDITS_MCDS_7_1)
	RSE(mmMC_HUB_WDP_CREDITS_MCDS_8_1)
	RSE(mmMC_HUB_WDP_CREDITS_MCDT_7_1)
	RSE(mmMC_HUB_WDP_CREDITS_MCDT_8_1)
	RSE(mmMC_HUB_WDP_CREDITS_MCDU_7_1)
	RSE(mmMC_HUB_WDP_CREDITS_MCDU_8_1)
	RSE(mmMC_HUB_WDP_CREDITS_MCDV_7_1)
	RSE(mmMC_HUB_WDP_CREDITS_MCDV_8_1)
	RSE(mmMC_HUB_WDP_BP2_7_1)
	RSE(mmMC_HUB_RDREQ_VCE1_8_1)
	RSE(mmMC_HUB_RDREQ_VCEU1_8_1)
	RSE(mmMC_HUB_WDP_VCE1_8_1)
	RSE(mmMC_HUB_WDP_VCE1_8_2)
	RSE(mmMC_HUB_WDP_VCEU1_8_1)
	RSE(mmMC_HUB_WDP_VCEU1_8_2)
	RSE(mmMCIF_WB_BUFMGR_SW_CONTROL_8_1)
	RSE(mmMCIF_WB_BUFMGR_CUR_LINE_R_8_1)
	RSE(mmMCIF_WB_BUFMGR_STATUS_8_1)
	RSE(mmMCIF_WB_BUF_PITCH_8_1)
	RSE(mmMCIF_WB_BUF_1_STATUS_8_1)
	RSE(mmMCIF_WB_BUF_1_STATUS2_8_1)
	RSE(mmMCIF_WB_BUF_2_STATUS_8_1)
	RSE(mmMCIF_WB_BUF_2_STATUS2_8_1)
	RSE(mmMCIF_WB_BUF_3_STATUS_8_1)
	RSE(mmMCIF_WB_BUF_3_STATUS2_8_1)
	RSE(mmMCIF_WB_BUF_4_STATUS_8_1)
	RSE(mmMCIF_WB_BUF_4_STATUS2_8_1)
	RSE(mmMCIF_WB_ARBITRATION_CONTROL_8_1)
	RSE(mmMCIF_WB_URGENCY_WATERMARK_8_1)
	RSE(mmMCIF_WB_TEST_DEBUG_INDEX_8_1)
	RSE(mmMCIF_WB_TEST_DEBUG_DATA_8_1)
	RSE(mmMCIF_WB_BUF_1_ADDR_Y_8_1)
	RSE(mmMCIF_WB_BUF_1_ADDR_Y_OFFSET_8_1)
	RSE(mmMCIF_WB_BUF_1_ADDR_C_8_1)
	RSE(mmMCIF_WB_BUF_1_ADDR_C_OFFSET_8_1)
	RSE(mmMCIF_WB_BUF_2_ADDR_Y_8_1)
	RSE(mmMCIF_WB_BUF_2_ADDR_Y_OFFSET_8_1)
	RSE(mmMCIF_WB_BUF_2_ADDR_C_8_1)
	RSE(mmMCIF_WB_BUF_2_ADDR_C_OFFSET_8_1)
	RSE(mmMCIF_WB_BUF_3_ADDR_Y_8_1)
	RSE(mmMCIF_WB_BUF_3_ADDR_Y_OFFSET_8_1)
	RSE(mmMCIF_WB_BUF_3_ADDR_C_8_1)
	RSE(mmMCIF_WB_BUF_3_ADDR_C_OFFSET_8_1)
	RSE(mmMCIF_WB_BUF_4_ADDR_Y_8_1)
	RSE(mmMCIF_WB_BUF_4_ADDR_Y_OFFSET_8_1)
	RSE(mmMCIF_WB_BUF_4_ADDR_C_8_1)
	RSE(mmMCIF_WB_BUF_4_ADDR_C_OFFSET_8_1)
	RSE(mmMCIF_WB_BUFMGR_VCE_CONTROL_8_1)
	RSE(mmMCIF_WB_HVVMID_CONTROL_8_1)
	RSE(mmCHUB_ATC_L1_DEBUG_TLB_7_0)
	RSE(mmCHUB_ATC_L1_STATUS_7_0)
	RSE(mmMC_VM_FB_SIZE_OFFSET_VF0_8_1)
	RSE(mmMC_VM_FB_SIZE_OFFSET_VF1_8_1)
	RSE(mmMC_VM_FB_SIZE_OFFSET_VF2_8_1)
	RSE(mmMC_VM_FB_SIZE_OFFSET_VF3_8_1)
	RSE(mmMC_VM_FB_SIZE_OFFSET_VF4_8_1)
	RSE(mmMC_VM_FB_SIZE_OFFSET_VF5_8_1)
	RSE(mmMC_VM_FB_SIZE_OFFSET_VF6_8_1)
	RSE(mmMC_VM_FB_SIZE_OFFSET_VF7_8_1)
	RSE(mmMC_VM_FB_SIZE_OFFSET_VF8_8_1)
	RSE(mmMC_VM_FB_SIZE_OFFSET_VF9_8_1)
	RSE(mmMC_VM_FB_SIZE_OFFSET_VF10_8_1)
	RSE(mmMC_VM_FB_SIZE_OFFSET_VF11_8_1)
	RSE(mmMC_VM_FB_SIZE_OFFSET_VF12_8_1)
	RSE(mmMC_VM_FB_SIZE_OFFSET_VF13_8_1)
	RSE(mmMC_VM_FB_SIZE_OFFSET_VF14_8_1)
	RSE(mmMC_VM_FB_SIZE_OFFSET_VF15_8_1)
	RSE(mmMC_VM_NB_MMIOBASE_8_1)
	RSE(mmMC_VM_NB_MMIOLIMIT_8_1)
	RSE(mmMC_VM_NB_PCI_CTRL_8_1)
	RSE(mmMC_VM_NB_PCI_ARB_8_1)
	RSE(mmMC_VM_NB_TOP_OF_DRAM_SLOT1_8_1)
	RSE(mmMC_VM_NB_LOWER_TOP_OF_DRAM2_8_1)
	RSE(mmMC_VM_NB_UPPER_TOP_OF_DRAM2_8_1)
	RSE(mmMC_VM_NB_TOP_OF_DRAM3_8_1)
	RSE(mmMC_VM_MARC_BASE_LO_0_8_1)
	RSE(mmMC_VM_MARC_BASE_HI_0_8_1)
	RSE(mmMC_VM_MARC_RELOC_LO_0_8_1)
	RSE(mmMC_VM_MARC_RELOC_HI_0_8_1)
	RSE(mmMC_VM_MARC_LEN_LO_0_8_1)
	RSE(mmMC_VM_MARC_LEN_HI_0_8_1)
	RSE(mmMC_VM_MARC_BASE_LO_1_8_1)
	RSE(mmMC_VM_MARC_BASE_HI_1_8_1)
	RSE(mmMC_VM_MARC_RELOC_LO_1_8_1)
	RSE(mmMC_VM_MARC_RELOC_HI_1_8_1)
	RSE(mmMC_VM_MARC_LEN_LO_1_8_1)
	RSE(mmMC_VM_MARC_LEN_HI_1_8_1)
	RSE(mmMC_VM_MARC_BASE_LO_2_8_1)
	RSE(mmMC_VM_MARC_BASE_HI_2_8_1)
	RSE(mmMC_VM_MARC_RELOC_LO_2_8_1)
	RSE(mmMC_VM_MARC_RELOC_HI_2_8_1)
	RSE(mmMC_VM_MARC_LEN_LO_2_8_1)
	RSE(mmMC_VM_MARC_LEN_HI_2_8_1)
	RSE(mmMC_VM_MARC_BASE_LO_3_8_1)
	RSE(mmMC_VM_MARC_BASE_HI_3_8_1)
	RSE(mmMC_VM_MARC_RELOC_LO_3_8_1)
	RSE(mmMC_VM_MARC_RELOC_HI_3_8_1)
	RSE(mmMC_VM_MARC_LEN_LO_3_8_1)
	RSE(mmMC_VM_MARC_LEN_HI_3_8_1)
	RSE(mmMC_VM_MARC_CNTL_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_CNTL0_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_START_ADDR0_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_END_ADDR0_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_CNTL1_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_START_ADDR1_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_END_ADDR1_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_CNTL2_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_START_ADDR2_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_END_ADDR2_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_CNTL3_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_START_ADDR3_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_END_ADDR3_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_CNTL4_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_START_ADDR4_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_END_ADDR4_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_CNTL5_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_START_ADDR5_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_END_ADDR5_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_CNTL6_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_START_ADDR6_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_END_ADDR6_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_CNTL7_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_START_ADDR7_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_END_ADDR7_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_CNTL8_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_START_ADDR8_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_END_ADDR8_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_PROTECTION_FAULT_STATUS_8_1)
	RSE(mmMC_VM_MB_L1_TLS0_PROTECTION_FAULT_ADDR_8_1)
};

#endif
