set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {lab6.vho lab6_vhd.sdo}}
	{{"Fast Model"} {lab6_fast.vho lab6_vhd_fast.sdo}}
}
