$date
	Wed Aug 28 16:57:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_gate_tb $end
$var wire 1 ! y $end
$var wire 1 " f $end
$var wire 1 # e $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$var reg 1 ' d $end
$scope module U_and_gate $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # y $end
$upscope $end
$scope module U_and_gate2 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 " y $end
$upscope $end
$scope module U_and_gate3 $end
$var wire 1 # a $end
$var wire 1 " b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#5
1'
#10
0'
1&
#15
1"
1'
#20
0"
0'
0&
#30
1%
#35
0%
1$
#40
1#
1%
#45
0#
0%
0$
#50
1'
1%
#55
0'
1&
0%
1$
#60
1!
1"
1#
1'
1%
#65
0!
0"
0#
0'
0&
0%
0$
#85
