Search.setIndex({docnames:["auto_basic/display_hierarchical_netlist","auto_basic/display_info","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/partitioning_experiments","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/basic/01_fpga_arch_parse","auto_openfpga/basic/02_fpga_basic_elements","auto_openfpga/basic/03_initial_placement","auto_openfpga/basic/04_fpga_grid_generation","auto_openfpga/basic/05_fpga_instance_name","auto_openfpga/basic/06_FloorplanDesign01","auto_openfpga/basic/07_OpenFPGA_Floorplan","auto_openfpga/basic/rename_modules","auto_openfpga/basic/sg_execution_times","auto_openfpga/clock_tree/01_connection_patterns","auto_openfpga/clock_tree/02_create_htree","auto_openfpga/clock_tree/03_create_htree","auto_openfpga/clock_tree/04_create_clock_tree","auto_openfpga/clock_tree/05_clock_tree_insertion","auto_openfpga/clock_tree/06_reset_feedthrough","auto_openfpga/clock_tree/sg_execution_times","auto_openfpga/index","auto_openfpga/partition/01_netlist_to_graph","auto_openfpga/partition/02_switch_partition_01","auto_openfpga/partition/03_switch_partition_02","auto_openfpga/partition/04_switch_partition_03","auto_openfpga/partition/05_module_partition","auto_openfpga/partition/06_tile_creation","auto_openfpga/partition/sg_execution_times","auto_openfpga/rendering/01_floorplan_rendering","auto_openfpga/rendering/02_render_routing_box","auto_openfpga/rendering/03_render_edge_routing_box","auto_openfpga/rendering/sg_execution_times","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","developers/index","example","index","introduction/install","introduction/tutorial","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/instance","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/classes/port","reference/classes/wire","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/utility/generated/util.ConnectPoint","reference/utility/generated/util.ConnectPointList","reference/utility/generated/util.ConnectionPattern","reference/utility/generated/util.FPGAGridGen","reference/utility/generated/util.FloorPlanViz","reference/utility/generated/util.OpenFPGA","reference/utility/generated/util.OpenFPGA_Arch","reference/utility/generated/util.OpenFPGA_Config_Generator","reference/utility/generated/util.OpenFPGA_Placement_Generator","reference/utility/generated/util.OpenFPGA_Tile_Generator","reference/utility/generated/util.RoutingRender","reference/utility/generated/util.Tile01","reference/utility/generated/util.cb_renderer","reference/utility/generated/util.config_chain_01","reference/utility/generated/util.config_chain_simple","reference/utility/generated/util.get_attr","reference/utility/generated/util.get_names","reference/utility/generated/util.initial_placement","reference/utility/generated/util.openfpga_floorplan","reference/utility/generated/util.prepare_graph_from_nx","reference/utility/generated/util.run_metis","reference/utility/generated/util.sb_renderer","reference/utility/generated/util.write_metis_graph","reference/utility/index","reference/visualization/architecture_visualizer","reference/visualization/floorplan_visualizer","reference/visualization/index","reference/visualization/openfpga_floorplan","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_hierarchical_netlist.rst","auto_basic/display_info.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/partitioning_experiments.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/basic/01_fpga_arch_parse.rst","auto_openfpga/basic/02_fpga_basic_elements.rst","auto_openfpga/basic/03_initial_placement.rst","auto_openfpga/basic/04_fpga_grid_generation.rst","auto_openfpga/basic/05_fpga_instance_name.rst","auto_openfpga/basic/06_FloorplanDesign01.rst","auto_openfpga/basic/07_OpenFPGA_Floorplan.rst","auto_openfpga/basic/rename_modules.rst","auto_openfpga/basic/sg_execution_times.rst","auto_openfpga/clock_tree/01_connection_patterns.rst","auto_openfpga/clock_tree/02_create_htree.rst","auto_openfpga/clock_tree/03_create_htree.rst","auto_openfpga/clock_tree/04_create_clock_tree.rst","auto_openfpga/clock_tree/05_clock_tree_insertion.rst","auto_openfpga/clock_tree/06_reset_feedthrough.rst","auto_openfpga/clock_tree/sg_execution_times.rst","auto_openfpga/index.rst","auto_openfpga/partition/01_netlist_to_graph.rst","auto_openfpga/partition/02_switch_partition_01.rst","auto_openfpga/partition/03_switch_partition_02.rst","auto_openfpga/partition/04_switch_partition_03.rst","auto_openfpga/partition/05_module_partition.rst","auto_openfpga/partition/06_tile_creation.rst","auto_openfpga/partition/sg_execution_times.rst","auto_openfpga/rendering/01_floorplan_rendering.rst","auto_openfpga/rendering/02_render_routing_box.rst","auto_openfpga/rendering/03_render_edge_routing_box.rst","auto_openfpga/rendering/sg_execution_times.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","developers/index.rst","example.rst","index.rst","introduction/install.rst","introduction/tutorial.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/instance.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/classes/port.rst","reference/classes/wire.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/utility/generated/util.ConnectPoint.rst","reference/utility/generated/util.ConnectPointList.rst","reference/utility/generated/util.ConnectionPattern.rst","reference/utility/generated/util.FPGAGridGen.rst","reference/utility/generated/util.FloorPlanViz.rst","reference/utility/generated/util.OpenFPGA.rst","reference/utility/generated/util.OpenFPGA_Arch.rst","reference/utility/generated/util.OpenFPGA_Config_Generator.rst","reference/utility/generated/util.OpenFPGA_Placement_Generator.rst","reference/utility/generated/util.OpenFPGA_Tile_Generator.rst","reference/utility/generated/util.RoutingRender.rst","reference/utility/generated/util.Tile01.rst","reference/utility/generated/util.cb_renderer.rst","reference/utility/generated/util.config_chain_01.rst","reference/utility/generated/util.config_chain_simple.rst","reference/utility/generated/util.get_attr.rst","reference/utility/generated/util.get_names.rst","reference/utility/generated/util.initial_placement.rst","reference/utility/generated/util.openfpga_floorplan.rst","reference/utility/generated/util.prepare_graph_from_nx.rst","reference/utility/generated/util.run_metis.rst","reference/utility/generated/util.sb_renderer.rst","reference/utility/generated/util.write_metis_graph.rst","reference/utility/index.rst","reference/visualization/architecture_visualizer.rst","reference/visualization/floorplan_visualizer.rst","reference/visualization/index.rst","reference/visualization/openfpga_floorplan.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[47,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[47,1,1,""],get_verilog_index:[47,1,1,""],size:[47,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[48,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[48,1,1,""],check_concat:[48,1,1,""],connect_instance_port:[48,1,1,""],connect_port:[48,1,1,""],is_port_cable:[48,2,1,""],size:[48,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[49,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[49,1,1,""],OptWires:[49,1,1,""],combine_cables:[49,1,1,""],combine_ports:[49,1,1,""],create_feedthrough:[49,1,1,""],create_feedthrough_multiple:[49,1,1,""],create_feedthroughs_ports:[49,1,1,""],create_ft_multiple:[49,1,1,""],create_ft_ports:[49,1,1,""],duplicate_port:[49,1,1,""],flatten_instance:[49,1,1,""],get_connectivity_network:[49,1,1,""],merge_instance:[49,1,1,""],merge_multiple_instance:[49,1,1,""],remove_port:[49,1,1,""]},"spydrnet_physical.ir.element":{Element:[50,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[50,2,1,""],get_verilog_index:[50,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[52,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[52,1,1,""]},"spydrnet_physical.ir.instance":{Instance:[53,0,1,""]},"spydrnet_physical.ir.instance.Instance":{check_all_scalar_connections:[53,1,1,""],get_port_cables:[53,1,1,""],get_port_pins:[53,1,1,""]},"spydrnet_physical.ir.library":{Library:[54,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[54,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[55,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[55,2,1,""],port:[55,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[56,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[56,2,1,""]},"spydrnet_physical.ir.port":{Port:[57,0,1,""]},"spydrnet_physical.ir.port.Port":{change_name:[57,1,1,""],size:[57,2,1,""]},"spydrnet_physical.ir.wire":{Wire:[58,0,1,""]},"spydrnet_physical.ir.wire.Wire":{get_driver:[58,1,1,""],index:[58,1,1,""]},"spydrnet_physical.util":{FloorPlanViz:[98,0,1,""],OpenFPGA:[69,0,1,""],RoutingRender:[71,0,1,""],Tile01:[72,0,1,""],cb_renderer:[71,0,1,""],openfpga_floorplan:[100,0,1,""],sb_renderer:[71,0,1,""]},"spydrnet_physical.util.FloorPlanViz":{add_stylehseet:[98,1,1,""],compose:[98,1,1,""],get_html:[98,1,1,""],get_svg:[98,1,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[69,1,1,""],create_cb_bus:[69,1,1,""],create_grid_clb_bus:[69,1,1,""],create_grid_clb_feedthroughs:[69,1,1,""],create_grid_io_bus:[69,1,1,""],create_placement:[69,1,1,""],create_sb_bus:[69,1,1,""],create_tiles:[69,1,1,""],design_top_stat:[69,1,1,""],fix_grid_pin_names:[69,1,1,""],get_top_instance:[69,1,1,""],library:[69,2,1,""],merge_all_grid_ios:[69,1,1,""],netlist:[69,2,1,""],place_pins:[69,1,1,""],register_config_generator:[69,1,1,""],register_placement_creator:[69,1,1,""],register_tile_generator:[69,1,1,""],remove_config_chain:[69,1,1,""],remove_undriven_nets:[69,1,1,""],render_floorplan:[69,1,1,""],save_netlist:[69,1,1,""],top_module:[69,2,1,""]},"spydrnet_physical.util.RoutingRender":{__init__:[71,1,1,""],add_partitions:[71,1,1,""],extract_info:[71,1,1,""],get_stats:[71,1,1,""],render_connection_box:[71,1,1,""],render_switch_pattern:[71,1,1,""],report_incoming_channels:[71,1,1,""],report_outgoing_channels:[71,1,1,""],save:[71,1,1,""],update_dimensions:[71,1,1,""]},"spydrnet_physical.util.RoutingRender.self":{name:[71,3,1,""],root:[71,3,1,""],scale:[71,3,1,""],spacing:[71,3,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[72,1,1,""],_bottom_right_tile:[72,1,1,""],_bottom_tile:[72,1,1,""],_left_tile:[72,1,1,""],_main_tile:[72,1,1,""],_right_tile:[72,1,1,""],_top_left_tile:[72,1,1,""],_top_right_tile:[72,1,1,""],_top_tile:[72,1,1,""],create_tiles:[72,1,1,""],merge_and_update:[72,1,1,""]},"spydrnet_physical.util.cb_renderer":{extract_info:[71,1,1,""],report_ipins:[71,1,1,""]},"spydrnet_physical.util.openfpga_floorplan":{ComputeGrid:[100,1,1,""],add_sb:[100,1,1,""],create_placement:[100,1,1,""],validate_placement:[100,1,1,""]},"spydrnet_physical.util.sb_renderer":{extract_info:[71,1,1,""],report_connectivity:[71,1,1,""]},"util.ConnectPoint":{__init__:[73,1,1,""]},"util.ConnectPointList":{__init__:[74,1,1,""]},"util.ConnectionPattern":{__init__:[75,1,1,""]},"util.FPGAGridGen":{__init__:[76,1,1,""]},"util.FloorPlanViz":{__init__:[77,1,1,""]},"util.OpenFPGA":{__init__:[78,1,1,""]},"util.OpenFPGA_Arch":{__init__:[79,1,1,""]},"util.OpenFPGA_Config_Generator":{__init__:[80,1,1,""]},"util.OpenFPGA_Placement_Generator":{__init__:[81,1,1,""]},"util.OpenFPGA_Tile_Generator":{__init__:[82,1,1,""]},"util.RoutingRender":{__init__:[83,1,1,""]},"util.RoutingRender.self":{name:[83,3,1,""],root:[83,3,1,""],scale:[83,3,1,""],spacing:[83,3,1,""]},"util.Tile01":{__init__:[84,1,1,""]},"util.cb_renderer":{__init__:[85,1,1,""]},"util.config_chain_01":{__init__:[86,1,1,""]},"util.config_chain_simple":{__init__:[87,1,1,""]},"util.initial_placement":{__init__:[90,1,1,""]},"util.openfpga_floorplan":{__init__:[91,1,1,""]},"util.sb_renderer":{__init__:[94,1,1,""]},util:{ConnectPoint:[73,0,1,""],ConnectPointList:[74,0,1,""],ConnectionPattern:[75,0,1,""],FPGAGridGen:[76,0,1,""],FloorPlanViz:[77,0,1,""],OpenFPGA:[78,0,1,""],OpenFPGA_Arch:[79,0,1,""],OpenFPGA_Config_Generator:[80,0,1,""],OpenFPGA_Placement_Generator:[81,0,1,""],OpenFPGA_Tile_Generator:[82,0,1,""],RoutingRender:[83,0,1,""],Tile01:[84,0,1,""],cb_renderer:[85,0,1,""],config_chain_01:[86,0,1,""],config_chain_simple:[87,0,1,""],get_attr:[88,4,1,""],get_names:[89,4,1,""],initial_placement:[90,0,1,""],openfpga_floorplan:[91,0,1,""],prepare_graph_from_nx:[92,4,1,""],run_metis:[93,4,1,""],sb_renderer:[94,0,1,""],write_metis_graph:[95,4,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","attribute","Python attribute"],"4":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:attribute","4":"py:function"},terms:{"0":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,26,27,28,29,30,31,32,33,34,35,36,37,38,41,49,77,98,100],"00":[7,17,24,32,36],"001":[4,5,7,16,17],"002":[9,15,17],"003":[12,17,27,32],"009":[19,24],"01":[24,25,32,70],"010":[2,7],"014":[7,8],"015":[33,36],"016":[0,7],"01_connection_pattern":[18,24],"01_floorplan_rend":[33,36],"01_fpga_arch_pars":[9,17],"01_netlist_to_graph":[26,32],"02":[17,24,25,32],"023":[1,7],"02_create_htre":[19,24],"02_fpga_basic_el":[10,17],"02_render_routing_box":[34,36],"02_switch_partition_01":[27,32],"03":32,"034":[18,24,35,36],"037":[28,32],"03_create_htre":[20,24],"03_initial_plac":[11,17],"03_render_edge_routing_box":[35,36],"03_switch_partition_02":[28,32],"04":32,"046":[21,24],"04_create_clock_tre":[21,24],"04_fpga_grid_gener":[12,17],"04_switch_partition_03":[29,32],"05":32,"05_clock_tree_insert":[22,24],"05_fpga_instance_nam":[13,17],"05_module_partit":[30,32],"06":24,"063":[26,32],"067":[6,7],"06_floorplandesign01":[14,17],"06_reset_feedthrough":[23,24],"06_tile_cr":[31,32],"07":32,"07_openfpga_floorplan":[15,17],"09":17,"1":[1,6,9,10,11,13,14,18,19,20,21,22,23,26,27,28,29,30,31,33,34,35,37,38,41,54,71,98],"10":[6,13,21,26,28,29,30,33,34],"100":[6,14,21,28,29,30],"1000":[77,98],"10000":30,"103":[34,36],"1096":[11,14],"11":[6,20,28,29,30,34],"12":[11,14,30,31,34],"124":31,"125":21,"1296":[11,14],"13":[20,30,34],"132":7,"134":[31,32],"14":[6,30,34],"1496":[11,14],"15":[23,26,28,29,30,34],"150":[21,27,33,34,35],"152":36,"16":[11,14,30,31,34],"162":29,"1696":[11,14],"17":[30,34],"18":[6,30,34],"19":[20,30,34],"2":[1,6,10,11,13,14,18,19,20,22,23,26,27,28,29,30,34,35,38,41,71,100],"20":[6,21,28,30,31,32,33,34],"200":[11,14,21,27,34,35],"21":34,"22":[30,34],"227":[30,32],"23":[31,34],"24":34,"25":[28,33,34],"250":[21,33],"26":34,"27":34,"28":34,"29":34,"296":[11,14],"2d":[12,23,76],"2x2":22,"3":[1,6,11,14,18,20,21,22,23,26,28,29,30,31,34,35,38,41],"30":[21,28,33,34],"300":[14,21],"303":[13,17],"31":34,"32":34,"33":34,"34":34,"35":[21,28,34],"36":34,"37":34,"38":34,"381":32,"39":[30,34],"4":[1,6,10,11,13,14,15,18,19,20,21,22,23,26,27,28,30,31,33,34,35,100],"40":[21,33,71,83,85,94],"400":21,"41":30,"426":[10,17],"496":[11,14],"4x4":[9,10,13,23,24,25],"5":[6,18,21,22,26,27,28,30,34,35],"50":[6,14,27,33,34,35],"500":21,"521":[20,24],"552":[14,17],"6":[6,9,23,26,28,29,30,34,35],"60":33,"63":30,"642":[11,17],"653":[22,24],"665":[23,24],"696":[11,14],"7":[19,26,30,34,35],"70":15,"700":21,"71":30,"72":30,"74":30,"8":[20,21,23,26,28,30,34,35,76],"81":[11,14],"896":[11,14],"9":[6,11,13,14,22,23,26,28,29,30,31,34,35],"90":18,"917":[29,32],"928":24,"931":17,"96":[11,14],"97":31,"99":30,"999":[29,30],"9x9":[22,23],"boolean":27,"case":[26,27],"class":[2,8,9,10,11,12,14,15,21,27,29,30,34,44,46,47,48,49,50,52,53,54,55,56,57,58,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,90,91,94,98,100],"default":[11,14,15,18,19,26,33,47,48,49,50,52,54,55,56,57,58,98],"do":[49,55],"export":45,"final":33,"float":[49,69],"function":[3,7,22,23,25,29,30,44,45,49,54,59,69,70,71,98],"import":[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,26,27,28,29,30,31,33,34,35,44,45,51],"int":[19,20,22,23,27,28,30,47,48,57,75,78,91,100],"new":[49,54,71,83],"return":[15,20,21,22,23,27,28,29,30,34,47,48,49,50,52,53,54,55,57,58,69,88,89,98],"short":49,"switch":[25,27,30,36,65,71,72,83,94],"true":[0,1,2,6,8,10,11,14,15,18,19,20,21,22,23,26,27,28,29,30,31,33,35,48,49,69],"try":[1,22],"while":[45,48,49,86],A:[25,33,98],And:30,As:55,By:[18,19,26],For:[1,45],IN:[1,49],If:[49,51],In:[22,26,27,44],It:[28,44,49,65,100],No:12,On:[33,98],The:[28,33,44,49,51,72,98],There:100,To:[28,45,46,65,91,100],_0:[29,30],_0_:69,_0__:[11,14,15],_1:[29,30,31,54],_1__1:30,_:[10,20,22,23,28,29,30,31,34,35,41,49,69,100],__:[22,23,34,35],_____:34,________________________________________:34,_____________________________________l__:34,_____________________________________t__:34,____________________________________b___:34,____________________________________r___:34,___________________________________l____:34,___________________________________t____:34,__________________________________b_____:34,__________________________________r_____:34,_________________________________l______:34,_________________________________t______:34,________________________________b_______:34,________________________________r_______:34,_____________________________l__________:34,_____________________________t__________:34,____________________________b___________:34,____________________________r___________:34,___________________________l____________:34,___________________________t____________:34,__________________________b_____________:34,__________________________r_____________:34,_________________________l______________:34,_________________________t______________:34,________________________b_______________:34,________________________r_______________:34,_____________________l__________________:34,_____________________t__________________:34,____________________b___________________:34,____________________r___________________:34,___________________l____________________:34,___________________t____________________:34,__________________b_____________________:34,__________________r_____________________:34,_________________l______________________:34,_________________t______________________:34,________________b_______________________:34,________________r_______________________:34,_____________l__________________________:34,_____________t__________________________:34,____________b___________________________:34,____________r___________________________:34,___________l____________________________:34,___________l_____________l___________l__:34,___________t____________________________:34,___________t_____________t___________t__:34,__________b_____________________________:34,__________b_____________b___________b___:34,__________r_____________________________:34,__________r_____________r___________r___:34,_________l______________________________:34,_________l___________l_____________l____:34,_________t______________________________:34,_________t___________t_____________t____:34,_________tb__________t__b______t___tb_b_:34,________b_______________________________:34,________b___________b_____________b_____:34,________b__t________b____t____b___b__t_t:34,________r_______________________________:34,________r___________r_____________r_____:34,________rl__________rl________rl__rl____:34,_____l__________________________________:34,_____l_____________l_____________l______:34,_____l____r________l___lr________l__r_r_:34,_____t__________________________________:34,_____t_____________t_____________t______:34,____b___________________________________:34,____b_____________b_____________b_______:34,____bt____________bt__bt________bt______:34,____r___________________________________:34,____r_____________r_____________r_______:34,____r______l______r___r__l______r____l_l:34,____rl____________rl__rl________rl______:34,____x:34,___l____________________________________:34,___l_____________l___________l__________:34,___l____r______l_l__r________lr___r_____:34,___t____________________________________:34,___t_____________t___________t__________:34,___t____b______t_t__b________tb___b_____:34,___x_:34,__b_____________________________________:34,__b_____________b___________b___________:34,__b______t____b_b____t______b__t___t____:34,__bt__________btbt__________bt__________:34,__init__:[71,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,90,91,94],__main__:[10,11,12,13,14,15,27,28,29,30,31,34,35],__module_experiments_cbx_1__1_:30,__module_experiments_cby_1__1_:30,__module_experiments_sb_1__1_:30,__name__:[10,11,12,13,14,15,27,28,29,30,31,34,35],__partition_experiments_01:6,__partition_experiments_02:28,__partition_experiments_cbx_1__1_:29,__partition_experiments_cby_1__1_:29,__pin_:69,__pin_i_0_:69,__pin_i_:69,__pin_inpad_0_:69,__pin_o_0_:69,__pin_o_:69,__pin_outpad_0_:69,__pin_outpad_:69,__r_____________________________________:34,__r_____________r___________r___________:34,__r______l____r_r____l______r__l___l____:34,__w:[30,81],__x__:34,_annotate_netlist:33,_basic_hierarchy_floorplan:33,_bottom_left_til:72,_bottom_right_til:72,_bottom_til:72,_cbx_1__1_0:27,_cbx_1__1_1:27,_cbx_1__1_2:28,_cbx_1__1_3:28,_cbx_1__1_:34,_cbx_1__1_arrang:34,_cbx_1__1_extend:28,_cbx_1__2_0:27,_cbx_1__2_1:27,_cbx_1__2_2:28,_cbx_1__2_:34,_ccdff_:28,_clock_tree_connect:22,_clock_tree_connections_l0:22,_clock_tree_connections_l1:22,_clock_tree_floorplan:21,_design_floorplan:[14,15],_dup:49,_external_metis_run:6,_feedthrough_design:21,_fishbone_pattern:18,_fishbone_pattern_0:21,_fishbone_pattern_90:18,_fishbone_pattern_margin:18,_fishbone_pattern_merg:18,_fishbone_pattern_sampl:18,_fishbone_pattern_scaling1:18,_fishbone_pattern_scaling2:18,_fpga_initial_plac:11,_fpga_top:[22,23],_fpga_top_initi:[22,23],_ft_:49,_graph:[28,30],_graph_pr:30,_grid:[29,30],_htree_pattern:19,_hybrid_connectivity_pattern:20,_hybrid_connectivity_pattern_graph:20,_i_1:1,_in:[29,30,49,71],_in_:30,_includ:10,_initial_design:[0,2,8],_input_port:30,_inst:1,_ipin_:[28,29,30,31],_l______________________________________:34,_l___________l_____________l____________:34,_l_____l__r__l__________r__l________r_r_:34,_left_til:72,_lr____l_____lr_r__________lr___________:34,_main_til:72,_module_experiments_:30,_module_experiments_cbx_1__1_:30,_module_experiments_cby_1__1_:30,_module_experiments_sb_1__1_:30,_nx_graph:[26,29,30],_nx_graph_pr:29,_nx_graph_split:26,_openfpga_floorplan:15,_out:[29,30,49],_out_:30,_output:30,_output_bu:8,_output_tile02:31,_output_wir:8,_part_:[30,31],_partition_experiments_01:6,_partition_experiments_02:28,_partition_experiments_:29,_partition_experiments_cbx_1__1_:29,_partition_experiments_cby_1__1_:29,_pin_i:[28,29,30],_pin_o:30,_pymetis_run:6,_ratio:100,_releas:12,_reset_connect:23,_right_til:72,_square_grid_design:21,_static:29,_t______________________________________:34,_t___________t_____________t____________:34,_t_____t__b__t__________b__t________b_b_:34,_t__b__t_____t____b___b____t____b_______:34,_task:[10,22,23,28,29,30],_temp:29,_tmp:10,_top_left_til:72,_top_right_til:72,_top_til:72,_track_:[30,31],_ungrouped_design:2,_verilog:[10,11,13,14,15,22,23,27,28,29,30,31,34],_width:100,_wrapper:54,_x___:34,a8d0db:[14,15],about:49,absorb:49,across:[25,32,65],ad:[30,49],add:[6,27,29,30,33,44,45,51,69,98],add_configuration_schem:69,add_connect:20,add_connect_point:22,add_edg:6,add_nod:[6,28,29,30],add_partit:71,add_sb:100,add_stylehseet:98,add_subgraph:[6,28,29,30],adjac:28,adjnci:[6,92],adjust:14,affili:1,after:[31,46,69,72,86],aim:6,alia:49,align:15,all:[1,3,25,28,29,30,33,49,53,71,72,98,100],allow:[44,46,72],also:[1,10,100],altern:[45,54],alwai:[71,100],an:[1,44,51],analyz:[44,51],anchor:18,ani:[20,44,48,49,56],annot:[20,29,30,33],annotate_graph:[29,30],anyth:49,api:44,append:[10,22,23,27,28,29,30,31,44],appli:100,aquamarin:30,ar:[6,28,30,33,44,49,51,53,69,71,73,98,100],arbitrari:[20,34],arch:[9,13],arch_fil:[12,13,76],arch_layout_snnipet:12,arch_xml:[69,78],architectur:[12,17,25,76,99,100],area:[91,100],area_bas:100,area_info:[11,14],areafil:[11,14,90,91,100],arg:[49,69],arrai:[27,28],arrang:34,assig:28,assign:[26,28,29,30,48,49,69],assign_c:48,associ:55,attr:88,attribut:[73,74,75,78,79,80,86,87,88],auto_bas:[7,29],auto_basic_jupyt:3,auto_basic_python:3,auto_openfpga_bas:17,auto_openfpga_clock_tre:24,auto_openfpga_jupyt:25,auto_openfpga_partit:32,auto_openfpga_python:25,auto_openfpga_rend:36,auto_prog_output:12,azur:30,b:[27,28,30,33,71,98,100],b_1__1:31,b_______________________________________:34,b___________b_____________b_____________:34,b_____b____tb____________tb__________t_t:34,b____tb_____b______t___t__b______t______:34,back:86,base:[11,14,15,26,27,28,44,46,47,48,49,50,52,53,54,55,56,57,58,71,72,75,83,100],base_dir:31,basenam:[27,34,35],bash:12,basic:[15,17,18,19,36,43,70],basic_hierarchi:[0,8,26,33,39],becaus:[1,27],beetween:[27,28,48,49,71,83],befor:[11,14,15,28,31,69],beig:30,belong:48,below:[72,100],better:86,between:1,bgcolor:28,bianri:76,bias:72,bisqu:30,black:73,bleed:45,block:[33,49,69,70,98],bool:[34,48,49,71,91,100],both:27,bottom:[21,23,27,28,29,30,33,34,35,69,71,72,83,98],bottom_11:35,bottom_13:35,bottom_15:35,bottom_17:35,bottom_19:35,bottom_1:35,bottom_21:35,bottom_23:35,bottom_25:35,bottom_27:35,bottom_29:35,bottom_31:35,bottom_33:35,bottom_35:35,bottom_37:35,bottom_39:35,bottom_3:35,bottom_5:35,bottom_7:35,bottom_9:35,bottom_chan:27,bottom_grid:[28,29],bottom_grid_:28,bottom_grid_top_width_0_height_0_subtile_:69,bottom_ipin_0:28,bottom_ipin_1:28,bottom_ipin_2:28,bottom_ipin_3:28,bottom_ipin_4:28,bottom_ipin_5:28,bottom_ipin_6:28,bottom_ipin_7:28,bottom_ipin_8:28,bottom_ipin_9:28,bottom_left_grid_right_width_0_height_0_subtile_:69,bottom_pin_i:28,bottom_right_grid_left_width_0_height_0_subtile_:69,bottom_width_0_height_0_subtile_:69,box:[25,30,32,36,65,69,71,72,83,85,94,100],brief:46,brod:100,browser:45,bu:[10,11,14,15,22,23,26,31,49,69],bufg:1,built:87,bundl:51,bus_in:[8,26,33,37],bus_in_0:26,bus_in_1:26,bus_out:[26,33,37],bus_out_0:26,bus_out_1:26,buse:[70,72],byt:23,byu:1,byuccl:46,c6ecba:28,c:[1,33,45,98,100],cabl:[8,10,22,23,31,49,51,52,53,57,58,88,89],cable0:8,cable_list:[10,22,23,31],cable_nam:49,calcul:[27,100],call:[6,51],callabl:[49,54],can:[1,11,14,15,18,19,27,28,34,35,45,49,51,71,86,87],cannot:55,categori:100,cb:[25,31,32,34,35,69],cb_:100,cb_list:69,cb_modul:[28,29],cb_render:35,cb_vweight:29,cb_width_:100,cbx11:[10,14],cbx:[22,23,27,69,72],cbx_1__0_:[11,13,14,23,31,35],cbx_1__1_:[10,11,13,14,23,28,29,31,35],cbx_1__1__0:30,cbx_1__1__1:30,cbx_1__2_:[13,23],cbx_1__3_:[13,23],cbx_1__4_:[11,13,14,23,31,35],cbx_2__0_:[13,23],cbx_2__1_:[13,23],cbx_2__2_:[13,23],cbx_2__3_:[13,23],cbx_2__4_:[13,23],cbx_3__0_:[13,23],cbx_3__1_:[13,23],cbx_3__2_:[13,23],cbx_3__3_:[13,23],cbx_3__4_:[13,23],cbx_4__0_:[13,23],cbx_4__1_:[13,23],cbx_4__2_:[13,23],cbx_4__3_:[13,23],cbx_4__4_:[13,23],cbx_:35,cbx_bottom_:100,cbx_bottom_height:100,cbx_chan_i:100,cbx_chan_x:100,cbx_color:[14,15],cbx_membership:[29,30],cbx_top:100,cbx_top_height:100,cby11:14,cby:[22,23,27,72],cby_0__1_:[11,13,14,23,31,35],cby_0__2_:[11,13,14,23],cby_0__3_:[11,13,14,23],cby_0__4_:[11,13,14,23],cby_1__1_:[11,13,14,23,29,31,35],cby_1__2_:[13,23],cby_1__3_:[13,23],cby_1__4_:[13,23],cby_2__1_:[13,23],cby_2__2_:[13,23],cby_2__3_:[13,23],cby_2__4_:[13,23],cby_3__1_:[13,23],cby_3__2_:[13,23],cby_3__3_:[13,23],cby_3__4_:[13,23],cby_4__1_:[11,13,14,23,31,35],cby_4__2_:[13,23],cby_4__3_:[13,23],cby_4__4_:[13,23],cby_:[35,100],cby_chan_i:100,cby_chan_x:100,cby_color:[14,15],cby_left_width:100,cby_right_width:100,ccdff:[28,29,30],ccff_:69,ccff_head:28,ccff_tail:[28,30],ccl:1,ce:1,ceefe4:[14,15],cell:[3,7,49,100],celldefin:40,center:15,central:65,cfg_done:[28,29,30],chain:[10,22,23,28,31,69,86,87],chan:[29,30],chan_in_port:[29,30],chan_map:34,chan_out:71,chang:[49,57],change_nam:57,chani:[30,34,71],channel:[27,29,30,34],channel_crossov:71,channel_map:[30,34,71],chanx:[28,30,34,71,83],chanx_:71,chanx_l:[34,71,83],chanx_l_driv:[71,83],chanx_l_ft:[71,83],chanx_l_len:[71,83],chanx_l_out_map:[71,83],chanx_left:[28,29,35],chanx_left_in:28,chanx_left_out:28,chanx_port:28,chanx_r:[34,71,83],chanx_r_len:[71,83],chanx_right:[28,29,35],chanx_right_in:28,chanx_right_out:28,chany_:71,chany_b:34,chany_bottom:[29,35],chany_t:34,chany_top:[29,35],characterist:44,check:[23,45,48,53,56,100],check_all_scalar_connect:[10,22,23,31,53],check_concat:48,checked_previous_inst:1,child:1,children:1,circl:28,circuit:[6,51],cl:69,cla:[69,78],clb:[9,12,14,69,72,76,100],clb_1__1_:13,clb_1__2_:13,clb_1__3_:13,clb_1__4_:13,clb_2__1_:13,clb_2__2_:13,clb_2__3_:13,clb_2__4_:13,clb_3__1_:13,clb_3__2_:13,clb_3__3_:13,clb_3__4_:13,clb_4__1_:13,clb_4__2_:13,clb_4__3_:13,clb_4__4_:13,clean_and_annotate_cb_graph:30,clean_and_annotate_sb_graph:30,clean_cb_graph:29,cleanup:22,click:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,26,27,28,29,30,31,33,34,35],clk:[1,21,41],clk_bottom_in:21,clk_cabl:21,clk_clk_ft_assign:21,clk_ft:21,clk_ibuf_bufg_inst:1,clk_ibuf_inst:1,clk_l0:22,clk_l0_cabl:22,clk_l1:22,clk_l1_cabl:22,clk_left_in:21,clk_left_out:21,clk_right_in:21,clk_right_out:21,clk_top_out:21,clock:[22,24,43],clockwis:[33,69,98],clr:1,cluster:[6,28,29,30],code:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,25,26,27,28,29,30,31,33,34,35],collect:25,color:[6,14,20,28,29,30,73],com:45,combin:[22,49,65],combine_c:[10,22,23,31,49],combine_pattern:22,combine_port:[28,49],command:[45,46],common:100,complet:[44,46,100],complex:86,compon:[33,98],compos:[0,2,8,11,14,15,21,22,23,28,29,30,33,98],computegrid:100,concaten:48,concern:46,conenct:[71,85],config_chain_simpl:28,configur:[10,29,30,69,86,87],conn:[25,32],conn_box:35,connect:[0,1,2,8,22,23,24,25,26,27,28,33,36,45,48,49,53,56,65,69,71,72,73,74,75,83,98,100],connect_instance_port:48,connect_port:48,connection_box:69,connectionpattern:[18,19,20,21,22,23],connectpoint:22,connectpointlist:75,connet:20,consid:[22,23,33,48,49,69,98],constraint:[49,72],contain:[45,89],continu:20,contracted_nod:[29,30],control:98,convert:[6,10,11,14,15,22,23,26,28,31,49,69,70,72,92],convert_node_labels_to_integ:[29,30],copi:55,cordin:[22,23,33,69,98],core:78,corner:[65,69,72],correctli:45,corrospond:[55,57],could:86,count:[1,11,14,27,31],cpat:20,cpp:100,crear:49,creat:[1,6,10,18,22,24,25,27,30,31,34,45,48,49,51,54,69,71,72,75,81,86,100,101],create_c:[21,22,23],create_cb_bu:[10,11,14,15,22,23,31,69],create_feedthrough:[8,44,49],create_feedthrough_multipl:[44,49],create_feedthroughs_port:49,create_ft_connect:[21,22,23],create_ft_multipl:49,create_ft_port:[21,22,23,49],create_graph:20,create_grid_clb_bu:[10,11,14,15,22,23,31,69],create_grid_clb_feedthrough:[10,31,69],create_grid_io_bu:[10,11,14,15,22,23,31,69],create_librari:51,create_plac:[11,14,15,69,100],create_sb_bu:[10,11,14,15,22,23,31,69],create_til:[31,69,72],create_top_wrapp:54,create_unconn_wir:[2,8,21],creation:[31,69],crop_edg:18,cross:[27,100],csr:[6,28,29,30,95],csv:[91,100],cur:27,current:[30,45,49,54,98],current_inst:1,current_netlist:1,cursor:[19,20,22],cust_proj:10,custom:[49,98,101],custommodul:[10,22,23,28,29,30],cut:[6,27,28,29,30,93],d3:98,d:[1,33,98,100],data:[14,26,29,30,46,92],dead:27,debug:[27,28,29,30,33,34,35,90,91,100],dedic:100,def:[1,10,11,12,13,14,15,20,21,22,23,27,28,29,30,31,34,35],defin:75,definit:[1,2,8,11,14,21,31,33,48,51,54,69,77,88,89,92,95,98],definition_list:[22,23,28,29,30],definition_nam:49,defit:33,demonst:[10,11,14,15,31],demonstr:[4,5,6,9,10,16,18,19,22,25,26,27,28,36,86],demostr:[0,2,8,20,34,35],depend:100,depth:1,design:[1,3,5,7,8,11,14,30,31,44,69,72,76],design_nam:[12,13,76],design_top_stat:[11,14,15,31,69],desir:[18,19],detail:[33,45,46,65,98,100],develop:44,dff:28,dfs_preorder_nod:20,diagon:73,dict:49,dict_kei:45,dictionari:69,diff:27,differ:[18,19,22,27,33,46,49,69,78,98],difffer:27,digon:69,dimens:[33,71,98],diment:28,dir:[29,30],direct:[1,33,49,57,71,98,101],directli:[45,55],directori:[12,45,76],disconnect:28,disconnect_pin:28,displai:[3,7,91,100],display_hierarchical_netlist:[0,7],display_info:[1,7],document:[46,51],doe:49,dot:[20,28,29,30],down:28,down_port:22,down_to:58,download:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,25,26,27,28,29,30,31,33,34,35],dp:76,draw:[6,20,26,28,29,30],driver:[49,58,71,83],driver_channels_1:71,driver_channels_2:71,dry_run:49,dryrun:49,dsp:[12,76],dummi:21,dump:[29,30],duplic:49,duplicate_port:49,dure:[22,23,44],dwg:[11,14,15,21,33],e:[27,28,33,98,100],each:[1,6,14,22,26,27,28,33,49,53,69,71,73,83,91,98,100],each_fil:31,eachinst:31,eachv:[10,11,13,14,15,22,23,28,29,30,31],echo:45,edf:51,edg:[6,26,28,29,30,33,45,49,98],edge_nam:[26,30],edif:[44,51],either:73,element:[17,25,47,51,55,71,83,100],elif:[29,30],els:[6,20,22,28,30,34,49],emb:22,embed:[22,23,24,43],empti:[12,51,76],enabl:[1,45,91,100],enable_file_log:[2,10,11,12,13,14,15,22,23,27,28,29,30,31,33,34,35],enable_ibuf_inst:1,encod:[10,11,13,14,15,22,23,28,29,30,31],end:[13,23,55],endcelldefin:40,endmodul:[37,38,40,41],engin:30,entri:98,enumer:[6,28,29,30,31,34,35],enumerate_grid:[12,13],equal:[26,27],error:49,essenti:44,evalu:6,even:1,eweight:[6,28,29,30,92,95],exampl:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,26,27,28,29,30,31,33,34,35,44,51,69,71,76,86],example_design:12,example_fil:76,exceed:1,execut:[6,7,17,24,32,36,45],exist:[44,49,71],exist_ok:[30,31],expect:[12,30,45,49,70,76],experiment:[3,7],explan:86,explicit:[33,98],extend:[18,19,47,48,49,50,52,53,55,56,57,58,91,100],extens:44,extern:[6,11,14,15,28,29,30,49],extract:[27,69,71],extract_info:71,f3cfcf:28,f4f0e6:[14,15],f:[6,10,11,13,14,15,20,21,22,23,26,27,28,29,30,31,33,34,35,98,100],f_str:[28,29,30],fabric:[25,32,65],fals:[22,23,26,27,28,33,48,49,56,69,71,90,91,95,98,100],fanout:49,fdce:1,featur:[25,44],feedthough:[8,49],feedthrough:[0,2,3,7,24,25,49,69,71,83],feedtrhough:71,few:49,figur:[51,100],file:[6,7,9,10,11,12,13,14,15,17,22,23,24,27,28,29,30,31,32,36,45,51,69,71,76,83,91,94,100],file_out:0,filenam:[6,27,28,29,30,33,34,35,69,71,93,95],fill:[29,30],filter:[1,10,22,23,29,30,31,49],filter_c:98,filter_direct:[35,71],find:27,first:[22,28,33,49,69,98],fishbon:[18,19],fishbone_pattern:[18,21],fix:[10,11,13,14,15,22,23,28,29,30,31,69,76],fix_grid_pin_nam:69,flag:27,flat:72,flatten:[28,30,31],flatten_inst:[2,28,29,30,31,49],flattern:[28,29,30,31,49],flexibl:44,fllenam:[29,30],floorplan:[11,14,15,25,36,59,71],floorplanviz:[11,14,15,21,28,33,98],fn:[29,30],fnmatch:[28,29,30],follow:[6,21,28,45,49,51,69,73,100],form:72,format:[27,28,29,30,34,35,44,49,71,95],found:56,four_bit_count:51,fourbitcount:1,fp:[10,11,13,14,15,21,22,23,28,29,30,31,33],fpga44_gsb:[27,28,34,35],fpga44_task:[9,10,13],fpga44_verilog:10,fpga4x4:13,fpga66_flex:76,fpga:[11,14,15,17,23,24,25,28,30,32,69,71,75,76,78,83,91,100],fpga_arch:9,fpga_grid:[13,81,91,100],fpga_siz:100,fpga_top:[10,11,13,14,15,22,24,25,28,29,30,31,69,78],fpgagridgen:[12,13,81],fpv:[10,11,13,14,15,22,23,28,29,30,31],framework:44,fro:49,from:[0,1,2,3,4,5,6,7,9,10,12,13,16,17,18,19,20,21,22,23,25,26,27,28,29,30,32,33,34,35,45,49,55,69,71,76,81,83,88,94,98],from_i:73,from_n:30,from_x:73,ft:[49,71,83],fucntion:[48,69],full:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,26,27,28,29,30,31,33,34,35],g:[28,100],galleri:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,25,26,27,28,29,30,31,33,34,35],ganeshgor:45,gener:[0,1,2,3,4,5,6,8,9,10,11,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,29,30,31,33,34,35,69,70,71,72,76,78,81,83,94,98,100],generate_edgelist:[26,29,30],genrat:[3,7,18,19],genrer:100,get:[28,29,30,46,69],get_active_plugin:45,get_bia:27,get_cabl:[8,21,23,28],get_cable_nam:49,get_connectivity_network:[26,28,29,30,49],get_definit:[1,10,14,21,28,29,30,31,33],get_driv:58,get_edge_list:6,get_fishbon:[18,21,23],get_floorplan:[11,14,15,21,28,33],get_html:98,get_htre:[19,20,22],get_index:[47,50,55],get_inst:[1,2,8,10,14,21,22,23,28,29,30,31,33],get_label:28,get_layout:9,get_leaf_sum:20,get_librari:1,get_nam:[28,30,31],get_nod:[6,28,29,30],get_node_attribut:[6,28,29,30],get_pin:1,get_pin_nam:49,get_port:[21,28,29,30,33],get_port_c:53,get_port_nam:49,get_port_pin:53,get_stat:[34,71],get_svg:[11,14,15,21,33,98],get_top_inst:[13,69],get_top_instance_nam:[21,22,23],get_verilog_index:[47,50],get_weight:[6,49],getlogg:[2,10,11,12,13,14,15,22,23,27,28,29,30,31,33,34,35],git:45,github:[1,45],given:[0,2,8,30,48,49,69,71,72,83,95],glob:[10,11,13,14,15,22,23,27,28,29,30,31,34,35],global:[18,19,28,30,45],go:69,gpio:[70,100],gpio_chan_i:100,gpio_chan_x:100,gpmeti:[6,28,29,30],graph:[6,20,25,28,29,30,32,44,49,92,95],graph_dot2:6,graph_dot:[6,26,29,30],green:[6,18,28,29,30],grei:22,grid:[10,11,13,14,15,17,22,23,25,29,30,31,69,71,72,73,75,76,78,80,82,84,86,87,90,91,100],grid_bottom_in:69,grid_bottom_out:69,grid_clb:[10,11,14,22,23,31,65,69],grid_clb_1__1_:23,grid_clb_1__2_:23,grid_clb_1__3_:23,grid_clb_1__4_:23,grid_clb_2__1_:23,grid_clb_2__2_:23,grid_clb_2__3_:23,grid_clb_2__4_:23,grid_clb_3__1_:23,grid_clb_3__2_:23,grid_clb_3__3_:23,grid_clb_3__4_:23,grid_clb_4__1_:23,grid_clb_4__2_:23,grid_clb_4__3_:23,grid_clb_4__4_:23,grid_clb_chan_i:100,grid_clb_chan_x:100,grid_clb_ratio:100,grid_clb_util:100,grid_color:[14,15],grid_exampl:39,grid_i:100,grid_io:[10,22,23,31,69],grid_io_bottom:31,grid_io_left:31,grid_io_list:69,grid_io_right:31,grid_io_top:31,grid_left_in:69,grid_left_out:69,grid_right_in:69,grid_right_out:69,grid_siz:[81,91,100],grid_top_in:69,grid_top_out:69,grid_x:100,gridio:[90,91,100],group:[3,7,30,49,69],group_ungroup_cel:[2,7],gsb:[27,35,71,83,94],gsb_xml:[71,83,85,94],guidelin:44,h:[24,25,100],h_chan:30,have:[45,49,55],hdi_primit:1,height:[11,14,19,20,21,22,33,72,77,98,100],help:49,here:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,26,27,28,29,30,31,33,34,35,51],hi:1,hierarch:[3,7],hierarchi:1,higher:[29,30,49],hmeti:6,home:45,homogen:[10,17,25,100],homogeneous_fabr:[9,10,11,13,14,15,22,23,27,28,29,30,31,34,35],horizont:[27,28,30,34,35,69,71,73,83],how:[0,2,4,5,6,8,10,11,14,15,16,18,19,20,22,25,26,27,28,30,31,34,35,36,86,87],howev:86,html:[0,44,98],htmlcompos:0,htree:[18,19,22],htree_pattern:19,http:45,hyb_pat:20,hybrid:[24,25],i0:1,i1:1,i2:1,i3:1,i4:1,i:[1,10,22,23,27,28,29,30,31,100],ibuf:1,idea:100,illustr:[71,83],imag:[1,15,33,98],implement:[22,33,98],implmenet:[77,98],in0:[21,26,33,37,38,40,41],in0_0:26,in1:[26,33,37,38,40],in1_0:26,in_0:21,in_1:21,in_2:21,in_3:21,in_coming_pin:1,in_edg:[29,30],in_indx:30,in_pin:[30,35,71],inc_dec:1,inc_dec_ibuf_inst:1,includ:[10,28,44],incom:[34,71,83],indent:[1,11,14,15,18,19,20,21,22,23,29,30,33],independ:49,index:[6,27,28,29,30,34,44,47,50,52,55,58,71,83],indic:22,individu:26,indx:[28,29,30,34,35,49],info:[2,10,11,12,13,14,15,22,23,28,29,30,31],inforamt:100,inform:[3,7,9,17,25,27,29,33,34,35,45,46,69,71,73,85,91,94,98,100],init:78,initi:[8,71],initial_plac:[11,14,15],initial_port:49,initialis:[71,75,77,83],inlineconstraint:[14,15,33],inner:55,inner_pin:[1,55],innerconnect:48,innerpin:[48,51,55],inpad:69,inport:49,input:[1,29,30,33,37,38,40,41,49,69,70,98,100],inputs1:[29,30],inputs2:[29,30],insert:[24,25],insform:71,inspect:49,inst1:[8,49],inst2:8,inst:2,inst_1:49,inst_1_0:[2,8,26,33,37,40],inst_1_0_module2_0:2,inst_1_0_module2_1:2,inst_1_11:[21,38,41],inst_1_12:[21,38,41],inst_1_13:[21,41],inst_1_14:[21,41],inst_1_1:[2,8,26,33,37,40],inst_1_1_module2_0:2,inst_1_1_module2_1:2,inst_1_21:[21,38,41],inst_1_22:[21,38,41],inst_1_23:[21,41],inst_1_24:[21,41],inst_1_31:[21,41],inst_1_32:[21,41],inst_1_33:[21,41],inst_1_34:[21,41],inst_1_41:[21,41],inst_1_42:[21,41],inst_1_43:[21,41],inst_1_44:[21,41],inst_1_:21,inst_2:49,inst_2_0:[8,26,33,37],inst_2_11:38,inst_2_12:38,inst_2_1:[8,26,33,37],inst_2_21:38,inst_2_22:38,inst_n:49,inst_nam:54,instal:[44,46,49],instanc:[1,2,3,7,10,11,14,17,21,25,28,29,30,31,33,48,49,51,54,55,69,72,88,89,98,100],instance_count:1,instance_list:[30,31,72],instance_nam:49,instances_list:49,instances_list_tupl:49,instn:49,inter0:38,inter1:38,intermedi:[51,100],intern:[40,48,49,72],intersect:100,introduc:25,inv:1,inv_buf_passg:10,invalid:73,io:[9,69],io_bottom:[12,76],io_bottom_in:69,io_bottom_out:69,io_left:[12,76],io_left_in:69,io_left_out:69,io_right:[12,76],io_right_in:69,io_right_out:69,io_top:[12,76],io_top_in:69,io_top_out:69,ipin:[28,71],ipin_b:34,ipin_l:[34,71,83],ipin_l_len:[71,83],ipin_r:34,ipin_t:34,ipynb:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,26,27,28,29,30,31,33,34,35],ir:[2,8,10,21,47,48,49,50,51,52,53,54,55,56,57,58,69,81],is_connect:56,is_downto:[48,57],is_leaf:1,is_port_c:48,is_scalar:[48,57],isol:[29,30],item:30,itertool:[10,22,23,28,31],its:[1,33,77,98],itself:77,iupon:100,jensrestemei:1,join:[9,10,11,13,14,15,22,23,26,28,29,30,31],js:98,json:[29,30,31,91,100],json_graph:[6,29,30],jupyt:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,25,26,27,28,29,30,31,33,34,35],just:[21,49],k6_n10_openfpga:9,k6_n10_tileabl:[9,13],keep:44,kei:[27,45],keyword:69,kwarg:[49,69],l0:[22,34],l0_patt:22,l1:[22,34],l1_patt:22,l2:34,l3:34,l4:34,l5:34,l6:34,l7:34,l8:34,l9:34,l:[27,28,30,71],label:[6,20,26,28,29,30],lambda:[1,10,22,23,27,31,34,49,98],larg:1,latest:45,launch_shel:[28,30],layer:[24,25],layout:[9,17,25,76,79],lb:[10,11,13,14,15,22,23,28,29,30,31],lbl:[30,34],leaf_node_weight:20,left:[21,23,27,28,29,30,33,34,35,69,71,72,83,98],left_11:35,left_13:35,left_15:35,left_17:35,left_19:35,left_1:[35,71],left_21:35,left_23:35,left_25:35,left_27:35,left_29:35,left_31:35,left_33:35,left_35:35,left_37:35,left_39:35,left_3:35,left_5:35,left_7:35,left_9:35,left_:100,left_bottom_grid_top_width_0_height_0_subtile_:69,left_chan:27,left_grid_right_width_0_height_0_subtile_:69,left_pinmap:[27,28],left_top_grid_bottom_width_0_height_0_subtile_:69,left_tre:18,left_width_0_height_0_subtile_:69,len:[28,29,30],length:[20,26,71,83,100],less:30,level:[1,10,22,23,31,69,73,78],librari:[1,6,10,18,19,25,28,45,46,51,69,72,78,80,82,84,86,87,91,100],libraries_definit:1,like:[18,19,44,45,46,51,70,72],linewidth:[27,34,35],list:[1,6,10,28,29,30,31,45,49,69,71,72,74,83,88,89],load:[31,45,46,49],load_example_netlist_by_nam:1,load_grid:13,load_netlist_by_nam:[0,2,8,21,26,33],loc_i:[11,14,21,33,98],loc_x:[11,14,21,33,98],local:45,locat:[33,49,69,71,98],locatt:27,log:[2,6,10,11,12,13,14,15,22,23,27,28,29,30,31,33,34,35,101],log_level:[2,10,11,12,13,14,15,22,23,27,28,29,30,31,33,34,35],logger:[2,10,11,12,13,14,15,22,23,27,28,29,30,31,33,34,35],logic:9,lower:[30,48],lower_index:[48,57,58],lr:[28,29,30],lut1:1,lut3:1,lut4:1,lut5:1,m:45,made:[49,51,73],mai:1,main:[10,11,12,13,14,15,27,28,29,30,31,34,35,72],mani:26,manipul:72,map:[17,22,23,25,27,28,29,30,49,71,83,86],margin:[18,19,71,83,100],matplotlib:[6,20,26,29,30],matrix:[12,76],max:30,maximum:1,mb:[7,17,24,32,36],meanwhil:45,mem:[10,29,30],mem_bottom_ipin_0_ccdff_0_:31,mem_bottom_ipin_0_ccdff_1_:31,mem_bottom_ipin_0_ccdff_2_:31,mem_bottom_ipin_0_ccdff_3_:31,mem_bottom_ipin_1_ccdff_0_:31,mem_bottom_ipin_1_ccdff_1_:31,mem_bottom_ipin_1_ccdff_2_:31,mem_bottom_ipin_1_ccdff_3_:31,mem_bottom_ipin_2_ccdff_0_:31,mem_bottom_ipin_2_ccdff_1_:31,mem_bottom_ipin_2_ccdff_2_:31,mem_bottom_ipin_2_ccdff_3_:31,mem_bottom_ipin_3_ccdff_0_:31,mem_bottom_ipin_3_ccdff_1_:31,mem_bottom_ipin_3_ccdff_2_:31,mem_bottom_ipin_3_ccdff_3_:31,mem_bottom_ipin_4_ccdff_0_:31,mem_bottom_ipin_4_ccdff_1_:31,mem_bottom_ipin_4_ccdff_2_:31,mem_bottom_ipin_4_ccdff_3_:31,mem_bottom_ipin_5_ccdff_0_:31,mem_bottom_ipin_5_ccdff_1_:31,mem_bottom_ipin_5_ccdff_2_:31,mem_bottom_ipin_5_ccdff_3_:31,mem_bottom_ipin_6_ccdff_0_:31,mem_bottom_ipin_6_ccdff_1_:31,mem_bottom_ipin_6_ccdff_2_:31,mem_bottom_ipin_6_ccdff_3_:31,mem_bottom_ipin_7_ccdff_0_:31,mem_bottom_ipin_7_ccdff_1_:31,mem_bottom_ipin_7_ccdff_2_:31,mem_bottom_ipin_7_ccdff_3_:31,mem_bottom_ipin_8_ccdff_0_:31,mem_bottom_ipin_8_ccdff_1_:31,mem_bottom_ipin_8_ccdff_2_:31,mem_bottom_ipin_8_ccdff_3_:31,mem_bottom_ipin_9_ccdff_0_:31,mem_bottom_ipin_9_ccdff_1_:31,mem_bottom_ipin_9_ccdff_2_:31,mem_bottom_ipin_9_ccdff_3_:31,mem_top_ipin_0_ccdff_0_:31,mem_top_ipin_0_ccdff_1_:31,mem_top_ipin_0_ccdff_2_:31,mem_top_ipin_0_ccdff_3_:31,mem_top_ipin_1_ccdff_0_:31,mem_top_ipin_1_ccdff_1_:31,mem_top_ipin_1_ccdff_2_:31,mem_top_ipin_1_ccdff_3_:31,mem_top_ipin_2_ccdff_0_:31,mem_top_ipin_2_ccdff_1_:31,mem_top_ipin_2_ccdff_2_:31,mem_top_ipin_2_ccdff_3_:31,mem_top_ipin_3_ccdff_0_:31,mem_top_ipin_3_ccdff_1_:31,mem_top_ipin_3_ccdff_2_:31,mem_top_ipin_3_ccdff_3_:31,mem_top_ipin_4_ccdff_0_:31,mem_top_ipin_4_ccdff_1_:31,mem_top_ipin_4_ccdff_2_:31,mem_top_ipin_4_ccdff_3_:31,mem_top_ipin_5_ccdff_0_:31,mem_top_ipin_5_ccdff_1_:31,mem_top_ipin_5_ccdff_2_:31,mem_top_ipin_5_ccdff_3_:31,mem_top_ipin_6_ccdff_0_:31,mem_top_ipin_6_ccdff_1_:31,mem_top_ipin_6_ccdff_2_:31,mem_top_ipin_6_ccdff_3_:31,mem_top_ipin_7_ccdff_0_:31,mem_top_ipin_7_ccdff_1_:31,mem_top_ipin_7_ccdff_2_:31,mem_top_ipin_7_ccdff_3_:31,membership:[6,28],memori:[10,51],merg:[3,7,18,19,20,21,22,23,29,30,49,69,70,72],merge_all_grid_io:[11,14,15,22,23,69],merge_and_upd:72,merge_inst:[4,7,30,31,44,49],merge_list:69,merge_multiple_inst:[5,7,49],method:[6,22,49,69,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,90,91,94,100],meti:[6,28,29,30,95],mid11:38,mid12:38,mid21:38,mid22:38,minconn:[6,28,29,30],mind:44,minim:[1,72],minut:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,26,27,28,29,30,31,33,34,35],mkdir:[30,31],mode:[91,100],modif:[44,72],modifi:[55,71],modul:[2,11,14,15,17,22,23,27,28,29,30,31,33,34,35,37,38,40,41,43,44,45,49,69,70,71,72,81,83,91,98,100],module1:[8,21,33,37,38,40,41],module2:[2,8,33,37,38,40],module2_0:40,module2_1:40,module_partit:30,more:[21,45],move_i:[19,20,22],multipl:[10,11,13,14,15,22,23,27,28,29,30,31,49],must:49,mutlipl:[33,98],mux:[10,27,28,29,30,34,71],mux_bottom_ipin_0_buf_x1_0_:31,mux_bottom_ipin_0_const1_0_:31,mux_bottom_ipin_0_mux_l1_in_0_:31,mux_bottom_ipin_0_mux_l2_in_0_:31,mux_bottom_ipin_0_mux_l2_in_1_:31,mux_bottom_ipin_0_mux_l2_in_2_:31,mux_bottom_ipin_0_mux_l2_in_3_:31,mux_bottom_ipin_0_mux_l3_in_0_:31,mux_bottom_ipin_0_mux_l3_in_1_:31,mux_bottom_ipin_0_mux_l4_in_0_:31,mux_bottom_ipin_1_buf_x1_0_:31,mux_bottom_ipin_1_const1_0_:31,mux_bottom_ipin_1_mux_l1_in_0_:31,mux_bottom_ipin_1_mux_l2_in_0_:31,mux_bottom_ipin_1_mux_l2_in_1_:31,mux_bottom_ipin_1_mux_l2_in_2_:31,mux_bottom_ipin_1_mux_l2_in_3_:31,mux_bottom_ipin_1_mux_l3_in_0_:31,mux_bottom_ipin_1_mux_l3_in_1_:31,mux_bottom_ipin_1_mux_l4_in_0_:31,mux_bottom_ipin_2_buf_x1_0_:31,mux_bottom_ipin_2_const1_0_:31,mux_bottom_ipin_2_mux_l1_in_0_:31,mux_bottom_ipin_2_mux_l2_in_0_:31,mux_bottom_ipin_2_mux_l2_in_1_:31,mux_bottom_ipin_2_mux_l2_in_2_:31,mux_bottom_ipin_2_mux_l2_in_3_:31,mux_bottom_ipin_2_mux_l3_in_0_:31,mux_bottom_ipin_2_mux_l3_in_1_:31,mux_bottom_ipin_2_mux_l4_in_0_:31,mux_bottom_ipin_3_buf_x1_0_:31,mux_bottom_ipin_3_const1_0_:31,mux_bottom_ipin_3_mux_l1_in_0_:31,mux_bottom_ipin_3_mux_l2_in_0_:31,mux_bottom_ipin_3_mux_l2_in_1_:31,mux_bottom_ipin_3_mux_l2_in_2_:31,mux_bottom_ipin_3_mux_l2_in_3_:31,mux_bottom_ipin_3_mux_l3_in_0_:31,mux_bottom_ipin_3_mux_l3_in_1_:31,mux_bottom_ipin_3_mux_l4_in_0_:31,mux_bottom_ipin_4_buf_x1_0_:31,mux_bottom_ipin_4_const1_0_:31,mux_bottom_ipin_4_mux_l1_in_0_:31,mux_bottom_ipin_4_mux_l2_in_0_:31,mux_bottom_ipin_4_mux_l2_in_1_:31,mux_bottom_ipin_4_mux_l2_in_2_:31,mux_bottom_ipin_4_mux_l2_in_3_:31,mux_bottom_ipin_4_mux_l3_in_0_:31,mux_bottom_ipin_4_mux_l3_in_1_:31,mux_bottom_ipin_4_mux_l4_in_0_:31,mux_bottom_ipin_5_buf_x1_0_:31,mux_bottom_ipin_5_const1_0_:31,mux_bottom_ipin_5_mux_l1_in_0_:31,mux_bottom_ipin_5_mux_l2_in_0_:31,mux_bottom_ipin_5_mux_l2_in_1_:31,mux_bottom_ipin_5_mux_l2_in_2_:31,mux_bottom_ipin_5_mux_l2_in_3_:31,mux_bottom_ipin_5_mux_l3_in_0_:31,mux_bottom_ipin_5_mux_l3_in_1_:31,mux_bottom_ipin_5_mux_l4_in_0_:31,mux_bottom_ipin_6_buf_x1_0_:31,mux_bottom_ipin_6_const1_0_:31,mux_bottom_ipin_6_mux_l1_in_0_:31,mux_bottom_ipin_6_mux_l2_in_0_:31,mux_bottom_ipin_6_mux_l2_in_1_:31,mux_bottom_ipin_6_mux_l2_in_2_:31,mux_bottom_ipin_6_mux_l2_in_3_:31,mux_bottom_ipin_6_mux_l3_in_0_:31,mux_bottom_ipin_6_mux_l3_in_1_:31,mux_bottom_ipin_6_mux_l4_in_0_:31,mux_bottom_ipin_7_buf_x1_0_:31,mux_bottom_ipin_7_const1_0_:31,mux_bottom_ipin_7_mux_l1_in_0_:31,mux_bottom_ipin_7_mux_l2_in_0_:31,mux_bottom_ipin_7_mux_l2_in_1_:31,mux_bottom_ipin_7_mux_l2_in_2_:31,mux_bottom_ipin_7_mux_l2_in_3_:31,mux_bottom_ipin_7_mux_l3_in_0_:31,mux_bottom_ipin_7_mux_l3_in_1_:31,mux_bottom_ipin_7_mux_l4_in_0_:31,mux_bottom_ipin_8_buf_x1_0_:31,mux_bottom_ipin_8_const1_0_:31,mux_bottom_ipin_8_mux_l1_in_0_:31,mux_bottom_ipin_8_mux_l2_in_0_:31,mux_bottom_ipin_8_mux_l2_in_1_:31,mux_bottom_ipin_8_mux_l2_in_2_:31,mux_bottom_ipin_8_mux_l2_in_3_:31,mux_bottom_ipin_8_mux_l3_in_0_:31,mux_bottom_ipin_8_mux_l3_in_1_:31,mux_bottom_ipin_8_mux_l4_in_0_:31,mux_bottom_ipin_9_buf_x1_0_:31,mux_bottom_ipin_9_const1_0_:31,mux_bottom_ipin_9_mux_l1_in_0_:31,mux_bottom_ipin_9_mux_l2_in_0_:31,mux_bottom_ipin_9_mux_l2_in_1_:31,mux_bottom_ipin_9_mux_l2_in_2_:31,mux_bottom_ipin_9_mux_l2_in_3_:31,mux_bottom_ipin_9_mux_l3_in_0_:31,mux_bottom_ipin_9_mux_l3_in_1_:31,mux_bottom_ipin_9_mux_l4_in_0_:31,mux_top_ipin_0_buf_x1_0_:31,mux_top_ipin_0_const1_0_:31,mux_top_ipin_0_mux_l1_in_0_:31,mux_top_ipin_0_mux_l2_in_0_:31,mux_top_ipin_0_mux_l2_in_1_:31,mux_top_ipin_0_mux_l2_in_2_:31,mux_top_ipin_0_mux_l2_in_3_:31,mux_top_ipin_0_mux_l3_in_0_:31,mux_top_ipin_0_mux_l3_in_1_:31,mux_top_ipin_0_mux_l4_in_0_:31,mux_top_ipin_1_buf_x1_0_:31,mux_top_ipin_1_const1_0_:31,mux_top_ipin_1_mux_l1_in_0_:31,mux_top_ipin_1_mux_l2_in_0_:31,mux_top_ipin_1_mux_l2_in_1_:31,mux_top_ipin_1_mux_l2_in_2_:31,mux_top_ipin_1_mux_l2_in_3_:31,mux_top_ipin_1_mux_l3_in_0_:31,mux_top_ipin_1_mux_l3_in_1_:31,mux_top_ipin_1_mux_l4_in_0_:31,mux_top_ipin_2_buf_x1_0_:31,mux_top_ipin_2_const1_0_:31,mux_top_ipin_2_mux_l1_in_0_:31,mux_top_ipin_2_mux_l2_in_0_:31,mux_top_ipin_2_mux_l2_in_1_:31,mux_top_ipin_2_mux_l2_in_2_:31,mux_top_ipin_2_mux_l2_in_3_:31,mux_top_ipin_2_mux_l3_in_0_:31,mux_top_ipin_2_mux_l3_in_1_:31,mux_top_ipin_2_mux_l4_in_0_:31,mux_top_ipin_3_buf_x1_0_:31,mux_top_ipin_3_const1_0_:31,mux_top_ipin_3_mux_l1_in_0_:31,mux_top_ipin_3_mux_l2_in_0_:31,mux_top_ipin_3_mux_l2_in_1_:31,mux_top_ipin_3_mux_l2_in_2_:31,mux_top_ipin_3_mux_l2_in_3_:31,mux_top_ipin_3_mux_l3_in_0_:31,mux_top_ipin_3_mux_l3_in_1_:31,mux_top_ipin_3_mux_l4_in_0_:31,mux_top_ipin_4_buf_x1_0_:31,mux_top_ipin_4_const1_0_:31,mux_top_ipin_4_mux_l1_in_0_:31,mux_top_ipin_4_mux_l2_in_0_:31,mux_top_ipin_4_mux_l2_in_1_:31,mux_top_ipin_4_mux_l2_in_2_:31,mux_top_ipin_4_mux_l2_in_3_:31,mux_top_ipin_4_mux_l3_in_0_:31,mux_top_ipin_4_mux_l3_in_1_:31,mux_top_ipin_4_mux_l4_in_0_:31,mux_top_ipin_5_buf_x1_0_:31,mux_top_ipin_5_const1_0_:31,mux_top_ipin_5_mux_l1_in_0_:31,mux_top_ipin_5_mux_l2_in_0_:31,mux_top_ipin_5_mux_l2_in_1_:31,mux_top_ipin_5_mux_l2_in_2_:31,mux_top_ipin_5_mux_l2_in_3_:31,mux_top_ipin_5_mux_l3_in_0_:31,mux_top_ipin_5_mux_l3_in_1_:31,mux_top_ipin_5_mux_l4_in_0_:31,mux_top_ipin_6_buf_x1_0_:31,mux_top_ipin_6_const1_0_:31,mux_top_ipin_6_mux_l1_in_0_:31,mux_top_ipin_6_mux_l2_in_0_:31,mux_top_ipin_6_mux_l2_in_1_:31,mux_top_ipin_6_mux_l2_in_2_:31,mux_top_ipin_6_mux_l2_in_3_:31,mux_top_ipin_6_mux_l3_in_0_:31,mux_top_ipin_6_mux_l3_in_1_:31,mux_top_ipin_6_mux_l4_in_0_:31,mux_top_ipin_7_buf_x1_0_:31,mux_top_ipin_7_const1_0_:31,mux_top_ipin_7_mux_l1_in_0_:31,mux_top_ipin_7_mux_l2_in_0_:31,mux_top_ipin_7_mux_l2_in_1_:31,mux_top_ipin_7_mux_l2_in_2_:31,mux_top_ipin_7_mux_l2_in_3_:31,mux_top_ipin_7_mux_l3_in_0_:31,mux_top_ipin_7_mux_l3_in_1_:31,mux_top_ipin_7_mux_l4_in_0_:31,my_netlist:1,n:[10,26,28,29,30,34],n_cut:[6,28],name:[1,2,8,10,11,13,14,15,21,22,23,28,29,30,31,48,49,53,54,57,69,71,76,78,83,85,89,94],namedtemporaryfil:[10,11,13,14,15,22,23,28,29,30,31],nbottom:34,ncut:[6,28,29],need:[21,49,71,86],neighbor:[70,72],neighbour:69,nested_hierarchi:[2,39],net:[10,22,23,30,31,49,69],netlist:[2,3,6,7,8,10,13,17,21,22,23,25,27,28,29,30,31,32,33,44,45,51,69,70,72,78,80,81,82,84,86,87,90,91,100],netlistsvg:10,netowrkx:[26,49,95],networkx:[6,20,25,28,29,30,32,49,92],new_cabl:49,new_cable_nam:49,new_definition_nam:[30,31,49],new_instance_nam:[30,31,49],new_port:49,newli:49,newport:49,next:[1,2,8,10,14,21,22,23,28,29,30,31,33],next_inst:1,nforamt:69,niter:[6,28,29,30],nleft:34,no_driv:49,no_load:49,node:[6,20,26,28,29,30,49],node_indx:[29,30],node_lbl:20,node_link_data:30,node_nam:[6,26,28,29,30],non:20,none:[1,13,27,28,29,30,34,48,49,53,54,55,57,69,71,74,76,78,79,83,85,90,91,94,95,100],noprint:71,note:1,notebook:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,25,26,27,28,29,30,31,33,34,35],notimpl:[4,5,16],np:[27,28,34,35],nright:34,ntop:34,number:[1,27,48,52,57,58,71],numpi:[27,28,34,35],nx:[6,20,26,28,29,30],nx_agraph:28,nx_pydot:[6,20,26,28,29,30],o:1,object:[10,33,49,55,71,88,89,98],objtyp:[6,28,29,30],obtain:31,obuf:1,offset:[21,33,71,83,98],onc:45,one:[45,49],onl:69,onli:[33,44,49,98],open:[0,10,11,13,14,15,22,23,28,29,30,31],openfpga:[10,11,13,14,15,17,22,23,28,29,30,32,43,59,72,81,91,99],openfpga_arch:9,openfpga_bas:70,openfpga_floorplan:[15,100],openfpga_placement_gener:[91,100],opin_b:[34,71],opin_bottom:35,opin_l:[34,71,83],opin_l_b:[71,83],opin_l_b_len:[71,83],opin_l_len:[71,83],opin_l_t:[71,83],opin_l_t_len:[71,83],opin_left:35,opin_r:[34,71],opin_right:35,opin_t:[34,71],opin_top:35,opins_1:71,opposit:27,optim:49,optimis:49,option:[6,18,21,23,28,29,30,33,49,77,93,98,100],optpin:49,optwir:49,order:49,origin:[18,33,86,98],os:[0,2,4,5,8,9,10,11,14,15,16,21,27,28,29,30,31,33,34,35,91,100],osid:30,other:[44,48,49],out0:[21,26,33,37,38,40,41],out0_0:26,out1:38,out:[1,2,4,5,6,8,9,11,12,13,14,16,21,23,26,28,29,30,31,33,34,35,37,38,40,41,49],out_0:21,out_1:21,out_2:21,out_3:21,out_degre:20,out_going_pin:1,out_obuf:1,out_pin:71,out_reg:1,outer:[53,55],outerpin:[51,53],outgo:[34,71,83],outlin:65,outpad:69,outport:49,output1:[2,8],output2:8,output:[1,12,18,19,20,29,30,37,38,40,41,45,49,69,71,76],outputs1:[29,30],outputs2:[29,30],outsid:1,overall_util:100,overrid:[49,100],overview:51,p1:[28,29,30],p2:[28,29,30],p3:30,p4:30,p:[10,22,23,28,29,30,31],p_manag:[18,19,21,22,23],packag:[44,45],padfil:90,page:[44,46,98],pair:[49,69],pan:98,paramat:100,paramet:[33,48,49,53,54,57,58,69,71,72,75,76,78,83,88,89,91,98,100],parameter_bas:100,paramt:100,paramter:100,parent:[2,8,21,30,31,52,58],parrent:[33,98],pars:[10,11,13,14,15,17,22,23,25,28,29,30,31,51,71,83],parser:[44,51],part1:[6,28,29,30],part2:[6,28,29,30],part:[28,30,31,55],part_graph:[6,28],partit:[3,7,30,32,43],partitioning_experi:[6,7],parts_fil:31,pass:[28,29,30,49,78,88,89],path:[0,2,4,5,8,9,10,16,21,27,29,30,31,33,34,35,71,72,76,83,91,100],pathlib:[30,31],patten:69,pattern:[21,22,23,24,25,27,69,75],pb_type:9,per:30,perform:[28,33,44,49,72,98,100],peripheri:69,pformat:29,physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,45,46,47,48,49,50,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101],pin2:1,pin:[10,22,23,28,29,30,31,33,34,49,51,55,57,69,71],pin_i:[28,29,30],pin_label:71,pin_map:[49,71],pin_nam:49,pin_name_to_numb:28,pinmap:[27,28,34,71],pip:45,place:[11,14,15,30,33,98,100],place_pin:69,placement:[17,25,33,69,81,98,100],placment:69,pleas:[45,46],plt:[6,20,26,29,30],plugin:45,pmap:71,png:[20,28],point:[14,27,33,69,74,98],port:[1,10,22,23,26,28,29,30,31,33,48,49,51,53,54,55,69,88,89,98],port_:28,port_map:54,port_nam:49,posit:71,post:[6,49],pp:21,pprint:[21,23,28,29,30,33],pre:[27,75],pre_releas:45,prefer:100,prepar:[22,23,100],prepare_graph_from_nx:6,prepare_netlist:[29,30],pretti:[11,14,15,18,19,20,21,22,23,33],previous_inst:1,primit:[1,10],primitives_librari:1,print:[1,4,5,6,9,13,14,16,21,22,23,26,27,28,29,30,31,34,35,45,71],print_connect:1,print_grid:12,print_head:[34,71],print_instance_grid_map:21,print_partition_info:[29,30],print_reference_grid_map:21,process:44,prog_clk:[28,29,30],prog_reset:[28,29,30],program:10,proj:[10,11,13,14,15,22,23,27,28,29,30,31,34],prop:[14,15,33,98],properti:[21,33,47,48,49,50,53,54,55,56,57,69,73,88,89,98],provid:[9,11,14,15,30,46,48,49,69,70,71,77,78,100],proxi:69,pt:22,ptint:23,pull_connection_up:22,pure:44,push_connection_down:22,py:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,26,27,28,29,30,31,32,33,34,35,36,76,81],pydot:[6,28,29,30],pymeti:[6,28],pyplot:[6,20,26,29,30],python3:[45,76],python:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,25,26,27,28,29,30,31,33,34,35,44,46,47,50,51,55],q:[1,28],quiet:49,r0:34,r1:34,r2:34,r3:34,r4:34,r5:34,r6:34,r7:34,r8:34,r9:34,r:[10,11,13,14,15,22,23,27,28,29,30,31,71,100],r_______________________________________:34,r___________r_____________r_____________:34,r_____r____lr____________lr__________l_l:34,r__l__r_____r__l_l________r__l__________:34,rais:49,ram9k:[12,76],rang:[13,20,21,22,23,27,28,30],rank:[29,30],ratio:100,read:[10,11,13,14,15,22,23,28,29,30,31,71,83],readlin:[10,11,13,14,15,22,23,28,29,30,31],readwrit:[6,29,30],rect:[26,28,33,98],rectangular:[33,98],rectilinear:[33,98],rectl:[14,33,98],recurs:1,red:[6,20,22,28,29,30],refer:[0,1,2,8,10,11,14,21,22,23,26,31,33,44,46,49,100],regener:26,regex:69,regist:[28,69],register_config_gener:69,register_placement_cr:[11,14,15,69],register_tile_gener:[31,69],relabel:[29,30],relat:[43,44,45,70],releas:45,release_root:[12,13,76],remain:49,remov:[10,28,30,31,49,69],remove_c:28,remove_child:10,remove_children_from:28,remove_config_chain:[10,22,23,31,69],remove_direct_interc:[22,23],remove_edges_from:[29,30],remove_nod:[29,30],remove_nodes_from:[29,30],remove_port:[28,49],remove_undriven_net:[10,22,23,31,69],renam:[17,25],rename_modul:[16,17],render:[6,17,27,28,36,43,45,69,70,77,83,85,94],render_connection_box:[27,28,34,71],render_floorplan:69,render_ipin:[27,28],render_pattern:[18,19,20,21,22,23],render_switch_pattern:[27,28,34,71],repeat:[20,65],repo:45,report:[34,71],report_connect:[35,71],report_incoming_channel:[34,71],report_ipin:[27,28,35,71],report_outgoing_channel:[34,71],repositori:1,repres:[26,33,44,49,51,98],represent:[26,49,51],requir:86,reset:[18,24,25],reset_c:23,reset_conn_patt:23,reset_wir:23,resourc:30,respect:[33,58,98],restructur:[43,44,69,78,86],result:101,reus:49,revers:48,right:[21,23,27,29,30,33,34,35,65,71,72,83,98],right_0:35,right_10:35,right_12:35,right_14:35,right_16:35,right_18:35,right_20:35,right_22:35,right_24:35,right_26:35,right_28:35,right_2:35,right_30:35,right_32:35,right_34:35,right_36:35,right_38:35,right_4:35,right_6:35,right_8:35,right_:100,right_bottom_grid_top_width_0_height_0_subtile_:69,right_chan:27,right_grid_left_width_0_height_0_subtile_:69,right_top_grid_bottom_width_0_height_0_subtile_:69,right_tre:18,right_width_0_height_0_subtile_:69,root:[20,71,83],rotat:[18,19],roud:100,rout:[10,11,13,14,15,18,19,22,23,27,28,29,30,31,33,34,70,98],routingrend:[27,28,34],row1:[21,41],row2:[21,41],row3:[21,41],row4:[21,41],rst:1,rst_ibuf_inst:1,rule:75,run:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,26,27,28,29,30,31,33,34,35,45,69],run_meti:[6,28,29,30],s:[1,58],same:[49,51,73],sampl:[18,19,44],sample_connect:18,save:[29,30,31,34,69,71],save_graph:[29,30],save_netlist:[10,31,69],save_paritioned_graph:30,save_partitioned_graph:30,savea:[11,14,15,18,19,20,21,22,23,33],sb11:14,sb11_gsb:28,sb:[22,23,25,27,31,32,34,35,69,72],sb_0__0_:[11,13,14,23,31,35],sb_0__1_:[11,13,14,23,31,35],sb_0__2_:[11,13,14,23],sb_0__3_:[11,13,14,23],sb_0__4_:[11,13,14,23,31,35],sb_1__0_:[11,13,14,23,31,35],sb_1__1_:[11,13,14,23,27,28,31,34,35],sb_1__1__0:31,sb_1__1__1:31,sb_1__1__2:31,sb_1__1__3:31,sb_1__2_:[13,23,31],sb_1__3_:[13,23,31],sb_1__4_:[11,13,14,23,31,35],sb_2__0_:[13,23],sb_2__1_:[13,23,31],sb_2__2_:[13,23,31],sb_2__3_:[13,23,31],sb_2__4_:[13,23],sb_3__0_:[13,23],sb_3__1_:[13,23,31],sb_3__2_:[13,23,31],sb_3__3_:[13,23,31],sb_3__4_:[13,23],sb_4__0_:[11,13,14,23,31,35],sb_4__1_:[11,13,14,23,31,35],sb_4__2_:[13,23],sb_4__3_:[13,23],sb_4__4_:[11,13,14,23,31,35],sb_:[10,22,23,31,35],sb_bottom_l_in:69,sb_bottom_r_in:69,sb_color:[14,15],sb_left_b_in:69,sb_left_t_in:69,sb_render:[27,28,34,35],sb_right_b_in:69,sb_right_t_in:69,sb_top_l_in:69,sb_top_r_in:69,sb_util:100,sc_height:[33,98,100],sc_width:[33,98],scalabl:44,scalar:[0,2,8,49],scale:[18,19,27,34,35,71,83,85,94],scalei:[33,98],scalex:[33,98],scan_chain:28,schemat:[0,10],scheme:72,script:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,26,27,28,29,30,31,33,34,35,44,86,98],sdn:[0,1,2,4,5,8,10,11,12,13,14,15,16,21,22,23,26,27,28,29,30,31,33,34,35,45,49,51,78,91,100],sdn_verilog_assignment_1:21,sdn_verilog_assignment_1_0:31,sdn_verilog_assignment_1_10:31,sdn_verilog_assignment_1_11:31,sdn_verilog_assignment_1_12:31,sdn_verilog_assignment_1_13:31,sdn_verilog_assignment_1_14:31,sdn_verilog_assignment_1_15:31,sdn_verilog_assignment_1_16:31,sdn_verilog_assignment_1_17:31,sdn_verilog_assignment_1_18:31,sdn_verilog_assignment_1_19:31,sdn_verilog_assignment_1_1:31,sdn_verilog_assignment_1_20:31,sdn_verilog_assignment_1_21:31,sdn_verilog_assignment_1_22:31,sdn_verilog_assignment_1_23:31,sdn_verilog_assignment_1_24:31,sdn_verilog_assignment_1_25:31,sdn_verilog_assignment_1_26:31,sdn_verilog_assignment_1_27:31,sdn_verilog_assignment_1_28:31,sdn_verilog_assignment_1_29:31,sdn_verilog_assignment_1_2:31,sdn_verilog_assignment_1_30:31,sdn_verilog_assignment_1_31:31,sdn_verilog_assignment_1_32:31,sdn_verilog_assignment_1_33:31,sdn_verilog_assignment_1_34:31,sdn_verilog_assignment_1_35:31,sdn_verilog_assignment_1_36:31,sdn_verilog_assignment_1_37:31,sdn_verilog_assignment_1_38:31,sdn_verilog_assignment_1_39:31,sdn_verilog_assignment_1_3:31,sdn_verilog_assignment_1_4:31,sdn_verilog_assignment_1_5:31,sdn_verilog_assignment_1_6:31,sdn_verilog_assignment_1_7:31,sdn_verilog_assignment_1_8:31,sdn_verilog_assignment_1_9:31,sdnphy:[0,2,4,5,8,16,21,23,26,33,46],search:44,second:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,26,27,28,29,30,31,33,34,35],section:[12,21,71,83],see:1,seek:[10,11,13,14,15,22,23,28,29,30,31],select:[1,76,100],self:[48,71,83],selfloop_edg:[29,30],separ:0,seq:27,sequenc:86,set:[30,33,72,77,98],set_color:[6,18,22,28],set_label:6,set_printopt:[27,34,35],set_rankdir:[28,29,30],set_shap:28,sexampl:10,shape:[11,14,15,26,27,33,69,98,100],shapingconf:[90,91,100],shell:[28,30],shift:28,should:49,show:[27,28,51,87],show_graph_stat:[29,30],show_placement_data:[11,14,15],show_stat:[21,23],shown:[69,72,100],sice:[33,98],side2:[33,98],side:[20,21,28,30,33,34,69,71,72,83,98],signal:[18,19,28,29,30],simpl:[6,33,51,98],simpler:1,simplifi:[21,25,28,32,44],singl:[3,7,26,49,53],sink:[29,30],site:71,size:[10,22,23,31,47,48,57,75,78,91,100],sizei:[74,75],sizex:[74,75],skip:71,skip_connect:[11,14,15,33,98],skip_constraint:[0,2,8,21,22,23,28,29,30,69],skip_pin:[11,14,15,98],skipchannel:100,sklearn:30,some:[1,33,44,98],sort:[27,28,33,98],sort_cabl:69,sort_input_channel:27,sort_inst:69,sort_port:69,sort_print:69,sourc:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,25,26,27,28,29,30,31,33,34,35,47,48,49,50,52,53,54,55,56,57,58,69,71,72,77,78,79,80,81,82,83,84,85,86,87,88,89,92,93,94,95,98,100],source_fil:[10,11,13,14,15,22,23,28,29,30,31],space:[27,34,35,71,83,85,94],specif:[49,71,88],sphinx:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,25,26,27,28,29,30,31,33,34,35],split:[20,21,25,26,27,28,29,32],split_port:[21,26,29,30,49],splitext:[27,34,35],spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,45,46,47,48,49,50,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101],spydrnet_log:[2,10,11,12,13,14,15,22,23,27,28,29,30,31,33,34,35],spydrnet_phys:[0,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,26,27,28,29,30,31,33,34,35,45,47,48,49,50,52,53,54,55,56,57,58,69,71,72,81,98,100],squar:20,square_grid:[21,39],standard_cell_primit:[10,22,23,28,30],standard_cell_wrapp:[10,29],start:[10,69],startswith:[28,30],stat:[11,14,28,29,30,31,34],statist:[69,71],step:[19,20,22],store:[29,33,73,74,98],str:[1,6,10,11,13,14,15,22,23,28,29,30,31,34,49,53,54,57,69,71,76,78,83,88,89],strategi:100,strcutur:31,strictli:73,string:[69,98],strip:28,structur:[10,11,14,15,22,23,30,31,44,46,49,69,72,92,100],style:[29,30],stylesheet:98,sub_modul:[10,11,13,14,15,22,23,28,29,30,31],subgraph:[6,28],submodul:30,sufffix:49,suffix:[10,11,13,14,15,22,23,28,29,30,31,49],suit:86,sum:[27,28],summari:59,support:[18,19,44,98],support_fil:12,svg:[6,11,14,15,18,19,20,21,22,23,26,27,28,29,30,33,34,35,45,71,77,98],svgwrite:45,sw:[27,28],sw_bottom:[27,28],sw_left:27,sw_right:27,sw_top:[27,28],switch_mat:27,switch_partition_03:29,sy:[22,23],system:6,t:[1,27,28,30,71],tag:28,target:28,task:[22,23,28,29,30],task_dir:9,tech:[27,28],techmap:[6,28],tempfil:[10,11,13,14,15,22,23,28,29,30,31],templat:81,temporari:[10,11,13,14,15,22,23,28,29,30,31],thei:49,them:27,thi:[0,2,4,5,6,8,9,10,11,12,14,15,18,19,20,22,26,27,28,29,30,31,33,34,35,45,46,47,48,49,50,51,52,53,55,56,57,58,69,70,71,72,73,74,75,76,78,83,85,86,87,92,95,98,100],thoguh:30,through:49,tighter:72,tile01:[10,72],tile02:31,tile:[11,14,15,20,25,32,69,86,100],tile_1__1_:38,tile_1__2_:38,tile_1__:41,tile_2__1_:38,tile_2__2_:38,tile_2__:41,tile_3__:41,tile_4__:41,tile_cr:69,tile_nam:72,tileabl:22,tiles_data:31,time:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,26,27,28,29,30,31,33,34,35,72],titl:[18,19,20,21,22,23],to_i:73,to_n:30,to_numpy_arrai:[6,28,29,30],to_pydot:[6,20,26,28,29,30],to_undirect:[29,30],to_x:73,todo:[4,5,16,20,33,86,98],togther:49,tool:[1,51],top:[0,2,8,10,21,22,23,26,27,28,29,30,31,33,34,35,37,38,40,41,54,65,69,71,72,78,83,98],top_0:35,top_10:35,top_12:35,top_14:35,top_16:35,top_18:35,top_1:71,top_20:35,top_22:35,top_24:35,top_26:35,top_28:35,top_2:35,top_30:35,top_32:35,top_34:35,top_36:35,top_38:35,top_4:35,top_6:35,top_8:35,top_chan:27,top_definit:[21,22,23],top_grid:[28,29],top_grid_:28,top_grid_bottom_width_0_height_0_subtile_:69,top_inst:[0,1,2,8,21,26,28,33,54],top_ipin_0:28,top_ipin_1:28,top_ipin_2:28,top_ipin_3:28,top_ipin_4:28,top_ipin_5:28,top_ipin_6:28,top_ipin_7:28,top_ipin_8:28,top_ipin_9:28,top_left_grid_right_width_0_height_0_subtile_:69,top_modul:[10,11,14,15,22,23,31,69,72,78,80,82,84,86,87],top_pin_i:28,top_pinmap:27,top_right_grid_left_width_0_height_0_subtile_:69,top_width_0_height_0_subtile_:69,topsid:65,total:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,26,27,28,29,30,31,32,33,34,35,36],total_weight:20,toward:[71,72],track:30,track_0:30,tradit:100,tranform:86,transal:[18,19],transform:[18,19,33,44,51,59,98],transit:22,translat:[18,19,20,22],tree:[6,24,43],tupl:[30,49],tutori:44,two:[3,7,24,25,28,30,49,100],txt:[11,14],type:[48,49,54,57,88,89],ultim:12,unchang:49,under:45,undriven:[10,31,69],ungroup:[3,7],uniqu:[49,69,71,83],unwant:28,updat:[27,71,72],update_dimens:71,upper:[30,34,48],us:[1,6,10,11,14,15,22,25,28,29,30,33,44,45,46,49,51,69,98],user:[11,14,15,44,45,55],usign:10,usng:[18,19],util:[1,6,9,10,11,12,13,14,15,18,19,20,21,22,23,27,28,29,30,31,33,34,35,59,69,71,72,98,100],v:[0,2,8,10,11,13,14,15,21,22,23,27,28,29,30,31,33,34],v_chan:30,valid:[33,98,100],validate_plac:100,valu:[28,29,30,33,91,98,100],varaibl:100,variabl:[30,33,69,98],variou:100,vector:[0,2,8,49],veri_proj:10,verilog:[10,13,17,21,22,23,25,28,29,30,32,33,44,47,50,69,89,98],vertic:[27,30,34,35,69,71,73],viewbox:[71,77,98],visit:45,visual:[11,14,15,33,44,59],visualis:[3,7,33,77,98,99],vpr:9,vpr_arch:[9,79],vpr_arch_render_demo:[12,76],vstack:[27,28],vweight:[6,28,29,30,95],w:[10,28,29,30,100],wai:51,we:[22,45],websock:45,websocket:45,weight:[6,20,26,28,29,30],weigt:28,what:1,when:[33,98],where:[27,33,98],which:[9,18,19,22,28,33,44,49,69,78,98,100],whichcna:69,width:[11,14,15,19,20,21,22,33,72,75,77,98],window:0,wire0:[8,37,40],wire0_0:26,wire:[0,1,2,8,10,11,14,15,20,21,22,23,26,28,31,37,38,40,41,48,49,51,52,53,56,70,72],wire_bu:37,wire_bus_1:26,wire_feedthrough:[7,8],without:49,work:[1,69,78],would:51,wrapper:54,write:[10,11,13,14,15,22,23,28,29,30,31,95],write_blackbox:[21,22,23],write_dot:[20,28,29,30],write_metis_graph:[6,28,29,30],write_png:[20,28],write_svg:[6,20,26,28,29,30],written:65,x:[1,10,13,20,21,22,23,27,28,31,34,35,69,100],x____:34,x_margin:18,xadj:[6,92],xi:100,xml:[9,12,13,27,28,34,35,71,76,83],xx:35,y:[13,20,21,22,23,45,69,100],yaml:[21,91,100],ydir:22,yet:45,yi:100,yosi:10,you:[45,46,51],your:45,zip:[3,25,30],zoom:98},titles:["Visualise Hierarchical Netlist","Display Netlist Information Functions","Grouping ungrouping cells","Basic Restructuring Examples","Merging two instances in the design","Merging group of instances","Partitions Experimentation","Computation times","Genrating feedthrough from single instance","OpenFPGA Architecture Parsing","Render FPGA Basic Elements","Render Placement information from Verilog netlist","FPGA Layout grid generation","FPGA Instance to Layout mapping","Render Placement information from Verilog netlist","Render Placement information from Verilog netlist","Renaming Homogeneous FPGA Modules","Computation times","Connection Pattern Generation","Create H-Tree Connectivity pattern","Create Hybrid Connectivity Pattern","Create Clock Tree Embedding","Two layer H-Tree insertion in 4x4 FPGA","Create Reset Feedthrough in fpga_top","Computation times","OpenFPGA Related Restructuring","Netlist to graph (networkx)","Partition Conn Box 01","Partition Conn Box 02","Partition Conn Box 02 - Simplified","Split CBs and SBs across fabric","FPGA Tiles from OpenFPGA Verilog","Computation times","Demonstrate how to render basic floorplan","Rendering Switch and Connection Boxes","Rendering Switch and Connection Boxes","Computation times","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Developers Guidelines","Examples","SpyDrNet-Physical Documentation","Install","Tutorial","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Instance","Library","OuterPin","Pin","Port","Wire","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","util.ConnectPoint","util.ConnectPointList","util.ConnectionPattern","util.FPGAGridGen","util.FloorPlanViz","util.OpenFPGA","util.OpenFPGA_Arch","util.OpenFPGA_Config_Generator","util.OpenFPGA_Placement_Generator","util.OpenFPGA_Tile_Generator","util.RoutingRender","util.Tile01","util.cb_renderer","util.config_chain_01","util.config_chain_simple","util.get_attr","util.get_names","util.initial_placement","util.openfpga_floorplan","util.prepare_graph_from_nx","util.run_metis","util.sb_renderer","util.write_metis_graph","Utility Functions","Architecture Visualisation","FloorPlan Visualizer","Visualization and Floorplanning","OpenFPGA Floorplan","Unit Tests"],titleterms:{"01":[27,72],"02":[28,29],"4x4":22,"class":[42,96],"function":[1,96],"switch":[34,35],across:30,api:[51,59,70],architectur:[9,97],base:[69,70],basic:[3,10,25,33,51],basic_hierarchi:37,bottom:[60,61,62],box:[27,28,29,34,35],bundl:47,cabl:48,cb:30,cb_render:[71,85],cell:2,channel:[71,83],clock:[21,25],comput:[7,17,24,32,36],config_chain_01:86,config_chain_simpl:87,configur:70,conn:[27,28,29],connect:[18,19,20,34,35,96],connectionpattern:75,connectpoint:73,connectpointlist:74,content:44,creat:[19,20,21,23],definit:49,demonstr:33,depend:45,descript:65,design:4,detail:72,develop:[42,45],displai:1,document:44,each:72,element:[10,50],embed:[21,25],exampl:[3,25,43],experiment:6,fabric:30,feedthrough:[8,23],floorplan:[33,98,99,100],floorplanviz:77,fpga:[10,12,13,16,22,31,96],fpga_top:23,fpgagridgen:76,from:[8,11,14,15,31],gener:[12,18,96],genrat:8,get_attr:88,get_nam:89,graph:[26,96],grid:12,grid_exampl:38,group:[2,5],guidelin:42,h:[19,22],helper:96,hierarch:0,hierarchi:42,homogen:16,how:33,hybrid:20,indic:44,inform:[1,11,14,15],initial_plac:90,innerpin:52,insert:22,instal:45,instanc:[4,5,8,13,53],interfac:46,io:65,layer:22,layout:[12,13],left:[60,63,66],librari:54,map:13,merg:[4,5],method:[72,96],modul:[16,25],nested_hierarchi:40,netlist:[0,1,11,14,15,26,39],networkx:26,object:51,openfpga:[9,25,31,69,70,78,96,100],openfpga_arch:79,openfpga_config_gener:80,openfpga_floorplan:91,openfpga_placement_gener:81,openfpga_tile_gener:82,outerpin:55,outlin:99,output:33,overview:[47,48,49,50,52,53,54,55,56,57,58,69,96,98,100],pars:9,partit:[6,25,27,28,29,96],pattern:[18,19,20,96],physic:[44,51],pin:56,placement:[11,14,15],port:57,prepare_graph_from_nx:92,refer:59,relat:[25,96],renam:16,render:[10,11,14,15,25,33,34,35,71,96],reset:23,restructur:[3,25],right:[61,64,67],rout:71,routingrend:[71,83],run_meti:93,sampl:39,sb:30,sb_render:[71,94],sdc:70,shell:46,simplifi:29,singl:8,split:30,spydrnet:[44,51],square_grid:41,structur:42,summari:51,tabl:44,templat:96,test:101,tile01:84,tile:[31,60,61,62,63,64,65,66,67,68,70,72,96],time:[7,17,24,32,36],top:[66,67,68],transform:70,tree:[19,21,22,25],tutori:46,two:[4,22],type:51,ungroup:2,unit:101,util:[73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96],valid:45,variabl:[71,83],verif:70,verilog:[11,14,15,31,39],version:45,visual:[46,96,98,99],visualis:[0,97],wire:58,write_metis_graph:95}})