/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [3:0] _03_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [12:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [9:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [8:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [5:0] celloutsig_0_48z;
  wire [6:0] celloutsig_0_49z;
  wire [2:0] celloutsig_0_54z;
  wire [2:0] celloutsig_0_57z;
  wire [6:0] celloutsig_0_5z;
  wire [21:0] celloutsig_0_61z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire [7:0] celloutsig_0_74z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire [6:0] celloutsig_0_87z;
  wire [7:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [26:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  reg [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = celloutsig_0_37z[3] ? celloutsig_0_28z : celloutsig_0_6z;
  assign celloutsig_0_42z = celloutsig_0_33z[2] ? celloutsig_0_25z : celloutsig_0_19z;
  assign celloutsig_1_0z = in_data[136] ? in_data[187] : in_data[173];
  assign celloutsig_0_11z = celloutsig_0_8z[3] ? celloutsig_0_5z[2] : celloutsig_0_3z[6];
  assign celloutsig_0_14z = celloutsig_0_2z ? celloutsig_0_5z[2] : celloutsig_0_9z[0];
  assign celloutsig_0_17z = in_data[68] ? _00_ : celloutsig_0_6z;
  assign celloutsig_0_38z = celloutsig_0_21z[2] | ~(celloutsig_0_29z);
  assign celloutsig_0_47z = celloutsig_0_18z[8] | ~(_01_);
  assign celloutsig_0_6z = celloutsig_0_2z | ~(in_data[53]);
  assign celloutsig_0_86z = celloutsig_0_39z | ~(celloutsig_0_1z[1]);
  assign celloutsig_0_13z = celloutsig_0_11z | ~(celloutsig_0_11z);
  assign celloutsig_0_15z = celloutsig_0_11z | ~(celloutsig_0_12z);
  assign celloutsig_0_25z = celloutsig_0_22z[9] | ~(celloutsig_0_15z);
  reg [2:0] _17_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _17_ <= 3'h0;
    else _17_ <= celloutsig_0_27z[3:1];
  assign { _02_[2], _01_, _02_[0] } = _17_;
  reg [3:0] _18_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _18_ <= 4'h0;
    else _18_ <= celloutsig_0_3z[10:7];
  assign { _03_[3:2], _00_, _03_[0] } = _18_;
  assign celloutsig_0_0z = in_data[20:18] & in_data[60:58];
  assign celloutsig_0_3z = in_data[30:20] & { in_data[12], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_37z = celloutsig_0_20z[3:0] & in_data[57:54];
  assign celloutsig_0_43z = celloutsig_0_18z[11:3] & { celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_42z, celloutsig_0_15z, _03_[3:2], _00_, _03_[0], celloutsig_0_39z };
  assign celloutsig_0_48z = { celloutsig_0_24z[9:5], celloutsig_0_13z } & { celloutsig_0_27z[12:10], celloutsig_0_25z, celloutsig_0_39z, celloutsig_0_6z };
  assign celloutsig_0_57z = celloutsig_0_49z[4:2] & { celloutsig_0_54z[2:1], celloutsig_0_39z };
  assign celloutsig_0_5z = { in_data[79:77], celloutsig_0_0z, celloutsig_0_2z } & { celloutsig_0_1z[2], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_8z = { _03_[2], celloutsig_0_5z } & celloutsig_0_3z[7:0];
  assign celloutsig_0_9z = { celloutsig_0_5z[4], celloutsig_0_1z, celloutsig_0_6z } & in_data[93:89];
  assign celloutsig_0_21z = in_data[60:51] & { celloutsig_0_3z[6:0], celloutsig_0_0z };
  assign celloutsig_0_35z = { celloutsig_0_20z[5:4], celloutsig_0_10z } === celloutsig_0_3z[3:1];
  assign celloutsig_0_39z = { in_data[40:38], celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_12z } === { celloutsig_0_7z[8:7], celloutsig_0_5z[6:3] };
  assign celloutsig_0_44z = { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_35z, celloutsig_0_1z, celloutsig_0_7z[11:7], celloutsig_0_5z } === { celloutsig_0_16z[6:4], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_39z, celloutsig_0_22z };
  assign celloutsig_1_11z = { in_data[129], celloutsig_1_5z } === { in_data[164:162], celloutsig_1_2z };
  assign celloutsig_0_28z = { celloutsig_0_22z[10:2], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_15z } === { celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_0z };
  assign celloutsig_0_61z = { celloutsig_0_21z[5], celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_44z, celloutsig_0_10z, celloutsig_0_34z, celloutsig_0_38z } * { celloutsig_0_22z[5:1], celloutsig_0_17z, celloutsig_0_54z, celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_39z, celloutsig_0_36z };
  assign celloutsig_1_10z = celloutsig_1_2z[3:0] * { in_data[99:97], celloutsig_1_7z };
  assign celloutsig_0_20z = celloutsig_0_3z[5:0] * celloutsig_0_18z[5:0];
  assign celloutsig_0_22z = { celloutsig_0_16z, celloutsig_0_11z } * { celloutsig_0_3z[1:0], _03_[3:2], _00_, _03_[0], celloutsig_0_12z, _03_[3:2], _00_, _03_[0] };
  assign celloutsig_0_74z = celloutsig_0_42z ? { celloutsig_0_61z[19:17], celloutsig_0_57z, celloutsig_0_11z, celloutsig_0_14z } : in_data[27:20];
  assign celloutsig_0_7z[11:7] = in_data[63] ? { celloutsig_0_5z[2], _03_[3:2], _00_, _03_[0] } : { in_data[6:3], celloutsig_0_6z };
  assign celloutsig_1_18z = celloutsig_1_3z[1] ? celloutsig_1_5z[2:0] : { celloutsig_1_12z[25], celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[78] ? celloutsig_0_0z : in_data[83:81];
  assign celloutsig_0_24z = celloutsig_0_5z[1] ? { celloutsig_0_20z[5:2], celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_15z } : celloutsig_0_18z;
  assign celloutsig_0_26z = celloutsig_0_8z[3] ? celloutsig_0_22z[5:0] : { celloutsig_0_9z[3:1], celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_13z };
  assign celloutsig_0_27z = in_data[57] ? { celloutsig_0_18z, celloutsig_0_14z } : { celloutsig_0_5z[3:0], celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_30z = celloutsig_0_7z[10] ? celloutsig_0_20z[4:0] : { celloutsig_0_24z[8:7], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_28z };
  assign celloutsig_0_34z = & celloutsig_0_3z[6:0];
  assign celloutsig_0_36z = & celloutsig_0_0z;
  assign celloutsig_0_65z = & celloutsig_0_24z[7:1];
  assign celloutsig_0_85z = & { celloutsig_0_74z[5:0], celloutsig_0_41z };
  assign celloutsig_1_7z = & { celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = & celloutsig_1_3z[6:4];
  assign celloutsig_0_10z = & celloutsig_0_5z;
  assign celloutsig_0_19z = & { celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_23z = & { celloutsig_0_21z[2:1], celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_0_29z = & celloutsig_0_9z[4:2];
  assign celloutsig_0_32z = ~^ { celloutsig_0_27z[12:7], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_11z };
  assign celloutsig_0_73z = ~^ { celloutsig_0_8z[7:4], _02_[2], _01_, _02_[0], celloutsig_0_6z };
  assign celloutsig_1_4z = ~^ celloutsig_1_2z;
  assign celloutsig_1_19z = ~^ { in_data[118], celloutsig_1_2z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_2z, _03_[3:2], _00_, _03_[0] };
  assign celloutsig_0_2z = ~^ { celloutsig_0_0z[0], celloutsig_0_1z };
  assign celloutsig_0_54z = { celloutsig_0_43z[1], celloutsig_0_11z, celloutsig_0_34z } >> { celloutsig_0_20z[1:0], celloutsig_0_17z };
  assign celloutsig_0_87z = { celloutsig_0_22z[9:6], celloutsig_0_34z, celloutsig_0_36z, celloutsig_0_47z } >> { celloutsig_0_24z[8:7], celloutsig_0_65z, celloutsig_0_85z, celloutsig_0_73z, celloutsig_0_35z, celloutsig_0_86z };
  assign celloutsig_1_2z = in_data[189:183] >> { in_data[141:136], celloutsig_1_0z };
  assign celloutsig_0_33z = { _00_, _03_[0], celloutsig_0_5z, celloutsig_0_32z } ^ { celloutsig_0_16z[3:2], _02_[2], _01_, _02_[0], celloutsig_0_30z };
  assign celloutsig_0_49z = { celloutsig_0_20z[4:3], celloutsig_0_30z } ^ { celloutsig_0_48z, celloutsig_0_15z };
  assign celloutsig_1_1z = { in_data[121:112], celloutsig_1_0z } ^ in_data[116:106];
  assign celloutsig_1_5z = in_data[134:126] ^ { celloutsig_1_2z[6:5], celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_1z[9:1], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_1z } ^ { celloutsig_1_1z[10], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_0z } ^ { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_14z, _03_[3:2], _00_, _03_[0], celloutsig_0_12z };
  always_latch
    if (clkin_data[32]) celloutsig_1_3z = 7'h00;
    else if (!clkin_data[96]) celloutsig_1_3z = celloutsig_1_2z;
  always_latch
    if (clkin_data[0]) celloutsig_0_18z = 12'h000;
    else if (!clkin_data[64]) celloutsig_0_18z = { celloutsig_0_5z[5:2], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_0z };
  assign _02_[1] = _01_;
  assign _03_[1] = _00_;
  assign celloutsig_0_7z[6:0] = celloutsig_0_5z;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
