#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e2aad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e20f30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1e60860 .functor NOT 1, L_0x1e62810, C4<0>, C4<0>, C4<0>;
L_0x1e625a0 .functor XOR 1, L_0x1e62440, L_0x1e62500, C4<0>, C4<0>;
L_0x1e62700 .functor XOR 1, L_0x1e625a0, L_0x1e62660, C4<0>, C4<0>;
v0x1e5fbe0_0 .net *"_ivl_10", 0 0, L_0x1e62660;  1 drivers
v0x1e5fce0_0 .net *"_ivl_12", 0 0, L_0x1e62700;  1 drivers
v0x1e5fdc0_0 .net *"_ivl_2", 0 0, L_0x1e62380;  1 drivers
v0x1e5feb0_0 .net *"_ivl_4", 0 0, L_0x1e62440;  1 drivers
v0x1e5ff90_0 .net *"_ivl_6", 0 0, L_0x1e62500;  1 drivers
v0x1e60070_0 .net *"_ivl_8", 0 0, L_0x1e625a0;  1 drivers
v0x1e60150_0 .var "clk", 0 0;
v0x1e601f0_0 .var/2u "stats1", 159 0;
v0x1e602b0_0 .var/2u "strobe", 0 0;
v0x1e60400_0 .net "tb_match", 0 0, L_0x1e62810;  1 drivers
v0x1e604c0_0 .net "tb_mismatch", 0 0, L_0x1e60860;  1 drivers
v0x1e60580_0 .net "x", 0 0, v0x1e5cc00_0;  1 drivers
v0x1e60620_0 .net "y", 0 0, v0x1e5ccc0_0;  1 drivers
v0x1e606c0_0 .net "z_dut", 0 0, L_0x1e62220;  1 drivers
v0x1e60790_0 .net "z_ref", 0 0, L_0x1e609d0;  1 drivers
L_0x1e62380 .concat [ 1 0 0 0], L_0x1e609d0;
L_0x1e62440 .concat [ 1 0 0 0], L_0x1e609d0;
L_0x1e62500 .concat [ 1 0 0 0], L_0x1e62220;
L_0x1e62660 .concat [ 1 0 0 0], L_0x1e609d0;
L_0x1e62810 .cmp/eeq 1, L_0x1e62380, L_0x1e62700;
S_0x1e29110 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1e20f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1e60930 .functor NOT 1, v0x1e5ccc0_0, C4<0>, C4<0>, C4<0>;
L_0x1e609d0 .functor OR 1, v0x1e5cc00_0, L_0x1e60930, C4<0>, C4<0>;
v0x1e2bfb0_0 .net *"_ivl_0", 0 0, L_0x1e60930;  1 drivers
v0x1e2c050_0 .net "x", 0 0, v0x1e5cc00_0;  alias, 1 drivers
v0x1e5c700_0 .net "y", 0 0, v0x1e5ccc0_0;  alias, 1 drivers
v0x1e5c7a0_0 .net "z", 0 0, L_0x1e609d0;  alias, 1 drivers
S_0x1e5c8e0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1e20f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1e5cb20_0 .net "clk", 0 0, v0x1e60150_0;  1 drivers
v0x1e5cc00_0 .var "x", 0 0;
v0x1e5ccc0_0 .var "y", 0 0;
E_0x1e060d0 .event negedge, v0x1e5cb20_0;
E_0x1e06250/0 .event negedge, v0x1e5cb20_0;
E_0x1e06250/1 .event posedge, v0x1e5cb20_0;
E_0x1e06250 .event/or E_0x1e06250/0, E_0x1e06250/1;
S_0x1e5cd60 .scope module, "top_module1" "top_module" 3 76, 4 19 0, S_0x1e20f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1e62120 .functor OR 1, L_0x1e60c30, L_0x1e612b0, C4<0>, C4<0>;
L_0x1e62190 .functor AND 1, L_0x1e614d0, L_0x1e61f70, C4<1>, C4<1>;
L_0x1e62220 .functor XOR 1, L_0x1e62120, L_0x1e62190, C4<0>, C4<0>;
v0x1e5f330_0 .net "and_out", 0 0, L_0x1e62190;  1 drivers
v0x1e5f3f0_0 .net "or_out", 0 0, L_0x1e62120;  1 drivers
v0x1e5f4b0_0 .net "x", 0 0, v0x1e5cc00_0;  alias, 1 drivers
v0x1e5f550_0 .net "y", 0 0, v0x1e5ccc0_0;  alias, 1 drivers
v0x1e5f5f0_0 .net "z", 0 0, L_0x1e62220;  alias, 1 drivers
v0x1e5f690_0 .net "z1", 0 0, L_0x1e60c30;  1 drivers
v0x1e5f730_0 .net "z2", 0 0, L_0x1e612b0;  1 drivers
v0x1e5f800_0 .net "z3", 0 0, L_0x1e614d0;  1 drivers
v0x1e5f8d0_0 .net "z4", 0 0, L_0x1e61f70;  1 drivers
S_0x1e5cf40 .scope module, "A1" "module_A" 4 27, 4 1 0, S_0x1e5cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1e60ba0 .functor XOR 1, v0x1e5cc00_0, v0x1e5ccc0_0, C4<0>, C4<0>;
L_0x1e60c30 .functor AND 1, L_0x1e60ba0, v0x1e5cc00_0, C4<1>, C4<1>;
v0x1e5d1b0_0 .net *"_ivl_0", 0 0, L_0x1e60ba0;  1 drivers
v0x1e5d2b0_0 .net "x", 0 0, v0x1e5cc00_0;  alias, 1 drivers
v0x1e5d3c0_0 .net "y", 0 0, v0x1e5ccc0_0;  alias, 1 drivers
v0x1e5d4b0_0 .net "z", 0 0, L_0x1e60c30;  alias, 1 drivers
S_0x1e5d5b0 .scope module, "A2" "module_A" 4 39, 4 1 0, S_0x1e5cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1e61460 .functor XOR 1, v0x1e5cc00_0, v0x1e5ccc0_0, C4<0>, C4<0>;
L_0x1e614d0 .functor AND 1, L_0x1e61460, v0x1e5cc00_0, C4<1>, C4<1>;
v0x1e5d800_0 .net *"_ivl_0", 0 0, L_0x1e61460;  1 drivers
v0x1e5d900_0 .net "x", 0 0, v0x1e5cc00_0;  alias, 1 drivers
v0x1e5d9c0_0 .net "y", 0 0, v0x1e5ccc0_0;  alias, 1 drivers
v0x1e5da60_0 .net "z", 0 0, L_0x1e614d0;  alias, 1 drivers
S_0x1e5db60 .scope module, "B1" "module_B" 4 33, 4 10 0, S_0x1e5cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1e60d60 .functor NOT 1, v0x1e5cc00_0, C4<0>, C4<0>, C4<0>;
L_0x1e60df0 .functor NOT 1, v0x1e5ccc0_0, C4<0>, C4<0>, C4<0>;
L_0x1e60e80 .functor AND 1, L_0x1e60d60, L_0x1e60df0, C4<1>, C4<1>;
L_0x1e60f90 .functor NOT 1, v0x1e5ccc0_0, C4<0>, C4<0>, C4<0>;
L_0x1e61030 .functor AND 1, v0x1e5cc00_0, L_0x1e60f90, C4<1>, C4<1>;
L_0x1e610f0 .functor OR 1, L_0x1e60e80, L_0x1e61030, C4<0>, C4<0>;
L_0x1e61240 .functor AND 1, v0x1e5cc00_0, v0x1e5ccc0_0, C4<1>, C4<1>;
L_0x1e612b0 .functor OR 1, L_0x1e610f0, L_0x1e61240, C4<0>, C4<0>;
v0x1e5dde0_0 .net *"_ivl_0", 0 0, L_0x1e60d60;  1 drivers
v0x1e5dec0_0 .net *"_ivl_10", 0 0, L_0x1e610f0;  1 drivers
v0x1e5dfa0_0 .net *"_ivl_12", 0 0, L_0x1e61240;  1 drivers
v0x1e5e090_0 .net *"_ivl_2", 0 0, L_0x1e60df0;  1 drivers
v0x1e5e170_0 .net *"_ivl_4", 0 0, L_0x1e60e80;  1 drivers
v0x1e5e2a0_0 .net *"_ivl_6", 0 0, L_0x1e60f90;  1 drivers
v0x1e5e380_0 .net *"_ivl_8", 0 0, L_0x1e61030;  1 drivers
v0x1e5e460_0 .net "x", 0 0, v0x1e5cc00_0;  alias, 1 drivers
v0x1e5e500_0 .net "y", 0 0, v0x1e5ccc0_0;  alias, 1 drivers
v0x1e5e6c0_0 .net "z", 0 0, L_0x1e612b0;  alias, 1 drivers
S_0x1e5e800 .scope module, "B2" "module_B" 4 45, 4 10 0, S_0x1e5cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1e61600 .functor NOT 1, v0x1e5cc00_0, C4<0>, C4<0>, C4<0>;
L_0x1e618a0 .functor NOT 1, v0x1e5ccc0_0, C4<0>, C4<0>, C4<0>;
L_0x1e61930 .functor AND 1, L_0x1e61600, L_0x1e618a0, C4<1>, C4<1>;
L_0x1e61a40 .functor NOT 1, v0x1e5ccc0_0, C4<0>, C4<0>, C4<0>;
L_0x1e61ae0 .functor AND 1, v0x1e5cc00_0, L_0x1e61a40, C4<1>, C4<1>;
L_0x1e61ba0 .functor OR 1, L_0x1e61930, L_0x1e61ae0, C4<0>, C4<0>;
L_0x1e61cf0 .functor AND 1, v0x1e5cc00_0, v0x1e5ccc0_0, C4<1>, C4<1>;
L_0x1e61f70 .functor OR 1, L_0x1e61ba0, L_0x1e61cf0, C4<0>, C4<0>;
v0x1e5ea00_0 .net *"_ivl_0", 0 0, L_0x1e61600;  1 drivers
v0x1e5eb00_0 .net *"_ivl_10", 0 0, L_0x1e61ba0;  1 drivers
v0x1e5ebe0_0 .net *"_ivl_12", 0 0, L_0x1e61cf0;  1 drivers
v0x1e5eca0_0 .net *"_ivl_2", 0 0, L_0x1e618a0;  1 drivers
v0x1e5ed80_0 .net *"_ivl_4", 0 0, L_0x1e61930;  1 drivers
v0x1e5ee60_0 .net *"_ivl_6", 0 0, L_0x1e61a40;  1 drivers
v0x1e5ef40_0 .net *"_ivl_8", 0 0, L_0x1e61ae0;  1 drivers
v0x1e5f020_0 .net "x", 0 0, v0x1e5cc00_0;  alias, 1 drivers
v0x1e5f0c0_0 .net "y", 0 0, v0x1e5ccc0_0;  alias, 1 drivers
v0x1e5f1f0_0 .net "z", 0 0, L_0x1e61f70;  alias, 1 drivers
S_0x1e5fa30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1e20f30;
 .timescale -12 -12;
E_0x1e086b0 .event anyedge, v0x1e602b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e602b0_0;
    %nor/r;
    %assign/vec4 v0x1e602b0_0, 0;
    %wait E_0x1e086b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e5c8e0;
T_1 ;
    %wait E_0x1e06250;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1e5ccc0_0, 0;
    %assign/vec4 v0x1e5cc00_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1e5c8e0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e060d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1e20f30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e60150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e602b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e20f30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e60150_0;
    %inv;
    %store/vec4 v0x1e60150_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1e20f30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e5cb20_0, v0x1e604c0_0, v0x1e60580_0, v0x1e60620_0, v0x1e60790_0, v0x1e606c0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e20f30;
T_6 ;
    %load/vec4 v0x1e601f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1e601f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e601f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1e601f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e601f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e601f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e601f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1e20f30;
T_7 ;
    %wait E_0x1e06250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e601f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e601f0_0, 4, 32;
    %load/vec4 v0x1e60400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1e601f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e601f0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e601f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e601f0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1e60790_0;
    %load/vec4 v0x1e60790_0;
    %load/vec4 v0x1e606c0_0;
    %xor;
    %load/vec4 v0x1e60790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1e601f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e601f0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1e601f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e601f0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/mt2015_q4/iter1/response0/top_module.sv";
