Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto ac035f28dc8c49b7a4c515461ee0ff18 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L xbip_dsp48_wrapper_v3_0 -L xbip_utils_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_macro_v3_0 -L secureip --snapshot TB_MATRIX_MUL_IP_CORE_S_INT_behav xil_defaultlib.TB_MATRIX_MUL_IP_CORE_S_INT -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package xil_defaultlib.txt_util
Compiling package xil_defaultlib.matrix_mul_ip_core_library_syn
Compiling package xil_defaultlib.matrix_mul_ip_core_library_sim
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_dsp48_macro_v3_0.xbip_dsp48_macro_v3_0_viv_comp
Compiling package xbip_dsp48_macro_v3_0.xbip_dsp48_macro_v3_0_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage [\BLK_MEM_GEN_v8_2_output_stage("...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage [\BLK_MEM_GEN_v8_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_reg_stage [\BLK_MEM_GEN_v8_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module [\BLK_MEM_GEN_v8_2_mem_module("bl...]
Compiling architecture behavioral of entity blk_mem_gen_v8_2.blk_mem_gen_v8_2 [\blk_mem_gen_v8_2("blk_mem_gen_v...]
Compiling architecture bram18x1k_arch of entity xil_defaultlib.BRAM18x1k [bram18x1k_default]
Compiling architecture behavioral of entity xil_defaultlib.BRAM_WRAPPER_V2 [\BRAM_WRAPPER_V2(0,3,10,18)\]
Compiling architecture behavioral of entity xil_defaultlib.BRAM_WRAPPER_V2 [\BRAM_WRAPPER_V2(1,3,10,18)\]
Compiling architecture behavioral of entity xil_defaultlib.BRAM_WRAPPER_V2 [\BRAM_WRAPPER_V2(2,3,10,18)\]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT_S_INT [\CONTROL_UNIT_S_INT(10,18,3,3)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,0,0,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,0,0,0,0,0,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(2,0,1,2,"NO_RESET","DIR...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(2,2,1...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,0,0,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,0,0,0,0,0,...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(0,0,"zyn...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0.xbip_dsp48_macro_v3_0_viv [\xbip_dsp48_macro_v3_0_viv(0,0,"...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0.xbip_dsp48_macro_v3_0 [\xbip_dsp48_macro_v3_0(0,0,"zynq...]
Compiling architecture dsp_input_c_arch of entity xil_defaultlib.DSP_INPUT_C [dsp_input_c_default]
Compiling architecture behavioral of entity xil_defaultlib.MATRIX_MUL_IP_CORE_S_INT [\MATRIX_MUL_IP_CORE_S_INT(3,3,10...]
Compiling architecture behavioral of entity xil_defaultlib.STANDARD_RAM [\STANDARD_RAM(3,10,18)\]
Compiling architecture behavior of entity xil_defaultlib.tb_matrix_mul_ip_core_s_int
Built simulation snapshot TB_MATRIX_MUL_IP_CORE_S_INT_behav
