# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../patternMealy.vhd" \
"../../../../patternMealy_top.vhd" \

# Do not sort compile order
nosort
