Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 39eca58689494098b3a81c844da40931 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_comparator_4bit_behav xil_defaultlib.tb_comparator_4bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 4 [D:/Documents/xzedka01/digital-electronics-1/labs/03-vivado/comparator_1/comparator_1.srcs/sim_1/new/tb_comparator_4bit.vhd:53]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_comparator_4bit in library work failed.
