5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd inc1.1.vcd -o inc1.1.cdd -v inc1.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" inc1.1.v 1 21 1
2 1 5 8000c 1 3d 121002 0 0 1 34 2 $u0
1 a 3 830004 1 0 0 0 1 33 102
4 1 0 0
3 1 main.$u0 "main.$u0" inc1.1.v 0 10 1
2 2 6 50008 1 0 20004 0 0 1 36 0
2 3 6 10001 0 1 400 0 0 a
2 4 6 10008 1 37 11006 2 3
2 5 7 10001 0 1 400 0 0 a
2 6 7 10003 1 52 20002 0 5 1 34 2
2 7 8 30003 1 1 8 0 0 a
2 8 8 30003 0 2a 20000 0 0 1 34 2
2 9 8 30003 1 29 20002 7 8 1 34 2
2 10 9 10001 0 1 400 0 0 a
2 11 9 10003 0 52 20002 0 10 1 34 2
4 11 0 0
4 9 11 0
4 6 9 9
4 4 6 6
3 1 main.$u1 "main.$u1" inc1.1.v 0 19 1
