// Seed: 1820093118
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_5;
  wire id_6;
  always id_5 = 1'b0;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input wor  id_2,
    input wire id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wor  id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8
  );
  wire id_9;
endmodule
