<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  16531, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 375414 *, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 122745 *, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 121939 *, user inline pragmas are applied</column>
            <column name="">(4) simplification, 121825 *, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,  82641, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  82631, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  82635, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  82636, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  82665, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  82623, loop and instruction simplification</column>
            <column name="">(2) parallelization,  85314, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 182288 *, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  95013, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  94886, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  96755, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="cnn" col1="cnn.cpp:65" col2="16531" col3="121825" col3_note="*" col4="82665" col5="95013" col6="96755">
                    <row id="14" col0="normalization_and_padding" col1="utils.cpp:8" col2="33" col3="" col4="" col5="" col6=""/>
                    <row id="2" col0="dataflow_section" col1="cnn.cpp:15" col2="16346" col3="121750" col4="82504" col5="93613" col6="95478">
                        <row id="7" col0="convolutional_layer" col1="conv.cpp:52" col2="8797" col3="504" col4="530" col5="10857" col6="10764">
                            <row id="12" col0="convolution" col1="conv.cpp:13" col2="8788" col2_disp="8,788 (4 calls)" col3="496" col3_disp="   496 (4 calls)" col4="525" col4_disp="  525 (4 calls)" col5="10852" col5_disp="10,852 (4 calls)" col6="10759" col6_disp="10,759 (4 calls)">
                                <row id="3" col0="relu" col1="conv.cpp:5" col2="2840" col2_disp="2,840 (4 calls)" col3="" col4="" col5="" col6=""/>
                            </row>
                        </row>
                        <row id="13" col0="max_pooling_layer" col1="pool.cpp:35" col2="3485" col3="107" col4="105" col5="101" col6="169">
                            <row id="15" col0="max_pooling" col1="pool.cpp:4" col2="3472" col2_disp="3,472 (4 calls)" col3="96" col3_disp="    96 (4 calls)" col4="100" col4_disp="  100 (4 calls)" col5="96" col5_disp="   96 (4 calls)" col6="164" col6_disp="  164 (4 calls)"/>
                        </row>
                        <row id="11" col0="flattening_layer" col1="flat.cpp:21" col2="165" col3="147" col4="141" col5="141" col6="381">
                            <row id="1" col0="flattening" col1="flat.cpp:3" col2="152" col2_disp="  152 (4 calls)" col3="136" col3_disp="   136 (4 calls)" col4="136" col4_disp="  136 (4 calls)" col5="136" col5_disp="  136 (4 calls)" col6="376" col6_disp="  376 (4 calls)"/>
                        </row>
                        <row id="10" col0="dense_layer" col1="dense.cpp:60" col2="2069" col3="120755" col4="81465" col5="82249" col6="83901">
                            <row id="9" col0="dense" col1="dense.cpp:31" col2="2056" col2_disp="2,056 (4 calls)" col3="120744" col3_disp="120,744 (4 calls)" col4="81460" col4_disp="81,460 (4 calls)" col5="82244" col5_disp="82,244 (4 calls)" col6="83896" col6_disp="83,896 (4 calls)"/>
                        </row>
                        <row id="8" col0="dense_layer_soft_max" col1="dense.cpp:7" col2="1714" col3="158" col4="173" col5="175" col6="191"/>
                    </row>
                </row>
            </rows>
            <notes>
                <note name="*" desc="Exceeded design size warning message threshold"/>
            </notes>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

