// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MLP_padding_float_4u_unsigned_int_43 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        p_data_dout,
        p_data_empty_n,
        p_data_read,
        p_pad_din,
        p_pad_full_n,
        p_pad_write,
        p_n_dout,
        p_n_empty_n,
        p_n_read,
        p_n_out_din,
        p_n_out_full_n,
        p_n_out_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] p_data_dout;
input   p_data_empty_n;
output   p_data_read;
output  [31:0] p_pad_din;
input   p_pad_full_n;
output   p_pad_write;
input  [31:0] p_n_dout;
input   p_n_empty_n;
output   p_n_read;
output  [31:0] p_n_out_din;
input   p_n_out_full_n;
output   p_n_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg p_data_read;
reg p_pad_write;
reg p_n_read;
reg p_n_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    p_data_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln58_reg_210;
reg   [0:0] icmp_ln61_reg_219;
reg    p_pad_blk_n;
reg    p_n_blk_n;
reg    p_n_out_blk_n;
reg   [63:0] indvar_flatten_reg_87;
reg   [31:0] i_reg_98;
reg   [31:0] p_n_read_reg_195;
reg    ap_block_state1;
wire   [31:0] l_totalNum_fu_138_p3;
reg   [31:0] l_totalNum_reg_200;
wire   [63:0] mul_ln52_fu_154_p2;
reg   [63:0] mul_ln52_reg_205;
wire   [0:0] icmp_ln58_fu_160_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op33_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] add_ln58_fu_165_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln61_fu_184_p2;
wire   [31:0] i_4_fu_189_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg   [31:0] ap_phi_mux_empty_phi_fu_113_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_reg_109;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_reg_109;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] add_ln56_fu_122_p2;
wire   [29:0] tmp_1_fu_128_p4;
wire   [31:0] mul_ln52_fu_154_p0;
wire   [31:0] mul_ln52_fu_154_p1;
wire   [0:0] icmp_ln59_fu_171_p2;
wire   [31:0] select_ln58_fu_176_p3;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [63:0] mul_ln52_fu_154_p00;
wire   [63:0] mul_ln52_fu_154_p10;
reg    ap_condition_124;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

MLP_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U200(
    .din0(mul_ln52_fu_154_p0),
    .din1(mul_ln52_fu_154_p1),
    .dout(mul_ln52_fu_154_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (p_n_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((real_start == 1'b0) | (p_n_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_124)) begin
        if (((icmp_ln61_fu_184_p2 == 1'd0) & (icmp_ln58_fu_160_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_empty_reg_109 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_reg_109 <= ap_phi_reg_pp0_iter0_empty_reg_109;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln58_fu_160_p2 == 1'd0))) begin
        i_reg_98 <= i_4_fu_189_p2;
    end else if ((~((real_start == 1'b0) | (p_n_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_98 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln58_fu_160_p2 == 1'd0))) begin
        indvar_flatten_reg_87 <= add_ln58_fu_165_p2;
    end else if ((~((real_start == 1'b0) | (p_n_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_87 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln58_reg_210 <= icmp_ln58_fu_160_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln58_fu_160_p2 == 1'd0))) begin
        icmp_ln61_reg_219 <= icmp_ln61_fu_184_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (p_n_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        l_totalNum_reg_200[31 : 2] <= l_totalNum_fu_138_p3[31 : 2];
        mul_ln52_reg_205 <= mul_ln52_fu_154_p2;
        p_n_read_reg_195 <= p_n_dout;
    end
end

always @ (*) begin
    if ((icmp_ln58_fu_160_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln61_reg_219 == 1'd1) & (icmp_ln58_reg_210 == 1'd0))) begin
        ap_phi_mux_empty_phi_fu_113_p4 = p_data_dout;
    end else begin
        ap_phi_mux_empty_phi_fu_113_p4 = ap_phi_reg_pp0_iter1_empty_reg_109;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln61_reg_219 == 1'd1) & (icmp_ln58_reg_210 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_data_blk_n = p_data_empty_n;
    end else begin
        p_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op33_read_state3 == 1'b1))) begin
        p_data_read = 1'b1;
    end else begin
        p_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_n_blk_n = p_n_empty_n;
    end else begin
        p_n_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_n_out_blk_n = p_n_out_full_n;
    end else begin
        p_n_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (p_n_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_n_out_write = 1'b1;
    end else begin
        p_n_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (p_n_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_n_read = 1'b1;
    end else begin
        p_n_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_210 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_pad_blk_n = p_pad_full_n;
    end else begin
        p_pad_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_210 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_pad_write = 1'b1;
    end else begin
        p_pad_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (p_n_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln58_fu_160_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln58_fu_160_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln56_fu_122_p2 = (p_n_dout + 32'd3);

assign add_ln58_fu_165_p2 = (indvar_flatten_reg_87 + 64'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln58_reg_210 == 1'd0) & (p_pad_full_n == 1'b0)) | ((p_data_empty_n == 1'b0) & (ap_predicate_op33_read_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln58_reg_210 == 1'd0) & (p_pad_full_n == 1'b0)) | ((p_data_empty_n == 1'b0) & (ap_predicate_op33_read_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln58_reg_210 == 1'd0) & (p_pad_full_n == 1'b0)) | ((p_data_empty_n == 1'b0) & (ap_predicate_op33_read_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (p_n_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((icmp_ln58_reg_210 == 1'd0) & (p_pad_full_n == 1'b0)) | ((p_data_empty_n == 1'b0) & (ap_predicate_op33_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_124 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_empty_reg_109 = 'bx;

always @ (*) begin
    ap_predicate_op33_read_state3 = ((icmp_ln61_reg_219 == 1'd1) & (icmp_ln58_reg_210 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign i_4_fu_189_p2 = (select_ln58_fu_176_p3 + 32'd1);

assign icmp_ln58_fu_160_p2 = ((indvar_flatten_reg_87 == mul_ln52_reg_205) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_171_p2 = ((i_reg_98 == l_totalNum_reg_200) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_184_p2 = ((select_ln58_fu_176_p3 < p_n_read_reg_195) ? 1'b1 : 1'b0);

assign l_totalNum_fu_138_p3 = {{tmp_1_fu_128_p4}, {2'd0}};

assign mul_ln52_fu_154_p0 = mul_ln52_fu_154_p00;

assign mul_ln52_fu_154_p00 = p_n_dout;

assign mul_ln52_fu_154_p1 = mul_ln52_fu_154_p10;

assign mul_ln52_fu_154_p10 = l_totalNum_fu_138_p3;

assign p_n_out_din = p_n_dout;

assign p_pad_din = ap_phi_mux_empty_phi_fu_113_p4;

assign select_ln58_fu_176_p3 = ((icmp_ln59_fu_171_p2[0:0] === 1'b1) ? 32'd0 : i_reg_98);

assign start_out = real_start;

assign tmp_1_fu_128_p4 = {{add_ln56_fu_122_p2[31:2]}};

always @ (posedge ap_clk) begin
    l_totalNum_reg_200[1:0] <= 2'b00;
end

endmodule //MLP_padding_float_4u_unsigned_int_43
