0.6
2019.2
Dec  5 2019
04:51:02
/mnt/data1/jf847/firmware-hls/project/trackletProcessor/solution1/sim/verilog/glbl.v,1573089660,systemVerilog,,,,glbl,/nfs/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
