Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,4622
design__instance__area,52073.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,4
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.001658610999584198
power__switching__total,0.003136733779683709
power__leakage__total,0.00000496234861202538
power__total,0.004800307098776102
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2671778429676085
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26684966103224766
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10916590163046248
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.753748862437702
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.109166
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.673609
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,4
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2825441904858547
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.28223660318818317
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6125021774249686
timing__setup__ws__corner:nom_slow_1p08V_125C,10.063254514527769
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.612502
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,10.063254
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,4
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2729929415348767
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27267583407449975
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28967767893215196
timing__setup__ws__corner:nom_typ_1p20V_25C,13.664691098753341
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.289678
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,13.664691
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,4
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2671778429676085
clock__skew__worst_setup,0.26684966103224766
timing__hold__ws,0.10916590163046248
timing__setup__ws,10.063254514527769
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109166
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.063254
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,4622
design__instance__area__stdcell,52073.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.411045
design__instance__utilization__stdcell,0.411045
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,2
design__instance__area__class:buffer,18.144
design__instance__count__class:inverter,40
design__instance__area__class:inverter,223.171
design__instance__count__class:sequential_cell,73
design__instance__area__class:sequential_cell,3443.73
design__instance__count__class:multi_input_combinational_cell,3669
design__instance__area__class:multi_input_combinational_cell,37414.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,752
design__instance__area__class:timing_repair_buffer,10443.7
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,249496
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,95
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
antenna_diodes_count,62
design__instance__count__class:antenna_cell,62
design__instance__area__class:antenna_cell,337.478
route__net,4645
route__net__special,2
route__drc_errors__iter:0,9337
route__wirelength__iter:0,304281
route__drc_errors__iter:1,6085
route__wirelength__iter:1,302530
route__drc_errors__iter:2,5720
route__wirelength__iter:2,301926
route__drc_errors__iter:3,1261
route__wirelength__iter:3,300692
route__drc_errors__iter:4,442
route__wirelength__iter:4,300559
route__drc_errors__iter:5,167
route__wirelength__iter:5,300589
route__drc_errors__iter:6,59
route__wirelength__iter:6,300550
route__drc_errors__iter:7,30
route__wirelength__iter:7,300543
route__drc_errors__iter:8,28
route__wirelength__iter:8,300567
route__drc_errors__iter:9,10
route__wirelength__iter:9,300529
route__drc_errors__iter:10,0
route__wirelength__iter:10,300535
route__drc_errors,0
route__wirelength,300535
route__vias,43935
route__vias__singlecut,43935
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,735.255
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,82
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,82
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,82
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,82
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000323935
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000328393
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000129948
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000328393
design_powergrid__voltage__worst,0.0000328393
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000328393
design_powergrid__drop__worst__net:VPWR,0.0000323935
design_powergrid__voltage__worst__net:VGND,0.0000328393
design_powergrid__drop__worst__net:VGND,0.0000328393
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000013600000000000000231607268086353457192672067321836948394775390625
ir__drop__worst,0.00003240000000000000149845413854876596815302036702632904052734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
