library verilog;
use verilog.vl_types.all;
entity clock_reset is
    port(
        system_clock    : out    vl_logic;
        reset           : out    vl_logic
    );
end clock_reset;
