Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Fri May  8 22:29:26 2020
| Host             : Jr-Mhamdan running 64-bit major release  (build 9200)
| Command          : report_power -file CONV_LAYER_1_power_routed.rpt -pb CONV_LAYER_1_power_summary_routed.pb -rpx CONV_LAYER_1_power_routed.rpx
| Design           : CONV_LAYER_1
| Device           : xcku5p-sfvb784-1LV-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Advance
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.426        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.005        |
| Device Static (W)        | 0.421        |
| Effective TJA (C/W)      | 2.3          |
| Max Ambient (C)          | 99.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        3 |       --- |             --- |
| CLB Logic      |    <0.001 |      485 |       --- |             --- |
|   LUT as Logic |    <0.001 |      164 |    216960 |            0.08 |
|   Register     |    <0.001 |      271 |    433920 |            0.06 |
|   CARRY8       |    <0.001 |        1 |     27120 |           <0.01 |
|   Others       |     0.000 |        8 |       --- |             --- |
| Signals        |    <0.001 |      354 |       --- |             --- |
| I/O            |     0.002 |       26 |       304 |            8.55 |
| Static Power   |     0.421 |          |           |                 |
| Total          |     0.426 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+--------------+-------------+-----------+-------------+------------+
| Source       | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+--------------+-------------+-----------+-------------+------------+
| Vccint       |       0.720 |     0.124 |       0.003 |      0.121 |
| Vccint_io    |       0.850 |     0.034 |       0.000 |      0.034 |
| Vccint_xiphy |       0.850 |     0.002 |       0.000 |      0.002 |
| Vccbram      |       0.850 |     0.002 |       0.000 |      0.002 |
| Vccaux       |       1.800 |     0.128 |       0.000 |      0.128 |
| Vccaux_io    |       1.800 |     0.032 |       0.000 |      0.031 |
| Vcco33       |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25       |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18       |       1.800 |     0.001 |       0.001 |      0.000 |
| Vcco15       |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135      |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12       |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10       |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc       |       1.800 |     0.008 |       0.000 |      0.008 |
| MGTYAVcc     |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt     |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux   |       1.800 |     0.000 |       0.000 |      0.000 |
+--------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| CLK   | CLK    |             5.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| CONV_LAYER_1                |     0.005 |
|   CLK_IBUF_inst             |    <0.001 |
|   DIN_IBUF[0]_inst          |    <0.001 |
|   DIN_IBUF[1]_inst          |    <0.001 |
|   DIN_IBUF[2]_inst          |    <0.001 |
|   DIN_IBUF[3]_inst          |    <0.001 |
|   DIN_IBUF[4]_inst          |    <0.001 |
|   DIN_IBUF[5]_inst          |    <0.001 |
|   DIN_IBUF[6]_inst          |    <0.001 |
|   DIN_IBUF[7]_inst          |    <0.001 |
|   EN_LOC_STREAM_1_IBUF_inst |    <0.001 |
|   EN_STREAM_IBUF_inst       |    <0.001 |
|   POOL_LYR_2                |     0.001 |
|     Flatten_LYR_3           |    <0.001 |
|       FC_LYR_4              |    <0.001 |
|   RST_IBUF_inst             |    <0.001 |
+-----------------------------+-----------+


