--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml detector_sdft.twx detector_sdft.ncd -o detector_sdft.twr
detector_sdft.pcf

Design file:              detector_sdft.ncd
Physical constraint file: detector_sdft.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data<0>     |    6.110(R)|   -2.466(R)|clk_dcm           |   0.000|
data<1>     |    6.189(R)|   -2.690(R)|clk_dcm           |   0.000|
data<2>     |    6.246(R)|   -2.679(R)|clk_dcm           |   0.000|
data<3>     |    6.142(R)|   -2.756(R)|clk_dcm           |   0.000|
data<4>     |    5.549(R)|   -2.226(R)|clk_dcm           |   0.000|
data<5>     |    6.138(R)|   -2.858(R)|clk_dcm           |   0.000|
data<6>     |    6.027(R)|   -2.712(R)|clk_dcm           |   0.000|
data<7>     |    5.608(R)|   -2.538(R)|clk_dcm           |   0.000|
data<8>     |    5.614(R)|   -2.488(R)|clk_dcm           |   0.000|
data<9>     |    5.600(R)|   -2.638(R)|clk_dcm           |   0.000|
data<10>    |    5.565(R)|   -2.553(R)|clk_dcm           |   0.000|
data<11>    |    6.201(R)|   -3.222(R)|clk_dcm           |   0.000|
data<12>    |    5.021(R)|   -2.220(R)|clk_dcm           |   0.000|
data<13>    |    6.366(R)|   -3.457(R)|clk_dcm           |   0.000|
data<14>    |    5.403(R)|   -2.776(R)|clk_dcm           |   0.000|
data<15>    |    4.855(R)|   -2.829(R)|clk_dcm           |   0.000|
enable      |    9.842(R)|   -2.325(R)|clk_dcm           |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------------+------------+------------------+--------+
                   | clk (edge) |                  | Clock  |
Destination        |   to PAD   |Internal Clock(s) | Phase  |
-------------------+------------+------------------+--------+
done               |    4.776(R)|clk_dcm           |   0.000|
output_value_re<0> |    5.890(R)|clk_dcm           |   0.000|
output_value_re<1> |    6.561(R)|clk_dcm           |   0.000|
output_value_re<2> |    7.012(R)|clk_dcm           |   0.000|
output_value_re<3> |    7.469(R)|clk_dcm           |   0.000|
output_value_re<4> |    7.243(R)|clk_dcm           |   0.000|
output_value_re<5> |    6.414(R)|clk_dcm           |   0.000|
output_value_re<6> |    6.907(R)|clk_dcm           |   0.000|
output_value_re<7> |    7.131(R)|clk_dcm           |   0.000|
output_value_re<8> |    5.362(R)|clk_dcm           |   0.000|
output_value_re<9> |    7.820(R)|clk_dcm           |   0.000|
output_value_re<10>|    5.937(R)|clk_dcm           |   0.000|
output_value_re<11>|    7.300(R)|clk_dcm           |   0.000|
output_value_re<12>|    5.365(R)|clk_dcm           |   0.000|
output_value_re<13>|    5.474(R)|clk_dcm           |   0.000|
output_value_re<14>|    5.460(R)|clk_dcm           |   0.000|
output_value_re<15>|    6.164(R)|clk_dcm           |   0.000|
-------------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.398|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jan 28 17:29:22 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 190 MB



