{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600175979813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600175979819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 15 21:19:39 2020 " "Processing started: Tue Sep 15 21:19:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600175979819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600175979819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1test -c Lab1test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1test -c Lab1test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600175979819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600175980400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600175980400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "D:/ECE385/Lab1/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600175989931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600175989931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file delay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600175989932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600175989932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1test " "Found entity 1: Lab1test" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600175989933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600175989933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prelab_delay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prelab_delay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Prelab_delay " "Found entity 1: Prelab_delay" {  } { { "Prelab_delay.bdf" "" { Schematic "D:/ECE385/Lab1/Prelab_delay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600175989934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600175989934 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1test " "Elaborating entity \"Lab1test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600175989965 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "A2\[15..0\] A " "Bus \"A2\[15..0\]\" found using same base name as \"A\", which might lead to a name conflict." {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 240 552 696 336 "inst4" "" } { 240 552 696 336 "inst4" "" } { 240 552 696 336 "inst4" "" } { 240 552 696 336 "inst4" "" } { 240 552 696 336 "inst4" "" } { 240 552 696 336 "inst4" "" } { 240 552 696 336 "inst4" "" } { 240 552 696 336 "inst4" "" } { 240 552 696 336 "inst4" "" } { 240 552 696 336 "inst4" "" } { 240 552 696 336 "inst4" "" } { 240 552 696 336 "inst4" "" } { 240 552 696 336 "inst4" "" } { 240 552 696 336 "inst4" "" } { 240 552 696 336 "inst4" "" } { 240 552 696 336 "inst4" "" } { 240 552 696 336 "inst4" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1600175989966 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A " "Converted elements in bus name \"A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[15..0\] A15..0 " "Converted element name(s) from \"A\[15..0\]\" to \"A15..0\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 240 552 696 336 "inst4" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1600175989967 ""}  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 240 552 696 336 "inst4" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1600175989967 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A2 " "Converted elements in bus name \"A2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A2\[15..0\] A215..0 " "Converted element name(s) from \"A2\[15..0\]\" to \"A215..0\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 240 552 696 336 "inst4" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1600175989967 ""}  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 240 552 696 336 "inst4" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1600175989967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7400 7400:inst8 " "Elaborating entity \"7400\" for hierarchy \"7400:inst8\"" {  } { { "Lab1test.bdf" "inst8" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 328 952 1016 368 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600175990014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7400:inst8 " "Elaborated megafunction instantiation \"7400:inst8\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 328 952 1016 368 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600175990014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay Delay:inst4 " "Elaborating entity \"Delay\" for hierarchy \"Delay:inst4\"" {  } { { "Lab1test.bdf" "inst4" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 240 552 696 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600175990018 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "A2\[15..0\] A " "Bus \"A2\[15..0\]\" found using same base name as \"A\", which might lead to a name conflict." {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1600175990018 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "A2\[15..0\] A " "Bus \"A2\[15..0\]\" found using same base name as \"A\", which might lead to a name conflict." {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -64 72 240 -48 "A2\[15..0\]" "" } { -72 240 336 -55 "A2\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1600175990018 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "A2 A " "Bus \"A2\" found using same base name as \"A\", which might lead to a name conflict." {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -112 72 240 -96 "A\[15..0\]" "" } { 184 448 512 201 "A2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1600175990018 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "A2 " "Found inconsistent dimensions for element \"A2\"" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -64 72 240 -48 "A2\[15..0\]" "" } { -72 240 336 -55 "A2\[15..0\]" "" } { 184 448 512 201 "A2" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A " "Converted elements in bus name \"A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[15..0\] A15..0 " "Converted element name(s) from \"A\[15..0\]\" to \"A15..0\"" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -112 72 240 -96 "A\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1600175990019 ""}  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -112 72 240 -96 "A\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A2 " "Converted elements in bus name \"A2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A2\[15..0\] A215..0 " "Converted element name(s) from \"A2\[15..0\]\" to \"A215..0\"" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -64 72 240 -48 "A2\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1600175990019 ""}  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -64 72 240 -48 "A2\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A15 " "Pin \"A15\" not connected" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -112 72 240 -96 "A\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A14 " "Pin \"A14\" not connected" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -112 72 240 -96 "A\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A13 " "Pin \"A13\" not connected" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -112 72 240 -96 "A\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A12 " "Pin \"A12\" not connected" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -112 72 240 -96 "A\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A11 " "Pin \"A11\" not connected" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -112 72 240 -96 "A\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A10 " "Pin \"A10\" not connected" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -112 72 240 -96 "A\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A9 " "Pin \"A9\" not connected" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -112 72 240 -96 "A\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A8 " "Pin \"A8\" not connected" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -112 72 240 -96 "A\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A215 " "Pin \"A215\" not connected" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -64 72 240 -48 "A2\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A214 " "Pin \"A214\" not connected" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -64 72 240 -48 "A2\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A213 " "Pin \"A213\" not connected" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -64 72 240 -48 "A2\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A212 " "Pin \"A212\" not connected" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -64 72 240 -48 "A2\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A211 " "Pin \"A211\" not connected" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -64 72 240 -48 "A2\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A210 " "Pin \"A210\" not connected" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -64 72 240 -48 "A2\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A29 " "Pin \"A29\" not connected" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -64 72 240 -48 "A2\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A28 " "Pin \"A28\" not connected" {  } { { "Delay.bdf" "" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { -64 72 240 -48 "A2\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1600175990019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Delay:inst4\|full_adder:inst9 " "Elaborating entity \"full_adder\" for hierarchy \"Delay:inst4\|full_adder:inst9\"" {  } { { "Delay.bdf" "inst9" { Schematic "D:/ECE385/Lab1/Delay.bdf" { { 296 784 912 408 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600175990020 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1600175990747 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600175991321 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600175991321 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS1\[15\] " "No output dependent on input pin \"BUS1\[15\]\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 248 176 344 264 "BUS1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600175991380 "|Lab1test|BUS1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS1\[14\] " "No output dependent on input pin \"BUS1\[14\]\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 248 176 344 264 "BUS1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600175991380 "|Lab1test|BUS1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS1\[13\] " "No output dependent on input pin \"BUS1\[13\]\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 248 176 344 264 "BUS1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600175991380 "|Lab1test|BUS1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS1\[12\] " "No output dependent on input pin \"BUS1\[12\]\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 248 176 344 264 "BUS1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600175991380 "|Lab1test|BUS1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS1\[11\] " "No output dependent on input pin \"BUS1\[11\]\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 248 176 344 264 "BUS1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600175991380 "|Lab1test|BUS1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS1\[10\] " "No output dependent on input pin \"BUS1\[10\]\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 248 176 344 264 "BUS1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600175991380 "|Lab1test|BUS1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS1\[9\] " "No output dependent on input pin \"BUS1\[9\]\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 248 176 344 264 "BUS1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600175991380 "|Lab1test|BUS1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS1\[8\] " "No output dependent on input pin \"BUS1\[8\]\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 248 176 344 264 "BUS1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600175991380 "|Lab1test|BUS1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS2\[15\] " "No output dependent on input pin \"BUS2\[15\]\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 272 176 344 288 "BUS2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600175991380 "|Lab1test|BUS2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS2\[14\] " "No output dependent on input pin \"BUS2\[14\]\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 272 176 344 288 "BUS2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600175991380 "|Lab1test|BUS2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS2\[13\] " "No output dependent on input pin \"BUS2\[13\]\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 272 176 344 288 "BUS2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600175991380 "|Lab1test|BUS2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS2\[12\] " "No output dependent on input pin \"BUS2\[12\]\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 272 176 344 288 "BUS2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600175991380 "|Lab1test|BUS2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS2\[11\] " "No output dependent on input pin \"BUS2\[11\]\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 272 176 344 288 "BUS2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600175991380 "|Lab1test|BUS2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS2\[10\] " "No output dependent on input pin \"BUS2\[10\]\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 272 176 344 288 "BUS2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600175991380 "|Lab1test|BUS2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS2\[9\] " "No output dependent on input pin \"BUS2\[9\]\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 272 176 344 288 "BUS2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600175991380 "|Lab1test|BUS2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUS2\[8\] " "No output dependent on input pin \"BUS2\[8\]\"" {  } { { "Lab1test.bdf" "" { Schematic "D:/ECE385/Lab1/Lab1test.bdf" { { 272 176 344 288 "BUS2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600175991380 "|Lab1test|BUS2[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1600175991380 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600175991381 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600175991381 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1600175991381 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600175991381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600175991423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 15 21:19:51 2020 " "Processing ended: Tue Sep 15 21:19:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600175991423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600175991423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600175991423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600175991423 ""}
