

================================================================
== Vitis HLS Report for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2'
================================================================
* Date:           Tue Jun 25 13:53:26 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Layer_Norm.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       73|  0.430 us|  0.730 us|   43|   73|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |       41|       71|        41|          1|          1|  1 ~ 31|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 41


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 1
  Pipeline-0 : II = 1, D = 41, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%residual_loop_index7 = alloca i32 1"   --->   Operation 44 'alloca' 'residual_loop_index7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %gamma_ram"   --->   Operation 45 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln96_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln96_1"   --->   Operation 46 'read' 'trunc_ln96_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln"   --->   Operation 47 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sub_ln96_cast_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sub_ln96_cast"   --->   Operation 48 'read' 'sub_ln96_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add_ln96_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln96"   --->   Operation 49 'read' 'add_ln96_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln96_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %sext_ln96"   --->   Operation 50 'read' 'sext_ln96_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln96_3_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %trunc_ln96_3"   --->   Operation 51 'read' 'trunc_ln96_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln96_cast = sext i33 %sext_ln96_read"   --->   Operation 52 'sext' 'sext_ln96_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %gamma_ram, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ln_paras, void @empty_22, i32 0, i32 0, void @empty_13, i32 32, i32 8, void @empty_32, void @empty_33, void @empty_13, i32 64, i32 1, i32 64, i32 64, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %residual_loop_index7"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual5"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%residual_loop_index7_load = load i5 %residual_loop_index7"   --->   Operation 57 'load' 'residual_loop_index7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%residual_loop_index7_cast11 = zext i5 %residual_loop_index7_load"   --->   Operation 58 'zext' 'residual_loop_index7_cast11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.01ns)   --->   "%tmp = add i34 %sext_ln96_cast, i34 %residual_loop_index7_cast11"   --->   Operation 59 'add' 'tmp' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_cast = sext i34 %tmp"   --->   Operation 60 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.08ns)   --->   "%empty_248 = add i64 %tmp_cast, i64 %add_ln96_read"   --->   Operation 61 'add' 'empty_248' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %empty_248, i32 5, i32 63"   --->   Operation 62 'partselect' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.78ns)   --->   "%empty_254 = add i5 %residual_loop_index7_load, i5 1"   --->   Operation 63 'add' 'empty_254' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.75ns)   --->   "%exitcond8 = icmp_eq  i5 %empty_254, i5 %trunc_ln96_1_read"   --->   Operation 64 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond8, void %loop-memcpy-residual5.loop-memcpy-residual5_crit_edge, void %post-loop-memcpy-expansion2.loopexit.exitStub"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 %empty_254, i5 %residual_loop_index7"   --->   Operation 66 'store' 'store_ln0' <Predicate = (!exitcond8)> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual5"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!exitcond8)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_cast4_cast = sext i59 %p_cast4"   --->   Operation 68 'sext' 'p_cast4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ln_paras_addr = getelementptr i256 %ln_paras, i64 %p_cast4_cast"   --->   Operation 69 'getelementptr' 'ln_paras_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [38/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 70 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 71 [37/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 71 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 72 [36/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 72 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 73 [35/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 73 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 74 [34/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 74 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 75 [33/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 75 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 76 [32/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 76 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 77 [31/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 77 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 78 [30/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 78 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 79 [29/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 79 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 80 [28/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 80 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 81 [27/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 81 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 82 [26/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 82 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 83 [25/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 83 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 84 [24/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 84 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 85 [23/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 85 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 86 [22/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 86 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 87 [21/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 87 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 88 [20/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 88 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 89 [19/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 89 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 90 [18/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 90 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 91 [17/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 91 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 92 [16/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 92 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 93 [15/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 93 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 94 [14/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 94 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 95 [13/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 95 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 96 [12/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 96 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 97 [11/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 97 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 98 [10/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 98 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 99 [9/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 99 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 100 [8/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 100 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 101 [7/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 101 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 102 [6/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 102 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 103 [5/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 103 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 104 [4/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 104 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 105 [3/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 105 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 106 [2/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 106 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 107 [1/38] (7.30ns)   --->   "%ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1"   --->   Operation 107 'readreq' 'ln_paras_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 108 [1/1] (7.30ns)   --->   "%ln_paras_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %ln_paras_addr"   --->   Operation 108 'read' 'ln_paras_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 4.34>
ST_41 : Operation 109 [1/1] (0.00ns)   --->   "%residual_loop_index7_cast = zext i5 %residual_loop_index7_load"   --->   Operation 109 'zext' 'residual_loop_index7_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 111 [1/1] (0.83ns)   --->   "%empty = add i14 %trunc_ln96_3_read, i14 %residual_loop_index7_cast"   --->   Operation 111 'add' 'empty' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 112 [1/1] (0.78ns)   --->   "%tmp1 = add i5 %sub_ln96_cast_read, i5 %residual_loop_index7_load"   --->   Operation 112 'add' 'tmp1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 113 [1/1] (0.78ns)   --->   "%empty_249 = add i5 %tmp1, i5 %trunc_ln_read"   --->   Operation 113 'add' 'empty_249' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node empty_253)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_249, i3 0"   --->   Operation 114 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node empty_253)   --->   "%p_cast19 = zext i8 %tmp_3"   --->   Operation 115 'zext' 'p_cast19' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node empty_253)   --->   "%empty_250 = lshr i256 %ln_paras_addr_read, i256 %p_cast19"   --->   Operation 116 'lshr' 'empty_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node empty_253)   --->   "%empty_251 = trunc i256 %empty_250"   --->   Operation 117 'trunc' 'empty_251' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node empty_253)   --->   "%p_cast6_cast = zext i8 %empty_251"   --->   Operation 118 'zext' 'p_cast6_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 119 [1/1] (0.00ns)   --->   "%p_cast20 = zext i5 %tmp1"   --->   Operation 119 'zext' 'p_cast20' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 120 [1/1] (0.68ns)   --->   "%empty_252 = shl i32 1, i32 %p_cast20"   --->   Operation 120 'shl' 'empty_252' <Predicate = true> <Delay = 0.68> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node empty_253)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tmp1, i3 0"   --->   Operation 121 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node empty_253)   --->   "%p_cast21 = zext i8 %tmp_4"   --->   Operation 122 'zext' 'p_cast21' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 123 [1/1] (1.53ns) (out node of the LUT)   --->   "%empty_253 = shl i256 %p_cast6_cast, i256 %p_cast21"   --->   Operation 123 'shl' 'empty_253' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %empty, i32 5, i32 13"   --->   Operation 124 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 125 [1/1] (0.00ns)   --->   "%p_cast8_cast = zext i9 %tmp_5"   --->   Operation 125 'zext' 'p_cast8_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 126 [1/1] (0.00ns)   --->   "%gamma_ram_addr = getelementptr i256 %gamma_ram, i64 0, i64 %p_cast8_cast"   --->   Operation 126 'getelementptr' 'gamma_ram_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.p0i256, i9 %gamma_ram_addr, i256 %empty_253, i32 %empty_252"   --->   Operation 127 'store' 'store_ln0' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_41 : Operation 128 [1/1] (0.00ns)   --->   "%empty_255 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 31, i64 0"   --->   Operation 128 'speclooptripcount' 'empty_255' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (exitcond8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.1ns
The critical path consists of the following:
	'alloca' operation ('residual_loop_index7') [9]  (0 ns)
	'load' operation ('residual_loop_index7_load') on local variable 'residual_loop_index7' [23]  (0 ns)
	'add' operation ('tmp') [28]  (1.02 ns)
	'add' operation ('empty_248') [30]  (1.08 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('ln_paras_addr') [33]  (0 ns)
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request operation ('ln_paras_load_req') on port 'ln_paras' [34]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus read operation ('ln_paras_addr_read') on port 'ln_paras' [35]  (7.3 ns)

 <State 41>: 4.35ns
The critical path consists of the following:
	'add' operation ('tmp1') [36]  (0.789 ns)
	'add' operation ('empty_249') [37]  (0.789 ns)
	'lshr' operation ('empty_250') [40]  (0 ns)
	'shl' operation ('empty_253') [47]  (1.53 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.p0i256> on array 'gamma_ram' [51]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
