Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.tipos_fsm_plc
Compiling architecture simple of entity xil_defaultlib.Reg_Des [\Reg_Des(n=2)\]
Compiling architecture simple of entity xil_defaultlib.Debouncer [\Debouncer(n=2)\]
Compiling architecture fsm_simple of entity xil_defaultlib.CKE_Gen [cke_gen_default]
Compiling architecture estructura of entity xil_defaultlib.Sincronizador [\Sincronizador(n=2)\]
Compiling architecture comportamiento of entity xil_defaultlib.Reg_PLC [\Reg_PLC(n_bits_reg=4)\]
Compiling architecture comportamiento of entity xil_defaultlib.MUX_PLC [\MUX_PLC(n_bits_dir=4)\]
Compiling architecture comportamiento of entity xil_defaultlib.MUX_PLC [mux_plc_default]
Compiling architecture estructura of entity xil_defaultlib.FSM_PLC [\FSM_PLC(k=3,p=4,m=4)\]
Compiling architecture comportamiento of entity xil_defaultlib.test_bench
Built simulation snapshot Test_Bench_behav
