/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[160] ? in_data[191] : in_data[184];
  assign celloutsig_1_18z = !(celloutsig_1_1z[5] ? celloutsig_1_10z : celloutsig_1_15z[0]);
  assign celloutsig_0_18z = _00_ | celloutsig_0_9z[0];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_0_5z[4:0], celloutsig_0_0z };
  reg [6:0] _07_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _07_ <= 7'h00;
    else _07_ <= { celloutsig_0_1z, celloutsig_0_0z };
  assign { _01_[6:2], _00_, _01_[0] } = _07_;
  assign celloutsig_0_3z = celloutsig_0_1z[3:0] === celloutsig_0_1z[4:1];
  assign celloutsig_1_19z = in_data[189:185] <= { celloutsig_1_1z[6:4], celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z } <= { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[121:119], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z } <= { celloutsig_1_1z[6], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[88:86] < in_data[34:32];
  assign celloutsig_0_17z = { celloutsig_0_5z[9:1], _02_, celloutsig_0_10z } < { _02_[1], celloutsig_0_5z };
  assign celloutsig_0_5z = { celloutsig_0_4z[8:7], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } % { 1'h1, in_data[82:73], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, in_data[0] };
  assign celloutsig_1_2z = in_data[98:96] | in_data[101:99];
  assign celloutsig_1_8z = | { celloutsig_1_1z[6:4], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_7z = | celloutsig_1_1z[5:1];
  assign celloutsig_0_10z = ~^ in_data[71:66];
  assign celloutsig_1_3z = ~^ celloutsig_1_1z[9:2];
  assign celloutsig_1_5z = ~^ { celloutsig_1_1z[6:1], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_2z[1:0], celloutsig_1_8z };
  assign celloutsig_1_15z = { in_data[185:180], celloutsig_1_3z } >> { in_data[167:164], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_1z = in_data[87:82] >> { in_data[46:45], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_1z[4:2] >>> _01_[4:2];
  assign celloutsig_1_1z = { in_data[183:176], celloutsig_1_0z, celloutsig_1_0z } >>> in_data[141:132];
  assign celloutsig_0_4z = in_data[15:5] ~^ in_data[44:34];
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
