BITGEN: Bitstream Generator Radiant Software (64-bit) 2024.1.1.237.0  Patch Version(s) 22225
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Fri Aug 30 10:06:25 2024


Command: bitgen -w -gui -msgset C:/Users/SKothari/Downloads/GSRD2.0_Avant_CPNX_Beta/Final_Beta_Testing/golden_avant/soc_golden_gsrd/promote.xml -g REGISTER_INIT:ON soc_golden_gsrd_impl_1.udb C:/Users/SKothari/Downloads/GSRD2.0_Avant_CPNX_Beta/Final_Beta_Testing/golden_avant/soc_golden_gsrd/impl_1/soc_golden_gsrd_impl_1 

Running DRC.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_w[15] from driver R115C222_JLMMIRDATA15_PLL_CORE_I2 tail R115C222_JLMMIRDATA15_PLL_CORE_I2.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_w[14] from driver R115C222_JLMMIRDATA14_PLL_CORE_I2 tail R115C222_JLMMIRDATA14_PLL_CORE_I2.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_w[13] from driver R115C222_JLMMIRDATA13_PLL_CORE_I2 tail R115C222_JLMMIRDATA13_PLL_CORE_I2.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_w[12] from driver R115C222_JLMMIRDATA12_PLL_CORE_I2 tail R115C222_JLMMIRDATA12_PLL_CORE_I2.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_w[11] from driver R115C222_JLMMIRDATA11_PLL_CORE_I2 tail R115C222_JLMMIRDATA11_PLL_CORE_I2.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_w[10] from driver R115C222_JLMMIRDATA10_PLL_CORE_I2 tail R115C222_JLMMIRDATA10_PLL_CORE_I2.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_w[9] from driver R115C222_JLMMIRDATA9_PLL_CORE_I2 tail R115C222_JLMMIRDATA9_PLL_CORE_I2.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_w[8] from driver R115C222_JLMMIRDATA8_PLL_CORE_I2 tail R115C222_JLMMIRDATA8_PLL_CORE_I2.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_w[7] from driver R115C222_JLMMIRDATA7_PLL_CORE_I2 tail R115C222_JLMMIRDATA7_PLL_CORE_I2.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_w[6] from driver R115C222_JLMMIRDATA6_PLL_CORE_I2 tail R115C222_JLMMIRDATA6_PLL_CORE_I2.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_w[5] from driver R115C222_JLMMIRDATA5_PLL_CORE_I2 tail R115C222_JLMMIRDATA5_PLL_CORE_I2.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_w[4] from driver R115C222_JLMMIRDATA4_PLL_CORE_I2 tail R115C222_JLMMIRDATA4_PLL_CORE_I2.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_w[3] from driver R115C222_JLMMIRDATA3_PLL_CORE_I2 tail R115C222_JLMMIRDATA3_PLL_CORE_I2.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_w[2] from driver R115C222_JLMMIRDATA2_PLL_CORE_I2 tail R115C222_JLMMIRDATA2_PLL_CORE_I2.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_w[1] from driver R115C222_JLMMIRDATA1_PLL_CORE_I2 tail R115C222_JLMMIRDATA1_PLL_CORE_I2.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_w[0] from driver R115C222_JLMMIRDATA0_PLL_CORE_I2 tail R115C222_JLMMIRDATA0_PLL_CORE_I2.
WARNING <71001209> - Disconnected tail of routing path on signal pll0_inst.lscc_pll_inst.lmmi_rdata_valid_w from driver R115C222_JLMMIRDATAVALID_PLL_CORE_I2 tail R115C222_JLMMIRDATAVALID_PLL_CORE_I2.
WARNING <71003020> - Top module port 'TCK' does not connect to anything.
WARNING <71003020> - Top module port 'TMS' does not connect to anything.
WARNING <71003020> - Top module port 'TDI' does not connect to anything.
WARNING <71003020> - Top module port 'TDO' does not connect to anything.
DRC detected 0 errors and 17 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                  REGISTER_INIT  |                           ON**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK1  |                 NOT_SPECIFIED*  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK2  |                 NOT_SPECIFIED*  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|                       BOOT_SEL  |                         DUAL**  |
+---------------------------------+---------------------------------+
|                     MSPI_RESET  |                       DISABLE*  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                           3.1*  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|                MULTI_BOOT_MODE  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                 MULTI_BOOT_SEL  |                       STATIC**  |
+---------------------------------+---------------------------------+
|           MSPI_SIGNATURE_TIMER  |                         200MS*  |
+---------------------------------+---------------------------------+
|                      MSPI_CPOL  |                IDLE_CLOCK_LOW*  |
+---------------------------------+---------------------------------+
|                      MSPI_CPHA  |                    FIRST_EDGE*  |
+---------------------------------+---------------------------------+
|                   MSPI_TX_EDGE  |                       FALLING*  |
+---------------------------------+---------------------------------+
|                   MSPI_RX_EDGE  |                        RISING*  |
+---------------------------------+---------------------------------+
|                      SSPI_CPOL  |                IDLE_CLOCK_LOW*  |
+---------------------------------+---------------------------------+
|                      SSPI_CPHA  |                    FIRST_EDGE*  |
+---------------------------------+---------------------------------+
|                   SSPI_TX_EDGE  |                       FALLING*  |
+---------------------------------+---------------------------------+
|                   SSPI_RX_EDGE  |                        RISING*  |
+---------------------------------+---------------------------------+
|               SSPI_SHIFT_ORDER  |                     MSB_FIRST*  |
+---------------------------------+---------------------------------+
|          SSPI_DAISY_CHAIN_MODE  |                       DISABLE*  |
+---------------------------------+---------------------------------+
|           ERASE_EBR_ON_REFRESH  |                        ENABLE*  |
+---------------------------------+---------------------------------+
|                SIGNATURE_CHECK  |         ENABLE_LSCC_SIGNATURE*  |
+---------------------------------+---------------------------------+
|             MSPI_ADDRESS_32BIT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|             MSPI_COMMAND_32BIT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                SSPI_IDLE_TIMER  |                       DISABLE*  |
+---------------------------------+---------------------------------+
|  MSPI_PREAMBLE_DETECTION_TIMER  |                         200MS*  |
+---------------------------------+---------------------------------+
|                    DAISY_CHAIN  |                       DISABLE*  |
+---------------------------------+---------------------------------+
|          DAISY_CHAIN_WAIT_DONE  |                       DISABLE*  |
+---------------------------------+---------------------------------+
|              PROGRAMN_RECOVERY  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                MSPI_RESET_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                           OFF*  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Preliminary     Version 2.45.
 
Saving bit stream in "C:/Users/SKothari/Downloads/GSRD2.0_Avant_CPNX_Beta/Final_Beta_Testing/golden_avant/soc_golden_gsrd/impl_1/soc_golden_gsrd_impl_1.bit".
Loading register settings...
Processing register settings...
Writing all register frames...
WARNING <1009991> - Invalid primitive property name in BFD: PLLC_MODE.TEST_EN_CLK7
WARNING <1009991> - Invalid primitive property name in BFD: PLLC_MODE.TEST_EN_CLK7_OUT
WARNING <1009991> - Invalid primitive property name in BFD: PLLC_MODE.TEST_CLK7_OUT_SEL
WARNING <1009991> - Invalid primitive property name in BFD: PLLC_MODE.TEST_EN_CLK7_OUT
WARNING <1009991> - Invalid primitive property name in BFD: PLLC_MODE.TEST_EN_CLK7
WARNING <1009991> - Invalid primitive property name in BFD: PLLC_MODE.TEST_CLK7_OUT_SEL
WARNING <1009991> - Unspecified CONFIGIO_VOLTAGE_BANK2
WARNING <1009991> - Unspecified CONFIGIO_VOLTAGE_BANK1
Bitstream generation complete!

Note: Found debugger inserted in the design
