{"abstract":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"std_logic_1164.all"},{"text":" include.","type":"text"}],"variants":[{"paths":["\/documentation\/utilities\/vhdlparsing\/usestatement\/stdlogic1164"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/UseStatement\/stdLogic1164"},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"stdLogic1164"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"UseStatement","preciseIdentifier":"s:11VHDLParsing12UseStatementV"}]}]}],"sections":[],"kind":"symbol","schemaVersion":{"major":0,"minor":3,"patch":0},"metadata":{"role":"symbol","roleHeading":"Type Property","modules":[{"name":"Utilities","relatedModules":["VHDLParsing"]}],"externalID":"s:11VHDLParsing12UseStatementV9UtilitiesE12stdLogic1164ACvpZ","extendedModule":"VHDLParsing","symbolKind":"property","title":"stdLogic1164","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"stdLogic1164","kind":"identifier"},{"text":": ","kind":"text"},{"text":"UseStatement","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12UseStatementV"}]},"hierarchy":{"paths":[["doc:\/\/Utilities\/documentation\/Utilities","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/UseStatement"]]},"references":{"doc://Utilities/documentation/Utilities":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities","kind":"symbol","title":"Utilities","abstract":[],"type":"topic","url":"\/documentation\/utilities","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing/UseStatement/stdLogic1164":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/UseStatement\/stdLogic1164","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"stdLogic1164"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"UseStatement","preciseIdentifier":"s:11VHDLParsing12UseStatementV"}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/usestatement\/stdlogic1164","kind":"symbol","role":"symbol","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"std_logic_1164.all"},{"type":"text","text":" include."}],"title":"stdLogic1164"},"doc://Utilities/documentation/Utilities/VHDLParsing/UseStatement":{"url":"\/documentation\/utilities\/vhdlparsing\/usestatement","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/UseStatement","role":"symbol","type":"topic","fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"preciseIdentifier":"s:11VHDLParsing12UseStatementV","kind":"identifier","text":"UseStatement"}],"navigatorTitle":[{"kind":"identifier","text":"UseStatement"}],"abstract":[{"type":"text","text":"Add common includes."}],"title":"UseStatement","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","kind":"symbol","title":"VHDLParsing","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing","role":"collection"}}}