
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pwconv_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ba8 <.init>:
  401ba8:	stp	x29, x30, [sp, #-16]!
  401bac:	mov	x29, sp
  401bb0:	bl	4021d0 <ferror@plt+0x60>
  401bb4:	ldp	x29, x30, [sp], #16
  401bb8:	ret

Disassembly of section .plt:

0000000000401bc0 <strtoul@plt-0x20>:
  401bc0:	stp	x16, x30, [sp, #-16]!
  401bc4:	adrp	x16, 41a000 <ferror@plt+0x17e90>
  401bc8:	ldr	x17, [x16, #4088]
  401bcc:	add	x16, x16, #0xff8
  401bd0:	br	x17
  401bd4:	nop
  401bd8:	nop
  401bdc:	nop

0000000000401be0 <strtoul@plt>:
  401be0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401be4:	ldr	x17, [x16]
  401be8:	add	x16, x16, #0x0
  401bec:	br	x17

0000000000401bf0 <strlen@plt>:
  401bf0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401bf4:	ldr	x17, [x16, #8]
  401bf8:	add	x16, x16, #0x8
  401bfc:	br	x17

0000000000401c00 <fputs@plt>:
  401c00:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401c04:	ldr	x17, [x16, #16]
  401c08:	add	x16, x16, #0x10
  401c0c:	br	x17

0000000000401c10 <syslog@plt>:
  401c10:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401c14:	ldr	x17, [x16, #24]
  401c18:	add	x16, x16, #0x18
  401c1c:	br	x17

0000000000401c20 <putpwent@plt>:
  401c20:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401c24:	ldr	x17, [x16, #32]
  401c28:	add	x16, x16, #0x20
  401c2c:	br	x17

0000000000401c30 <exit@plt>:
  401c30:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401c34:	ldr	x17, [x16, #40]
  401c38:	add	x16, x16, #0x28
  401c3c:	br	x17

0000000000401c40 <perror@plt>:
  401c40:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401c44:	ldr	x17, [x16, #48]
  401c48:	add	x16, x16, #0x30
  401c4c:	br	x17

0000000000401c50 <ulckpwdf@plt>:
  401c50:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401c54:	ldr	x17, [x16, #56]
  401c58:	add	x16, x16, #0x38
  401c5c:	br	x17

0000000000401c60 <strtoll@plt>:
  401c60:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401c64:	ldr	x17, [x16, #64]
  401c68:	add	x16, x16, #0x40
  401c6c:	br	x17

0000000000401c70 <geteuid@plt>:
  401c70:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401c74:	ldr	x17, [x16, #72]
  401c78:	add	x16, x16, #0x48
  401c7c:	br	x17

0000000000401c80 <getuid@plt>:
  401c80:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401c84:	ldr	x17, [x16, #80]
  401c88:	add	x16, x16, #0x50
  401c8c:	br	x17

0000000000401c90 <putc@plt>:
  401c90:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401c94:	ldr	x17, [x16, #88]
  401c98:	add	x16, x16, #0x58
  401c9c:	br	x17

0000000000401ca0 <fputc@plt>:
  401ca0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401ca4:	ldr	x17, [x16, #96]
  401ca8:	add	x16, x16, #0x60
  401cac:	br	x17

0000000000401cb0 <qsort@plt>:
  401cb0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401cb4:	ldr	x17, [x16, #104]
  401cb8:	add	x16, x16, #0x68
  401cbc:	br	x17

0000000000401cc0 <kill@plt>:
  401cc0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401cc4:	ldr	x17, [x16, #112]
  401cc8:	add	x16, x16, #0x70
  401ccc:	br	x17

0000000000401cd0 <fork@plt>:
  401cd0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401cd4:	ldr	x17, [x16, #120]
  401cd8:	add	x16, x16, #0x78
  401cdc:	br	x17

0000000000401ce0 <snprintf@plt>:
  401ce0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401ce4:	ldr	x17, [x16, #128]
  401ce8:	add	x16, x16, #0x80
  401cec:	br	x17

0000000000401cf0 <fileno@plt>:
  401cf0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401cf4:	ldr	x17, [x16, #136]
  401cf8:	add	x16, x16, #0x88
  401cfc:	br	x17

0000000000401d00 <fclose@plt>:
  401d00:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401d04:	ldr	x17, [x16, #144]
  401d08:	add	x16, x16, #0x90
  401d0c:	br	x17

0000000000401d10 <fsync@plt>:
  401d10:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401d14:	ldr	x17, [x16, #152]
  401d18:	add	x16, x16, #0x98
  401d1c:	br	x17

0000000000401d20 <getpid@plt>:
  401d20:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401d24:	ldr	x17, [x16, #160]
  401d28:	add	x16, x16, #0xa0
  401d2c:	br	x17

0000000000401d30 <fopen@plt>:
  401d30:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401d34:	ldr	x17, [x16, #168]
  401d38:	add	x16, x16, #0xa8
  401d3c:	br	x17

0000000000401d40 <time@plt>:
  401d40:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401d44:	ldr	x17, [x16, #176]
  401d48:	add	x16, x16, #0xb0
  401d4c:	br	x17

0000000000401d50 <malloc@plt>:
  401d50:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401d54:	ldr	x17, [x16, #184]
  401d58:	add	x16, x16, #0xb8
  401d5c:	br	x17

0000000000401d60 <chmod@plt>:
  401d60:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401d64:	ldr	x17, [x16, #192]
  401d68:	add	x16, x16, #0xc0
  401d6c:	br	x17

0000000000401d70 <open@plt>:
  401d70:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401d74:	ldr	x17, [x16, #200]
  401d78:	add	x16, x16, #0xc8
  401d7c:	br	x17

0000000000401d80 <bindtextdomain@plt>:
  401d80:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401d84:	ldr	x17, [x16, #208]
  401d88:	add	x16, x16, #0xd0
  401d8c:	br	x17

0000000000401d90 <__libc_start_main@plt>:
  401d90:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401d94:	ldr	x17, [x16, #216]
  401d98:	add	x16, x16, #0xd8
  401d9c:	br	x17

0000000000401da0 <memset@plt>:
  401da0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401da4:	ldr	x17, [x16, #224]
  401da8:	add	x16, x16, #0xe0
  401dac:	br	x17

0000000000401db0 <fdopen@plt>:
  401db0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401db4:	ldr	x17, [x16, #232]
  401db8:	add	x16, x16, #0xe8
  401dbc:	br	x17

0000000000401dc0 <sleep@plt>:
  401dc0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401dc4:	ldr	x17, [x16, #240]
  401dc8:	add	x16, x16, #0xf0
  401dcc:	br	x17

0000000000401dd0 <fchmod@plt>:
  401dd0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401dd4:	ldr	x17, [x16, #248]
  401dd8:	add	x16, x16, #0xf8
  401ddc:	br	x17

0000000000401de0 <strcasecmp@plt>:
  401de0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401de4:	ldr	x17, [x16, #256]
  401de8:	add	x16, x16, #0x100
  401dec:	br	x17

0000000000401df0 <realloc@plt>:
  401df0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401df4:	ldr	x17, [x16, #264]
  401df8:	add	x16, x16, #0x108
  401dfc:	br	x17

0000000000401e00 <putspent@plt>:
  401e00:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401e04:	ldr	x17, [x16, #272]
  401e08:	add	x16, x16, #0x110
  401e0c:	br	x17

0000000000401e10 <getc@plt>:
  401e10:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401e14:	ldr	x17, [x16, #280]
  401e18:	add	x16, x16, #0x118
  401e1c:	br	x17

0000000000401e20 <lckpwdf@plt>:
  401e20:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401e24:	ldr	x17, [x16, #288]
  401e28:	add	x16, x16, #0x120
  401e2c:	br	x17

0000000000401e30 <strdup@plt>:
  401e30:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401e34:	ldr	x17, [x16, #296]
  401e38:	add	x16, x16, #0x128
  401e3c:	br	x17

0000000000401e40 <strerror@plt>:
  401e40:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401e44:	ldr	x17, [x16, #304]
  401e48:	add	x16, x16, #0x130
  401e4c:	br	x17

0000000000401e50 <close@plt>:
  401e50:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401e54:	ldr	x17, [x16, #312]
  401e58:	add	x16, x16, #0x138
  401e5c:	br	x17

0000000000401e60 <strrchr@plt>:
  401e60:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401e64:	ldr	x17, [x16, #320]
  401e68:	add	x16, x16, #0x140
  401e6c:	br	x17

0000000000401e70 <__gmon_start__@plt>:
  401e70:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401e74:	ldr	x17, [x16, #328]
  401e78:	add	x16, x16, #0x148
  401e7c:	br	x17

0000000000401e80 <write@plt>:
  401e80:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401e84:	ldr	x17, [x16, #336]
  401e88:	add	x16, x16, #0x150
  401e8c:	br	x17

0000000000401e90 <fseek@plt>:
  401e90:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401e94:	ldr	x17, [x16, #344]
  401e98:	add	x16, x16, #0x158
  401e9c:	br	x17

0000000000401ea0 <abort@plt>:
  401ea0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401ea4:	ldr	x17, [x16, #352]
  401ea8:	add	x16, x16, #0x160
  401eac:	br	x17

0000000000401eb0 <openlog@plt>:
  401eb0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401eb4:	ldr	x17, [x16, #360]
  401eb8:	add	x16, x16, #0x168
  401ebc:	br	x17

0000000000401ec0 <access@plt>:
  401ec0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401ec4:	ldr	x17, [x16, #368]
  401ec8:	add	x16, x16, #0x170
  401ecc:	br	x17

0000000000401ed0 <feof@plt>:
  401ed0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401ed4:	ldr	x17, [x16, #376]
  401ed8:	add	x16, x16, #0x178
  401edc:	br	x17

0000000000401ee0 <textdomain@plt>:
  401ee0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401ee4:	ldr	x17, [x16, #384]
  401ee8:	add	x16, x16, #0x180
  401eec:	br	x17

0000000000401ef0 <getopt_long@plt>:
  401ef0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401ef4:	ldr	x17, [x16, #392]
  401ef8:	add	x16, x16, #0x188
  401efc:	br	x17

0000000000401f00 <strcmp@plt>:
  401f00:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401f04:	ldr	x17, [x16, #400]
  401f08:	add	x16, x16, #0x190
  401f0c:	br	x17

0000000000401f10 <__ctype_b_loc@plt>:
  401f10:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401f14:	ldr	x17, [x16, #408]
  401f18:	add	x16, x16, #0x198
  401f1c:	br	x17

0000000000401f20 <strtol@plt>:
  401f20:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401f24:	ldr	x17, [x16, #416]
  401f28:	add	x16, x16, #0x1a0
  401f2c:	br	x17

0000000000401f30 <setreuid@plt>:
  401f30:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401f34:	ldr	x17, [x16, #424]
  401f38:	add	x16, x16, #0x1a8
  401f3c:	br	x17

0000000000401f40 <chdir@plt>:
  401f40:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401f44:	ldr	x17, [x16, #432]
  401f48:	add	x16, x16, #0x1b0
  401f4c:	br	x17

0000000000401f50 <free@plt>:
  401f50:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401f54:	ldr	x17, [x16, #440]
  401f58:	add	x16, x16, #0x1b8
  401f5c:	br	x17

0000000000401f60 <getgid@plt>:
  401f60:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401f64:	ldr	x17, [x16, #448]
  401f68:	add	x16, x16, #0x1c0
  401f6c:	br	x17

0000000000401f70 <setregid@plt>:
  401f70:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401f74:	ldr	x17, [x16, #456]
  401f78:	add	x16, x16, #0x1c8
  401f7c:	br	x17

0000000000401f80 <strspn@plt>:
  401f80:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401f84:	ldr	x17, [x16, #464]
  401f88:	add	x16, x16, #0x1d0
  401f8c:	br	x17

0000000000401f90 <strchr@plt>:
  401f90:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401f94:	ldr	x17, [x16, #472]
  401f98:	add	x16, x16, #0x1d8
  401f9c:	br	x17

0000000000401fa0 <strtoull@plt>:
  401fa0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401fa4:	ldr	x17, [x16, #480]
  401fa8:	add	x16, x16, #0x1e0
  401fac:	br	x17

0000000000401fb0 <execve@plt>:
  401fb0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401fb4:	ldr	x17, [x16, #488]
  401fb8:	add	x16, x16, #0x1e8
  401fbc:	br	x17

0000000000401fc0 <rename@plt>:
  401fc0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401fc4:	ldr	x17, [x16, #496]
  401fc8:	add	x16, x16, #0x1f0
  401fcc:	br	x17

0000000000401fd0 <utime@plt>:
  401fd0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401fd4:	ldr	x17, [x16, #504]
  401fd8:	add	x16, x16, #0x1f8
  401fdc:	br	x17

0000000000401fe0 <sgetspent@plt>:
  401fe0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401fe4:	ldr	x17, [x16, #512]
  401fe8:	add	x16, x16, #0x200
  401fec:	br	x17

0000000000401ff0 <fcntl@plt>:
  401ff0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  401ff4:	ldr	x17, [x16, #520]
  401ff8:	add	x16, x16, #0x208
  401ffc:	br	x17

0000000000402000 <fflush@plt>:
  402000:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402004:	ldr	x17, [x16, #528]
  402008:	add	x16, x16, #0x210
  40200c:	br	x17

0000000000402010 <strcpy@plt>:
  402010:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402014:	ldr	x17, [x16, #536]
  402018:	add	x16, x16, #0x218
  40201c:	br	x17

0000000000402020 <chroot@plt>:
  402020:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402024:	ldr	x17, [x16, #544]
  402028:	add	x16, x16, #0x220
  40202c:	br	x17

0000000000402030 <__lxstat@plt>:
  402030:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402034:	ldr	x17, [x16, #552]
  402038:	add	x16, x16, #0x228
  40203c:	br	x17

0000000000402040 <read@plt>:
  402040:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402044:	ldr	x17, [x16, #560]
  402048:	add	x16, x16, #0x230
  40204c:	br	x17

0000000000402050 <__fxstat@plt>:
  402050:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402054:	ldr	x17, [x16, #568]
  402058:	add	x16, x16, #0x238
  40205c:	br	x17

0000000000402060 <link@plt>:
  402060:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402064:	ldr	x17, [x16, #576]
  402068:	add	x16, x16, #0x240
  40206c:	br	x17

0000000000402070 <realpath@plt>:
  402070:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402074:	ldr	x17, [x16, #584]
  402078:	add	x16, x16, #0x248
  40207c:	br	x17

0000000000402080 <strncpy@plt>:
  402080:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402084:	ldr	x17, [x16, #592]
  402088:	add	x16, x16, #0x250
  40208c:	br	x17

0000000000402090 <umask@plt>:
  402090:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402094:	ldr	x17, [x16, #600]
  402098:	add	x16, x16, #0x258
  40209c:	br	x17

00000000004020a0 <strcspn@plt>:
  4020a0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  4020a4:	ldr	x17, [x16, #608]
  4020a8:	add	x16, x16, #0x260
  4020ac:	br	x17

00000000004020b0 <printf@plt>:
  4020b0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  4020b4:	ldr	x17, [x16, #616]
  4020b8:	add	x16, x16, #0x268
  4020bc:	br	x17

00000000004020c0 <__assert_fail@plt>:
  4020c0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  4020c4:	ldr	x17, [x16, #624]
  4020c8:	add	x16, x16, #0x270
  4020cc:	br	x17

00000000004020d0 <__errno_location@plt>:
  4020d0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  4020d4:	ldr	x17, [x16, #632]
  4020d8:	add	x16, x16, #0x278
  4020dc:	br	x17

00000000004020e0 <getenv@plt>:
  4020e0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  4020e4:	ldr	x17, [x16, #640]
  4020e8:	add	x16, x16, #0x280
  4020ec:	br	x17

00000000004020f0 <__xstat@plt>:
  4020f0:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  4020f4:	ldr	x17, [x16, #648]
  4020f8:	add	x16, x16, #0x288
  4020fc:	br	x17

0000000000402100 <waitpid@plt>:
  402100:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402104:	ldr	x17, [x16, #656]
  402108:	add	x16, x16, #0x290
  40210c:	br	x17

0000000000402110 <unlink@plt>:
  402110:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402114:	ldr	x17, [x16, #664]
  402118:	add	x16, x16, #0x298
  40211c:	br	x17

0000000000402120 <gettext@plt>:
  402120:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402124:	ldr	x17, [x16, #672]
  402128:	add	x16, x16, #0x2a0
  40212c:	br	x17

0000000000402130 <fchown@plt>:
  402130:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402134:	ldr	x17, [x16, #680]
  402138:	add	x16, x16, #0x2a8
  40213c:	br	x17

0000000000402140 <fprintf@plt>:
  402140:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402144:	ldr	x17, [x16, #688]
  402148:	add	x16, x16, #0x2b0
  40214c:	br	x17

0000000000402150 <fgets@plt>:
  402150:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402154:	ldr	x17, [x16, #696]
  402158:	add	x16, x16, #0x2b8
  40215c:	br	x17

0000000000402160 <setlocale@plt>:
  402160:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402164:	ldr	x17, [x16, #704]
  402168:	add	x16, x16, #0x2c0
  40216c:	br	x17

0000000000402170 <ferror@plt>:
  402170:	adrp	x16, 41b000 <ferror@plt+0x18e90>
  402174:	ldr	x17, [x16, #712]
  402178:	add	x16, x16, #0x2c8
  40217c:	br	x17

Disassembly of section .text:

0000000000402180 <.text>:
  402180:	mov	x29, #0x0                   	// #0
  402184:	mov	x30, #0x0                   	// #0
  402188:	mov	x5, x0
  40218c:	ldr	x1, [sp]
  402190:	add	x2, sp, #0x8
  402194:	mov	x6, sp
  402198:	movz	x0, #0x0, lsl #48
  40219c:	movk	x0, #0x0, lsl #32
  4021a0:	movk	x0, #0x40, lsl #16
  4021a4:	movk	x0, #0x25a0
  4021a8:	movz	x3, #0x0, lsl #48
  4021ac:	movk	x3, #0x0, lsl #32
  4021b0:	movk	x3, #0x40, lsl #16
  4021b4:	movk	x3, #0x7d38
  4021b8:	movz	x4, #0x0, lsl #48
  4021bc:	movk	x4, #0x0, lsl #32
  4021c0:	movk	x4, #0x40, lsl #16
  4021c4:	movk	x4, #0x7db8
  4021c8:	bl	401d90 <__libc_start_main@plt>
  4021cc:	bl	401ea0 <abort@plt>
  4021d0:	adrp	x0, 41a000 <ferror@plt+0x17e90>
  4021d4:	ldr	x0, [x0, #4064]
  4021d8:	cbz	x0, 4021e0 <ferror@plt+0x70>
  4021dc:	b	401e70 <__gmon_start__@plt>
  4021e0:	ret
  4021e4:	nop
  4021e8:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4021ec:	add	x0, x0, #0x128
  4021f0:	adrp	x1, 41c000 <ferror@plt+0x19e90>
  4021f4:	add	x1, x1, #0x128
  4021f8:	cmp	x1, x0
  4021fc:	b.eq	402214 <ferror@plt+0xa4>  // b.none
  402200:	adrp	x1, 407000 <ferror@plt+0x4e90>
  402204:	ldr	x1, [x1, #3592]
  402208:	cbz	x1, 402214 <ferror@plt+0xa4>
  40220c:	mov	x16, x1
  402210:	br	x16
  402214:	ret
  402218:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40221c:	add	x0, x0, #0x128
  402220:	adrp	x1, 41c000 <ferror@plt+0x19e90>
  402224:	add	x1, x1, #0x128
  402228:	sub	x1, x1, x0
  40222c:	lsr	x2, x1, #63
  402230:	add	x1, x2, x1, asr #3
  402234:	cmp	xzr, x1, asr #1
  402238:	asr	x1, x1, #1
  40223c:	b.eq	402254 <ferror@plt+0xe4>  // b.none
  402240:	adrp	x2, 407000 <ferror@plt+0x4e90>
  402244:	ldr	x2, [x2, #3600]
  402248:	cbz	x2, 402254 <ferror@plt+0xe4>
  40224c:	mov	x16, x2
  402250:	br	x16
  402254:	ret
  402258:	stp	x29, x30, [sp, #-32]!
  40225c:	mov	x29, sp
  402260:	str	x19, [sp, #16]
  402264:	adrp	x19, 41c000 <ferror@plt+0x19e90>
  402268:	ldrb	w0, [x19, #336]
  40226c:	cbnz	w0, 40227c <ferror@plt+0x10c>
  402270:	bl	4021e8 <ferror@plt+0x78>
  402274:	mov	w0, #0x1                   	// #1
  402278:	strb	w0, [x19, #336]
  40227c:	ldr	x19, [sp, #16]
  402280:	ldp	x29, x30, [sp], #32
  402284:	ret
  402288:	b	402218 <ferror@plt+0xa8>
  40228c:	stp	x29, x30, [sp, #-96]!
  402290:	mov	x29, sp
  402294:	stp	x19, x20, [sp, #16]
  402298:	str	x21, [sp, #32]
  40229c:	str	w0, [sp, #60]
  4022a0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4022a4:	add	x0, x0, #0x152
  4022a8:	ldrb	w0, [x0]
  4022ac:	cmp	w0, #0x0
  4022b0:	b.eq	402380 <ferror@plt+0x210>  // b.none
  4022b4:	bl	404780 <ferror@plt+0x2610>
  4022b8:	cmp	w0, #0x0
  4022bc:	b.ne	402380 <ferror@plt+0x210>  // b.any
  4022c0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4022c4:	add	x0, x0, #0x128
  4022c8:	ldr	x19, [x0]
  4022cc:	adrp	x0, 407000 <ferror@plt+0x4e90>
  4022d0:	add	x0, x0, #0xe18
  4022d4:	bl	402120 <gettext@plt>
  4022d8:	mov	x21, x0
  4022dc:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4022e0:	add	x0, x0, #0x5a8
  4022e4:	ldr	x20, [x0]
  4022e8:	bl	40462c <ferror@plt+0x24bc>
  4022ec:	mov	x3, x0
  4022f0:	mov	x2, x20
  4022f4:	mov	x1, x21
  4022f8:	mov	x0, x19
  4022fc:	bl	402140 <fprintf@plt>
  402300:	mov	x1, #0x0                   	// #0
  402304:	mov	w0, #0x6                   	// #6
  402308:	bl	402160 <setlocale@plt>
  40230c:	str	x0, [sp, #72]
  402310:	str	xzr, [sp, #88]
  402314:	ldr	x0, [sp, #72]
  402318:	cmp	x0, #0x0
  40231c:	b.eq	40232c <ferror@plt+0x1bc>  // b.none
  402320:	ldr	x0, [sp, #72]
  402324:	bl	401e30 <strdup@plt>
  402328:	str	x0, [sp, #88]
  40232c:	ldr	x0, [sp, #88]
  402330:	cmp	x0, #0x0
  402334:	b.eq	402348 <ferror@plt+0x1d8>  // b.none
  402338:	adrp	x0, 407000 <ferror@plt+0x4e90>
  40233c:	add	x1, x0, #0xe38
  402340:	mov	w0, #0x6                   	// #6
  402344:	bl	402160 <setlocale@plt>
  402348:	bl	40462c <ferror@plt+0x24bc>
  40234c:	mov	x2, x0
  402350:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402354:	add	x1, x0, #0xe40
  402358:	mov	w0, #0x3                   	// #3
  40235c:	bl	401c10 <syslog@plt>
  402360:	ldr	x0, [sp, #88]
  402364:	cmp	x0, #0x0
  402368:	b.eq	402380 <ferror@plt+0x210>  // b.none
  40236c:	ldr	x1, [sp, #88]
  402370:	mov	w0, #0x6                   	// #6
  402374:	bl	402160 <setlocale@plt>
  402378:	ldr	x0, [sp, #88]
  40237c:	bl	401f50 <free@plt>
  402380:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402384:	add	x0, x0, #0x151
  402388:	ldrb	w0, [x0]
  40238c:	cmp	w0, #0x0
  402390:	b.eq	402460 <ferror@plt+0x2f0>  // b.none
  402394:	bl	404efc <ferror@plt+0x2d8c>
  402398:	cmp	w0, #0x0
  40239c:	b.ne	402460 <ferror@plt+0x2f0>  // b.any
  4023a0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4023a4:	add	x0, x0, #0x128
  4023a8:	ldr	x19, [x0]
  4023ac:	adrp	x0, 407000 <ferror@plt+0x4e90>
  4023b0:	add	x0, x0, #0xe18
  4023b4:	bl	402120 <gettext@plt>
  4023b8:	mov	x21, x0
  4023bc:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4023c0:	add	x0, x0, #0x5a8
  4023c4:	ldr	x20, [x0]
  4023c8:	bl	404d98 <ferror@plt+0x2c28>
  4023cc:	mov	x3, x0
  4023d0:	mov	x2, x20
  4023d4:	mov	x1, x21
  4023d8:	mov	x0, x19
  4023dc:	bl	402140 <fprintf@plt>
  4023e0:	mov	x1, #0x0                   	// #0
  4023e4:	mov	w0, #0x6                   	// #6
  4023e8:	bl	402160 <setlocale@plt>
  4023ec:	str	x0, [sp, #64]
  4023f0:	str	xzr, [sp, #80]
  4023f4:	ldr	x0, [sp, #64]
  4023f8:	cmp	x0, #0x0
  4023fc:	b.eq	40240c <ferror@plt+0x29c>  // b.none
  402400:	ldr	x0, [sp, #64]
  402404:	bl	401e30 <strdup@plt>
  402408:	str	x0, [sp, #80]
  40240c:	ldr	x0, [sp, #80]
  402410:	cmp	x0, #0x0
  402414:	b.eq	402428 <ferror@plt+0x2b8>  // b.none
  402418:	adrp	x0, 407000 <ferror@plt+0x4e90>
  40241c:	add	x1, x0, #0xe38
  402420:	mov	w0, #0x6                   	// #6
  402424:	bl	402160 <setlocale@plt>
  402428:	bl	404d98 <ferror@plt+0x2c28>
  40242c:	mov	x2, x0
  402430:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402434:	add	x1, x0, #0xe40
  402438:	mov	w0, #0x3                   	// #3
  40243c:	bl	401c10 <syslog@plt>
  402440:	ldr	x0, [sp, #80]
  402444:	cmp	x0, #0x0
  402448:	b.eq	402460 <ferror@plt+0x2f0>  // b.none
  40244c:	ldr	x1, [sp, #80]
  402450:	mov	w0, #0x6                   	// #6
  402454:	bl	402160 <setlocale@plt>
  402458:	ldr	x0, [sp, #80]
  40245c:	bl	401f50 <free@plt>
  402460:	ldr	w0, [sp, #60]
  402464:	bl	401c30 <exit@plt>
  402468:	stp	x29, x30, [sp, #-48]!
  40246c:	mov	x29, sp
  402470:	str	w0, [sp, #28]
  402474:	ldr	w0, [sp, #28]
  402478:	cmp	w0, #0x0
  40247c:	b.eq	402490 <ferror@plt+0x320>  // b.none
  402480:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402484:	add	x0, x0, #0x128
  402488:	ldr	x0, [x0]
  40248c:	b	40249c <ferror@plt+0x32c>
  402490:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402494:	add	x0, x0, #0x138
  402498:	ldr	x0, [x0]
  40249c:	str	x0, [sp, #40]
  4024a0:	adrp	x0, 407000 <ferror@plt+0x4e90>
  4024a4:	add	x0, x0, #0xe58
  4024a8:	bl	402120 <gettext@plt>
  4024ac:	mov	x1, x0
  4024b0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4024b4:	add	x0, x0, #0x5a8
  4024b8:	ldr	x0, [x0]
  4024bc:	mov	x2, x0
  4024c0:	ldr	x0, [sp, #40]
  4024c4:	bl	402140 <fprintf@plt>
  4024c8:	adrp	x0, 407000 <ferror@plt+0x4e90>
  4024cc:	add	x0, x0, #0xe78
  4024d0:	bl	402120 <gettext@plt>
  4024d4:	ldr	x1, [sp, #40]
  4024d8:	bl	401c00 <fputs@plt>
  4024dc:	adrp	x0, 407000 <ferror@plt+0x4e90>
  4024e0:	add	x0, x0, #0xec0
  4024e4:	bl	402120 <gettext@plt>
  4024e8:	ldr	x1, [sp, #40]
  4024ec:	bl	401c00 <fputs@plt>
  4024f0:	ldr	x1, [sp, #40]
  4024f4:	mov	w0, #0xa                   	// #10
  4024f8:	bl	401ca0 <fputc@plt>
  4024fc:	ldr	w0, [sp, #28]
  402500:	bl	401c30 <exit@plt>
  402504:	stp	x29, x30, [sp, #-48]!
  402508:	mov	x29, sp
  40250c:	str	w0, [sp, #28]
  402510:	str	x1, [sp, #16]
  402514:	b	402544 <ferror@plt+0x3d4>
  402518:	ldr	w0, [sp, #44]
  40251c:	cmp	w0, #0x52
  402520:	b.eq	402544 <ferror@plt+0x3d4>  // b.none
  402524:	ldr	w0, [sp, #44]
  402528:	cmp	w0, #0x68
  40252c:	b.ne	40253c <ferror@plt+0x3cc>  // b.any
  402530:	mov	w0, #0x0                   	// #0
  402534:	bl	402468 <ferror@plt+0x2f8>
  402538:	b	402544 <ferror@plt+0x3d4>
  40253c:	mov	w0, #0x2                   	// #2
  402540:	bl	402468 <ferror@plt+0x2f8>
  402544:	mov	x4, #0x0                   	// #0
  402548:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  40254c:	add	x3, x0, #0x2e0
  402550:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402554:	add	x2, x0, #0xf00
  402558:	ldr	x1, [sp, #16]
  40255c:	ldr	w0, [sp, #28]
  402560:	bl	401ef0 <getopt_long@plt>
  402564:	str	w0, [sp, #44]
  402568:	ldr	w0, [sp, #44]
  40256c:	cmn	w0, #0x1
  402570:	b.ne	402518 <ferror@plt+0x3a8>  // b.any
  402574:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402578:	add	x0, x0, #0x130
  40257c:	ldr	w0, [x0]
  402580:	ldr	w1, [sp, #28]
  402584:	cmp	w1, w0
  402588:	b.eq	402594 <ferror@plt+0x424>  // b.none
  40258c:	mov	w0, #0x2                   	// #2
  402590:	bl	402468 <ferror@plt+0x2f8>
  402594:	nop
  402598:	ldp	x29, x30, [sp], #48
  40259c:	ret
  4025a0:	stp	x29, x30, [sp, #-288]!
  4025a4:	mov	x29, sp
  4025a8:	stp	x19, x20, [sp, #16]
  4025ac:	stp	x21, x22, [sp, #32]
  4025b0:	str	w0, [sp, #60]
  4025b4:	str	x1, [sp, #48]
  4025b8:	ldr	x0, [sp, #48]
  4025bc:	ldr	x0, [x0]
  4025c0:	bl	402ef0 <ferror@plt+0xd80>
  4025c4:	mov	x1, x0
  4025c8:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4025cc:	add	x0, x0, #0x5a8
  4025d0:	str	x1, [x0]
  4025d4:	adrp	x0, 407000 <ferror@plt+0x4e90>
  4025d8:	add	x1, x0, #0xf08
  4025dc:	mov	w0, #0x6                   	// #6
  4025e0:	bl	402160 <setlocale@plt>
  4025e4:	adrp	x0, 407000 <ferror@plt+0x4e90>
  4025e8:	add	x1, x0, #0xf10
  4025ec:	adrp	x0, 407000 <ferror@plt+0x4e90>
  4025f0:	add	x0, x0, #0xf28
  4025f4:	bl	401d80 <bindtextdomain@plt>
  4025f8:	adrp	x0, 407000 <ferror@plt+0x4e90>
  4025fc:	add	x0, x0, #0xf28
  402600:	bl	401ee0 <textdomain@plt>
  402604:	ldr	x2, [sp, #48]
  402608:	ldr	w1, [sp, #60]
  40260c:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402610:	add	x0, x0, #0xf30
  402614:	bl	4030e4 <ferror@plt+0xf74>
  402618:	mov	w2, #0x50                  	// #80
  40261c:	mov	w1, #0x1                   	// #1
  402620:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402624:	add	x0, x0, #0xf38
  402628:	bl	401eb0 <openlog@plt>
  40262c:	ldr	x1, [sp, #48]
  402630:	ldr	w0, [sp, #60]
  402634:	bl	402504 <ferror@plt+0x394>
  402638:	bl	404638 <ferror@plt+0x24c8>
  40263c:	cmp	w0, #0x0
  402640:	b.ne	40268c <ferror@plt+0x51c>  // b.any
  402644:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402648:	add	x0, x0, #0x128
  40264c:	ldr	x19, [x0]
  402650:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402654:	add	x0, x0, #0xf40
  402658:	bl	402120 <gettext@plt>
  40265c:	mov	x21, x0
  402660:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402664:	add	x0, x0, #0x5a8
  402668:	ldr	x20, [x0]
  40266c:	bl	40462c <ferror@plt+0x24bc>
  402670:	mov	x3, x0
  402674:	mov	x2, x20
  402678:	mov	x1, x21
  40267c:	mov	x0, x19
  402680:	bl	402140 <fprintf@plt>
  402684:	mov	w0, #0x5                   	// #5
  402688:	bl	40228c <ferror@plt+0x11c>
  40268c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402690:	add	x0, x0, #0x152
  402694:	mov	w1, #0x1                   	// #1
  402698:	strb	w1, [x0]
  40269c:	mov	w0, #0x42                  	// #66
  4026a0:	bl	404654 <ferror@plt+0x24e4>
  4026a4:	cmp	w0, #0x0
  4026a8:	b.ne	4026f4 <ferror@plt+0x584>  // b.any
  4026ac:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4026b0:	add	x0, x0, #0x128
  4026b4:	ldr	x19, [x0]
  4026b8:	adrp	x0, 407000 <ferror@plt+0x4e90>
  4026bc:	add	x0, x0, #0xf68
  4026c0:	bl	402120 <gettext@plt>
  4026c4:	mov	x21, x0
  4026c8:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4026cc:	add	x0, x0, #0x5a8
  4026d0:	ldr	x20, [x0]
  4026d4:	bl	40462c <ferror@plt+0x24bc>
  4026d8:	mov	x3, x0
  4026dc:	mov	x2, x20
  4026e0:	mov	x1, x21
  4026e4:	mov	x0, x19
  4026e8:	bl	402140 <fprintf@plt>
  4026ec:	mov	w0, #0x4                   	// #4
  4026f0:	bl	40228c <ferror@plt+0x11c>
  4026f4:	bl	404de4 <ferror@plt+0x2c74>
  4026f8:	cmp	w0, #0x0
  4026fc:	b.ne	402748 <ferror@plt+0x5d8>  // b.any
  402700:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402704:	add	x0, x0, #0x128
  402708:	ldr	x19, [x0]
  40270c:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402710:	add	x0, x0, #0xf40
  402714:	bl	402120 <gettext@plt>
  402718:	mov	x21, x0
  40271c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402720:	add	x0, x0, #0x5a8
  402724:	ldr	x20, [x0]
  402728:	bl	404d98 <ferror@plt+0x2c28>
  40272c:	mov	x3, x0
  402730:	mov	x2, x20
  402734:	mov	x1, x21
  402738:	mov	x0, x19
  40273c:	bl	402140 <fprintf@plt>
  402740:	mov	w0, #0x5                   	// #5
  402744:	bl	40228c <ferror@plt+0x11c>
  402748:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40274c:	add	x0, x0, #0x151
  402750:	mov	w1, #0x1                   	// #1
  402754:	strb	w1, [x0]
  402758:	mov	w0, #0x42                  	// #66
  40275c:	bl	404e00 <ferror@plt+0x2c90>
  402760:	cmp	w0, #0x0
  402764:	b.ne	4027b0 <ferror@plt+0x640>  // b.any
  402768:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40276c:	add	x0, x0, #0x128
  402770:	ldr	x19, [x0]
  402774:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402778:	add	x0, x0, #0xf68
  40277c:	bl	402120 <gettext@plt>
  402780:	mov	x21, x0
  402784:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402788:	add	x0, x0, #0x5a8
  40278c:	ldr	x20, [x0]
  402790:	bl	404d98 <ferror@plt+0x2c28>
  402794:	mov	x3, x0
  402798:	mov	x2, x20
  40279c:	mov	x1, x21
  4027a0:	mov	x0, x19
  4027a4:	bl	402140 <fprintf@plt>
  4027a8:	mov	w0, #0x3                   	// #3
  4027ac:	bl	40228c <ferror@plt+0x11c>
  4027b0:	bl	404e9c <ferror@plt+0x2d2c>
  4027b4:	b	40283c <ferror@plt+0x6cc>
  4027b8:	ldr	x0, [sp, #240]
  4027bc:	ldr	x0, [x0]
  4027c0:	bl	404678 <ferror@plt+0x2508>
  4027c4:	cmp	x0, #0x0
  4027c8:	b.eq	4027d0 <ferror@plt+0x660>  // b.none
  4027cc:	b	40283c <ferror@plt+0x6cc>
  4027d0:	ldr	x0, [sp, #240]
  4027d4:	ldr	x0, [x0]
  4027d8:	bl	404e78 <ferror@plt+0x2d08>
  4027dc:	cmp	w0, #0x0
  4027e0:	b.ne	402838 <ferror@plt+0x6c8>  // b.any
  4027e4:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4027e8:	add	x0, x0, #0x128
  4027ec:	ldr	x19, [x0]
  4027f0:	adrp	x0, 407000 <ferror@plt+0x4e90>
  4027f4:	add	x0, x0, #0xf80
  4027f8:	bl	402120 <gettext@plt>
  4027fc:	mov	x22, x0
  402800:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402804:	add	x0, x0, #0x5a8
  402808:	ldr	x20, [x0]
  40280c:	ldr	x0, [sp, #240]
  402810:	ldr	x21, [x0]
  402814:	bl	404d98 <ferror@plt+0x2c28>
  402818:	mov	x4, x0
  40281c:	mov	x3, x21
  402820:	mov	x2, x20
  402824:	mov	x1, x22
  402828:	mov	x0, x19
  40282c:	bl	402140 <fprintf@plt>
  402830:	mov	w0, #0x3                   	// #3
  402834:	bl	40228c <ferror@plt+0x11c>
  402838:	bl	404e9c <ferror@plt+0x2d2c>
  40283c:	bl	404eb8 <ferror@plt+0x2d48>
  402840:	str	x0, [sp, #240]
  402844:	ldr	x0, [sp, #240]
  402848:	cmp	x0, #0x0
  40284c:	b.ne	4027b8 <ferror@plt+0x648>  // b.any
  402850:	bl	40472c <ferror@plt+0x25bc>
  402854:	b	402a84 <ferror@plt+0x914>
  402858:	ldr	x0, [sp, #232]
  40285c:	ldr	x0, [x0]
  402860:	bl	404e30 <ferror@plt+0x2cc0>
  402864:	str	x0, [sp, #240]
  402868:	ldr	x0, [sp, #240]
  40286c:	cmp	x0, #0x0
  402870:	b.eq	4028cc <ferror@plt+0x75c>  // b.none
  402874:	ldr	x0, [sp, #232]
  402878:	ldr	x2, [x0, #8]
  40287c:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402880:	add	x1, x0, #0xfa8
  402884:	mov	x0, x2
  402888:	bl	401f00 <strcmp@plt>
  40288c:	cmp	w0, #0x0
  402890:	b.ne	402898 <ferror@plt+0x728>  // b.any
  402894:	b	402a84 <ferror@plt+0x914>
  402898:	ldr	x1, [sp, #240]
  40289c:	add	x0, sp, #0x48
  4028a0:	ldp	x2, x3, [x1]
  4028a4:	stp	x2, x3, [x0]
  4028a8:	ldp	x2, x3, [x1, #16]
  4028ac:	stp	x2, x3, [x0, #16]
  4028b0:	ldp	x2, x3, [x1, #32]
  4028b4:	stp	x2, x3, [x0, #32]
  4028b8:	ldp	x2, x3, [x1, #48]
  4028bc:	stp	x2, x3, [x0, #48]
  4028c0:	ldr	x1, [x1, #64]
  4028c4:	str	x1, [x0, #64]
  4028c8:	b	402948 <ferror@plt+0x7d8>
  4028cc:	add	x0, sp, #0x48
  4028d0:	mov	x2, #0x48                  	// #72
  4028d4:	mov	w1, #0x0                   	// #0
  4028d8:	bl	401da0 <memset@plt>
  4028dc:	ldr	x0, [sp, #232]
  4028e0:	ldr	x0, [x0]
  4028e4:	str	x0, [sp, #72]
  4028e8:	mov	w1, #0xffffffff            	// #-1
  4028ec:	adrp	x0, 407000 <ferror@plt+0x4e90>
  4028f0:	add	x0, x0, #0xfb0
  4028f4:	bl	403580 <ferror@plt+0x1410>
  4028f8:	sxtw	x0, w0
  4028fc:	str	x0, [sp, #96]
  402900:	mov	w1, #0xffffffff            	// #-1
  402904:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402908:	add	x0, x0, #0xfc0
  40290c:	bl	403580 <ferror@plt+0x1410>
  402910:	sxtw	x0, w0
  402914:	str	x0, [sp, #104]
  402918:	mov	w1, #0xffffffff            	// #-1
  40291c:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402920:	add	x0, x0, #0xfd0
  402924:	bl	403580 <ferror@plt+0x1410>
  402928:	sxtw	x0, w0
  40292c:	str	x0, [sp, #112]
  402930:	mov	x0, #0xffffffffffffffff    	// #-1
  402934:	str	x0, [sp, #120]
  402938:	mov	x0, #0xffffffffffffffff    	// #-1
  40293c:	str	x0, [sp, #128]
  402940:	mov	x0, #0xffffffffffffffff    	// #-1
  402944:	str	x0, [sp, #136]
  402948:	ldr	x0, [sp, #232]
  40294c:	ldr	x0, [x0, #8]
  402950:	str	x0, [sp, #80]
  402954:	bl	402f30 <ferror@plt+0xdc0>
  402958:	mov	x1, #0x2957                	// #10583
  40295c:	movk	x1, #0xce51, lsl #16
  402960:	movk	x1, #0xc8a0, lsl #32
  402964:	movk	x1, #0x1845, lsl #48
  402968:	smulh	x1, x0, x1
  40296c:	asr	x1, x1, #13
  402970:	asr	x0, x0, #63
  402974:	sub	x0, x1, x0
  402978:	str	x0, [sp, #88]
  40297c:	ldr	x0, [sp, #88]
  402980:	cmp	x0, #0x0
  402984:	b.ne	402990 <ferror@plt+0x820>  // b.any
  402988:	mov	x0, #0xffffffffffffffff    	// #-1
  40298c:	str	x0, [sp, #88]
  402990:	add	x0, sp, #0x48
  402994:	bl	404e54 <ferror@plt+0x2ce4>
  402998:	cmp	w0, #0x0
  40299c:	b.ne	4029f4 <ferror@plt+0x884>  // b.any
  4029a0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4029a4:	add	x0, x0, #0x128
  4029a8:	ldr	x19, [x0]
  4029ac:	adrp	x0, 407000 <ferror@plt+0x4e90>
  4029b0:	add	x0, x0, #0xfe0
  4029b4:	bl	402120 <gettext@plt>
  4029b8:	mov	x21, x0
  4029bc:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4029c0:	add	x0, x0, #0x5a8
  4029c4:	ldr	x20, [x0]
  4029c8:	bl	404d98 <ferror@plt+0x2c28>
  4029cc:	mov	x1, x0
  4029d0:	ldr	x0, [sp, #72]
  4029d4:	mov	x4, x0
  4029d8:	mov	x3, x1
  4029dc:	mov	x2, x20
  4029e0:	mov	x1, x21
  4029e4:	mov	x0, x19
  4029e8:	bl	402140 <fprintf@plt>
  4029ec:	mov	w0, #0x3                   	// #3
  4029f0:	bl	40228c <ferror@plt+0x11c>
  4029f4:	ldr	x1, [sp, #232]
  4029f8:	add	x0, sp, #0x90
  4029fc:	ldp	x2, x3, [x1]
  402a00:	stp	x2, x3, [x0]
  402a04:	ldp	x2, x3, [x1, #16]
  402a08:	stp	x2, x3, [x0, #16]
  402a0c:	ldp	x2, x3, [x1, #32]
  402a10:	stp	x2, x3, [x0, #32]
  402a14:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402a18:	add	x0, x0, #0xfa8
  402a1c:	str	x0, [sp, #152]
  402a20:	add	x0, sp, #0x90
  402a24:	bl	4046e4 <ferror@plt+0x2574>
  402a28:	cmp	w0, #0x0
  402a2c:	b.ne	402a84 <ferror@plt+0x914>  // b.any
  402a30:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402a34:	add	x0, x0, #0x128
  402a38:	ldr	x19, [x0]
  402a3c:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402a40:	add	x0, x0, #0xfe0
  402a44:	bl	402120 <gettext@plt>
  402a48:	mov	x21, x0
  402a4c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402a50:	add	x0, x0, #0x5a8
  402a54:	ldr	x20, [x0]
  402a58:	bl	40462c <ferror@plt+0x24bc>
  402a5c:	mov	x1, x0
  402a60:	ldr	x0, [sp, #144]
  402a64:	mov	x4, x0
  402a68:	mov	x3, x1
  402a6c:	mov	x2, x20
  402a70:	mov	x1, x21
  402a74:	mov	x0, x19
  402a78:	bl	402140 <fprintf@plt>
  402a7c:	mov	w0, #0x3                   	// #3
  402a80:	bl	40228c <ferror@plt+0x11c>
  402a84:	bl	404748 <ferror@plt+0x25d8>
  402a88:	str	x0, [sp, #232]
  402a8c:	ldr	x0, [sp, #232]
  402a90:	cmp	x0, #0x0
  402a94:	b.ne	402858 <ferror@plt+0x6e8>  // b.any
  402a98:	bl	404ed4 <ferror@plt+0x2d64>
  402a9c:	cmp	w0, #0x0
  402aa0:	b.ne	402b6c <ferror@plt+0x9fc>  // b.any
  402aa4:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402aa8:	add	x0, x0, #0x128
  402aac:	ldr	x19, [x0]
  402ab0:	adrp	x0, 408000 <ferror@plt+0x5e90>
  402ab4:	add	x0, x0, #0x10
  402ab8:	bl	402120 <gettext@plt>
  402abc:	mov	x21, x0
  402ac0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402ac4:	add	x0, x0, #0x5a8
  402ac8:	ldr	x20, [x0]
  402acc:	bl	404d98 <ferror@plt+0x2c28>
  402ad0:	mov	x3, x0
  402ad4:	mov	x2, x20
  402ad8:	mov	x1, x21
  402adc:	mov	x0, x19
  402ae0:	bl	402140 <fprintf@plt>
  402ae4:	mov	x1, #0x0                   	// #0
  402ae8:	mov	w0, #0x6                   	// #6
  402aec:	bl	402160 <setlocale@plt>
  402af0:	str	x0, [sp, #224]
  402af4:	str	xzr, [sp, #280]
  402af8:	ldr	x0, [sp, #224]
  402afc:	cmp	x0, #0x0
  402b00:	b.eq	402b10 <ferror@plt+0x9a0>  // b.none
  402b04:	ldr	x0, [sp, #224]
  402b08:	bl	401e30 <strdup@plt>
  402b0c:	str	x0, [sp, #280]
  402b10:	ldr	x0, [sp, #280]
  402b14:	cmp	x0, #0x0
  402b18:	b.eq	402b2c <ferror@plt+0x9bc>  // b.none
  402b1c:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402b20:	add	x1, x0, #0xe38
  402b24:	mov	w0, #0x6                   	// #6
  402b28:	bl	402160 <setlocale@plt>
  402b2c:	bl	404d98 <ferror@plt+0x2c28>
  402b30:	mov	x2, x0
  402b34:	adrp	x0, 408000 <ferror@plt+0x5e90>
  402b38:	add	x1, x0, #0x40
  402b3c:	mov	w0, #0x3                   	// #3
  402b40:	bl	401c10 <syslog@plt>
  402b44:	ldr	x0, [sp, #280]
  402b48:	cmp	x0, #0x0
  402b4c:	b.eq	402b64 <ferror@plt+0x9f4>  // b.none
  402b50:	ldr	x1, [sp, #280]
  402b54:	mov	w0, #0x6                   	// #6
  402b58:	bl	402160 <setlocale@plt>
  402b5c:	ldr	x0, [sp, #280]
  402b60:	bl	401f50 <free@plt>
  402b64:	mov	w0, #0x3                   	// #3
  402b68:	bl	40228c <ferror@plt+0x11c>
  402b6c:	bl	404764 <ferror@plt+0x25f4>
  402b70:	cmp	w0, #0x0
  402b74:	b.ne	402c40 <ferror@plt+0xad0>  // b.any
  402b78:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402b7c:	add	x0, x0, #0x128
  402b80:	ldr	x19, [x0]
  402b84:	adrp	x0, 408000 <ferror@plt+0x5e90>
  402b88:	add	x0, x0, #0x10
  402b8c:	bl	402120 <gettext@plt>
  402b90:	mov	x21, x0
  402b94:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402b98:	add	x0, x0, #0x5a8
  402b9c:	ldr	x20, [x0]
  402ba0:	bl	40462c <ferror@plt+0x24bc>
  402ba4:	mov	x3, x0
  402ba8:	mov	x2, x20
  402bac:	mov	x1, x21
  402bb0:	mov	x0, x19
  402bb4:	bl	402140 <fprintf@plt>
  402bb8:	mov	x1, #0x0                   	// #0
  402bbc:	mov	w0, #0x6                   	// #6
  402bc0:	bl	402160 <setlocale@plt>
  402bc4:	str	x0, [sp, #216]
  402bc8:	str	xzr, [sp, #272]
  402bcc:	ldr	x0, [sp, #216]
  402bd0:	cmp	x0, #0x0
  402bd4:	b.eq	402be4 <ferror@plt+0xa74>  // b.none
  402bd8:	ldr	x0, [sp, #216]
  402bdc:	bl	401e30 <strdup@plt>
  402be0:	str	x0, [sp, #272]
  402be4:	ldr	x0, [sp, #272]
  402be8:	cmp	x0, #0x0
  402bec:	b.eq	402c00 <ferror@plt+0xa90>  // b.none
  402bf0:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402bf4:	add	x1, x0, #0xe38
  402bf8:	mov	w0, #0x6                   	// #6
  402bfc:	bl	402160 <setlocale@plt>
  402c00:	bl	40462c <ferror@plt+0x24bc>
  402c04:	mov	x2, x0
  402c08:	adrp	x0, 408000 <ferror@plt+0x5e90>
  402c0c:	add	x1, x0, #0x40
  402c10:	mov	w0, #0x3                   	// #3
  402c14:	bl	401c10 <syslog@plt>
  402c18:	ldr	x0, [sp, #272]
  402c1c:	cmp	x0, #0x0
  402c20:	b.eq	402c38 <ferror@plt+0xac8>  // b.none
  402c24:	ldr	x1, [sp, #272]
  402c28:	mov	w0, #0x6                   	// #6
  402c2c:	bl	402160 <setlocale@plt>
  402c30:	ldr	x0, [sp, #272]
  402c34:	bl	401f50 <free@plt>
  402c38:	mov	w0, #0x3                   	// #3
  402c3c:	bl	40228c <ferror@plt+0x11c>
  402c40:	bl	4020d0 <__errno_location@plt>
  402c44:	str	wzr, [x0]
  402c48:	mov	w1, #0x180                 	// #384
  402c4c:	adrp	x0, 408000 <ferror@plt+0x5e90>
  402c50:	add	x0, x0, #0x68
  402c54:	bl	401d60 <chmod@plt>
  402c58:	cmp	w0, #0x0
  402c5c:	b.eq	402d30 <ferror@plt+0xbc0>  // b.none
  402c60:	bl	4020d0 <__errno_location@plt>
  402c64:	ldr	w0, [x0]
  402c68:	cmp	w0, #0x2
  402c6c:	b.eq	402d30 <ferror@plt+0xbc0>  // b.none
  402c70:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402c74:	add	x0, x0, #0x128
  402c78:	ldr	x19, [x0]
  402c7c:	adrp	x0, 408000 <ferror@plt+0x5e90>
  402c80:	add	x0, x0, #0x78
  402c84:	bl	402120 <gettext@plt>
  402c88:	mov	x4, x0
  402c8c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402c90:	add	x0, x0, #0x5a8
  402c94:	ldr	x1, [x0]
  402c98:	adrp	x0, 408000 <ferror@plt+0x5e90>
  402c9c:	add	x3, x0, #0x68
  402ca0:	mov	x2, x1
  402ca4:	mov	x1, x4
  402ca8:	mov	x0, x19
  402cac:	bl	402140 <fprintf@plt>
  402cb0:	mov	x1, #0x0                   	// #0
  402cb4:	mov	w0, #0x6                   	// #6
  402cb8:	bl	402160 <setlocale@plt>
  402cbc:	str	x0, [sp, #208]
  402cc0:	str	xzr, [sp, #264]
  402cc4:	ldr	x0, [sp, #208]
  402cc8:	cmp	x0, #0x0
  402ccc:	b.eq	402cdc <ferror@plt+0xb6c>  // b.none
  402cd0:	ldr	x0, [sp, #208]
  402cd4:	bl	401e30 <strdup@plt>
  402cd8:	str	x0, [sp, #264]
  402cdc:	ldr	x0, [sp, #264]
  402ce0:	cmp	x0, #0x0
  402ce4:	b.eq	402cf8 <ferror@plt+0xb88>  // b.none
  402ce8:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402cec:	add	x1, x0, #0xe38
  402cf0:	mov	w0, #0x6                   	// #6
  402cf4:	bl	402160 <setlocale@plt>
  402cf8:	adrp	x0, 408000 <ferror@plt+0x5e90>
  402cfc:	add	x2, x0, #0x68
  402d00:	adrp	x0, 408000 <ferror@plt+0x5e90>
  402d04:	add	x1, x0, #0xa8
  402d08:	mov	w0, #0x3                   	// #3
  402d0c:	bl	401c10 <syslog@plt>
  402d10:	ldr	x0, [sp, #264]
  402d14:	cmp	x0, #0x0
  402d18:	b.eq	402d30 <ferror@plt+0xbc0>  // b.none
  402d1c:	ldr	x1, [sp, #264]
  402d20:	mov	w0, #0x6                   	// #6
  402d24:	bl	402160 <setlocale@plt>
  402d28:	ldr	x0, [sp, #264]
  402d2c:	bl	401f50 <free@plt>
  402d30:	bl	404780 <ferror@plt+0x2610>
  402d34:	cmp	w0, #0x0
  402d38:	b.ne	402dfc <ferror@plt+0xc8c>  // b.any
  402d3c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402d40:	add	x0, x0, #0x128
  402d44:	ldr	x19, [x0]
  402d48:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402d4c:	add	x0, x0, #0xe18
  402d50:	bl	402120 <gettext@plt>
  402d54:	mov	x21, x0
  402d58:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402d5c:	add	x0, x0, #0x5a8
  402d60:	ldr	x20, [x0]
  402d64:	bl	40462c <ferror@plt+0x24bc>
  402d68:	mov	x3, x0
  402d6c:	mov	x2, x20
  402d70:	mov	x1, x21
  402d74:	mov	x0, x19
  402d78:	bl	402140 <fprintf@plt>
  402d7c:	mov	x1, #0x0                   	// #0
  402d80:	mov	w0, #0x6                   	// #6
  402d84:	bl	402160 <setlocale@plt>
  402d88:	str	x0, [sp, #200]
  402d8c:	str	xzr, [sp, #256]
  402d90:	ldr	x0, [sp, #200]
  402d94:	cmp	x0, #0x0
  402d98:	b.eq	402da8 <ferror@plt+0xc38>  // b.none
  402d9c:	ldr	x0, [sp, #200]
  402da0:	bl	401e30 <strdup@plt>
  402da4:	str	x0, [sp, #256]
  402da8:	ldr	x0, [sp, #256]
  402dac:	cmp	x0, #0x0
  402db0:	b.eq	402dc4 <ferror@plt+0xc54>  // b.none
  402db4:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402db8:	add	x1, x0, #0xe38
  402dbc:	mov	w0, #0x6                   	// #6
  402dc0:	bl	402160 <setlocale@plt>
  402dc4:	bl	40462c <ferror@plt+0x24bc>
  402dc8:	mov	x2, x0
  402dcc:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402dd0:	add	x1, x0, #0xe40
  402dd4:	mov	w0, #0x3                   	// #3
  402dd8:	bl	401c10 <syslog@plt>
  402ddc:	ldr	x0, [sp, #256]
  402de0:	cmp	x0, #0x0
  402de4:	b.eq	402dfc <ferror@plt+0xc8c>  // b.none
  402de8:	ldr	x1, [sp, #256]
  402dec:	mov	w0, #0x6                   	// #6
  402df0:	bl	402160 <setlocale@plt>
  402df4:	ldr	x0, [sp, #256]
  402df8:	bl	401f50 <free@plt>
  402dfc:	bl	404efc <ferror@plt+0x2d8c>
  402e00:	cmp	w0, #0x0
  402e04:	b.ne	402ec8 <ferror@plt+0xd58>  // b.any
  402e08:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402e0c:	add	x0, x0, #0x128
  402e10:	ldr	x19, [x0]
  402e14:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402e18:	add	x0, x0, #0xe18
  402e1c:	bl	402120 <gettext@plt>
  402e20:	mov	x21, x0
  402e24:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402e28:	add	x0, x0, #0x5a8
  402e2c:	ldr	x20, [x0]
  402e30:	bl	404d98 <ferror@plt+0x2c28>
  402e34:	mov	x3, x0
  402e38:	mov	x2, x20
  402e3c:	mov	x1, x21
  402e40:	mov	x0, x19
  402e44:	bl	402140 <fprintf@plt>
  402e48:	mov	x1, #0x0                   	// #0
  402e4c:	mov	w0, #0x6                   	// #6
  402e50:	bl	402160 <setlocale@plt>
  402e54:	str	x0, [sp, #192]
  402e58:	str	xzr, [sp, #248]
  402e5c:	ldr	x0, [sp, #192]
  402e60:	cmp	x0, #0x0
  402e64:	b.eq	402e74 <ferror@plt+0xd04>  // b.none
  402e68:	ldr	x0, [sp, #192]
  402e6c:	bl	401e30 <strdup@plt>
  402e70:	str	x0, [sp, #248]
  402e74:	ldr	x0, [sp, #248]
  402e78:	cmp	x0, #0x0
  402e7c:	b.eq	402e90 <ferror@plt+0xd20>  // b.none
  402e80:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402e84:	add	x1, x0, #0xe38
  402e88:	mov	w0, #0x6                   	// #6
  402e8c:	bl	402160 <setlocale@plt>
  402e90:	bl	404d98 <ferror@plt+0x2c28>
  402e94:	mov	x2, x0
  402e98:	adrp	x0, 407000 <ferror@plt+0x4e90>
  402e9c:	add	x1, x0, #0xe40
  402ea0:	mov	w0, #0x3                   	// #3
  402ea4:	bl	401c10 <syslog@plt>
  402ea8:	ldr	x0, [sp, #248]
  402eac:	cmp	x0, #0x0
  402eb0:	b.eq	402ec8 <ferror@plt+0xd58>  // b.none
  402eb4:	ldr	x1, [sp, #248]
  402eb8:	mov	w0, #0x6                   	// #6
  402ebc:	bl	402160 <setlocale@plt>
  402ec0:	ldr	x0, [sp, #248]
  402ec4:	bl	401f50 <free@plt>
  402ec8:	adrp	x0, 408000 <ferror@plt+0x5e90>
  402ecc:	add	x0, x0, #0xd0
  402ed0:	bl	403ff0 <ferror@plt+0x1e80>
  402ed4:	mov	w0, #0x1                   	// #1
  402ed8:	bl	4041cc <ferror@plt+0x205c>
  402edc:	mov	w0, #0x0                   	// #0
  402ee0:	ldp	x19, x20, [sp, #16]
  402ee4:	ldp	x21, x22, [sp, #32]
  402ee8:	ldp	x29, x30, [sp], #288
  402eec:	ret
  402ef0:	stp	x29, x30, [sp, #-48]!
  402ef4:	mov	x29, sp
  402ef8:	str	x0, [sp, #24]
  402efc:	mov	w1, #0x2f                  	// #47
  402f00:	ldr	x0, [sp, #24]
  402f04:	bl	401e60 <strrchr@plt>
  402f08:	str	x0, [sp, #40]
  402f0c:	ldr	x0, [sp, #40]
  402f10:	cmp	x0, #0x0
  402f14:	b.eq	402f24 <ferror@plt+0xdb4>  // b.none
  402f18:	ldr	x0, [sp, #40]
  402f1c:	add	x0, x0, #0x1
  402f20:	b	402f28 <ferror@plt+0xdb8>
  402f24:	ldr	x0, [sp, #24]
  402f28:	ldp	x29, x30, [sp], #48
  402f2c:	ret
  402f30:	stp	x29, x30, [sp, #-64]!
  402f34:	mov	x29, sp
  402f38:	stp	x19, x20, [sp, #16]
  402f3c:	mov	x0, #0x0                   	// #0
  402f40:	bl	401d40 <time@plt>
  402f44:	str	x0, [sp, #56]
  402f48:	adrp	x0, 408000 <ferror@plt+0x5e90>
  402f4c:	add	x0, x0, #0xe8
  402f50:	bl	4020e0 <getenv@plt>
  402f54:	str	x0, [sp, #48]
  402f58:	ldr	x0, [sp, #48]
  402f5c:	cmp	x0, #0x0
  402f60:	b.ne	402f6c <ferror@plt+0xdfc>  // b.any
  402f64:	ldr	x0, [sp, #56]
  402f68:	b	4030d8 <ferror@plt+0xf68>
  402f6c:	bl	4020d0 <__errno_location@plt>
  402f70:	str	wzr, [x0]
  402f74:	add	x0, sp, #0x20
  402f78:	mov	w2, #0xa                   	// #10
  402f7c:	mov	x1, x0
  402f80:	ldr	x0, [sp, #48]
  402f84:	bl	401fa0 <strtoull@plt>
  402f88:	str	x0, [sp, #40]
  402f8c:	bl	4020d0 <__errno_location@plt>
  402f90:	ldr	w0, [x0]
  402f94:	cmp	w0, #0x22
  402f98:	b.ne	402fb4 <ferror@plt+0xe44>  // b.any
  402f9c:	ldr	x0, [sp, #40]
  402fa0:	cmn	x0, #0x1
  402fa4:	b.eq	402fd0 <ferror@plt+0xe60>  // b.none
  402fa8:	ldr	x0, [sp, #40]
  402fac:	cmp	x0, #0x0
  402fb0:	b.eq	402fd0 <ferror@plt+0xe60>  // b.none
  402fb4:	bl	4020d0 <__errno_location@plt>
  402fb8:	ldr	w0, [x0]
  402fbc:	cmp	w0, #0x0
  402fc0:	b.eq	40300c <ferror@plt+0xe9c>  // b.none
  402fc4:	ldr	x0, [sp, #40]
  402fc8:	cmp	x0, #0x0
  402fcc:	b.ne	40300c <ferror@plt+0xe9c>  // b.any
  402fd0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  402fd4:	add	x0, x0, #0x128
  402fd8:	ldr	x19, [x0]
  402fdc:	adrp	x0, 408000 <ferror@plt+0x5e90>
  402fe0:	add	x0, x0, #0x100
  402fe4:	bl	402120 <gettext@plt>
  402fe8:	mov	x20, x0
  402fec:	bl	4020d0 <__errno_location@plt>
  402ff0:	ldr	w0, [x0]
  402ff4:	bl	401e40 <strerror@plt>
  402ff8:	mov	x2, x0
  402ffc:	mov	x1, x20
  403000:	mov	x0, x19
  403004:	bl	402140 <fprintf@plt>
  403008:	b	4030d4 <ferror@plt+0xf64>
  40300c:	ldr	x0, [sp, #32]
  403010:	ldr	x1, [sp, #48]
  403014:	cmp	x1, x0
  403018:	b.ne	40304c <ferror@plt+0xedc>  // b.any
  40301c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403020:	add	x0, x0, #0x128
  403024:	ldr	x19, [x0]
  403028:	adrp	x0, 408000 <ferror@plt+0x5e90>
  40302c:	add	x0, x0, #0x138
  403030:	bl	402120 <gettext@plt>
  403034:	mov	x1, x0
  403038:	ldr	x0, [sp, #32]
  40303c:	mov	x2, x0
  403040:	mov	x0, x19
  403044:	bl	402140 <fprintf@plt>
  403048:	b	4030d4 <ferror@plt+0xf64>
  40304c:	ldr	x0, [sp, #32]
  403050:	ldrb	w0, [x0]
  403054:	cmp	w0, #0x0
  403058:	b.eq	40308c <ferror@plt+0xf1c>  // b.none
  40305c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403060:	add	x0, x0, #0x128
  403064:	ldr	x19, [x0]
  403068:	adrp	x0, 408000 <ferror@plt+0x5e90>
  40306c:	add	x0, x0, #0x180
  403070:	bl	402120 <gettext@plt>
  403074:	mov	x1, x0
  403078:	ldr	x0, [sp, #32]
  40307c:	mov	x2, x0
  403080:	mov	x0, x19
  403084:	bl	402140 <fprintf@plt>
  403088:	b	4030d4 <ferror@plt+0xf64>
  40308c:	ldr	x0, [sp, #56]
  403090:	ldr	x1, [sp, #40]
  403094:	cmp	x1, x0
  403098:	b.ls	4030cc <ferror@plt+0xf5c>  // b.plast
  40309c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4030a0:	add	x0, x0, #0x128
  4030a4:	ldr	x19, [x0]
  4030a8:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4030ac:	add	x0, x0, #0x1c0
  4030b0:	bl	402120 <gettext@plt>
  4030b4:	ldr	x3, [sp, #40]
  4030b8:	ldr	x2, [sp, #56]
  4030bc:	mov	x1, x0
  4030c0:	mov	x0, x19
  4030c4:	bl	402140 <fprintf@plt>
  4030c8:	b	4030d4 <ferror@plt+0xf64>
  4030cc:	ldr	x0, [sp, #40]
  4030d0:	b	4030d8 <ferror@plt+0xf68>
  4030d4:	ldr	x0, [sp, #56]
  4030d8:	ldp	x19, x20, [sp, #16]
  4030dc:	ldp	x29, x30, [sp], #64
  4030e0:	ret
  4030e4:	stp	x29, x30, [sp, #-80]!
  4030e8:	mov	x29, sp
  4030ec:	str	x19, [sp, #16]
  4030f0:	str	x0, [sp, #56]
  4030f4:	str	w1, [sp, #52]
  4030f8:	str	x2, [sp, #40]
  4030fc:	str	xzr, [sp, #64]
  403100:	str	wzr, [sp, #76]
  403104:	b	403230 <ferror@plt+0x10c0>
  403108:	ldrsw	x0, [sp, #76]
  40310c:	lsl	x0, x0, #3
  403110:	ldr	x1, [sp, #40]
  403114:	add	x0, x1, x0
  403118:	ldr	x2, [x0]
  40311c:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403120:	add	x1, x0, #0x248
  403124:	mov	x0, x2
  403128:	bl	401f00 <strcmp@plt>
  40312c:	cmp	w0, #0x0
  403130:	b.eq	403158 <ferror@plt+0xfe8>  // b.none
  403134:	ldrsw	x0, [sp, #76]
  403138:	lsl	x0, x0, #3
  40313c:	ldr	x1, [sp, #40]
  403140:	add	x0, x1, x0
  403144:	ldr	x0, [x0]
  403148:	ldr	x1, [sp, #56]
  40314c:	bl	401f00 <strcmp@plt>
  403150:	cmp	w0, #0x0
  403154:	b.ne	403224 <ferror@plt+0x10b4>  // b.any
  403158:	ldr	x0, [sp, #64]
  40315c:	cmp	x0, #0x0
  403160:	b.eq	4031a0 <ferror@plt+0x1030>  // b.none
  403164:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403168:	add	x0, x0, #0x128
  40316c:	ldr	x19, [x0]
  403170:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403174:	add	x0, x0, #0x250
  403178:	bl	402120 <gettext@plt>
  40317c:	mov	x1, x0
  403180:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403184:	add	x0, x0, #0x5a8
  403188:	ldr	x0, [x0]
  40318c:	mov	x2, x0
  403190:	mov	x0, x19
  403194:	bl	402140 <fprintf@plt>
  403198:	mov	w0, #0x3                   	// #3
  40319c:	bl	401c30 <exit@plt>
  4031a0:	ldr	w0, [sp, #76]
  4031a4:	add	w0, w0, #0x1
  4031a8:	ldr	w1, [sp, #52]
  4031ac:	cmp	w1, w0
  4031b0:	b.ne	403208 <ferror@plt+0x1098>  // b.any
  4031b4:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4031b8:	add	x0, x0, #0x128
  4031bc:	ldr	x19, [x0]
  4031c0:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4031c4:	add	x0, x0, #0x270
  4031c8:	bl	402120 <gettext@plt>
  4031cc:	mov	x4, x0
  4031d0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4031d4:	add	x0, x0, #0x5a8
  4031d8:	ldr	x2, [x0]
  4031dc:	ldrsw	x0, [sp, #76]
  4031e0:	lsl	x0, x0, #3
  4031e4:	ldr	x1, [sp, #40]
  4031e8:	add	x0, x1, x0
  4031ec:	ldr	x0, [x0]
  4031f0:	mov	x3, x0
  4031f4:	mov	x1, x4
  4031f8:	mov	x0, x19
  4031fc:	bl	402140 <fprintf@plt>
  403200:	mov	w0, #0x3                   	// #3
  403204:	bl	401c30 <exit@plt>
  403208:	ldrsw	x0, [sp, #76]
  40320c:	add	x0, x0, #0x1
  403210:	lsl	x0, x0, #3
  403214:	ldr	x1, [sp, #40]
  403218:	add	x0, x1, x0
  40321c:	ldr	x0, [x0]
  403220:	str	x0, [sp, #64]
  403224:	ldr	w0, [sp, #76]
  403228:	add	w0, w0, #0x1
  40322c:	str	w0, [sp, #76]
  403230:	ldr	w1, [sp, #76]
  403234:	ldr	w0, [sp, #52]
  403238:	cmp	w1, w0
  40323c:	b.lt	403108 <ferror@plt+0xf98>  // b.tstop
  403240:	ldr	x0, [sp, #64]
  403244:	cmp	x0, #0x0
  403248:	b.eq	403254 <ferror@plt+0x10e4>  // b.none
  40324c:	ldr	x0, [sp, #64]
  403250:	bl	403264 <ferror@plt+0x10f4>
  403254:	nop
  403258:	ldr	x19, [sp, #16]
  40325c:	ldp	x29, x30, [sp], #80
  403260:	ret
  403264:	stp	x29, x30, [sp, #-64]!
  403268:	mov	x29, sp
  40326c:	stp	x19, x20, [sp, #16]
  403270:	str	x21, [sp, #32]
  403274:	str	x0, [sp, #56]
  403278:	bl	401f60 <getgid@plt>
  40327c:	mov	w19, w0
  403280:	bl	401f60 <getgid@plt>
  403284:	mov	w1, w0
  403288:	mov	w0, w19
  40328c:	bl	401f70 <setregid@plt>
  403290:	cmp	w0, #0x0
  403294:	b.ne	4032b8 <ferror@plt+0x1148>  // b.any
  403298:	bl	401c80 <getuid@plt>
  40329c:	mov	w19, w0
  4032a0:	bl	401c80 <getuid@plt>
  4032a4:	mov	w1, w0
  4032a8:	mov	w0, w19
  4032ac:	bl	401f30 <setreuid@plt>
  4032b0:	cmp	w0, #0x0
  4032b4:	b.eq	403308 <ferror@plt+0x1198>  // b.none
  4032b8:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4032bc:	add	x0, x0, #0x128
  4032c0:	ldr	x19, [x0]
  4032c4:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4032c8:	add	x0, x0, #0x298
  4032cc:	bl	402120 <gettext@plt>
  4032d0:	mov	x21, x0
  4032d4:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4032d8:	add	x0, x0, #0x5a8
  4032dc:	ldr	x20, [x0]
  4032e0:	bl	4020d0 <__errno_location@plt>
  4032e4:	ldr	w0, [x0]
  4032e8:	bl	401e40 <strerror@plt>
  4032ec:	mov	x3, x0
  4032f0:	mov	x2, x20
  4032f4:	mov	x1, x21
  4032f8:	mov	x0, x19
  4032fc:	bl	402140 <fprintf@plt>
  403300:	mov	w0, #0x1                   	// #1
  403304:	bl	401c30 <exit@plt>
  403308:	ldr	x0, [sp, #56]
  40330c:	ldrb	w0, [x0]
  403310:	cmp	w0, #0x2f
  403314:	b.eq	403358 <ferror@plt+0x11e8>  // b.none
  403318:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40331c:	add	x0, x0, #0x128
  403320:	ldr	x19, [x0]
  403324:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403328:	add	x0, x0, #0x2c0
  40332c:	bl	402120 <gettext@plt>
  403330:	mov	x1, x0
  403334:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403338:	add	x0, x0, #0x5a8
  40333c:	ldr	x0, [x0]
  403340:	ldr	x3, [sp, #56]
  403344:	mov	x2, x0
  403348:	mov	x0, x19
  40334c:	bl	402140 <fprintf@plt>
  403350:	mov	w0, #0x3                   	// #3
  403354:	bl	401c30 <exit@plt>
  403358:	mov	w1, #0x0                   	// #0
  40335c:	ldr	x0, [sp, #56]
  403360:	bl	401ec0 <access@plt>
  403364:	cmp	w0, #0x0
  403368:	b.eq	4033c0 <ferror@plt+0x1250>  // b.none
  40336c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403370:	add	x0, x0, #0x128
  403374:	ldr	x19, [x0]
  403378:	adrp	x0, 408000 <ferror@plt+0x5e90>
  40337c:	add	x0, x0, #0x2e0
  403380:	bl	402120 <gettext@plt>
  403384:	mov	x21, x0
  403388:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40338c:	add	x0, x0, #0x5a8
  403390:	ldr	x20, [x0]
  403394:	bl	4020d0 <__errno_location@plt>
  403398:	ldr	w0, [x0]
  40339c:	bl	401e40 <strerror@plt>
  4033a0:	mov	x4, x0
  4033a4:	ldr	x3, [sp, #56]
  4033a8:	mov	x2, x20
  4033ac:	mov	x1, x21
  4033b0:	mov	x0, x19
  4033b4:	bl	402140 <fprintf@plt>
  4033b8:	mov	w0, #0x3                   	// #3
  4033bc:	bl	401c30 <exit@plt>
  4033c0:	ldr	x0, [sp, #56]
  4033c4:	bl	401f40 <chdir@plt>
  4033c8:	cmp	w0, #0x0
  4033cc:	b.eq	403424 <ferror@plt+0x12b4>  // b.none
  4033d0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4033d4:	add	x0, x0, #0x128
  4033d8:	ldr	x19, [x0]
  4033dc:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4033e0:	add	x0, x0, #0x310
  4033e4:	bl	402120 <gettext@plt>
  4033e8:	mov	x21, x0
  4033ec:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4033f0:	add	x0, x0, #0x5a8
  4033f4:	ldr	x20, [x0]
  4033f8:	bl	4020d0 <__errno_location@plt>
  4033fc:	ldr	w0, [x0]
  403400:	bl	401e40 <strerror@plt>
  403404:	mov	x4, x0
  403408:	ldr	x3, [sp, #56]
  40340c:	mov	x2, x20
  403410:	mov	x1, x21
  403414:	mov	x0, x19
  403418:	bl	402140 <fprintf@plt>
  40341c:	mov	w0, #0x3                   	// #3
  403420:	bl	401c30 <exit@plt>
  403424:	ldr	x0, [sp, #56]
  403428:	bl	402020 <chroot@plt>
  40342c:	cmp	w0, #0x0
  403430:	b.eq	403488 <ferror@plt+0x1318>  // b.none
  403434:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403438:	add	x0, x0, #0x128
  40343c:	ldr	x19, [x0]
  403440:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403444:	add	x0, x0, #0x340
  403448:	bl	402120 <gettext@plt>
  40344c:	mov	x21, x0
  403450:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403454:	add	x0, x0, #0x5a8
  403458:	ldr	x20, [x0]
  40345c:	bl	4020d0 <__errno_location@plt>
  403460:	ldr	w0, [x0]
  403464:	bl	401e40 <strerror@plt>
  403468:	mov	x4, x0
  40346c:	ldr	x3, [sp, #56]
  403470:	mov	x2, x20
  403474:	mov	x1, x21
  403478:	mov	x0, x19
  40347c:	bl	402140 <fprintf@plt>
  403480:	mov	w0, #0x3                   	// #3
  403484:	bl	401c30 <exit@plt>
  403488:	nop
  40348c:	ldp	x19, x20, [sp, #16]
  403490:	ldr	x21, [sp, #32]
  403494:	ldp	x29, x30, [sp], #64
  403498:	ret
  40349c:	stp	x29, x30, [sp, #-48]!
  4034a0:	mov	x29, sp
  4034a4:	str	x0, [sp, #24]
  4034a8:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4034ac:	add	x0, x0, #0x168
  4034b0:	ldrb	w0, [x0]
  4034b4:	eor	w0, w0, #0x1
  4034b8:	and	w0, w0, #0xff
  4034bc:	cmp	w0, #0x0
  4034c0:	b.eq	4034c8 <ferror@plt+0x1358>  // b.none
  4034c4:	bl	403ba8 <ferror@plt+0x1a38>
  4034c8:	ldr	x0, [sp, #24]
  4034cc:	bl	403a20 <ferror@plt+0x18b0>
  4034d0:	str	x0, [sp, #40]
  4034d4:	ldr	x0, [sp, #40]
  4034d8:	cmp	x0, #0x0
  4034dc:	b.eq	4034ec <ferror@plt+0x137c>  // b.none
  4034e0:	ldr	x0, [sp, #40]
  4034e4:	ldr	x0, [x0, #8]
  4034e8:	b	4034f0 <ferror@plt+0x1380>
  4034ec:	mov	x0, #0x0                   	// #0
  4034f0:	ldp	x29, x30, [sp], #48
  4034f4:	ret
  4034f8:	stp	x29, x30, [sp, #-48]!
  4034fc:	mov	x29, sp
  403500:	str	x0, [sp, #24]
  403504:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403508:	add	x0, x0, #0x168
  40350c:	ldrb	w0, [x0]
  403510:	eor	w0, w0, #0x1
  403514:	and	w0, w0, #0xff
  403518:	cmp	w0, #0x0
  40351c:	b.eq	403524 <ferror@plt+0x13b4>  // b.none
  403520:	bl	403ba8 <ferror@plt+0x1a38>
  403524:	ldr	x0, [sp, #24]
  403528:	bl	403a20 <ferror@plt+0x18b0>
  40352c:	str	x0, [sp, #40]
  403530:	ldr	x0, [sp, #40]
  403534:	cmp	x0, #0x0
  403538:	b.eq	40354c <ferror@plt+0x13dc>  // b.none
  40353c:	ldr	x0, [sp, #40]
  403540:	ldr	x0, [x0, #8]
  403544:	cmp	x0, #0x0
  403548:	b.ne	403554 <ferror@plt+0x13e4>  // b.any
  40354c:	mov	w0, #0x0                   	// #0
  403550:	b	403578 <ferror@plt+0x1408>
  403554:	ldr	x0, [sp, #40]
  403558:	ldr	x2, [x0, #8]
  40355c:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403560:	add	x1, x0, #0x830
  403564:	mov	x0, x2
  403568:	bl	401de0 <strcasecmp@plt>
  40356c:	cmp	w0, #0x0
  403570:	cset	w0, eq  // eq = none
  403574:	and	w0, w0, #0xff
  403578:	ldp	x29, x30, [sp], #48
  40357c:	ret
  403580:	stp	x29, x30, [sp, #-64]!
  403584:	mov	x29, sp
  403588:	str	x19, [sp, #16]
  40358c:	str	x0, [sp, #40]
  403590:	str	w1, [sp, #36]
  403594:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403598:	add	x0, x0, #0x168
  40359c:	ldrb	w0, [x0]
  4035a0:	eor	w0, w0, #0x1
  4035a4:	and	w0, w0, #0xff
  4035a8:	cmp	w0, #0x0
  4035ac:	b.eq	4035b4 <ferror@plt+0x1444>  // b.none
  4035b0:	bl	403ba8 <ferror@plt+0x1a38>
  4035b4:	ldr	x0, [sp, #40]
  4035b8:	bl	403a20 <ferror@plt+0x18b0>
  4035bc:	str	x0, [sp, #56]
  4035c0:	ldr	x0, [sp, #56]
  4035c4:	cmp	x0, #0x0
  4035c8:	b.eq	4035dc <ferror@plt+0x146c>  // b.none
  4035cc:	ldr	x0, [sp, #56]
  4035d0:	ldr	x0, [x0, #8]
  4035d4:	cmp	x0, #0x0
  4035d8:	b.ne	4035e4 <ferror@plt+0x1474>  // b.any
  4035dc:	ldr	w0, [sp, #36]
  4035e0:	b	40365c <ferror@plt+0x14ec>
  4035e4:	ldr	x0, [sp, #56]
  4035e8:	ldr	x0, [x0, #8]
  4035ec:	add	x1, sp, #0x30
  4035f0:	bl	403ef0 <ferror@plt+0x1d80>
  4035f4:	cmp	w0, #0x0
  4035f8:	b.eq	40361c <ferror@plt+0x14ac>  // b.none
  4035fc:	ldr	x1, [sp, #48]
  403600:	mov	x0, #0x7fffffff            	// #2147483647
  403604:	cmp	x1, x0
  403608:	b.gt	40361c <ferror@plt+0x14ac>
  40360c:	ldr	x1, [sp, #48]
  403610:	mov	x0, #0xffffffff80000000    	// #-2147483648
  403614:	cmp	x1, x0
  403618:	b.ge	403658 <ferror@plt+0x14e8>  // b.tcont
  40361c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403620:	add	x0, x0, #0x128
  403624:	ldr	x19, [x0]
  403628:	adrp	x0, 408000 <ferror@plt+0x5e90>
  40362c:	add	x0, x0, #0x838
  403630:	bl	402120 <gettext@plt>
  403634:	mov	x1, x0
  403638:	ldr	x0, [sp, #56]
  40363c:	ldr	x0, [x0, #8]
  403640:	mov	x3, x0
  403644:	ldr	x2, [sp, #40]
  403648:	mov	x0, x19
  40364c:	bl	402140 <fprintf@plt>
  403650:	ldr	w0, [sp, #36]
  403654:	b	40365c <ferror@plt+0x14ec>
  403658:	ldr	x0, [sp, #48]
  40365c:	ldr	x19, [sp, #16]
  403660:	ldp	x29, x30, [sp], #64
  403664:	ret
  403668:	stp	x29, x30, [sp, #-64]!
  40366c:	mov	x29, sp
  403670:	str	x19, [sp, #16]
  403674:	str	x0, [sp, #40]
  403678:	str	w1, [sp, #36]
  40367c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403680:	add	x0, x0, #0x168
  403684:	ldrb	w0, [x0]
  403688:	eor	w0, w0, #0x1
  40368c:	and	w0, w0, #0xff
  403690:	cmp	w0, #0x0
  403694:	b.eq	40369c <ferror@plt+0x152c>  // b.none
  403698:	bl	403ba8 <ferror@plt+0x1a38>
  40369c:	ldr	x0, [sp, #40]
  4036a0:	bl	403a20 <ferror@plt+0x18b0>
  4036a4:	str	x0, [sp, #56]
  4036a8:	ldr	x0, [sp, #56]
  4036ac:	cmp	x0, #0x0
  4036b0:	b.eq	4036c4 <ferror@plt+0x1554>  // b.none
  4036b4:	ldr	x0, [sp, #56]
  4036b8:	ldr	x0, [x0, #8]
  4036bc:	cmp	x0, #0x0
  4036c0:	b.ne	4036cc <ferror@plt+0x155c>  // b.any
  4036c4:	ldr	w0, [sp, #36]
  4036c8:	b	403740 <ferror@plt+0x15d0>
  4036cc:	ldr	x0, [sp, #56]
  4036d0:	ldr	x0, [x0, #8]
  4036d4:	add	x1, sp, #0x30
  4036d8:	bl	403ef0 <ferror@plt+0x1d80>
  4036dc:	cmp	w0, #0x0
  4036e0:	b.eq	403700 <ferror@plt+0x1590>  // b.none
  4036e4:	ldr	x0, [sp, #48]
  4036e8:	cmp	x0, #0x0
  4036ec:	b.lt	403700 <ferror@plt+0x1590>  // b.tstop
  4036f0:	ldr	x1, [sp, #48]
  4036f4:	mov	x0, #0x7fffffff            	// #2147483647
  4036f8:	cmp	x1, x0
  4036fc:	b.le	40373c <ferror@plt+0x15cc>
  403700:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403704:	add	x0, x0, #0x128
  403708:	ldr	x19, [x0]
  40370c:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403710:	add	x0, x0, #0x838
  403714:	bl	402120 <gettext@plt>
  403718:	mov	x1, x0
  40371c:	ldr	x0, [sp, #56]
  403720:	ldr	x0, [x0, #8]
  403724:	mov	x3, x0
  403728:	ldr	x2, [sp, #40]
  40372c:	mov	x0, x19
  403730:	bl	402140 <fprintf@plt>
  403734:	ldr	w0, [sp, #36]
  403738:	b	403740 <ferror@plt+0x15d0>
  40373c:	ldr	x0, [sp, #48]
  403740:	ldr	x19, [sp, #16]
  403744:	ldp	x29, x30, [sp], #64
  403748:	ret
  40374c:	stp	x29, x30, [sp, #-64]!
  403750:	mov	x29, sp
  403754:	str	x19, [sp, #16]
  403758:	str	x0, [sp, #40]
  40375c:	str	x1, [sp, #32]
  403760:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403764:	add	x0, x0, #0x168
  403768:	ldrb	w0, [x0]
  40376c:	eor	w0, w0, #0x1
  403770:	and	w0, w0, #0xff
  403774:	cmp	w0, #0x0
  403778:	b.eq	403780 <ferror@plt+0x1610>  // b.none
  40377c:	bl	403ba8 <ferror@plt+0x1a38>
  403780:	ldr	x0, [sp, #40]
  403784:	bl	403a20 <ferror@plt+0x18b0>
  403788:	str	x0, [sp, #56]
  40378c:	ldr	x0, [sp, #56]
  403790:	cmp	x0, #0x0
  403794:	b.eq	4037a8 <ferror@plt+0x1638>  // b.none
  403798:	ldr	x0, [sp, #56]
  40379c:	ldr	x0, [x0, #8]
  4037a0:	cmp	x0, #0x0
  4037a4:	b.ne	4037b0 <ferror@plt+0x1640>  // b.any
  4037a8:	ldr	x0, [sp, #32]
  4037ac:	b	403808 <ferror@plt+0x1698>
  4037b0:	ldr	x0, [sp, #56]
  4037b4:	ldr	x0, [x0, #8]
  4037b8:	add	x1, sp, #0x30
  4037bc:	bl	403ef0 <ferror@plt+0x1d80>
  4037c0:	cmp	w0, #0x0
  4037c4:	b.ne	403804 <ferror@plt+0x1694>  // b.any
  4037c8:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4037cc:	add	x0, x0, #0x128
  4037d0:	ldr	x19, [x0]
  4037d4:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4037d8:	add	x0, x0, #0x838
  4037dc:	bl	402120 <gettext@plt>
  4037e0:	mov	x1, x0
  4037e4:	ldr	x0, [sp, #56]
  4037e8:	ldr	x0, [x0, #8]
  4037ec:	mov	x3, x0
  4037f0:	ldr	x2, [sp, #40]
  4037f4:	mov	x0, x19
  4037f8:	bl	402140 <fprintf@plt>
  4037fc:	ldr	x0, [sp, #32]
  403800:	b	403808 <ferror@plt+0x1698>
  403804:	ldr	x0, [sp, #48]
  403808:	ldr	x19, [sp, #16]
  40380c:	ldp	x29, x30, [sp], #64
  403810:	ret
  403814:	stp	x29, x30, [sp, #-64]!
  403818:	mov	x29, sp
  40381c:	str	x19, [sp, #16]
  403820:	str	x0, [sp, #40]
  403824:	str	x1, [sp, #32]
  403828:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40382c:	add	x0, x0, #0x168
  403830:	ldrb	w0, [x0]
  403834:	eor	w0, w0, #0x1
  403838:	and	w0, w0, #0xff
  40383c:	cmp	w0, #0x0
  403840:	b.eq	403848 <ferror@plt+0x16d8>  // b.none
  403844:	bl	403ba8 <ferror@plt+0x1a38>
  403848:	ldr	x0, [sp, #40]
  40384c:	bl	403a20 <ferror@plt+0x18b0>
  403850:	str	x0, [sp, #56]
  403854:	ldr	x0, [sp, #56]
  403858:	cmp	x0, #0x0
  40385c:	b.eq	403870 <ferror@plt+0x1700>  // b.none
  403860:	ldr	x0, [sp, #56]
  403864:	ldr	x0, [x0, #8]
  403868:	cmp	x0, #0x0
  40386c:	b.ne	403878 <ferror@plt+0x1708>  // b.any
  403870:	ldr	x0, [sp, #32]
  403874:	b	4038d0 <ferror@plt+0x1760>
  403878:	ldr	x0, [sp, #56]
  40387c:	ldr	x0, [x0, #8]
  403880:	add	x1, sp, #0x30
  403884:	bl	403f70 <ferror@plt+0x1e00>
  403888:	cmp	w0, #0x0
  40388c:	b.ne	4038cc <ferror@plt+0x175c>  // b.any
  403890:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403894:	add	x0, x0, #0x128
  403898:	ldr	x19, [x0]
  40389c:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4038a0:	add	x0, x0, #0x838
  4038a4:	bl	402120 <gettext@plt>
  4038a8:	mov	x1, x0
  4038ac:	ldr	x0, [sp, #56]
  4038b0:	ldr	x0, [x0, #8]
  4038b4:	mov	x3, x0
  4038b8:	ldr	x2, [sp, #40]
  4038bc:	mov	x0, x19
  4038c0:	bl	402140 <fprintf@plt>
  4038c4:	ldr	x0, [sp, #32]
  4038c8:	b	4038d0 <ferror@plt+0x1760>
  4038cc:	ldr	x0, [sp, #48]
  4038d0:	ldr	x19, [sp, #16]
  4038d4:	ldp	x29, x30, [sp], #64
  4038d8:	ret
  4038dc:	stp	x29, x30, [sp, #-64]!
  4038e0:	mov	x29, sp
  4038e4:	str	x0, [sp, #24]
  4038e8:	str	x1, [sp, #16]
  4038ec:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4038f0:	add	x0, x0, #0x168
  4038f4:	ldrb	w0, [x0]
  4038f8:	eor	w0, w0, #0x1
  4038fc:	and	w0, w0, #0xff
  403900:	cmp	w0, #0x0
  403904:	b.eq	40390c <ferror@plt+0x179c>  // b.none
  403908:	bl	403ba8 <ferror@plt+0x1a38>
  40390c:	ldr	x0, [sp, #24]
  403910:	bl	403a20 <ferror@plt+0x18b0>
  403914:	str	x0, [sp, #48]
  403918:	ldr	x0, [sp, #48]
  40391c:	cmp	x0, #0x0
  403920:	b.ne	40392c <ferror@plt+0x17bc>  // b.any
  403924:	mov	w0, #0xffffffff            	// #-1
  403928:	b	403a18 <ferror@plt+0x18a8>
  40392c:	ldr	x0, [sp, #16]
  403930:	bl	401e30 <strdup@plt>
  403934:	str	x0, [sp, #40]
  403938:	ldr	x0, [sp, #40]
  40393c:	cmp	x0, #0x0
  403940:	b.ne	4039ec <ferror@plt+0x187c>  // b.any
  403944:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403948:	add	x0, x0, #0x870
  40394c:	bl	402120 <gettext@plt>
  403950:	mov	x2, x0
  403954:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403958:	add	x0, x0, #0x128
  40395c:	ldr	x0, [x0]
  403960:	mov	x1, x0
  403964:	mov	x0, x2
  403968:	bl	401c00 <fputs@plt>
  40396c:	mov	x1, #0x0                   	// #0
  403970:	mov	w0, #0x6                   	// #6
  403974:	bl	402160 <setlocale@plt>
  403978:	str	x0, [sp, #32]
  40397c:	str	xzr, [sp, #56]
  403980:	ldr	x0, [sp, #32]
  403984:	cmp	x0, #0x0
  403988:	b.eq	403998 <ferror@plt+0x1828>  // b.none
  40398c:	ldr	x0, [sp, #32]
  403990:	bl	401e30 <strdup@plt>
  403994:	str	x0, [sp, #56]
  403998:	ldr	x0, [sp, #56]
  40399c:	cmp	x0, #0x0
  4039a0:	b.eq	4039b4 <ferror@plt+0x1844>  // b.none
  4039a4:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4039a8:	add	x1, x0, #0x8a0
  4039ac:	mov	w0, #0x6                   	// #6
  4039b0:	bl	402160 <setlocale@plt>
  4039b4:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4039b8:	add	x1, x0, #0x8a8
  4039bc:	mov	w0, #0x3                   	// #3
  4039c0:	bl	401c10 <syslog@plt>
  4039c4:	ldr	x0, [sp, #56]
  4039c8:	cmp	x0, #0x0
  4039cc:	b.eq	4039e4 <ferror@plt+0x1874>  // b.none
  4039d0:	ldr	x1, [sp, #56]
  4039d4:	mov	w0, #0x6                   	// #6
  4039d8:	bl	402160 <setlocale@plt>
  4039dc:	ldr	x0, [sp, #56]
  4039e0:	bl	401f50 <free@plt>
  4039e4:	mov	w0, #0xffffffff            	// #-1
  4039e8:	b	403a18 <ferror@plt+0x18a8>
  4039ec:	ldr	x0, [sp, #48]
  4039f0:	ldr	x0, [x0, #8]
  4039f4:	cmp	x0, #0x0
  4039f8:	b.eq	403a08 <ferror@plt+0x1898>  // b.none
  4039fc:	ldr	x0, [sp, #48]
  403a00:	ldr	x0, [x0, #8]
  403a04:	bl	401f50 <free@plt>
  403a08:	ldr	x0, [sp, #48]
  403a0c:	ldr	x1, [sp, #40]
  403a10:	str	x1, [x0, #8]
  403a14:	mov	w0, #0x0                   	// #0
  403a18:	ldp	x29, x30, [sp], #64
  403a1c:	ret
  403a20:	stp	x29, x30, [sp, #-80]!
  403a24:	mov	x29, sp
  403a28:	str	x19, [sp, #16]
  403a2c:	str	x0, [sp, #40]
  403a30:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  403a34:	add	x0, x0, #0x340
  403a38:	str	x0, [sp, #72]
  403a3c:	b	403a6c <ferror@plt+0x18fc>
  403a40:	ldr	x0, [sp, #72]
  403a44:	ldr	x0, [x0]
  403a48:	ldr	x1, [sp, #40]
  403a4c:	bl	401f00 <strcmp@plt>
  403a50:	cmp	w0, #0x0
  403a54:	b.ne	403a60 <ferror@plt+0x18f0>  // b.any
  403a58:	ldr	x0, [sp, #72]
  403a5c:	b	403b78 <ferror@plt+0x1a08>
  403a60:	ldr	x0, [sp, #72]
  403a64:	add	x0, x0, #0x10
  403a68:	str	x0, [sp, #72]
  403a6c:	ldr	x0, [sp, #72]
  403a70:	ldr	x0, [x0]
  403a74:	cmp	x0, #0x0
  403a78:	b.ne	403a40 <ferror@plt+0x18d0>  // b.any
  403a7c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403a80:	add	x0, x0, #0x158
  403a84:	str	x0, [sp, #72]
  403a88:	b	403ab0 <ferror@plt+0x1940>
  403a8c:	ldr	x0, [sp, #72]
  403a90:	ldr	x0, [x0]
  403a94:	ldr	x1, [sp, #40]
  403a98:	bl	401f00 <strcmp@plt>
  403a9c:	cmp	w0, #0x0
  403aa0:	b.eq	403b68 <ferror@plt+0x19f8>  // b.none
  403aa4:	ldr	x0, [sp, #72]
  403aa8:	add	x0, x0, #0x10
  403aac:	str	x0, [sp, #72]
  403ab0:	ldr	x0, [sp, #72]
  403ab4:	ldr	x0, [x0]
  403ab8:	cmp	x0, #0x0
  403abc:	b.ne	403a8c <ferror@plt+0x191c>  // b.any
  403ac0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403ac4:	add	x0, x0, #0x128
  403ac8:	ldr	x19, [x0]
  403acc:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403ad0:	add	x0, x0, #0x8d8
  403ad4:	bl	402120 <gettext@plt>
  403ad8:	ldr	x2, [sp, #40]
  403adc:	mov	x1, x0
  403ae0:	mov	x0, x19
  403ae4:	bl	402140 <fprintf@plt>
  403ae8:	mov	x1, #0x0                   	// #0
  403aec:	mov	w0, #0x6                   	// #6
  403af0:	bl	402160 <setlocale@plt>
  403af4:	str	x0, [sp, #56]
  403af8:	str	xzr, [sp, #64]
  403afc:	ldr	x0, [sp, #56]
  403b00:	cmp	x0, #0x0
  403b04:	b.eq	403b14 <ferror@plt+0x19a4>  // b.none
  403b08:	ldr	x0, [sp, #56]
  403b0c:	bl	401e30 <strdup@plt>
  403b10:	str	x0, [sp, #64]
  403b14:	ldr	x0, [sp, #64]
  403b18:	cmp	x0, #0x0
  403b1c:	b.eq	403b30 <ferror@plt+0x19c0>  // b.none
  403b20:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403b24:	add	x1, x0, #0x8a0
  403b28:	mov	w0, #0x6                   	// #6
  403b2c:	bl	402160 <setlocale@plt>
  403b30:	ldr	x2, [sp, #40]
  403b34:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403b38:	add	x1, x0, #0x918
  403b3c:	mov	w0, #0x2                   	// #2
  403b40:	bl	401c10 <syslog@plt>
  403b44:	ldr	x0, [sp, #64]
  403b48:	cmp	x0, #0x0
  403b4c:	b.eq	403b70 <ferror@plt+0x1a00>  // b.none
  403b50:	ldr	x1, [sp, #64]
  403b54:	mov	w0, #0x6                   	// #6
  403b58:	bl	402160 <setlocale@plt>
  403b5c:	ldr	x0, [sp, #64]
  403b60:	bl	401f50 <free@plt>
  403b64:	b	403b74 <ferror@plt+0x1a04>
  403b68:	nop
  403b6c:	b	403b74 <ferror@plt+0x1a04>
  403b70:	nop
  403b74:	mov	x0, #0x0                   	// #0
  403b78:	ldr	x19, [sp, #16]
  403b7c:	ldp	x29, x30, [sp], #80
  403b80:	ret
  403b84:	sub	sp, sp, #0x10
  403b88:	str	x0, [sp, #8]
  403b8c:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  403b90:	add	x0, x0, #0x810
  403b94:	ldr	x1, [sp, #8]
  403b98:	str	x1, [x0]
  403b9c:	nop
  403ba0:	add	sp, sp, #0x10
  403ba4:	ret
  403ba8:	sub	sp, sp, #0x480
  403bac:	stp	x29, x30, [sp]
  403bb0:	mov	x29, sp
  403bb4:	str	x19, [sp, #16]
  403bb8:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  403bbc:	add	x0, x0, #0x168
  403bc0:	mov	w1, #0x1                   	// #1
  403bc4:	strb	w1, [x0]
  403bc8:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  403bcc:	add	x0, x0, #0x810
  403bd0:	ldr	x2, [x0]
  403bd4:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403bd8:	add	x1, x0, #0x938
  403bdc:	mov	x0, x2
  403be0:	bl	401d30 <fopen@plt>
  403be4:	str	x0, [sp, #1120]
  403be8:	ldr	x0, [sp, #1120]
  403bec:	cmp	x0, #0x0
  403bf0:	b.ne	403e00 <ferror@plt+0x1c90>  // b.any
  403bf4:	bl	4020d0 <__errno_location@plt>
  403bf8:	ldr	w0, [x0]
  403bfc:	cmp	w0, #0x2
  403c00:	b.eq	403edc <ferror@plt+0x1d6c>  // b.none
  403c04:	bl	4020d0 <__errno_location@plt>
  403c08:	ldr	w0, [x0]
  403c0c:	str	w0, [sp, #1076]
  403c10:	mov	x1, #0x0                   	// #0
  403c14:	mov	w0, #0x6                   	// #6
  403c18:	bl	402160 <setlocale@plt>
  403c1c:	str	x0, [sp, #1064]
  403c20:	str	xzr, [sp, #1136]
  403c24:	ldr	x0, [sp, #1064]
  403c28:	cmp	x0, #0x0
  403c2c:	b.eq	403c3c <ferror@plt+0x1acc>  // b.none
  403c30:	ldr	x0, [sp, #1064]
  403c34:	bl	401e30 <strdup@plt>
  403c38:	str	x0, [sp, #1136]
  403c3c:	ldr	x0, [sp, #1136]
  403c40:	cmp	x0, #0x0
  403c44:	b.eq	403c58 <ferror@plt+0x1ae8>  // b.none
  403c48:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403c4c:	add	x1, x0, #0x8a0
  403c50:	mov	w0, #0x6                   	// #6
  403c54:	bl	402160 <setlocale@plt>
  403c58:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  403c5c:	add	x0, x0, #0x810
  403c60:	ldr	x19, [x0]
  403c64:	ldr	w0, [sp, #1076]
  403c68:	bl	401e40 <strerror@plt>
  403c6c:	mov	x3, x0
  403c70:	mov	x2, x19
  403c74:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403c78:	add	x1, x0, #0x940
  403c7c:	mov	w0, #0x2                   	// #2
  403c80:	bl	401c10 <syslog@plt>
  403c84:	ldr	x0, [sp, #1136]
  403c88:	cmp	x0, #0x0
  403c8c:	b.eq	403ca4 <ferror@plt+0x1b34>  // b.none
  403c90:	ldr	x1, [sp, #1136]
  403c94:	mov	w0, #0x6                   	// #6
  403c98:	bl	402160 <setlocale@plt>
  403c9c:	ldr	x0, [sp, #1136]
  403ca0:	bl	401f50 <free@plt>
  403ca4:	mov	w0, #0x1                   	// #1
  403ca8:	bl	401c30 <exit@plt>
  403cac:	add	x0, sp, #0x28
  403cb0:	bl	401bf0 <strlen@plt>
  403cb4:	sub	w0, w0, #0x1
  403cb8:	str	w0, [sp, #1148]
  403cbc:	b	403cfc <ferror@plt+0x1b8c>
  403cc0:	bl	401f10 <__ctype_b_loc@plt>
  403cc4:	ldr	x1, [x0]
  403cc8:	ldrsw	x0, [sp, #1148]
  403ccc:	add	x2, sp, #0x28
  403cd0:	ldrb	w0, [x2, x0]
  403cd4:	and	x0, x0, #0xff
  403cd8:	lsl	x0, x0, #1
  403cdc:	add	x0, x1, x0
  403ce0:	ldrh	w0, [x0]
  403ce4:	and	w0, w0, #0x2000
  403ce8:	cmp	w0, #0x0
  403cec:	b.eq	403d0c <ferror@plt+0x1b9c>  // b.none
  403cf0:	ldr	w0, [sp, #1148]
  403cf4:	sub	w0, w0, #0x1
  403cf8:	str	w0, [sp, #1148]
  403cfc:	ldr	w0, [sp, #1148]
  403d00:	cmp	w0, #0x0
  403d04:	b.ge	403cc0 <ferror@plt+0x1b50>  // b.tcont
  403d08:	b	403d10 <ferror@plt+0x1ba0>
  403d0c:	nop
  403d10:	ldr	w0, [sp, #1148]
  403d14:	add	w0, w0, #0x1
  403d18:	str	w0, [sp, #1148]
  403d1c:	ldrsw	x0, [sp, #1148]
  403d20:	add	x1, sp, #0x28
  403d24:	strb	wzr, [x1, x0]
  403d28:	add	x2, sp, #0x28
  403d2c:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403d30:	add	x1, x0, #0x968
  403d34:	mov	x0, x2
  403d38:	bl	401f80 <strspn@plt>
  403d3c:	mov	x1, x0
  403d40:	add	x0, sp, #0x28
  403d44:	add	x0, x0, x1
  403d48:	str	x0, [sp, #1096]
  403d4c:	ldr	x0, [sp, #1096]
  403d50:	ldrb	w0, [x0]
  403d54:	cmp	w0, #0x0
  403d58:	b.eq	403e00 <ferror@plt+0x1c90>  // b.none
  403d5c:	ldr	x0, [sp, #1096]
  403d60:	ldrb	w0, [x0]
  403d64:	cmp	w0, #0x23
  403d68:	b.ne	403d70 <ferror@plt+0x1c00>  // b.any
  403d6c:	b	403e00 <ferror@plt+0x1c90>
  403d70:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403d74:	add	x1, x0, #0x968
  403d78:	ldr	x0, [sp, #1096]
  403d7c:	bl	4020a0 <strcspn@plt>
  403d80:	mov	x1, x0
  403d84:	ldr	x0, [sp, #1096]
  403d88:	add	x0, x0, x1
  403d8c:	str	x0, [sp, #1088]
  403d90:	ldr	x0, [sp, #1088]
  403d94:	ldrb	w0, [x0]
  403d98:	cmp	w0, #0x0
  403d9c:	b.ne	403da4 <ferror@plt+0x1c34>  // b.any
  403da0:	b	403e00 <ferror@plt+0x1c90>
  403da4:	ldr	x0, [sp, #1088]
  403da8:	add	x1, x0, #0x1
  403dac:	str	x1, [sp, #1088]
  403db0:	strb	wzr, [x0]
  403db4:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403db8:	add	x1, x0, #0x970
  403dbc:	ldr	x0, [sp, #1088]
  403dc0:	bl	401f80 <strspn@plt>
  403dc4:	mov	x1, x0
  403dc8:	ldr	x0, [sp, #1088]
  403dcc:	add	x0, x0, x1
  403dd0:	str	x0, [sp, #1080]
  403dd4:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403dd8:	add	x1, x0, #0x978
  403ddc:	ldr	x0, [sp, #1080]
  403de0:	bl	4020a0 <strcspn@plt>
  403de4:	mov	x1, x0
  403de8:	ldr	x0, [sp, #1080]
  403dec:	add	x0, x0, x1
  403df0:	strb	wzr, [x0]
  403df4:	ldr	x1, [sp, #1080]
  403df8:	ldr	x0, [sp, #1096]
  403dfc:	bl	4038dc <ferror@plt+0x176c>
  403e00:	add	x0, sp, #0x28
  403e04:	ldr	x2, [sp, #1120]
  403e08:	mov	w1, #0x400                 	// #1024
  403e0c:	bl	402150 <fgets@plt>
  403e10:	cmp	x0, #0x0
  403e14:	b.ne	403cac <ferror@plt+0x1b3c>  // b.any
  403e18:	ldr	x0, [sp, #1120]
  403e1c:	bl	402170 <ferror@plt>
  403e20:	cmp	w0, #0x0
  403e24:	b.eq	403ed0 <ferror@plt+0x1d60>  // b.none
  403e28:	bl	4020d0 <__errno_location@plt>
  403e2c:	ldr	w0, [x0]
  403e30:	str	w0, [sp, #1116]
  403e34:	mov	x1, #0x0                   	// #0
  403e38:	mov	w0, #0x6                   	// #6
  403e3c:	bl	402160 <setlocale@plt>
  403e40:	str	x0, [sp, #1104]
  403e44:	str	xzr, [sp, #1128]
  403e48:	ldr	x0, [sp, #1104]
  403e4c:	cmp	x0, #0x0
  403e50:	b.eq	403e60 <ferror@plt+0x1cf0>  // b.none
  403e54:	ldr	x0, [sp, #1104]
  403e58:	bl	401e30 <strdup@plt>
  403e5c:	str	x0, [sp, #1128]
  403e60:	ldr	x0, [sp, #1128]
  403e64:	cmp	x0, #0x0
  403e68:	b.eq	403e7c <ferror@plt+0x1d0c>  // b.none
  403e6c:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403e70:	add	x1, x0, #0x8a0
  403e74:	mov	w0, #0x6                   	// #6
  403e78:	bl	402160 <setlocale@plt>
  403e7c:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  403e80:	add	x0, x0, #0x810
  403e84:	ldr	x19, [x0]
  403e88:	ldr	w0, [sp, #1116]
  403e8c:	bl	401e40 <strerror@plt>
  403e90:	mov	x3, x0
  403e94:	mov	x2, x19
  403e98:	adrp	x0, 408000 <ferror@plt+0x5e90>
  403e9c:	add	x1, x0, #0x980
  403ea0:	mov	w0, #0x2                   	// #2
  403ea4:	bl	401c10 <syslog@plt>
  403ea8:	ldr	x0, [sp, #1128]
  403eac:	cmp	x0, #0x0
  403eb0:	b.eq	403ec8 <ferror@plt+0x1d58>  // b.none
  403eb4:	ldr	x1, [sp, #1128]
  403eb8:	mov	w0, #0x6                   	// #6
  403ebc:	bl	402160 <setlocale@plt>
  403ec0:	ldr	x0, [sp, #1128]
  403ec4:	bl	401f50 <free@plt>
  403ec8:	mov	w0, #0x1                   	// #1
  403ecc:	bl	401c30 <exit@plt>
  403ed0:	ldr	x0, [sp, #1120]
  403ed4:	bl	401d00 <fclose@plt>
  403ed8:	b	403ee0 <ferror@plt+0x1d70>
  403edc:	nop
  403ee0:	ldr	x19, [sp, #16]
  403ee4:	ldp	x29, x30, [sp]
  403ee8:	add	sp, sp, #0x480
  403eec:	ret
  403ef0:	stp	x29, x30, [sp, #-48]!
  403ef4:	mov	x29, sp
  403ef8:	str	x0, [sp, #24]
  403efc:	str	x1, [sp, #16]
  403f00:	bl	4020d0 <__errno_location@plt>
  403f04:	str	wzr, [x0]
  403f08:	add	x0, sp, #0x20
  403f0c:	mov	w2, #0x0                   	// #0
  403f10:	mov	x1, x0
  403f14:	ldr	x0, [sp, #24]
  403f18:	bl	401f20 <strtol@plt>
  403f1c:	str	x0, [sp, #40]
  403f20:	ldr	x0, [sp, #24]
  403f24:	ldrb	w0, [x0]
  403f28:	cmp	w0, #0x0
  403f2c:	b.eq	403f50 <ferror@plt+0x1de0>  // b.none
  403f30:	ldr	x0, [sp, #32]
  403f34:	ldrb	w0, [x0]
  403f38:	cmp	w0, #0x0
  403f3c:	b.ne	403f50 <ferror@plt+0x1de0>  // b.any
  403f40:	bl	4020d0 <__errno_location@plt>
  403f44:	ldr	w0, [x0]
  403f48:	cmp	w0, #0x22
  403f4c:	b.ne	403f58 <ferror@plt+0x1de8>  // b.any
  403f50:	mov	w0, #0x0                   	// #0
  403f54:	b	403f68 <ferror@plt+0x1df8>
  403f58:	ldr	x0, [sp, #16]
  403f5c:	ldr	x1, [sp, #40]
  403f60:	str	x1, [x0]
  403f64:	mov	w0, #0x1                   	// #1
  403f68:	ldp	x29, x30, [sp], #48
  403f6c:	ret
  403f70:	stp	x29, x30, [sp, #-48]!
  403f74:	mov	x29, sp
  403f78:	str	x0, [sp, #24]
  403f7c:	str	x1, [sp, #16]
  403f80:	bl	4020d0 <__errno_location@plt>
  403f84:	str	wzr, [x0]
  403f88:	add	x0, sp, #0x20
  403f8c:	mov	w2, #0x0                   	// #0
  403f90:	mov	x1, x0
  403f94:	ldr	x0, [sp, #24]
  403f98:	bl	401be0 <strtoul@plt>
  403f9c:	str	x0, [sp, #40]
  403fa0:	ldr	x0, [sp, #24]
  403fa4:	ldrb	w0, [x0]
  403fa8:	cmp	w0, #0x0
  403fac:	b.eq	403fd0 <ferror@plt+0x1e60>  // b.none
  403fb0:	ldr	x0, [sp, #32]
  403fb4:	ldrb	w0, [x0]
  403fb8:	cmp	w0, #0x0
  403fbc:	b.ne	403fd0 <ferror@plt+0x1e60>  // b.any
  403fc0:	bl	4020d0 <__errno_location@plt>
  403fc4:	ldr	w0, [x0]
  403fc8:	cmp	w0, #0x22
  403fcc:	b.ne	403fd8 <ferror@plt+0x1e68>  // b.any
  403fd0:	mov	w0, #0x0                   	// #0
  403fd4:	b	403fe8 <ferror@plt+0x1e78>
  403fd8:	ldr	x0, [sp, #16]
  403fdc:	ldr	x1, [sp, #40]
  403fe0:	str	x1, [x0]
  403fe4:	mov	w0, #0x1                   	// #1
  403fe8:	ldp	x29, x30, [sp], #48
  403fec:	ret
  403ff0:	stp	x29, x30, [sp, #-112]!
  403ff4:	mov	x29, sp
  403ff8:	str	x19, [sp, #16]
  403ffc:	str	x0, [sp, #40]
  404000:	adrp	x0, 408000 <ferror@plt+0x5e90>
  404004:	add	x0, x0, #0x9a8
  404008:	str	x0, [sp, #104]
  40400c:	add	x0, sp, #0x40
  404010:	adrp	x1, 408000 <ferror@plt+0x5e90>
  404014:	add	x1, x1, #0x9b8
  404018:	str	x1, [x0]
  40401c:	add	x0, sp, #0x40
  404020:	adrp	x1, 408000 <ferror@plt+0x5e90>
  404024:	add	x1, x1, #0x9c0
  404028:	str	x1, [x0, #8]
  40402c:	add	x0, sp, #0x40
  404030:	ldr	x1, [sp, #40]
  404034:	str	x1, [x0, #16]
  404038:	add	x0, sp, #0x40
  40403c:	str	xzr, [x0, #24]
  404040:	str	xzr, [sp, #56]
  404044:	add	x2, sp, #0x60
  404048:	add	x1, sp, #0x38
  40404c:	add	x0, sp, #0x40
  404050:	mov	x3, x2
  404054:	mov	x2, x1
  404058:	mov	x1, x0
  40405c:	ldr	x0, [sp, #104]
  404060:	bl	40511c <ferror@plt+0x2fac>
  404064:	cmp	w0, #0x0
  404068:	b.eq	4040a8 <ferror@plt+0x1f38>  // b.none
  40406c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404070:	add	x0, x0, #0x128
  404074:	ldr	x19, [x0]
  404078:	adrp	x0, 408000 <ferror@plt+0x5e90>
  40407c:	add	x0, x0, #0x9c8
  404080:	bl	402120 <gettext@plt>
  404084:	mov	x1, x0
  404088:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40408c:	add	x0, x0, #0x5a8
  404090:	ldr	x0, [x0]
  404094:	mov	x2, x0
  404098:	mov	x0, x19
  40409c:	bl	402140 <fprintf@plt>
  4040a0:	mov	w0, #0xffffffff            	// #-1
  4040a4:	b	4041c0 <ferror@plt+0x2050>
  4040a8:	ldr	w0, [sp, #96]
  4040ac:	asr	w0, w0, #8
  4040b0:	and	w0, w0, #0xff
  4040b4:	str	w0, [sp, #100]
  4040b8:	ldr	w0, [sp, #96]
  4040bc:	and	w0, w0, #0x7f
  4040c0:	cmp	w0, #0x0
  4040c4:	b.eq	404114 <ferror@plt+0x1fa4>  // b.none
  4040c8:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4040cc:	add	x0, x0, #0x128
  4040d0:	ldr	x19, [x0]
  4040d4:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4040d8:	add	x0, x0, #0x9f0
  4040dc:	bl	402120 <gettext@plt>
  4040e0:	mov	x4, x0
  4040e4:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4040e8:	add	x0, x0, #0x5a8
  4040ec:	ldr	x1, [x0]
  4040f0:	ldr	w0, [sp, #96]
  4040f4:	and	w0, w0, #0x7f
  4040f8:	mov	w3, w0
  4040fc:	mov	x2, x1
  404100:	mov	x1, x4
  404104:	mov	x0, x19
  404108:	bl	402140 <fprintf@plt>
  40410c:	mov	w0, #0xffffffff            	// #-1
  404110:	b	4041c0 <ferror@plt+0x2050>
  404114:	ldr	w0, [sp, #100]
  404118:	cmp	w0, #0x7f
  40411c:	b.ne	404128 <ferror@plt+0x1fb8>  // b.any
  404120:	mov	w0, #0x0                   	// #0
  404124:	b	4041c0 <ferror@plt+0x2050>
  404128:	ldr	w0, [sp, #100]
  40412c:	cmp	w0, #0x1
  404130:	b.ne	40413c <ferror@plt+0x1fcc>  // b.any
  404134:	mov	w0, #0x0                   	// #0
  404138:	b	4041c0 <ferror@plt+0x2050>
  40413c:	ldr	w0, [sp, #100]
  404140:	cmp	w0, #0x0
  404144:	b.eq	4041bc <ferror@plt+0x204c>  // b.none
  404148:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40414c:	add	x0, x0, #0x128
  404150:	ldr	x19, [x0]
  404154:	adrp	x0, 408000 <ferror@plt+0x5e90>
  404158:	add	x0, x0, #0xa28
  40415c:	bl	402120 <gettext@plt>
  404160:	mov	x1, x0
  404164:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404168:	add	x0, x0, #0x5a8
  40416c:	ldr	x0, [x0]
  404170:	ldr	w3, [sp, #100]
  404174:	mov	x2, x0
  404178:	mov	x0, x19
  40417c:	bl	402140 <fprintf@plt>
  404180:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404184:	add	x0, x0, #0x128
  404188:	ldr	x19, [x0]
  40418c:	adrp	x0, 408000 <ferror@plt+0x5e90>
  404190:	add	x0, x0, #0x9c8
  404194:	bl	402120 <gettext@plt>
  404198:	mov	x1, x0
  40419c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4041a0:	add	x0, x0, #0x5a8
  4041a4:	ldr	x0, [x0]
  4041a8:	mov	x2, x0
  4041ac:	mov	x0, x19
  4041b0:	bl	402140 <fprintf@plt>
  4041b4:	mov	w0, #0xffffffff            	// #-1
  4041b8:	b	4041c0 <ferror@plt+0x2050>
  4041bc:	mov	w0, #0x0                   	// #0
  4041c0:	ldr	x19, [sp, #16]
  4041c4:	ldp	x29, x30, [sp], #112
  4041c8:	ret
  4041cc:	stp	x29, x30, [sp, #-128]!
  4041d0:	mov	x29, sp
  4041d4:	str	x19, [sp, #16]
  4041d8:	str	w0, [sp, #44]
  4041dc:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4041e0:	add	x0, x0, #0xa48
  4041e4:	str	x0, [sp, #112]
  4041e8:	str	xzr, [sp, #104]
  4041ec:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4041f0:	add	x0, x0, #0xa60
  4041f4:	str	x0, [sp, #64]
  4041f8:	str	xzr, [sp, #72]
  4041fc:	str	xzr, [sp, #80]
  404200:	str	xzr, [sp, #56]
  404204:	str	wzr, [sp, #124]
  404208:	mov	x0, #0x4                   	// #4
  40420c:	bl	401d50 <malloc@plt>
  404210:	str	x0, [sp, #104]
  404214:	ldr	x0, [sp, #104]
  404218:	cmp	x0, #0x0
  40421c:	b.ne	404228 <ferror@plt+0x20b8>  // b.any
  404220:	mov	w0, #0xffffffff            	// #-1
  404224:	b	404460 <ferror@plt+0x22f0>
  404228:	ldr	w0, [sp, #124]
  40422c:	add	w1, w0, #0x1
  404230:	str	w1, [sp, #124]
  404234:	sxtw	x0, w0
  404238:	ldr	x1, [sp, #104]
  40423c:	add	x0, x1, x0
  404240:	mov	w1, #0x2d                  	// #45
  404244:	strb	w1, [x0]
  404248:	ldr	w0, [sp, #44]
  40424c:	and	w0, w0, #0x1
  404250:	cmp	w0, #0x0
  404254:	b.eq	404278 <ferror@plt+0x2108>  // b.none
  404258:	ldr	w0, [sp, #124]
  40425c:	add	w1, w0, #0x1
  404260:	str	w1, [sp, #124]
  404264:	sxtw	x0, w0
  404268:	ldr	x1, [sp, #104]
  40426c:	add	x0, x1, x0
  404270:	mov	w1, #0x55                  	// #85
  404274:	strb	w1, [x0]
  404278:	ldr	w0, [sp, #44]
  40427c:	and	w0, w0, #0x2
  404280:	cmp	w0, #0x0
  404284:	b.eq	4042a8 <ferror@plt+0x2138>  // b.none
  404288:	ldr	w0, [sp, #124]
  40428c:	add	w1, w0, #0x1
  404290:	str	w1, [sp, #124]
  404294:	sxtw	x0, w0
  404298:	ldr	x1, [sp, #104]
  40429c:	add	x0, x1, x0
  4042a0:	mov	w1, #0x47                  	// #71
  4042a4:	strb	w1, [x0]
  4042a8:	ldr	w0, [sp, #124]
  4042ac:	add	w1, w0, #0x1
  4042b0:	str	w1, [sp, #124]
  4042b4:	sxtw	x0, w0
  4042b8:	ldr	x1, [sp, #104]
  4042bc:	add	x0, x1, x0
  4042c0:	strb	wzr, [x0]
  4042c4:	ldr	w0, [sp, #124]
  4042c8:	cmp	w0, #0x2
  4042cc:	b.ne	4042e0 <ferror@plt+0x2170>  // b.any
  4042d0:	ldr	x0, [sp, #104]
  4042d4:	bl	401f50 <free@plt>
  4042d8:	mov	w0, #0x0                   	// #0
  4042dc:	b	404460 <ferror@plt+0x22f0>
  4042e0:	ldr	x0, [sp, #104]
  4042e4:	str	x0, [sp, #72]
  4042e8:	add	x2, sp, #0x5c
  4042ec:	add	x1, sp, #0x38
  4042f0:	add	x0, sp, #0x40
  4042f4:	mov	x3, x2
  4042f8:	mov	x2, x1
  4042fc:	mov	x1, x0
  404300:	ldr	x0, [sp, #112]
  404304:	bl	40511c <ferror@plt+0x2fac>
  404308:	str	w0, [sp, #100]
  40430c:	ldr	x0, [sp, #104]
  404310:	bl	401f50 <free@plt>
  404314:	ldr	w0, [sp, #100]
  404318:	cmp	w0, #0x0
  40431c:	b.eq	40435c <ferror@plt+0x21ec>  // b.none
  404320:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404324:	add	x0, x0, #0x128
  404328:	ldr	x19, [x0]
  40432c:	adrp	x0, 408000 <ferror@plt+0x5e90>
  404330:	add	x0, x0, #0xa70
  404334:	bl	402120 <gettext@plt>
  404338:	mov	x1, x0
  40433c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404340:	add	x0, x0, #0x5a8
  404344:	ldr	x0, [x0]
  404348:	mov	x2, x0
  40434c:	mov	x0, x19
  404350:	bl	402140 <fprintf@plt>
  404354:	mov	w0, #0xffffffff            	// #-1
  404358:	b	404460 <ferror@plt+0x22f0>
  40435c:	ldr	w0, [sp, #92]
  404360:	asr	w0, w0, #8
  404364:	and	w0, w0, #0xff
  404368:	str	w0, [sp, #96]
  40436c:	ldr	w0, [sp, #92]
  404370:	and	w0, w0, #0x7f
  404374:	cmp	w0, #0x0
  404378:	b.eq	4043c8 <ferror@plt+0x2258>  // b.none
  40437c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404380:	add	x0, x0, #0x128
  404384:	ldr	x19, [x0]
  404388:	adrp	x0, 408000 <ferror@plt+0x5e90>
  40438c:	add	x0, x0, #0xa98
  404390:	bl	402120 <gettext@plt>
  404394:	mov	x4, x0
  404398:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40439c:	add	x0, x0, #0x5a8
  4043a0:	ldr	x1, [x0]
  4043a4:	ldr	w0, [sp, #92]
  4043a8:	and	w0, w0, #0x7f
  4043ac:	mov	w3, w0
  4043b0:	mov	x2, x1
  4043b4:	mov	x1, x4
  4043b8:	mov	x0, x19
  4043bc:	bl	402140 <fprintf@plt>
  4043c0:	mov	w0, #0xffffffff            	// #-1
  4043c4:	b	404460 <ferror@plt+0x22f0>
  4043c8:	ldr	w0, [sp, #96]
  4043cc:	cmp	w0, #0x7f
  4043d0:	b.ne	4043dc <ferror@plt+0x226c>  // b.any
  4043d4:	mov	w0, #0x0                   	// #0
  4043d8:	b	404460 <ferror@plt+0x22f0>
  4043dc:	ldr	w0, [sp, #96]
  4043e0:	cmp	w0, #0x0
  4043e4:	b.eq	40445c <ferror@plt+0x22ec>  // b.none
  4043e8:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4043ec:	add	x0, x0, #0x128
  4043f0:	ldr	x19, [x0]
  4043f4:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4043f8:	add	x0, x0, #0xad0
  4043fc:	bl	402120 <gettext@plt>
  404400:	mov	x1, x0
  404404:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404408:	add	x0, x0, #0x5a8
  40440c:	ldr	x0, [x0]
  404410:	ldr	w3, [sp, #96]
  404414:	mov	x2, x0
  404418:	mov	x0, x19
  40441c:	bl	402140 <fprintf@plt>
  404420:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404424:	add	x0, x0, #0x128
  404428:	ldr	x19, [x0]
  40442c:	adrp	x0, 408000 <ferror@plt+0x5e90>
  404430:	add	x0, x0, #0xa70
  404434:	bl	402120 <gettext@plt>
  404438:	mov	x1, x0
  40443c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404440:	add	x0, x0, #0x5a8
  404444:	ldr	x0, [x0]
  404448:	mov	x2, x0
  40444c:	mov	x0, x19
  404450:	bl	402140 <fprintf@plt>
  404454:	mov	w0, #0xffffffff            	// #-1
  404458:	b	404460 <ferror@plt+0x22f0>
  40445c:	mov	w0, #0x0                   	// #0
  404460:	ldr	x19, [sp, #16]
  404464:	ldp	x29, x30, [sp], #128
  404468:	ret
  40446c:	stp	x29, x30, [sp, #-48]!
  404470:	mov	x29, sp
  404474:	str	x0, [sp, #24]
  404478:	ldr	x0, [sp, #24]
  40447c:	str	x0, [sp, #40]
  404480:	ldr	x0, [sp, #40]
  404484:	bl	4048ac <ferror@plt+0x273c>
  404488:	ldp	x29, x30, [sp], #48
  40448c:	ret
  404490:	stp	x29, x30, [sp, #-48]!
  404494:	mov	x29, sp
  404498:	str	x0, [sp, #24]
  40449c:	ldr	x0, [sp, #24]
  4044a0:	str	x0, [sp, #40]
  4044a4:	ldr	x0, [sp, #40]
  4044a8:	bl	404a2c <ferror@plt+0x28bc>
  4044ac:	nop
  4044b0:	ldp	x29, x30, [sp], #48
  4044b4:	ret
  4044b8:	sub	sp, sp, #0x20
  4044bc:	str	x0, [sp, #8]
  4044c0:	ldr	x0, [sp, #8]
  4044c4:	str	x0, [sp, #24]
  4044c8:	ldr	x0, [sp, #24]
  4044cc:	ldr	x0, [x0]
  4044d0:	add	sp, sp, #0x20
  4044d4:	ret
  4044d8:	stp	x29, x30, [sp, #-32]!
  4044dc:	mov	x29, sp
  4044e0:	str	x0, [sp, #24]
  4044e4:	ldr	x0, [sp, #24]
  4044e8:	bl	404ac4 <ferror@plt+0x2954>
  4044ec:	ldp	x29, x30, [sp], #32
  4044f0:	ret
  4044f4:	stp	x29, x30, [sp, #-48]!
  4044f8:	mov	x29, sp
  4044fc:	str	x0, [sp, #24]
  404500:	str	x1, [sp, #16]
  404504:	ldr	x0, [sp, #24]
  404508:	str	x0, [sp, #40]
  40450c:	ldr	x0, [sp, #40]
  404510:	cmp	x0, #0x0
  404514:	b.eq	4045d8 <ferror@plt+0x2468>  // b.none
  404518:	ldr	x0, [sp, #40]
  40451c:	ldr	x2, [x0]
  404520:	adrp	x0, 408000 <ferror@plt+0x5e90>
  404524:	add	x1, x0, #0xaf8
  404528:	mov	x0, x2
  40452c:	bl	4078d8 <ferror@plt+0x5768>
  404530:	cmn	w0, #0x1
  404534:	b.eq	4045d8 <ferror@plt+0x2468>  // b.none
  404538:	ldr	x0, [sp, #40]
  40453c:	ldr	x2, [x0, #8]
  404540:	adrp	x0, 408000 <ferror@plt+0x5e90>
  404544:	add	x1, x0, #0xaf8
  404548:	mov	x0, x2
  40454c:	bl	4078d8 <ferror@plt+0x5768>
  404550:	cmn	w0, #0x1
  404554:	b.eq	4045d8 <ferror@plt+0x2468>  // b.none
  404558:	ldr	x0, [sp, #40]
  40455c:	ldr	w0, [x0, #16]
  404560:	cmn	w0, #0x1
  404564:	b.eq	4045d8 <ferror@plt+0x2468>  // b.none
  404568:	ldr	x0, [sp, #40]
  40456c:	ldr	w0, [x0, #20]
  404570:	cmn	w0, #0x1
  404574:	b.eq	4045d8 <ferror@plt+0x2468>  // b.none
  404578:	ldr	x0, [sp, #40]
  40457c:	ldr	x2, [x0, #24]
  404580:	adrp	x0, 408000 <ferror@plt+0x5e90>
  404584:	add	x1, x0, #0xaf8
  404588:	mov	x0, x2
  40458c:	bl	4078d8 <ferror@plt+0x5768>
  404590:	cmn	w0, #0x1
  404594:	b.eq	4045d8 <ferror@plt+0x2468>  // b.none
  404598:	ldr	x0, [sp, #40]
  40459c:	ldr	x2, [x0, #32]
  4045a0:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4045a4:	add	x1, x0, #0xaf8
  4045a8:	mov	x0, x2
  4045ac:	bl	4078d8 <ferror@plt+0x5768>
  4045b0:	cmn	w0, #0x1
  4045b4:	b.eq	4045d8 <ferror@plt+0x2468>  // b.none
  4045b8:	ldr	x0, [sp, #40]
  4045bc:	ldr	x2, [x0, #40]
  4045c0:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4045c4:	add	x1, x0, #0xaf8
  4045c8:	mov	x0, x2
  4045cc:	bl	4078d8 <ferror@plt+0x5768>
  4045d0:	cmn	w0, #0x1
  4045d4:	b.ne	4045e0 <ferror@plt+0x2470>  // b.any
  4045d8:	mov	w0, #0xffffffff            	// #-1
  4045dc:	b	404600 <ferror@plt+0x2490>
  4045e0:	ldr	x1, [sp, #16]
  4045e4:	ldr	x0, [sp, #40]
  4045e8:	bl	401c20 <putpwent@plt>
  4045ec:	cmn	w0, #0x1
  4045f0:	b.ne	4045fc <ferror@plt+0x248c>  // b.any
  4045f4:	mov	w0, #0xffffffff            	// #-1
  4045f8:	b	404600 <ferror@plt+0x2490>
  4045fc:	mov	w0, #0x0                   	// #0
  404600:	ldp	x29, x30, [sp], #48
  404604:	ret
  404608:	stp	x29, x30, [sp, #-32]!
  40460c:	mov	x29, sp
  404610:	str	x0, [sp, #24]
  404614:	ldr	x1, [sp, #24]
  404618:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  40461c:	add	x0, x0, #0x860
  404620:	bl	405c0c <ferror@plt+0x3a9c>
  404624:	ldp	x29, x30, [sp], #32
  404628:	ret
  40462c:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404630:	add	x0, x0, #0x860
  404634:	ret
  404638:	stp	x29, x30, [sp, #-16]!
  40463c:	mov	x29, sp
  404640:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404644:	add	x0, x0, #0x860
  404648:	bl	405df0 <ferror@plt+0x3c80>
  40464c:	ldp	x29, x30, [sp], #16
  404650:	ret
  404654:	stp	x29, x30, [sp, #-32]!
  404658:	mov	x29, sp
  40465c:	str	w0, [sp, #28]
  404660:	ldr	w1, [sp, #28]
  404664:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404668:	add	x0, x0, #0x860
  40466c:	bl	40626c <ferror@plt+0x40fc>
  404670:	ldp	x29, x30, [sp], #32
  404674:	ret
  404678:	stp	x29, x30, [sp, #-32]!
  40467c:	mov	x29, sp
  404680:	str	x0, [sp, #24]
  404684:	ldr	x1, [sp, #24]
  404688:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  40468c:	add	x0, x0, #0x860
  404690:	bl	407714 <ferror@plt+0x55a4>
  404694:	ldp	x29, x30, [sp], #32
  404698:	ret
  40469c:	stp	x29, x30, [sp, #-48]!
  4046a0:	mov	x29, sp
  4046a4:	str	w0, [sp, #28]
  4046a8:	bl	40472c <ferror@plt+0x25bc>
  4046ac:	nop
  4046b0:	bl	404748 <ferror@plt+0x25d8>
  4046b4:	str	x0, [sp, #40]
  4046b8:	ldr	x0, [sp, #40]
  4046bc:	cmp	x0, #0x0
  4046c0:	b.eq	4046d8 <ferror@plt+0x2568>  // b.none
  4046c4:	ldr	x0, [sp, #40]
  4046c8:	ldr	w0, [x0, #16]
  4046cc:	ldr	w1, [sp, #28]
  4046d0:	cmp	w1, w0
  4046d4:	b.ne	4046b0 <ferror@plt+0x2540>  // b.any
  4046d8:	ldr	x0, [sp, #40]
  4046dc:	ldp	x29, x30, [sp], #48
  4046e0:	ret
  4046e4:	stp	x29, x30, [sp, #-32]!
  4046e8:	mov	x29, sp
  4046ec:	str	x0, [sp, #24]
  4046f0:	ldr	x1, [sp, #24]
  4046f4:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  4046f8:	add	x0, x0, #0x860
  4046fc:	bl	407184 <ferror@plt+0x5014>
  404700:	ldp	x29, x30, [sp], #32
  404704:	ret
  404708:	stp	x29, x30, [sp, #-32]!
  40470c:	mov	x29, sp
  404710:	str	x0, [sp, #24]
  404714:	ldr	x1, [sp, #24]
  404718:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  40471c:	add	x0, x0, #0x860
  404720:	bl	4075c4 <ferror@plt+0x5454>
  404724:	ldp	x29, x30, [sp], #32
  404728:	ret
  40472c:	stp	x29, x30, [sp, #-16]!
  404730:	mov	x29, sp
  404734:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404738:	add	x0, x0, #0x860
  40473c:	bl	4077ac <ferror@plt+0x563c>
  404740:	ldp	x29, x30, [sp], #16
  404744:	ret
  404748:	stp	x29, x30, [sp, #-16]!
  40474c:	mov	x29, sp
  404750:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404754:	add	x0, x0, #0x860
  404758:	bl	407804 <ferror@plt+0x5694>
  40475c:	ldp	x29, x30, [sp], #16
  404760:	ret
  404764:	stp	x29, x30, [sp, #-16]!
  404768:	mov	x29, sp
  40476c:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404770:	add	x0, x0, #0x860
  404774:	bl	406d64 <ferror@plt+0x4bf4>
  404778:	ldp	x29, x30, [sp], #16
  40477c:	ret
  404780:	stp	x29, x30, [sp, #-16]!
  404784:	mov	x29, sp
  404788:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  40478c:	add	x0, x0, #0x860
  404790:	bl	405fec <ferror@plt+0x3e7c>
  404794:	ldp	x29, x30, [sp], #16
  404798:	ret
  40479c:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  4047a0:	add	x0, x0, #0x860
  4047a4:	ldr	x0, [x0, #1056]
  4047a8:	ret
  4047ac:	stp	x29, x30, [sp, #-32]!
  4047b0:	mov	x29, sp
  4047b4:	str	x0, [sp, #24]
  4047b8:	ldr	x1, [sp, #24]
  4047bc:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  4047c0:	add	x0, x0, #0x860
  4047c4:	bl	407508 <ferror@plt+0x5398>
  4047c8:	nop
  4047cc:	ldp	x29, x30, [sp], #32
  4047d0:	ret
  4047d4:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  4047d8:	add	x0, x0, #0x860
  4047dc:	ret
  4047e0:	sub	sp, sp, #0x20
  4047e4:	str	x0, [sp, #8]
  4047e8:	str	x1, [sp]
  4047ec:	ldr	x0, [sp, #8]
  4047f0:	ldr	x0, [x0]
  4047f4:	ldr	x0, [x0, #8]
  4047f8:	cmp	x0, #0x0
  4047fc:	b.ne	404808 <ferror@plt+0x2698>  // b.any
  404800:	mov	w0, #0x1                   	// #1
  404804:	b	404880 <ferror@plt+0x2710>
  404808:	ldr	x0, [sp]
  40480c:	ldr	x0, [x0]
  404810:	ldr	x0, [x0, #8]
  404814:	cmp	x0, #0x0
  404818:	b.ne	404824 <ferror@plt+0x26b4>  // b.any
  40481c:	mov	w0, #0xffffffff            	// #-1
  404820:	b	404880 <ferror@plt+0x2710>
  404824:	ldr	x0, [sp, #8]
  404828:	ldr	x0, [x0]
  40482c:	ldr	x0, [x0, #8]
  404830:	ldr	w0, [x0, #16]
  404834:	str	w0, [sp, #28]
  404838:	ldr	x0, [sp]
  40483c:	ldr	x0, [x0]
  404840:	ldr	x0, [x0, #8]
  404844:	ldr	w0, [x0, #16]
  404848:	str	w0, [sp, #24]
  40484c:	ldr	w1, [sp, #28]
  404850:	ldr	w0, [sp, #24]
  404854:	cmp	w1, w0
  404858:	b.cs	404864 <ferror@plt+0x26f4>  // b.hs, b.nlast
  40485c:	mov	w0, #0xffffffff            	// #-1
  404860:	b	404880 <ferror@plt+0x2710>
  404864:	ldr	w1, [sp, #28]
  404868:	ldr	w0, [sp, #24]
  40486c:	cmp	w1, w0
  404870:	b.ls	40487c <ferror@plt+0x270c>  // b.plast
  404874:	mov	w0, #0x1                   	// #1
  404878:	b	404880 <ferror@plt+0x2710>
  40487c:	mov	w0, #0x0                   	// #0
  404880:	add	sp, sp, #0x20
  404884:	ret
  404888:	stp	x29, x30, [sp, #-16]!
  40488c:	mov	x29, sp
  404890:	adrp	x0, 404000 <ferror@plt+0x1e90>
  404894:	add	x1, x0, #0x7e0
  404898:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  40489c:	add	x0, x0, #0x860
  4048a0:	bl	4067d8 <ferror@plt+0x4668>
  4048a4:	ldp	x29, x30, [sp], #16
  4048a8:	ret
  4048ac:	stp	x29, x30, [sp, #-48]!
  4048b0:	mov	x29, sp
  4048b4:	str	x0, [sp, #24]
  4048b8:	mov	x0, #0x30                  	// #48
  4048bc:	bl	401d50 <malloc@plt>
  4048c0:	str	x0, [sp, #40]
  4048c4:	ldr	x0, [sp, #40]
  4048c8:	cmp	x0, #0x0
  4048cc:	b.ne	4048d8 <ferror@plt+0x2768>  // b.any
  4048d0:	mov	x0, #0x0                   	// #0
  4048d4:	b	404a24 <ferror@plt+0x28b4>
  4048d8:	mov	x2, #0x30                  	// #48
  4048dc:	mov	w1, #0x0                   	// #0
  4048e0:	ldr	x0, [sp, #40]
  4048e4:	bl	401da0 <memset@plt>
  4048e8:	ldr	x0, [sp, #24]
  4048ec:	ldr	w1, [x0, #16]
  4048f0:	ldr	x0, [sp, #40]
  4048f4:	str	w1, [x0, #16]
  4048f8:	ldr	x0, [sp, #24]
  4048fc:	ldr	w1, [x0, #20]
  404900:	ldr	x0, [sp, #40]
  404904:	str	w1, [x0, #20]
  404908:	ldr	x0, [sp, #24]
  40490c:	ldr	x0, [x0]
  404910:	bl	401e30 <strdup@plt>
  404914:	mov	x1, x0
  404918:	ldr	x0, [sp, #40]
  40491c:	str	x1, [x0]
  404920:	ldr	x0, [sp, #40]
  404924:	ldr	x0, [x0]
  404928:	cmp	x0, #0x0
  40492c:	b.ne	404940 <ferror@plt+0x27d0>  // b.any
  404930:	ldr	x0, [sp, #40]
  404934:	bl	404a2c <ferror@plt+0x28bc>
  404938:	mov	x0, #0x0                   	// #0
  40493c:	b	404a24 <ferror@plt+0x28b4>
  404940:	ldr	x0, [sp, #24]
  404944:	ldr	x0, [x0, #8]
  404948:	bl	401e30 <strdup@plt>
  40494c:	mov	x1, x0
  404950:	ldr	x0, [sp, #40]
  404954:	str	x1, [x0, #8]
  404958:	ldr	x0, [sp, #40]
  40495c:	ldr	x0, [x0, #8]
  404960:	cmp	x0, #0x0
  404964:	b.ne	404978 <ferror@plt+0x2808>  // b.any
  404968:	ldr	x0, [sp, #40]
  40496c:	bl	404a2c <ferror@plt+0x28bc>
  404970:	mov	x0, #0x0                   	// #0
  404974:	b	404a24 <ferror@plt+0x28b4>
  404978:	ldr	x0, [sp, #24]
  40497c:	ldr	x0, [x0, #24]
  404980:	bl	401e30 <strdup@plt>
  404984:	mov	x1, x0
  404988:	ldr	x0, [sp, #40]
  40498c:	str	x1, [x0, #24]
  404990:	ldr	x0, [sp, #40]
  404994:	ldr	x0, [x0, #24]
  404998:	cmp	x0, #0x0
  40499c:	b.ne	4049b0 <ferror@plt+0x2840>  // b.any
  4049a0:	ldr	x0, [sp, #40]
  4049a4:	bl	404a2c <ferror@plt+0x28bc>
  4049a8:	mov	x0, #0x0                   	// #0
  4049ac:	b	404a24 <ferror@plt+0x28b4>
  4049b0:	ldr	x0, [sp, #24]
  4049b4:	ldr	x0, [x0, #32]
  4049b8:	bl	401e30 <strdup@plt>
  4049bc:	mov	x1, x0
  4049c0:	ldr	x0, [sp, #40]
  4049c4:	str	x1, [x0, #32]
  4049c8:	ldr	x0, [sp, #40]
  4049cc:	ldr	x0, [x0, #32]
  4049d0:	cmp	x0, #0x0
  4049d4:	b.ne	4049e8 <ferror@plt+0x2878>  // b.any
  4049d8:	ldr	x0, [sp, #40]
  4049dc:	bl	404a2c <ferror@plt+0x28bc>
  4049e0:	mov	x0, #0x0                   	// #0
  4049e4:	b	404a24 <ferror@plt+0x28b4>
  4049e8:	ldr	x0, [sp, #24]
  4049ec:	ldr	x0, [x0, #40]
  4049f0:	bl	401e30 <strdup@plt>
  4049f4:	mov	x1, x0
  4049f8:	ldr	x0, [sp, #40]
  4049fc:	str	x1, [x0, #40]
  404a00:	ldr	x0, [sp, #40]
  404a04:	ldr	x0, [x0, #40]
  404a08:	cmp	x0, #0x0
  404a0c:	b.ne	404a20 <ferror@plt+0x28b0>  // b.any
  404a10:	ldr	x0, [sp, #40]
  404a14:	bl	404a2c <ferror@plt+0x28bc>
  404a18:	mov	x0, #0x0                   	// #0
  404a1c:	b	404a24 <ferror@plt+0x28b4>
  404a20:	ldr	x0, [sp, #40]
  404a24:	ldp	x29, x30, [sp], #48
  404a28:	ret
  404a2c:	stp	x29, x30, [sp, #-48]!
  404a30:	mov	x29, sp
  404a34:	str	x19, [sp, #16]
  404a38:	str	x0, [sp, #40]
  404a3c:	ldr	x0, [sp, #40]
  404a40:	ldr	x0, [x0]
  404a44:	bl	401f50 <free@plt>
  404a48:	ldr	x0, [sp, #40]
  404a4c:	ldr	x0, [x0, #8]
  404a50:	cmp	x0, #0x0
  404a54:	b.eq	404a88 <ferror@plt+0x2918>  // b.none
  404a58:	ldr	x0, [sp, #40]
  404a5c:	ldr	x19, [x0, #8]
  404a60:	ldr	x0, [sp, #40]
  404a64:	ldr	x0, [x0, #8]
  404a68:	bl	401bf0 <strlen@plt>
  404a6c:	mov	x2, x0
  404a70:	mov	w1, #0x0                   	// #0
  404a74:	mov	x0, x19
  404a78:	bl	401da0 <memset@plt>
  404a7c:	ldr	x0, [sp, #40]
  404a80:	ldr	x0, [x0, #8]
  404a84:	bl	401f50 <free@plt>
  404a88:	ldr	x0, [sp, #40]
  404a8c:	ldr	x0, [x0, #24]
  404a90:	bl	401f50 <free@plt>
  404a94:	ldr	x0, [sp, #40]
  404a98:	ldr	x0, [x0, #32]
  404a9c:	bl	401f50 <free@plt>
  404aa0:	ldr	x0, [sp, #40]
  404aa4:	ldr	x0, [x0, #40]
  404aa8:	bl	401f50 <free@plt>
  404aac:	ldr	x0, [sp, #40]
  404ab0:	bl	401f50 <free@plt>
  404ab4:	nop
  404ab8:	ldr	x19, [sp, #16]
  404abc:	ldp	x29, x30, [sp], #48
  404ac0:	ret
  404ac4:	stp	x29, x30, [sp, #-112]!
  404ac8:	mov	x29, sp
  404acc:	stp	x19, x20, [sp, #16]
  404ad0:	str	x0, [sp, #40]
  404ad4:	ldr	x0, [sp, #40]
  404ad8:	bl	401bf0 <strlen@plt>
  404adc:	cmp	x0, #0x3ff
  404ae0:	b.ls	404aec <ferror@plt+0x297c>  // b.plast
  404ae4:	mov	x0, #0x0                   	// #0
  404ae8:	b	404c4c <ferror@plt+0x2adc>
  404aec:	ldr	x1, [sp, #40]
  404af0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404af4:	add	x0, x0, #0x170
  404af8:	bl	402010 <strcpy@plt>
  404afc:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404b00:	add	x19, x0, #0x170
  404b04:	mov	w20, #0x0                   	// #0
  404b08:	b	404b5c <ferror@plt+0x29ec>
  404b0c:	sxtw	x0, w20
  404b10:	lsl	x0, x0, #3
  404b14:	add	x1, sp, #0x38
  404b18:	str	x19, [x1, x0]
  404b1c:	b	404b24 <ferror@plt+0x29b4>
  404b20:	add	x19, x19, #0x1
  404b24:	ldrb	w0, [x19]
  404b28:	cmp	w0, #0x0
  404b2c:	b.eq	404b3c <ferror@plt+0x29cc>  // b.none
  404b30:	ldrb	w0, [x19]
  404b34:	cmp	w0, #0x3a
  404b38:	b.ne	404b20 <ferror@plt+0x29b0>  // b.any
  404b3c:	ldrb	w0, [x19]
  404b40:	cmp	w0, #0x0
  404b44:	b.eq	404b54 <ferror@plt+0x29e4>  // b.none
  404b48:	strb	wzr, [x19]
  404b4c:	add	x19, x19, #0x1
  404b50:	b	404b58 <ferror@plt+0x29e8>
  404b54:	mov	x19, #0x0                   	// #0
  404b58:	add	w20, w20, #0x1
  404b5c:	cmp	w20, #0x6
  404b60:	b.gt	404b6c <ferror@plt+0x29fc>
  404b64:	cmp	x19, #0x0
  404b68:	b.ne	404b0c <ferror@plt+0x299c>  // b.any
  404b6c:	cmp	x19, #0x0
  404b70:	b.eq	404b7c <ferror@plt+0x2a0c>  // b.none
  404b74:	mov	x0, #0x0                   	// #0
  404b78:	b	404c4c <ferror@plt+0x2adc>
  404b7c:	cmp	w20, #0x7
  404b80:	b.ne	404ba4 <ferror@plt+0x2a34>  // b.any
  404b84:	ldr	x0, [sp, #72]
  404b88:	ldrb	w0, [x0]
  404b8c:	cmp	w0, #0x0
  404b90:	b.eq	404ba4 <ferror@plt+0x2a34>  // b.none
  404b94:	ldr	x0, [sp, #80]
  404b98:	ldrb	w0, [x0]
  404b9c:	cmp	w0, #0x0
  404ba0:	b.ne	404bac <ferror@plt+0x2a3c>  // b.any
  404ba4:	mov	x0, #0x0                   	// #0
  404ba8:	b	404c4c <ferror@plt+0x2adc>
  404bac:	ldr	x1, [sp, #56]
  404bb0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404bb4:	add	x0, x0, #0x570
  404bb8:	str	x1, [x0]
  404bbc:	ldr	x1, [sp, #64]
  404bc0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404bc4:	add	x0, x0, #0x570
  404bc8:	str	x1, [x0, #8]
  404bcc:	ldr	x2, [sp, #72]
  404bd0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404bd4:	add	x1, x0, #0x580
  404bd8:	mov	x0, x2
  404bdc:	bl	407c9c <ferror@plt+0x5b2c>
  404be0:	cmp	w0, #0x0
  404be4:	b.ne	404bf0 <ferror@plt+0x2a80>  // b.any
  404be8:	mov	x0, #0x0                   	// #0
  404bec:	b	404c4c <ferror@plt+0x2adc>
  404bf0:	ldr	x2, [sp, #80]
  404bf4:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404bf8:	add	x1, x0, #0x584
  404bfc:	mov	x0, x2
  404c00:	bl	407b6c <ferror@plt+0x59fc>
  404c04:	cmp	w0, #0x0
  404c08:	b.ne	404c14 <ferror@plt+0x2aa4>  // b.any
  404c0c:	mov	x0, #0x0                   	// #0
  404c10:	b	404c4c <ferror@plt+0x2adc>
  404c14:	ldr	x1, [sp, #88]
  404c18:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404c1c:	add	x0, x0, #0x570
  404c20:	str	x1, [x0, #24]
  404c24:	ldr	x1, [sp, #96]
  404c28:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404c2c:	add	x0, x0, #0x570
  404c30:	str	x1, [x0, #32]
  404c34:	ldr	x1, [sp, #104]
  404c38:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404c3c:	add	x0, x0, #0x570
  404c40:	str	x1, [x0, #40]
  404c44:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  404c48:	add	x0, x0, #0x570
  404c4c:	ldp	x19, x20, [sp, #16]
  404c50:	ldp	x29, x30, [sp], #112
  404c54:	ret
  404c58:	stp	x29, x30, [sp, #-48]!
  404c5c:	mov	x29, sp
  404c60:	str	x0, [sp, #24]
  404c64:	ldr	x0, [sp, #24]
  404c68:	str	x0, [sp, #40]
  404c6c:	ldr	x0, [sp, #40]
  404c70:	bl	404f74 <ferror@plt+0x2e04>
  404c74:	ldp	x29, x30, [sp], #48
  404c78:	ret
  404c7c:	stp	x29, x30, [sp, #-48]!
  404c80:	mov	x29, sp
  404c84:	str	x0, [sp, #24]
  404c88:	ldr	x0, [sp, #24]
  404c8c:	str	x0, [sp, #40]
  404c90:	ldr	x0, [sp, #40]
  404c94:	bl	4050a8 <ferror@plt+0x2f38>
  404c98:	nop
  404c9c:	ldp	x29, x30, [sp], #48
  404ca0:	ret
  404ca4:	sub	sp, sp, #0x20
  404ca8:	str	x0, [sp, #8]
  404cac:	ldr	x0, [sp, #8]
  404cb0:	str	x0, [sp, #24]
  404cb4:	ldr	x0, [sp, #24]
  404cb8:	ldr	x0, [x0]
  404cbc:	add	sp, sp, #0x20
  404cc0:	ret
  404cc4:	stp	x29, x30, [sp, #-32]!
  404cc8:	mov	x29, sp
  404ccc:	str	x0, [sp, #24]
  404cd0:	ldr	x0, [sp, #24]
  404cd4:	bl	401fe0 <sgetspent@plt>
  404cd8:	ldp	x29, x30, [sp], #32
  404cdc:	ret
  404ce0:	stp	x29, x30, [sp, #-48]!
  404ce4:	mov	x29, sp
  404ce8:	str	x0, [sp, #24]
  404cec:	str	x1, [sp, #16]
  404cf0:	ldr	x0, [sp, #24]
  404cf4:	str	x0, [sp, #40]
  404cf8:	ldr	x0, [sp, #40]
  404cfc:	cmp	x0, #0x0
  404d00:	b.eq	404d44 <ferror@plt+0x2bd4>  // b.none
  404d04:	ldr	x0, [sp, #40]
  404d08:	ldr	x2, [x0]
  404d0c:	adrp	x0, 408000 <ferror@plt+0x5e90>
  404d10:	add	x1, x0, #0xb00
  404d14:	mov	x0, x2
  404d18:	bl	4078d8 <ferror@plt+0x5768>
  404d1c:	cmn	w0, #0x1
  404d20:	b.eq	404d44 <ferror@plt+0x2bd4>  // b.none
  404d24:	ldr	x0, [sp, #40]
  404d28:	ldr	x2, [x0, #8]
  404d2c:	adrp	x0, 408000 <ferror@plt+0x5e90>
  404d30:	add	x1, x0, #0xb00
  404d34:	mov	x0, x2
  404d38:	bl	4078d8 <ferror@plt+0x5768>
  404d3c:	cmn	w0, #0x1
  404d40:	b.ne	404d4c <ferror@plt+0x2bdc>  // b.any
  404d44:	mov	w0, #0xffffffff            	// #-1
  404d48:	b	404d6c <ferror@plt+0x2bfc>
  404d4c:	ldr	x1, [sp, #16]
  404d50:	ldr	x0, [sp, #40]
  404d54:	bl	401e00 <putspent@plt>
  404d58:	cmn	w0, #0x1
  404d5c:	b.ne	404d68 <ferror@plt+0x2bf8>  // b.any
  404d60:	mov	w0, #0xffffffff            	// #-1
  404d64:	b	404d6c <ferror@plt+0x2bfc>
  404d68:	mov	w0, #0x0                   	// #0
  404d6c:	ldp	x29, x30, [sp], #48
  404d70:	ret
  404d74:	stp	x29, x30, [sp, #-32]!
  404d78:	mov	x29, sp
  404d7c:	str	x0, [sp, #24]
  404d80:	ldr	x1, [sp, #24]
  404d84:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404d88:	add	x0, x0, #0xce8
  404d8c:	bl	405c0c <ferror@plt+0x3a9c>
  404d90:	ldp	x29, x30, [sp], #32
  404d94:	ret
  404d98:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404d9c:	add	x0, x0, #0xce8
  404da0:	ret
  404da4:	stp	x29, x30, [sp, #-16]!
  404da8:	mov	x29, sp
  404dac:	adrp	x0, 408000 <ferror@plt+0x5e90>
  404db0:	add	x0, x0, #0xb08
  404db4:	bl	4034f8 <ferror@plt+0x1388>
  404db8:	and	w0, w0, #0xff
  404dbc:	cmp	w0, #0x0
  404dc0:	b.eq	404dcc <ferror@plt+0x2c5c>  // b.none
  404dc4:	mov	w0, #0x1                   	// #1
  404dc8:	b	404ddc <ferror@plt+0x2c6c>
  404dcc:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404dd0:	add	x0, x0, #0xce8
  404dd4:	bl	405c54 <ferror@plt+0x3ae4>
  404dd8:	and	w0, w0, #0xff
  404ddc:	ldp	x29, x30, [sp], #16
  404de0:	ret
  404de4:	stp	x29, x30, [sp, #-16]!
  404de8:	mov	x29, sp
  404dec:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404df0:	add	x0, x0, #0xce8
  404df4:	bl	405df0 <ferror@plt+0x3c80>
  404df8:	ldp	x29, x30, [sp], #16
  404dfc:	ret
  404e00:	stp	x29, x30, [sp, #-48]!
  404e04:	mov	x29, sp
  404e08:	str	w0, [sp, #28]
  404e0c:	str	wzr, [sp, #44]
  404e10:	ldr	w1, [sp, #28]
  404e14:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404e18:	add	x0, x0, #0xce8
  404e1c:	bl	40626c <ferror@plt+0x40fc>
  404e20:	str	w0, [sp, #44]
  404e24:	ldr	w0, [sp, #44]
  404e28:	ldp	x29, x30, [sp], #48
  404e2c:	ret
  404e30:	stp	x29, x30, [sp, #-32]!
  404e34:	mov	x29, sp
  404e38:	str	x0, [sp, #24]
  404e3c:	ldr	x1, [sp, #24]
  404e40:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404e44:	add	x0, x0, #0xce8
  404e48:	bl	407714 <ferror@plt+0x55a4>
  404e4c:	ldp	x29, x30, [sp], #32
  404e50:	ret
  404e54:	stp	x29, x30, [sp, #-32]!
  404e58:	mov	x29, sp
  404e5c:	str	x0, [sp, #24]
  404e60:	ldr	x1, [sp, #24]
  404e64:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404e68:	add	x0, x0, #0xce8
  404e6c:	bl	407184 <ferror@plt+0x5014>
  404e70:	ldp	x29, x30, [sp], #32
  404e74:	ret
  404e78:	stp	x29, x30, [sp, #-32]!
  404e7c:	mov	x29, sp
  404e80:	str	x0, [sp, #24]
  404e84:	ldr	x1, [sp, #24]
  404e88:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404e8c:	add	x0, x0, #0xce8
  404e90:	bl	4075c4 <ferror@plt+0x5454>
  404e94:	ldp	x29, x30, [sp], #32
  404e98:	ret
  404e9c:	stp	x29, x30, [sp, #-16]!
  404ea0:	mov	x29, sp
  404ea4:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404ea8:	add	x0, x0, #0xce8
  404eac:	bl	4077ac <ferror@plt+0x563c>
  404eb0:	ldp	x29, x30, [sp], #16
  404eb4:	ret
  404eb8:	stp	x29, x30, [sp, #-16]!
  404ebc:	mov	x29, sp
  404ec0:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404ec4:	add	x0, x0, #0xce8
  404ec8:	bl	407804 <ferror@plt+0x5694>
  404ecc:	ldp	x29, x30, [sp], #16
  404ed0:	ret
  404ed4:	stp	x29, x30, [sp, #-32]!
  404ed8:	mov	x29, sp
  404edc:	str	wzr, [sp, #28]
  404ee0:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404ee4:	add	x0, x0, #0xce8
  404ee8:	bl	406d64 <ferror@plt+0x4bf4>
  404eec:	str	w0, [sp, #28]
  404ef0:	ldr	w0, [sp, #28]
  404ef4:	ldp	x29, x30, [sp], #32
  404ef8:	ret
  404efc:	stp	x29, x30, [sp, #-16]!
  404f00:	mov	x29, sp
  404f04:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404f08:	add	x0, x0, #0xce8
  404f0c:	bl	405fec <ferror@plt+0x3e7c>
  404f10:	ldp	x29, x30, [sp], #16
  404f14:	ret
  404f18:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404f1c:	add	x0, x0, #0xce8
  404f20:	ldr	x0, [x0, #1056]
  404f24:	ret
  404f28:	stp	x29, x30, [sp, #-32]!
  404f2c:	mov	x29, sp
  404f30:	str	x0, [sp, #24]
  404f34:	ldr	x1, [sp, #24]
  404f38:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404f3c:	add	x0, x0, #0xce8
  404f40:	bl	407508 <ferror@plt+0x5398>
  404f44:	nop
  404f48:	ldp	x29, x30, [sp], #32
  404f4c:	ret
  404f50:	stp	x29, x30, [sp, #-16]!
  404f54:	mov	x29, sp
  404f58:	bl	4047d4 <ferror@plt+0x2664>
  404f5c:	mov	x1, x0
  404f60:	adrp	x0, 41b000 <ferror@plt+0x18e90>
  404f64:	add	x0, x0, #0xce8
  404f68:	bl	406a6c <ferror@plt+0x48fc>
  404f6c:	ldp	x29, x30, [sp], #16
  404f70:	ret
  404f74:	stp	x29, x30, [sp, #-48]!
  404f78:	mov	x29, sp
  404f7c:	str	x0, [sp, #24]
  404f80:	mov	x0, #0x48                  	// #72
  404f84:	bl	401d50 <malloc@plt>
  404f88:	str	x0, [sp, #40]
  404f8c:	ldr	x0, [sp, #40]
  404f90:	cmp	x0, #0x0
  404f94:	b.ne	404fa0 <ferror@plt+0x2e30>  // b.any
  404f98:	mov	x0, #0x0                   	// #0
  404f9c:	b	4050a0 <ferror@plt+0x2f30>
  404fa0:	mov	x2, #0x48                  	// #72
  404fa4:	mov	w1, #0x0                   	// #0
  404fa8:	ldr	x0, [sp, #40]
  404fac:	bl	401da0 <memset@plt>
  404fb0:	ldr	x0, [sp, #24]
  404fb4:	ldr	x1, [x0, #16]
  404fb8:	ldr	x0, [sp, #40]
  404fbc:	str	x1, [x0, #16]
  404fc0:	ldr	x0, [sp, #24]
  404fc4:	ldr	x1, [x0, #24]
  404fc8:	ldr	x0, [sp, #40]
  404fcc:	str	x1, [x0, #24]
  404fd0:	ldr	x0, [sp, #24]
  404fd4:	ldr	x1, [x0, #32]
  404fd8:	ldr	x0, [sp, #40]
  404fdc:	str	x1, [x0, #32]
  404fe0:	ldr	x0, [sp, #24]
  404fe4:	ldr	x1, [x0, #40]
  404fe8:	ldr	x0, [sp, #40]
  404fec:	str	x1, [x0, #40]
  404ff0:	ldr	x0, [sp, #24]
  404ff4:	ldr	x1, [x0, #48]
  404ff8:	ldr	x0, [sp, #40]
  404ffc:	str	x1, [x0, #48]
  405000:	ldr	x0, [sp, #24]
  405004:	ldr	x1, [x0, #56]
  405008:	ldr	x0, [sp, #40]
  40500c:	str	x1, [x0, #56]
  405010:	ldr	x0, [sp, #24]
  405014:	ldr	x1, [x0, #64]
  405018:	ldr	x0, [sp, #40]
  40501c:	str	x1, [x0, #64]
  405020:	ldr	x0, [sp, #24]
  405024:	ldr	x0, [x0]
  405028:	bl	401e30 <strdup@plt>
  40502c:	mov	x1, x0
  405030:	ldr	x0, [sp, #40]
  405034:	str	x1, [x0]
  405038:	ldr	x0, [sp, #40]
  40503c:	ldr	x0, [x0]
  405040:	cmp	x0, #0x0
  405044:	b.ne	405058 <ferror@plt+0x2ee8>  // b.any
  405048:	ldr	x0, [sp, #40]
  40504c:	bl	401f50 <free@plt>
  405050:	mov	x0, #0x0                   	// #0
  405054:	b	4050a0 <ferror@plt+0x2f30>
  405058:	ldr	x0, [sp, #24]
  40505c:	ldr	x0, [x0, #8]
  405060:	bl	401e30 <strdup@plt>
  405064:	mov	x1, x0
  405068:	ldr	x0, [sp, #40]
  40506c:	str	x1, [x0, #8]
  405070:	ldr	x0, [sp, #40]
  405074:	ldr	x0, [x0, #8]
  405078:	cmp	x0, #0x0
  40507c:	b.ne	40509c <ferror@plt+0x2f2c>  // b.any
  405080:	ldr	x0, [sp, #40]
  405084:	ldr	x0, [x0]
  405088:	bl	401f50 <free@plt>
  40508c:	ldr	x0, [sp, #40]
  405090:	bl	401f50 <free@plt>
  405094:	mov	x0, #0x0                   	// #0
  405098:	b	4050a0 <ferror@plt+0x2f30>
  40509c:	ldr	x0, [sp, #40]
  4050a0:	ldp	x29, x30, [sp], #48
  4050a4:	ret
  4050a8:	stp	x29, x30, [sp, #-48]!
  4050ac:	mov	x29, sp
  4050b0:	str	x19, [sp, #16]
  4050b4:	str	x0, [sp, #40]
  4050b8:	ldr	x0, [sp, #40]
  4050bc:	ldr	x0, [x0]
  4050c0:	bl	401f50 <free@plt>
  4050c4:	ldr	x0, [sp, #40]
  4050c8:	ldr	x0, [x0, #8]
  4050cc:	cmp	x0, #0x0
  4050d0:	b.eq	405104 <ferror@plt+0x2f94>  // b.none
  4050d4:	ldr	x0, [sp, #40]
  4050d8:	ldr	x19, [x0, #8]
  4050dc:	ldr	x0, [sp, #40]
  4050e0:	ldr	x0, [x0, #8]
  4050e4:	bl	401bf0 <strlen@plt>
  4050e8:	mov	x2, x0
  4050ec:	mov	w1, #0x0                   	// #0
  4050f0:	mov	x0, x19
  4050f4:	bl	401da0 <memset@plt>
  4050f8:	ldr	x0, [sp, #40]
  4050fc:	ldr	x0, [x0, #8]
  405100:	bl	401f50 <free@plt>
  405104:	ldr	x0, [sp, #40]
  405108:	bl	401f50 <free@plt>
  40510c:	nop
  405110:	ldr	x19, [sp, #16]
  405114:	ldp	x29, x30, [sp], #48
  405118:	ret
  40511c:	stp	x29, x30, [sp, #-96]!
  405120:	mov	x29, sp
  405124:	stp	x19, x20, [sp, #16]
  405128:	str	x21, [sp, #32]
  40512c:	str	x0, [sp, #72]
  405130:	str	x1, [sp, #64]
  405134:	str	x2, [sp, #56]
  405138:	str	x3, [sp, #48]
  40513c:	ldr	x0, [sp, #56]
  405140:	cmp	x0, #0x0
  405144:	b.ne	405158 <ferror@plt+0x2fe8>  // b.any
  405148:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40514c:	add	x0, x0, #0x148
  405150:	ldr	x0, [x0]
  405154:	str	x0, [sp, #56]
  405158:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40515c:	add	x0, x0, #0x138
  405160:	ldr	x0, [x0]
  405164:	bl	402000 <fflush@plt>
  405168:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40516c:	add	x0, x0, #0x128
  405170:	ldr	x0, [x0]
  405174:	bl	402000 <fflush@plt>
  405178:	bl	401cd0 <fork@plt>
  40517c:	str	w0, [sp, #92]
  405180:	ldr	w0, [sp, #92]
  405184:	cmp	w0, #0x0
  405188:	b.ne	4051fc <ferror@plt+0x308c>  // b.any
  40518c:	ldr	x2, [sp, #56]
  405190:	ldr	x1, [sp, #64]
  405194:	ldr	x0, [sp, #72]
  405198:	bl	401fb0 <execve@plt>
  40519c:	bl	4020d0 <__errno_location@plt>
  4051a0:	ldr	w0, [x0]
  4051a4:	cmp	w0, #0x2
  4051a8:	b.ne	4051b4 <ferror@plt+0x3044>  // b.any
  4051ac:	mov	w0, #0x7f                  	// #127
  4051b0:	bl	401c30 <exit@plt>
  4051b4:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4051b8:	add	x0, x0, #0x128
  4051bc:	ldr	x19, [x0]
  4051c0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4051c4:	add	x0, x0, #0x5a8
  4051c8:	ldr	x20, [x0]
  4051cc:	bl	4020d0 <__errno_location@plt>
  4051d0:	ldr	w0, [x0]
  4051d4:	bl	401e40 <strerror@plt>
  4051d8:	mov	x4, x0
  4051dc:	ldr	x3, [sp, #72]
  4051e0:	mov	x2, x20
  4051e4:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4051e8:	add	x1, x0, #0xb18
  4051ec:	mov	x0, x19
  4051f0:	bl	402140 <fprintf@plt>
  4051f4:	mov	w0, #0x7e                  	// #126
  4051f8:	bl	401c30 <exit@plt>
  4051fc:	ldr	w0, [sp, #92]
  405200:	cmn	w0, #0x1
  405204:	b.ne	405250 <ferror@plt+0x30e0>  // b.any
  405208:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40520c:	add	x0, x0, #0x128
  405210:	ldr	x19, [x0]
  405214:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405218:	add	x0, x0, #0x5a8
  40521c:	ldr	x20, [x0]
  405220:	bl	4020d0 <__errno_location@plt>
  405224:	ldr	w0, [x0]
  405228:	bl	401e40 <strerror@plt>
  40522c:	mov	x4, x0
  405230:	ldr	x3, [sp, #72]
  405234:	mov	x2, x20
  405238:	adrp	x0, 408000 <ferror@plt+0x5e90>
  40523c:	add	x1, x0, #0xb18
  405240:	mov	x0, x19
  405244:	bl	402140 <fprintf@plt>
  405248:	mov	w0, #0xffffffff            	// #-1
  40524c:	b	405320 <ferror@plt+0x31b0>
  405250:	mov	w2, #0x0                   	// #0
  405254:	ldr	x1, [sp, #48]
  405258:	ldr	w0, [sp, #92]
  40525c:	bl	402100 <waitpid@plt>
  405260:	str	w0, [sp, #88]
  405264:	ldr	w0, [sp, #88]
  405268:	cmn	w0, #0x1
  40526c:	b.ne	405280 <ferror@plt+0x3110>  // b.any
  405270:	bl	4020d0 <__errno_location@plt>
  405274:	ldr	w0, [x0]
  405278:	cmp	w0, #0xa
  40527c:	b.eq	4052bc <ferror@plt+0x314c>  // b.none
  405280:	ldr	w0, [sp, #88]
  405284:	cmn	w0, #0x1
  405288:	b.ne	40529c <ferror@plt+0x312c>  // b.any
  40528c:	bl	4020d0 <__errno_location@plt>
  405290:	ldr	w0, [x0]
  405294:	cmp	w0, #0x4
  405298:	b.eq	405250 <ferror@plt+0x30e0>  // b.none
  40529c:	ldr	w0, [sp, #88]
  4052a0:	cmn	w0, #0x1
  4052a4:	b.eq	4052c0 <ferror@plt+0x3150>  // b.none
  4052a8:	ldr	w1, [sp, #88]
  4052ac:	ldr	w0, [sp, #92]
  4052b0:	cmp	w1, w0
  4052b4:	b.ne	405250 <ferror@plt+0x30e0>  // b.any
  4052b8:	b	4052c0 <ferror@plt+0x3150>
  4052bc:	nop
  4052c0:	ldr	w0, [sp, #88]
  4052c4:	cmn	w0, #0x1
  4052c8:	b.ne	40531c <ferror@plt+0x31ac>  // b.any
  4052cc:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4052d0:	add	x0, x0, #0x128
  4052d4:	ldr	x19, [x0]
  4052d8:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4052dc:	add	x0, x0, #0x5a8
  4052e0:	ldr	x20, [x0]
  4052e4:	ldr	x0, [sp, #48]
  4052e8:	ldr	w21, [x0]
  4052ec:	bl	4020d0 <__errno_location@plt>
  4052f0:	ldr	w0, [x0]
  4052f4:	bl	401e40 <strerror@plt>
  4052f8:	mov	x4, x0
  4052fc:	mov	w3, w21
  405300:	mov	x2, x20
  405304:	adrp	x0, 408000 <ferror@plt+0x5e90>
  405308:	add	x1, x0, #0xb38
  40530c:	mov	x0, x19
  405310:	bl	402140 <fprintf@plt>
  405314:	mov	w0, #0xffffffff            	// #-1
  405318:	b	405320 <ferror@plt+0x31b0>
  40531c:	mov	w0, #0x0                   	// #0
  405320:	ldp	x19, x20, [sp, #16]
  405324:	ldr	x21, [sp, #32]
  405328:	ldp	x29, x30, [sp], #96
  40532c:	ret
  405330:	stp	x29, x30, [sp, #-176]!
  405334:	mov	x29, sp
  405338:	str	x0, [sp, #24]
  40533c:	str	x1, [sp, #16]
  405340:	str	xzr, [sp, #168]
  405344:	add	x0, sp, #0x20
  405348:	mov	x1, x0
  40534c:	ldr	x0, [sp, #16]
  405350:	bl	407de0 <ferror@plt+0x5c70>
  405354:	cmp	w0, #0x0
  405358:	b.ne	4053a0 <ferror@plt+0x3230>  // b.any
  40535c:	ldr	w0, [sp, #48]
  405360:	and	w0, w0, #0xf000
  405364:	cmp	w0, #0xa, lsl #12
  405368:	b.ne	4053a0 <ferror@plt+0x3230>  // b.any
  40536c:	mov	x1, #0x0                   	// #0
  405370:	ldr	x0, [sp, #16]
  405374:	bl	402070 <realpath@plt>
  405378:	str	x0, [sp, #168]
  40537c:	ldr	x0, [sp, #168]
  405380:	cmp	x0, #0x0
  405384:	b.ne	405398 <ferror@plt+0x3228>  // b.any
  405388:	adrp	x0, 408000 <ferror@plt+0x5e90>
  40538c:	add	x0, x0, #0xb58
  405390:	bl	401c40 <perror@plt>
  405394:	b	4053a0 <ferror@plt+0x3230>
  405398:	ldr	x0, [sp, #168]
  40539c:	str	x0, [sp, #16]
  4053a0:	ldr	x1, [sp, #16]
  4053a4:	ldr	x0, [sp, #24]
  4053a8:	bl	401fc0 <rename@plt>
  4053ac:	str	w0, [sp, #164]
  4053b0:	ldr	x0, [sp, #168]
  4053b4:	cmp	x0, #0x0
  4053b8:	b.eq	4053c4 <ferror@plt+0x3254>  // b.none
  4053bc:	ldr	x0, [sp, #168]
  4053c0:	bl	401f50 <free@plt>
  4053c4:	ldr	w0, [sp, #164]
  4053c8:	ldp	x29, x30, [sp], #176
  4053cc:	ret
  4053d0:	stp	x29, x30, [sp, #-160]!
  4053d4:	mov	x29, sp
  4053d8:	str	x0, [sp, #24]
  4053dc:	add	x0, sp, #0x20
  4053e0:	mov	x1, x0
  4053e4:	ldr	x0, [sp, #24]
  4053e8:	bl	407dc0 <ferror@plt+0x5c50>
  4053ec:	cmp	w0, #0x0
  4053f0:	b.eq	4053fc <ferror@plt+0x328c>  // b.none
  4053f4:	mov	w0, #0x0                   	// #0
  4053f8:	b	405414 <ferror@plt+0x32a4>
  4053fc:	ldr	w0, [sp, #52]
  405400:	cmp	w0, #0x2
  405404:	b.eq	405410 <ferror@plt+0x32a0>  // b.none
  405408:	mov	w0, #0x0                   	// #0
  40540c:	b	405414 <ferror@plt+0x32a4>
  405410:	mov	w0, #0x1                   	// #1
  405414:	ldp	x29, x30, [sp], #160
  405418:	ret
  40541c:	stp	x29, x30, [sp, #-128]!
  405420:	mov	x29, sp
  405424:	stp	x19, x20, [sp, #16]
  405428:	str	x0, [sp, #56]
  40542c:	str	x1, [sp, #48]
  405430:	strb	w2, [sp, #47]
  405434:	mov	w2, #0x180                 	// #384
  405438:	mov	w1, #0x241                 	// #577
  40543c:	ldr	x0, [sp, #56]
  405440:	bl	401d70 <open@plt>
  405444:	str	w0, [sp, #120]
  405448:	ldr	w0, [sp, #120]
  40544c:	cmn	w0, #0x1
  405450:	b.ne	4054a8 <ferror@plt+0x3338>  // b.any
  405454:	ldrb	w0, [sp, #47]
  405458:	cmp	w0, #0x0
  40545c:	b.eq	4054a0 <ferror@plt+0x3330>  // b.none
  405460:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405464:	add	x0, x0, #0x128
  405468:	ldr	x19, [x0]
  40546c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405470:	add	x0, x0, #0x5a8
  405474:	ldr	x20, [x0]
  405478:	bl	4020d0 <__errno_location@plt>
  40547c:	ldr	w0, [x0]
  405480:	bl	401e40 <strerror@plt>
  405484:	mov	x4, x0
  405488:	ldr	x3, [sp, #56]
  40548c:	mov	x2, x20
  405490:	adrp	x0, 408000 <ferror@plt+0x5e90>
  405494:	add	x1, x0, #0xb70
  405498:	mov	x0, x19
  40549c:	bl	402140 <fprintf@plt>
  4054a0:	mov	w0, #0x0                   	// #0
  4054a4:	b	405934 <ferror@plt+0x37c4>
  4054a8:	bl	401d20 <getpid@plt>
  4054ac:	str	w0, [sp, #108]
  4054b0:	ldr	w0, [sp, #108]
  4054b4:	sxtw	x0, w0
  4054b8:	add	x4, sp, #0x48
  4054bc:	mov	x3, x0
  4054c0:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4054c4:	add	x2, x0, #0xb80
  4054c8:	mov	x1, #0x20                  	// #32
  4054cc:	mov	x0, x4
  4054d0:	bl	401ce0 <snprintf@plt>
  4054d4:	add	x0, sp, #0x48
  4054d8:	bl	401bf0 <strlen@plt>
  4054dc:	add	x0, x0, #0x1
  4054e0:	str	x0, [sp, #112]
  4054e4:	ldr	x1, [sp, #112]
  4054e8:	add	x0, sp, #0x48
  4054ec:	mov	x2, x1
  4054f0:	mov	x1, x0
  4054f4:	ldr	w0, [sp, #120]
  4054f8:	bl	401e80 <write@plt>
  4054fc:	mov	x1, x0
  405500:	ldr	x0, [sp, #112]
  405504:	cmp	x0, x1
  405508:	b.eq	405570 <ferror@plt+0x3400>  // b.none
  40550c:	ldrb	w0, [sp, #47]
  405510:	cmp	w0, #0x0
  405514:	b.eq	405558 <ferror@plt+0x33e8>  // b.none
  405518:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40551c:	add	x0, x0, #0x128
  405520:	ldr	x19, [x0]
  405524:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405528:	add	x0, x0, #0x5a8
  40552c:	ldr	x20, [x0]
  405530:	bl	4020d0 <__errno_location@plt>
  405534:	ldr	w0, [x0]
  405538:	bl	401e40 <strerror@plt>
  40553c:	mov	x4, x0
  405540:	ldr	x3, [sp, #56]
  405544:	mov	x2, x20
  405548:	adrp	x0, 408000 <ferror@plt+0x5e90>
  40554c:	add	x1, x0, #0xb70
  405550:	mov	x0, x19
  405554:	bl	402140 <fprintf@plt>
  405558:	ldr	w0, [sp, #120]
  40555c:	bl	401e50 <close@plt>
  405560:	ldr	x0, [sp, #56]
  405564:	bl	402110 <unlink@plt>
  405568:	mov	w0, #0x0                   	// #0
  40556c:	b	405934 <ferror@plt+0x37c4>
  405570:	ldr	w0, [sp, #120]
  405574:	bl	401e50 <close@plt>
  405578:	ldr	x1, [sp, #48]
  40557c:	ldr	x0, [sp, #56]
  405580:	bl	402060 <link@plt>
  405584:	cmp	w0, #0x0
  405588:	b.ne	4055f0 <ferror@plt+0x3480>  // b.any
  40558c:	ldr	x0, [sp, #56]
  405590:	bl	4053d0 <ferror@plt+0x3260>
  405594:	str	w0, [sp, #124]
  405598:	ldr	w0, [sp, #124]
  40559c:	cmp	w0, #0x0
  4055a0:	b.ne	4055e0 <ferror@plt+0x3470>  // b.any
  4055a4:	ldrb	w0, [sp, #47]
  4055a8:	cmp	w0, #0x0
  4055ac:	b.eq	4055e0 <ferror@plt+0x3470>  // b.none
  4055b0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4055b4:	add	x0, x0, #0x128
  4055b8:	ldr	x4, [x0]
  4055bc:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4055c0:	add	x0, x0, #0x5a8
  4055c4:	ldr	x0, [x0]
  4055c8:	ldr	x3, [sp, #56]
  4055cc:	mov	x2, x0
  4055d0:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4055d4:	add	x1, x0, #0xb88
  4055d8:	mov	x0, x4
  4055dc:	bl	402140 <fprintf@plt>
  4055e0:	ldr	x0, [sp, #56]
  4055e4:	bl	402110 <unlink@plt>
  4055e8:	ldr	w0, [sp, #124]
  4055ec:	b	405934 <ferror@plt+0x37c4>
  4055f0:	mov	w1, #0x2                   	// #2
  4055f4:	ldr	x0, [sp, #48]
  4055f8:	bl	401d70 <open@plt>
  4055fc:	str	w0, [sp, #120]
  405600:	ldr	w0, [sp, #120]
  405604:	cmn	w0, #0x1
  405608:	b.ne	405678 <ferror@plt+0x3508>  // b.any
  40560c:	ldrb	w0, [sp, #47]
  405610:	cmp	w0, #0x0
  405614:	b.eq	405658 <ferror@plt+0x34e8>  // b.none
  405618:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40561c:	add	x0, x0, #0x128
  405620:	ldr	x19, [x0]
  405624:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405628:	add	x0, x0, #0x5a8
  40562c:	ldr	x20, [x0]
  405630:	bl	4020d0 <__errno_location@plt>
  405634:	ldr	w0, [x0]
  405638:	bl	401e40 <strerror@plt>
  40563c:	mov	x4, x0
  405640:	ldr	x3, [sp, #48]
  405644:	mov	x2, x20
  405648:	adrp	x0, 408000 <ferror@plt+0x5e90>
  40564c:	add	x1, x0, #0xb70
  405650:	mov	x0, x19
  405654:	bl	402140 <fprintf@plt>
  405658:	ldr	x0, [sp, #56]
  40565c:	bl	402110 <unlink@plt>
  405660:	bl	4020d0 <__errno_location@plt>
  405664:	mov	x1, x0
  405668:	mov	w0, #0x16                  	// #22
  40566c:	str	w0, [x1]
  405670:	mov	w0, #0x0                   	// #0
  405674:	b	405934 <ferror@plt+0x37c4>
  405678:	add	x0, sp, #0x48
  40567c:	mov	x2, #0x1f                  	// #31
  405680:	mov	x1, x0
  405684:	ldr	w0, [sp, #120]
  405688:	bl	402040 <read@plt>
  40568c:	str	x0, [sp, #112]
  405690:	ldr	w0, [sp, #120]
  405694:	bl	401e50 <close@plt>
  405698:	ldr	x0, [sp, #112]
  40569c:	cmp	x0, #0x0
  4056a0:	b.gt	405700 <ferror@plt+0x3590>
  4056a4:	ldrb	w0, [sp, #47]
  4056a8:	cmp	w0, #0x0
  4056ac:	b.eq	4056e0 <ferror@plt+0x3570>  // b.none
  4056b0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4056b4:	add	x0, x0, #0x128
  4056b8:	ldr	x4, [x0]
  4056bc:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4056c0:	add	x0, x0, #0x5a8
  4056c4:	ldr	x0, [x0]
  4056c8:	ldr	x3, [sp, #48]
  4056cc:	mov	x2, x0
  4056d0:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4056d4:	add	x1, x0, #0xba8
  4056d8:	mov	x0, x4
  4056dc:	bl	402140 <fprintf@plt>
  4056e0:	ldr	x0, [sp, #56]
  4056e4:	bl	402110 <unlink@plt>
  4056e8:	bl	4020d0 <__errno_location@plt>
  4056ec:	mov	x1, x0
  4056f0:	mov	w0, #0x16                  	// #22
  4056f4:	str	w0, [x1]
  4056f8:	mov	w0, #0x0                   	// #0
  4056fc:	b	405934 <ferror@plt+0x37c4>
  405700:	ldr	x0, [sp, #112]
  405704:	add	x1, sp, #0x48
  405708:	strb	wzr, [x1, x0]
  40570c:	add	x1, sp, #0x6c
  405710:	add	x0, sp, #0x48
  405714:	bl	407c04 <ferror@plt+0x5a94>
  405718:	cmp	w0, #0x0
  40571c:	b.ne	405784 <ferror@plt+0x3614>  // b.any
  405720:	ldrb	w0, [sp, #47]
  405724:	cmp	w0, #0x0
  405728:	b.eq	405764 <ferror@plt+0x35f4>  // b.none
  40572c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405730:	add	x0, x0, #0x128
  405734:	ldr	x5, [x0]
  405738:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40573c:	add	x0, x0, #0x5a8
  405740:	ldr	x0, [x0]
  405744:	add	x1, sp, #0x48
  405748:	mov	x4, x1
  40574c:	ldr	x3, [sp, #48]
  405750:	mov	x2, x0
  405754:	adrp	x0, 408000 <ferror@plt+0x5e90>
  405758:	add	x1, x0, #0xbd8
  40575c:	mov	x0, x5
  405760:	bl	402140 <fprintf@plt>
  405764:	ldr	x0, [sp, #56]
  405768:	bl	402110 <unlink@plt>
  40576c:	bl	4020d0 <__errno_location@plt>
  405770:	mov	x1, x0
  405774:	mov	w0, #0x16                  	// #22
  405778:	str	w0, [x1]
  40577c:	mov	w0, #0x0                   	// #0
  405780:	b	405934 <ferror@plt+0x37c4>
  405784:	ldr	w0, [sp, #108]
  405788:	mov	w1, #0x0                   	// #0
  40578c:	bl	401cc0 <kill@plt>
  405790:	cmp	w0, #0x0
  405794:	b.ne	405800 <ferror@plt+0x3690>  // b.any
  405798:	ldrb	w0, [sp, #47]
  40579c:	cmp	w0, #0x0
  4057a0:	b.eq	4057e0 <ferror@plt+0x3670>  // b.none
  4057a4:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4057a8:	add	x0, x0, #0x128
  4057ac:	ldr	x5, [x0]
  4057b0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4057b4:	add	x0, x0, #0x5a8
  4057b8:	ldr	x0, [x0]
  4057bc:	ldr	w1, [sp, #108]
  4057c0:	sxtw	x1, w1
  4057c4:	mov	x4, x1
  4057c8:	ldr	x3, [sp, #48]
  4057cc:	mov	x2, x0
  4057d0:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4057d4:	add	x1, x0, #0xc10
  4057d8:	mov	x0, x5
  4057dc:	bl	402140 <fprintf@plt>
  4057e0:	ldr	x0, [sp, #56]
  4057e4:	bl	402110 <unlink@plt>
  4057e8:	bl	4020d0 <__errno_location@plt>
  4057ec:	mov	x1, x0
  4057f0:	mov	w0, #0x11                  	// #17
  4057f4:	str	w0, [x1]
  4057f8:	mov	w0, #0x0                   	// #0
  4057fc:	b	405934 <ferror@plt+0x37c4>
  405800:	ldr	x0, [sp, #48]
  405804:	bl	402110 <unlink@plt>
  405808:	cmp	w0, #0x0
  40580c:	b.eq	40586c <ferror@plt+0x36fc>  // b.none
  405810:	ldrb	w0, [sp, #47]
  405814:	cmp	w0, #0x0
  405818:	b.eq	40585c <ferror@plt+0x36ec>  // b.none
  40581c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405820:	add	x0, x0, #0x128
  405824:	ldr	x19, [x0]
  405828:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40582c:	add	x0, x0, #0x5a8
  405830:	ldr	x20, [x0]
  405834:	bl	4020d0 <__errno_location@plt>
  405838:	ldr	w0, [x0]
  40583c:	bl	401e40 <strerror@plt>
  405840:	mov	x4, x0
  405844:	ldr	x3, [sp, #48]
  405848:	mov	x2, x20
  40584c:	adrp	x0, 408000 <ferror@plt+0x5e90>
  405850:	add	x1, x0, #0xc38
  405854:	mov	x0, x19
  405858:	bl	402140 <fprintf@plt>
  40585c:	ldr	x0, [sp, #56]
  405860:	bl	402110 <unlink@plt>
  405864:	mov	w0, #0x0                   	// #0
  405868:	b	405934 <ferror@plt+0x37c4>
  40586c:	str	wzr, [sp, #124]
  405870:	ldr	x1, [sp, #48]
  405874:	ldr	x0, [sp, #56]
  405878:	bl	402060 <link@plt>
  40587c:	cmp	w0, #0x0
  405880:	b.ne	4058dc <ferror@plt+0x376c>  // b.any
  405884:	ldr	x0, [sp, #56]
  405888:	bl	4053d0 <ferror@plt+0x3260>
  40588c:	str	w0, [sp, #124]
  405890:	ldr	w0, [sp, #124]
  405894:	cmp	w0, #0x0
  405898:	b.ne	405928 <ferror@plt+0x37b8>  // b.any
  40589c:	ldrb	w0, [sp, #47]
  4058a0:	cmp	w0, #0x0
  4058a4:	b.eq	405928 <ferror@plt+0x37b8>  // b.none
  4058a8:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4058ac:	add	x0, x0, #0x128
  4058b0:	ldr	x4, [x0]
  4058b4:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4058b8:	add	x0, x0, #0x5a8
  4058bc:	ldr	x0, [x0]
  4058c0:	ldr	x3, [sp, #56]
  4058c4:	mov	x2, x0
  4058c8:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4058cc:	add	x1, x0, #0xb88
  4058d0:	mov	x0, x4
  4058d4:	bl	402140 <fprintf@plt>
  4058d8:	b	405928 <ferror@plt+0x37b8>
  4058dc:	ldrb	w0, [sp, #47]
  4058e0:	cmp	w0, #0x0
  4058e4:	b.eq	405928 <ferror@plt+0x37b8>  // b.none
  4058e8:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4058ec:	add	x0, x0, #0x128
  4058f0:	ldr	x19, [x0]
  4058f4:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  4058f8:	add	x0, x0, #0x5a8
  4058fc:	ldr	x20, [x0]
  405900:	bl	4020d0 <__errno_location@plt>
  405904:	ldr	w0, [x0]
  405908:	bl	401e40 <strerror@plt>
  40590c:	mov	x4, x0
  405910:	ldr	x3, [sp, #48]
  405914:	mov	x2, x20
  405918:	adrp	x0, 408000 <ferror@plt+0x5e90>
  40591c:	add	x1, x0, #0xc38
  405920:	mov	x0, x19
  405924:	bl	402140 <fprintf@plt>
  405928:	ldr	x0, [sp, #56]
  40592c:	bl	402110 <unlink@plt>
  405930:	ldr	w0, [sp, #124]
  405934:	ldp	x19, x20, [sp, #16]
  405938:	ldp	x29, x30, [sp], #128
  40593c:	ret
  405940:	stp	x29, x30, [sp, #-64]!
  405944:	mov	x29, sp
  405948:	str	x0, [sp, #40]
  40594c:	str	x1, [sp, #32]
  405950:	str	x2, [sp, #24]
  405954:	mov	w0, #0x1ff                 	// #511
  405958:	bl	402090 <umask@plt>
  40595c:	str	w0, [sp, #60]
  405960:	ldr	x1, [sp, #32]
  405964:	ldr	x0, [sp, #40]
  405968:	bl	401d30 <fopen@plt>
  40596c:	str	x0, [sp, #48]
  405970:	ldr	w0, [sp, #60]
  405974:	bl	402090 <umask@plt>
  405978:	ldr	x0, [sp, #48]
  40597c:	cmp	x0, #0x0
  405980:	b.ne	40598c <ferror@plt+0x381c>  // b.any
  405984:	mov	x0, #0x0                   	// #0
  405988:	b	405a14 <ferror@plt+0x38a4>
  40598c:	ldr	x0, [sp, #48]
  405990:	bl	401cf0 <fileno@plt>
  405994:	mov	w3, w0
  405998:	ldr	x0, [sp, #24]
  40599c:	ldr	w1, [x0, #24]
  4059a0:	ldr	x0, [sp, #24]
  4059a4:	ldr	w0, [x0, #28]
  4059a8:	mov	w2, w0
  4059ac:	mov	w0, w3
  4059b0:	bl	402130 <fchown@plt>
  4059b4:	cmp	w0, #0x0
  4059b8:	b.ne	4059f4 <ferror@plt+0x3884>  // b.any
  4059bc:	ldr	x0, [sp, #48]
  4059c0:	bl	401cf0 <fileno@plt>
  4059c4:	mov	w2, w0
  4059c8:	ldr	x0, [sp, #24]
  4059cc:	ldr	w1, [x0, #16]
  4059d0:	mov	w0, #0x1b4                 	// #436
  4059d4:	and	w0, w1, w0
  4059d8:	mov	w1, w0
  4059dc:	mov	w0, w2
  4059e0:	bl	401dd0 <fchmod@plt>
  4059e4:	cmp	w0, #0x0
  4059e8:	b.ne	4059fc <ferror@plt+0x388c>  // b.any
  4059ec:	ldr	x0, [sp, #48]
  4059f0:	b	405a14 <ferror@plt+0x38a4>
  4059f4:	nop
  4059f8:	b	405a00 <ferror@plt+0x3890>
  4059fc:	nop
  405a00:	ldr	x0, [sp, #48]
  405a04:	bl	401d00 <fclose@plt>
  405a08:	ldr	x0, [sp, #40]
  405a0c:	bl	402110 <unlink@plt>
  405a10:	mov	x0, #0x0                   	// #0
  405a14:	ldp	x29, x30, [sp], #64
  405a18:	ret
  405a1c:	stp	x29, x30, [sp, #-192]!
  405a20:	mov	x29, sp
  405a24:	str	x0, [sp, #24]
  405a28:	str	x1, [sp, #16]
  405a2c:	ldr	x0, [sp, #16]
  405a30:	bl	401cf0 <fileno@plt>
  405a34:	mov	w2, w0
  405a38:	add	x0, sp, #0x30
  405a3c:	mov	x1, x0
  405a40:	mov	w0, w2
  405a44:	bl	407dd0 <ferror@plt+0x5c60>
  405a48:	cmp	w0, #0x0
  405a4c:	b.eq	405a58 <ferror@plt+0x38e8>  // b.none
  405a50:	mov	w0, #0xffffffff            	// #-1
  405a54:	b	405b68 <ferror@plt+0x39f8>
  405a58:	add	x0, sp, #0x30
  405a5c:	mov	x2, x0
  405a60:	adrp	x0, 408000 <ferror@plt+0x5e90>
  405a64:	add	x1, x0, #0xc58
  405a68:	ldr	x0, [sp, #24]
  405a6c:	bl	405940 <ferror@plt+0x37d0>
  405a70:	str	x0, [sp, #176]
  405a74:	ldr	x0, [sp, #176]
  405a78:	cmp	x0, #0x0
  405a7c:	b.ne	405a88 <ferror@plt+0x3918>  // b.any
  405a80:	mov	w0, #0xffffffff            	// #-1
  405a84:	b	405b68 <ferror@plt+0x39f8>
  405a88:	str	wzr, [sp, #188]
  405a8c:	mov	w2, #0x0                   	// #0
  405a90:	mov	x1, #0x0                   	// #0
  405a94:	ldr	x0, [sp, #16]
  405a98:	bl	401e90 <fseek@plt>
  405a9c:	cmp	w0, #0x0
  405aa0:	b.ne	405adc <ferror@plt+0x396c>  // b.any
  405aa4:	b	405abc <ferror@plt+0x394c>
  405aa8:	ldr	x1, [sp, #176]
  405aac:	ldr	w0, [sp, #188]
  405ab0:	bl	401c90 <putc@plt>
  405ab4:	cmn	w0, #0x1
  405ab8:	b.eq	405ad8 <ferror@plt+0x3968>  // b.none
  405abc:	ldr	x0, [sp, #16]
  405ac0:	bl	401e10 <getc@plt>
  405ac4:	str	w0, [sp, #188]
  405ac8:	ldr	w0, [sp, #188]
  405acc:	cmn	w0, #0x1
  405ad0:	b.ne	405aa8 <ferror@plt+0x3938>  // b.any
  405ad4:	b	405adc <ferror@plt+0x396c>
  405ad8:	nop
  405adc:	ldr	w0, [sp, #188]
  405ae0:	cmn	w0, #0x1
  405ae4:	b.ne	405b08 <ferror@plt+0x3998>  // b.any
  405ae8:	ldr	x0, [sp, #16]
  405aec:	bl	402170 <ferror@plt>
  405af0:	cmp	w0, #0x0
  405af4:	b.ne	405b08 <ferror@plt+0x3998>  // b.any
  405af8:	ldr	x0, [sp, #176]
  405afc:	bl	402000 <fflush@plt>
  405b00:	cmp	w0, #0x0
  405b04:	b.eq	405b18 <ferror@plt+0x39a8>  // b.none
  405b08:	ldr	x0, [sp, #176]
  405b0c:	bl	401d00 <fclose@plt>
  405b10:	mov	w0, #0xffffffff            	// #-1
  405b14:	b	405b68 <ferror@plt+0x39f8>
  405b18:	ldr	x0, [sp, #176]
  405b1c:	bl	401cf0 <fileno@plt>
  405b20:	bl	401d10 <fsync@plt>
  405b24:	cmp	w0, #0x0
  405b28:	b.ne	405b3c <ferror@plt+0x39cc>  // b.any
  405b2c:	ldr	x0, [sp, #176]
  405b30:	bl	401d00 <fclose@plt>
  405b34:	cmp	w0, #0x0
  405b38:	b.eq	405b44 <ferror@plt+0x39d4>  // b.none
  405b3c:	mov	w0, #0xffffffff            	// #-1
  405b40:	b	405b68 <ferror@plt+0x39f8>
  405b44:	ldr	x0, [sp, #120]
  405b48:	str	x0, [sp, #32]
  405b4c:	ldr	x0, [sp, #136]
  405b50:	str	x0, [sp, #40]
  405b54:	add	x0, sp, #0x20
  405b58:	mov	x1, x0
  405b5c:	ldr	x0, [sp, #24]
  405b60:	bl	401fd0 <utime@plt>
  405b64:	mov	w0, #0x0                   	// #0
  405b68:	ldp	x29, x30, [sp], #192
  405b6c:	ret
  405b70:	stp	x29, x30, [sp, #-48]!
  405b74:	mov	x29, sp
  405b78:	str	x0, [sp, #24]
  405b7c:	b	405be8 <ferror@plt+0x3a78>
  405b80:	ldr	x0, [sp, #24]
  405b84:	ldr	x0, [x0, #1056]
  405b88:	str	x0, [sp, #40]
  405b8c:	ldr	x0, [sp, #40]
  405b90:	ldr	x1, [x0, #24]
  405b94:	ldr	x0, [sp, #24]
  405b98:	str	x1, [x0, #1056]
  405b9c:	ldr	x0, [sp, #40]
  405ba0:	ldr	x0, [x0]
  405ba4:	cmp	x0, #0x0
  405ba8:	b.eq	405bb8 <ferror@plt+0x3a48>  // b.none
  405bac:	ldr	x0, [sp, #40]
  405bb0:	ldr	x0, [x0]
  405bb4:	bl	401f50 <free@plt>
  405bb8:	ldr	x0, [sp, #40]
  405bbc:	ldr	x0, [x0, #8]
  405bc0:	cmp	x0, #0x0
  405bc4:	b.eq	405be0 <ferror@plt+0x3a70>  // b.none
  405bc8:	ldr	x0, [sp, #24]
  405bcc:	ldr	x0, [x0, #1024]
  405bd0:	ldr	x1, [x0, #8]
  405bd4:	ldr	x0, [sp, #40]
  405bd8:	ldr	x0, [x0, #8]
  405bdc:	blr	x1
  405be0:	ldr	x0, [sp, #40]
  405be4:	bl	401f50 <free@plt>
  405be8:	ldr	x0, [sp, #24]
  405bec:	ldr	x0, [x0, #1056]
  405bf0:	cmp	x0, #0x0
  405bf4:	b.ne	405b80 <ferror@plt+0x3a10>  // b.any
  405bf8:	ldr	x0, [sp, #24]
  405bfc:	str	xzr, [x0, #1064]
  405c00:	nop
  405c04:	ldp	x29, x30, [sp], #48
  405c08:	ret
  405c0c:	stp	x29, x30, [sp, #-32]!
  405c10:	mov	x29, sp
  405c14:	str	x0, [sp, #24]
  405c18:	str	x1, [sp, #16]
  405c1c:	ldr	x4, [sp, #24]
  405c20:	ldr	x3, [sp, #16]
  405c24:	adrp	x0, 408000 <ferror@plt+0x5e90>
  405c28:	add	x2, x0, #0xc60
  405c2c:	mov	x1, #0x400                 	// #1024
  405c30:	mov	x0, x4
  405c34:	bl	401ce0 <snprintf@plt>
  405c38:	ldr	x0, [sp, #24]
  405c3c:	ldrb	w1, [x0, #1080]
  405c40:	orr	w1, w1, #0x10
  405c44:	strb	w1, [x0, #1080]
  405c48:	mov	w0, #0x1                   	// #1
  405c4c:	ldp	x29, x30, [sp], #32
  405c50:	ret
  405c54:	stp	x29, x30, [sp, #-32]!
  405c58:	mov	x29, sp
  405c5c:	str	x0, [sp, #24]
  405c60:	ldr	x0, [sp, #24]
  405c64:	mov	w1, #0x0                   	// #0
  405c68:	bl	401ec0 <access@plt>
  405c6c:	cmp	w0, #0x0
  405c70:	cset	w0, eq  // eq = none
  405c74:	and	w0, w0, #0xff
  405c78:	ldp	x29, x30, [sp], #32
  405c7c:	ret
  405c80:	stp	x29, x30, [sp, #-96]!
  405c84:	mov	x29, sp
  405c88:	str	x19, [sp, #16]
  405c8c:	str	x0, [sp, #40]
  405c90:	strb	w1, [sp, #39]
  405c94:	str	xzr, [sp, #72]
  405c98:	str	xzr, [sp, #88]
  405c9c:	str	wzr, [sp, #84]
  405ca0:	ldr	x0, [sp, #40]
  405ca4:	ldrb	w0, [x0, #1080]
  405ca8:	and	w0, w0, #0x4
  405cac:	and	w0, w0, #0xff
  405cb0:	cmp	w0, #0x0
  405cb4:	b.eq	405cc0 <ferror@plt+0x3b50>  // b.none
  405cb8:	mov	w0, #0x1                   	// #1
  405cbc:	b	405de4 <ferror@plt+0x3c74>
  405cc0:	ldr	x0, [sp, #40]
  405cc4:	bl	401bf0 <strlen@plt>
  405cc8:	add	x0, x0, #0xb
  405ccc:	str	x0, [sp, #64]
  405cd0:	ldr	x0, [sp, #40]
  405cd4:	bl	401bf0 <strlen@plt>
  405cd8:	add	x0, x0, #0x6
  405cdc:	str	x0, [sp, #56]
  405ce0:	ldr	x0, [sp, #64]
  405ce4:	bl	401d50 <malloc@plt>
  405ce8:	str	x0, [sp, #72]
  405cec:	ldr	x0, [sp, #72]
  405cf0:	cmp	x0, #0x0
  405cf4:	b.eq	405da4 <ferror@plt+0x3c34>  // b.none
  405cf8:	ldr	x0, [sp, #56]
  405cfc:	bl	401d50 <malloc@plt>
  405d00:	str	x0, [sp, #88]
  405d04:	ldr	x0, [sp, #88]
  405d08:	cmp	x0, #0x0
  405d0c:	b.eq	405dac <ferror@plt+0x3c3c>  // b.none
  405d10:	ldr	x19, [sp, #40]
  405d14:	bl	401d20 <getpid@plt>
  405d18:	sxtw	x0, w0
  405d1c:	mov	x4, x0
  405d20:	mov	x3, x19
  405d24:	adrp	x0, 408000 <ferror@plt+0x5e90>
  405d28:	add	x2, x0, #0xc68
  405d2c:	ldr	x1, [sp, #64]
  405d30:	ldr	x0, [sp, #72]
  405d34:	bl	401ce0 <snprintf@plt>
  405d38:	ldr	x0, [sp, #40]
  405d3c:	mov	x3, x0
  405d40:	adrp	x0, 408000 <ferror@plt+0x5e90>
  405d44:	add	x2, x0, #0xc70
  405d48:	ldr	x1, [sp, #56]
  405d4c:	ldr	x0, [sp, #88]
  405d50:	bl	401ce0 <snprintf@plt>
  405d54:	ldrb	w2, [sp, #39]
  405d58:	ldr	x1, [sp, #88]
  405d5c:	ldr	x0, [sp, #72]
  405d60:	bl	40541c <ferror@plt+0x32ac>
  405d64:	cmp	w0, #0x0
  405d68:	b.eq	405db4 <ferror@plt+0x3c44>  // b.none
  405d6c:	ldr	x0, [sp, #40]
  405d70:	ldrb	w1, [x0, #1080]
  405d74:	orr	w1, w1, #0x4
  405d78:	strb	w1, [x0, #1080]
  405d7c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405d80:	add	x0, x0, #0x5a0
  405d84:	ldr	w0, [x0]
  405d88:	add	w1, w0, #0x1
  405d8c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405d90:	add	x0, x0, #0x5a0
  405d94:	str	w1, [x0]
  405d98:	mov	w0, #0x1                   	// #1
  405d9c:	str	w0, [sp, #84]
  405da0:	b	405db8 <ferror@plt+0x3c48>
  405da4:	nop
  405da8:	b	405db8 <ferror@plt+0x3c48>
  405dac:	nop
  405db0:	b	405db8 <ferror@plt+0x3c48>
  405db4:	nop
  405db8:	ldr	x0, [sp, #72]
  405dbc:	cmp	x0, #0x0
  405dc0:	b.eq	405dcc <ferror@plt+0x3c5c>  // b.none
  405dc4:	ldr	x0, [sp, #72]
  405dc8:	bl	401f50 <free@plt>
  405dcc:	ldr	x0, [sp, #88]
  405dd0:	cmp	x0, #0x0
  405dd4:	b.eq	405de0 <ferror@plt+0x3c70>  // b.none
  405dd8:	ldr	x0, [sp, #88]
  405ddc:	bl	401f50 <free@plt>
  405de0:	ldr	w0, [sp, #84]
  405de4:	ldr	x19, [sp, #16]
  405de8:	ldp	x29, x30, [sp], #96
  405dec:	ret
  405df0:	stp	x29, x30, [sp, #-48]!
  405df4:	mov	x29, sp
  405df8:	str	x0, [sp, #24]
  405dfc:	ldr	x0, [sp, #24]
  405e00:	ldrb	w0, [x0, #1080]
  405e04:	ubfx	x0, x0, #4, #1
  405e08:	and	w0, w0, #0xff
  405e0c:	eor	w0, w0, #0x1
  405e10:	and	w0, w0, #0xff
  405e14:	cmp	w0, #0x0
  405e18:	b.eq	405ea4 <ferror@plt+0x3d34>  // b.none
  405e1c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405e20:	add	x0, x0, #0x5a0
  405e24:	ldr	w0, [x0]
  405e28:	cmp	w0, #0x0
  405e2c:	b.ne	405e7c <ferror@plt+0x3d0c>  // b.any
  405e30:	bl	401e20 <lckpwdf@plt>
  405e34:	cmn	w0, #0x1
  405e38:	b.ne	405e7c <ferror@plt+0x3d0c>  // b.any
  405e3c:	bl	401c70 <geteuid@plt>
  405e40:	cmp	w0, #0x0
  405e44:	b.eq	405e74 <ferror@plt+0x3d04>  // b.none
  405e48:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405e4c:	add	x0, x0, #0x128
  405e50:	ldr	x3, [x0]
  405e54:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405e58:	add	x0, x0, #0x5a8
  405e5c:	ldr	x0, [x0]
  405e60:	mov	x2, x0
  405e64:	adrp	x0, 408000 <ferror@plt+0x5e90>
  405e68:	add	x1, x0, #0xc78
  405e6c:	mov	x0, x3
  405e70:	bl	402140 <fprintf@plt>
  405e74:	mov	w0, #0x0                   	// #0
  405e78:	b	405f48 <ferror@plt+0x3dd8>
  405e7c:	mov	w1, #0x1                   	// #1
  405e80:	ldr	x0, [sp, #24]
  405e84:	bl	405c80 <ferror@plt+0x3b10>
  405e88:	cmp	w0, #0x0
  405e8c:	b.eq	405e98 <ferror@plt+0x3d28>  // b.none
  405e90:	mov	w0, #0x1                   	// #1
  405e94:	b	405f48 <ferror@plt+0x3dd8>
  405e98:	bl	401c50 <ulckpwdf@plt>
  405e9c:	mov	w0, #0x0                   	// #0
  405ea0:	b	405f48 <ferror@plt+0x3dd8>
  405ea4:	str	wzr, [sp, #44]
  405ea8:	b	405f38 <ferror@plt+0x3dc8>
  405eac:	ldr	w0, [sp, #44]
  405eb0:	cmp	w0, #0x0
  405eb4:	b.le	405ec0 <ferror@plt+0x3d50>
  405eb8:	mov	w0, #0x1                   	// #1
  405ebc:	bl	401dc0 <sleep@plt>
  405ec0:	ldr	w0, [sp, #44]
  405ec4:	cmp	w0, #0xe
  405ec8:	cset	w0, eq  // eq = none
  405ecc:	and	w0, w0, #0xff
  405ed0:	mov	w1, w0
  405ed4:	ldr	x0, [sp, #24]
  405ed8:	bl	405c80 <ferror@plt+0x3b10>
  405edc:	cmp	w0, #0x0
  405ee0:	b.eq	405eec <ferror@plt+0x3d7c>  // b.none
  405ee4:	mov	w0, #0x1                   	// #1
  405ee8:	b	405f48 <ferror@plt+0x3dd8>
  405eec:	bl	401c70 <geteuid@plt>
  405ef0:	cmp	w0, #0x0
  405ef4:	b.eq	405f2c <ferror@plt+0x3dbc>  // b.none
  405ef8:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405efc:	add	x0, x0, #0x128
  405f00:	ldr	x3, [x0]
  405f04:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405f08:	add	x0, x0, #0x5a8
  405f0c:	ldr	x0, [x0]
  405f10:	mov	x2, x0
  405f14:	adrp	x0, 408000 <ferror@plt+0x5e90>
  405f18:	add	x1, x0, #0xc78
  405f1c:	mov	x0, x3
  405f20:	bl	402140 <fprintf@plt>
  405f24:	mov	w0, #0x0                   	// #0
  405f28:	b	405f48 <ferror@plt+0x3dd8>
  405f2c:	ldr	w0, [sp, #44]
  405f30:	add	w0, w0, #0x1
  405f34:	str	w0, [sp, #44]
  405f38:	ldr	w0, [sp, #44]
  405f3c:	cmp	w0, #0xe
  405f40:	b.le	405eac <ferror@plt+0x3d3c>
  405f44:	mov	w0, #0x0                   	// #0
  405f48:	ldp	x29, x30, [sp], #48
  405f4c:	ret
  405f50:	stp	x29, x30, [sp, #-16]!
  405f54:	mov	x29, sp
  405f58:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405f5c:	add	x0, x0, #0x5a0
  405f60:	ldr	w0, [x0]
  405f64:	cmp	w0, #0x0
  405f68:	b.le	405fe0 <ferror@plt+0x3e70>
  405f6c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405f70:	add	x0, x0, #0x5a0
  405f74:	ldr	w0, [x0]
  405f78:	sub	w1, w0, #0x1
  405f7c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405f80:	add	x0, x0, #0x5a0
  405f84:	str	w1, [x0]
  405f88:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405f8c:	add	x0, x0, #0x5a0
  405f90:	ldr	w0, [x0]
  405f94:	cmp	w0, #0x0
  405f98:	b.ne	405fe0 <ferror@plt+0x3e70>  // b.any
  405f9c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405fa0:	add	x0, x0, #0x5a4
  405fa4:	ldrb	w0, [x0]
  405fa8:	cmp	w0, #0x0
  405fac:	b.eq	405fdc <ferror@plt+0x3e6c>  // b.none
  405fb0:	adrp	x0, 408000 <ferror@plt+0x5e90>
  405fb4:	add	x0, x0, #0xc90
  405fb8:	bl	403ff0 <ferror@plt+0x1e80>
  405fbc:	adrp	x0, 408000 <ferror@plt+0x5e90>
  405fc0:	add	x0, x0, #0xc98
  405fc4:	bl	403ff0 <ferror@plt+0x1e80>
  405fc8:	mov	w0, #0x3                   	// #3
  405fcc:	bl	4041cc <ferror@plt+0x205c>
  405fd0:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  405fd4:	add	x0, x0, #0x5a4
  405fd8:	strb	wzr, [x0]
  405fdc:	bl	401c50 <ulckpwdf@plt>
  405fe0:	nop
  405fe4:	ldp	x29, x30, [sp], #16
  405fe8:	ret
  405fec:	sub	sp, sp, #0x420
  405ff0:	stp	x29, x30, [sp]
  405ff4:	mov	x29, sp
  405ff8:	str	x0, [sp, #24]
  405ffc:	ldr	x0, [sp, #24]
  406000:	ldrb	w0, [x0, #1080]
  406004:	and	w0, w0, #0x2
  406008:	and	w0, w0, #0xff
  40600c:	cmp	w0, #0x0
  406010:	b.eq	406058 <ferror@plt+0x3ee8>  // b.none
  406014:	ldr	x0, [sp, #24]
  406018:	ldrb	w1, [x0, #1080]
  40601c:	orr	w1, w1, #0x8
  406020:	strb	w1, [x0, #1080]
  406024:	ldr	x0, [sp, #24]
  406028:	bl	406d64 <ferror@plt+0x4bf4>
  40602c:	cmp	w0, #0x0
  406030:	b.ne	406058 <ferror@plt+0x3ee8>  // b.any
  406034:	ldr	x0, [sp, #24]
  406038:	ldrb	w0, [x0, #1080]
  40603c:	and	w0, w0, #0x4
  406040:	and	w0, w0, #0xff
  406044:	cmp	w0, #0x0
  406048:	b.eq	406050 <ferror@plt+0x3ee0>  // b.none
  40604c:	bl	405f50 <ferror@plt+0x3de0>
  406050:	mov	w0, #0x0                   	// #0
  406054:	b	4060b8 <ferror@plt+0x3f48>
  406058:	ldr	x0, [sp, #24]
  40605c:	ldrb	w0, [x0, #1080]
  406060:	and	w0, w0, #0x4
  406064:	and	w0, w0, #0xff
  406068:	cmp	w0, #0x0
  40606c:	b.eq	4060b4 <ferror@plt+0x3f44>  // b.none
  406070:	ldr	x0, [sp, #24]
  406074:	ldrb	w1, [x0, #1080]
  406078:	and	w1, w1, #0xfffffffb
  40607c:	strb	w1, [x0, #1080]
  406080:	ldr	x0, [sp, #24]
  406084:	add	x4, sp, #0x20
  406088:	mov	x3, x0
  40608c:	adrp	x0, 408000 <ferror@plt+0x5e90>
  406090:	add	x2, x0, #0xc70
  406094:	mov	x1, #0x400                 	// #1024
  406098:	mov	x0, x4
  40609c:	bl	401ce0 <snprintf@plt>
  4060a0:	add	x0, sp, #0x20
  4060a4:	bl	402110 <unlink@plt>
  4060a8:	bl	405f50 <ferror@plt+0x3de0>
  4060ac:	mov	w0, #0x1                   	// #1
  4060b0:	b	4060b8 <ferror@plt+0x3f48>
  4060b4:	mov	w0, #0x0                   	// #0
  4060b8:	ldp	x29, x30, [sp]
  4060bc:	add	sp, sp, #0x420
  4060c0:	ret
  4060c4:	sub	sp, sp, #0x10
  4060c8:	str	x0, [sp, #8]
  4060cc:	str	x1, [sp]
  4060d0:	ldr	x0, [sp]
  4060d4:	str	xzr, [x0, #24]
  4060d8:	ldr	x0, [sp, #8]
  4060dc:	ldr	x1, [x0, #1064]
  4060e0:	ldr	x0, [sp]
  4060e4:	str	x1, [x0, #16]
  4060e8:	ldr	x0, [sp, #8]
  4060ec:	ldr	x0, [x0, #1056]
  4060f0:	cmp	x0, #0x0
  4060f4:	b.ne	406104 <ferror@plt+0x3f94>  // b.any
  4060f8:	ldr	x0, [sp, #8]
  4060fc:	ldr	x1, [sp]
  406100:	str	x1, [x0, #1056]
  406104:	ldr	x0, [sp, #8]
  406108:	ldr	x0, [x0, #1064]
  40610c:	cmp	x0, #0x0
  406110:	b.eq	406124 <ferror@plt+0x3fb4>  // b.none
  406114:	ldr	x0, [sp, #8]
  406118:	ldr	x0, [x0, #1064]
  40611c:	ldr	x1, [sp]
  406120:	str	x1, [x0, #24]
  406124:	ldr	x0, [sp, #8]
  406128:	ldr	x1, [sp]
  40612c:	str	x1, [x0, #1064]
  406130:	nop
  406134:	add	sp, sp, #0x10
  406138:	ret
  40613c:	sub	sp, sp, #0x10
  406140:	str	x0, [sp, #8]
  406144:	ldr	x0, [sp, #8]
  406148:	ldrb	w0, [x0]
  40614c:	cmp	w0, #0x2b
  406150:	b.eq	406164 <ferror@plt+0x3ff4>  // b.none
  406154:	ldr	x0, [sp, #8]
  406158:	ldrb	w0, [x0]
  40615c:	cmp	w0, #0x2d
  406160:	b.ne	40616c <ferror@plt+0x3ffc>  // b.any
  406164:	mov	w0, #0x1                   	// #1
  406168:	b	406170 <ferror@plt+0x4000>
  40616c:	mov	w0, #0x0                   	// #0
  406170:	and	w0, w0, #0x1
  406174:	and	w0, w0, #0xff
  406178:	add	sp, sp, #0x10
  40617c:	ret
  406180:	stp	x29, x30, [sp, #-48]!
  406184:	mov	x29, sp
  406188:	str	x0, [sp, #24]
  40618c:	str	x1, [sp, #16]
  406190:	ldr	x0, [sp, #24]
  406194:	ldr	x0, [x0, #1056]
  406198:	str	x0, [sp, #40]
  40619c:	b	40624c <ferror@plt+0x40dc>
  4061a0:	ldr	x0, [sp, #40]
  4061a4:	ldr	x0, [x0, #8]
  4061a8:	cmp	x0, #0x0
  4061ac:	b.eq	4061cc <ferror@plt+0x405c>  // b.none
  4061b0:	ldr	x0, [sp, #24]
  4061b4:	ldr	x0, [x0, #1024]
  4061b8:	ldr	x1, [x0, #16]
  4061bc:	ldr	x0, [sp, #40]
  4061c0:	ldr	x0, [x0, #8]
  4061c4:	blr	x1
  4061c8:	b	4061d4 <ferror@plt+0x4064>
  4061cc:	ldr	x0, [sp, #40]
  4061d0:	ldr	x0, [x0]
  4061d4:	bl	40613c <ferror@plt+0x3fcc>
  4061d8:	and	w0, w0, #0xff
  4061dc:	cmp	w0, #0x0
  4061e0:	b.eq	406240 <ferror@plt+0x40d0>  // b.none
  4061e4:	ldr	x0, [sp, #16]
  4061e8:	ldr	x1, [sp, #40]
  4061ec:	str	x1, [x0, #24]
  4061f0:	ldr	x0, [sp, #40]
  4061f4:	ldr	x1, [x0, #16]
  4061f8:	ldr	x0, [sp, #16]
  4061fc:	str	x1, [x0, #16]
  406200:	ldr	x0, [sp, #40]
  406204:	ldr	x0, [x0, #16]
  406208:	cmp	x0, #0x0
  40620c:	b.eq	406224 <ferror@plt+0x40b4>  // b.none
  406210:	ldr	x0, [sp, #40]
  406214:	ldr	x0, [x0, #16]
  406218:	ldr	x1, [sp, #16]
  40621c:	str	x1, [x0, #24]
  406220:	b	406230 <ferror@plt+0x40c0>
  406224:	ldr	x0, [sp, #24]
  406228:	ldr	x1, [sp, #16]
  40622c:	str	x1, [x0, #1056]
  406230:	ldr	x0, [sp, #40]
  406234:	ldr	x1, [sp, #16]
  406238:	str	x1, [x0, #16]
  40623c:	b	406264 <ferror@plt+0x40f4>
  406240:	ldr	x0, [sp, #40]
  406244:	ldr	x0, [x0, #24]
  406248:	str	x0, [sp, #40]
  40624c:	ldr	x0, [sp, #40]
  406250:	cmp	x0, #0x0
  406254:	b.ne	4061a0 <ferror@plt+0x4030>  // b.any
  406258:	ldr	x1, [sp, #16]
  40625c:	ldr	x0, [sp, #24]
  406260:	bl	4060c4 <ferror@plt+0x3f54>
  406264:	ldp	x29, x30, [sp], #48
  406268:	ret
  40626c:	stp	x29, x30, [sp, #-112]!
  406270:	mov	x29, sp
  406274:	str	x0, [sp, #24]
  406278:	str	w1, [sp, #20]
  40627c:	str	xzr, [sp, #96]
  406280:	ldr	w0, [sp, #20]
  406284:	str	w0, [sp, #80]
  406288:	ldr	w0, [sp, #20]
  40628c:	and	w0, w0, #0xffffffbf
  406290:	str	w0, [sp, #20]
  406294:	ldr	x0, [sp, #24]
  406298:	ldrb	w0, [x0, #1080]
  40629c:	and	w0, w0, #0x2
  4062a0:	and	w0, w0, #0xff
  4062a4:	cmp	w0, #0x0
  4062a8:	b.ne	4062c4 <ferror@plt+0x4154>  // b.any
  4062ac:	ldr	w0, [sp, #20]
  4062b0:	cmp	w0, #0x0
  4062b4:	b.eq	4062dc <ferror@plt+0x416c>  // b.none
  4062b8:	ldr	w0, [sp, #20]
  4062bc:	cmp	w0, #0x2
  4062c0:	b.eq	4062dc <ferror@plt+0x416c>  // b.none
  4062c4:	bl	4020d0 <__errno_location@plt>
  4062c8:	mov	x1, x0
  4062cc:	mov	w0, #0x16                  	// #22
  4062d0:	str	w0, [x1]
  4062d4:	mov	w0, #0x0                   	// #0
  4062d8:	b	4067d0 <ferror@plt+0x4660>
  4062dc:	ldr	w0, [sp, #20]
  4062e0:	cmp	w0, #0x0
  4062e4:	cset	w0, eq  // eq = none
  4062e8:	and	w2, w0, #0xff
  4062ec:	ldr	x1, [sp, #24]
  4062f0:	ldrb	w0, [x1, #1080]
  4062f4:	bfi	w0, w2, #3, #1
  4062f8:	strb	w0, [x1, #1080]
  4062fc:	ldr	x0, [sp, #24]
  406300:	ldrb	w0, [x0, #1080]
  406304:	ubfx	x0, x0, #3, #1
  406308:	and	w0, w0, #0xff
  40630c:	eor	w0, w0, #0x1
  406310:	and	w0, w0, #0xff
  406314:	cmp	w0, #0x0
  406318:	b.eq	406354 <ferror@plt+0x41e4>  // b.none
  40631c:	ldr	x0, [sp, #24]
  406320:	ldrb	w0, [x0, #1080]
  406324:	ubfx	x0, x0, #2, #1
  406328:	and	w0, w0, #0xff
  40632c:	eor	w0, w0, #0x1
  406330:	and	w0, w0, #0xff
  406334:	cmp	w0, #0x0
  406338:	b.eq	406354 <ferror@plt+0x41e4>  // b.none
  40633c:	bl	4020d0 <__errno_location@plt>
  406340:	mov	x1, x0
  406344:	mov	w0, #0xd                   	// #13
  406348:	str	w0, [x1]
  40634c:	mov	w0, #0x0                   	// #0
  406350:	b	4067d0 <ferror@plt+0x4660>
  406354:	ldr	x0, [sp, #24]
  406358:	str	xzr, [x0, #1056]
  40635c:	ldr	x0, [sp, #24]
  406360:	str	xzr, [x0, #1064]
  406364:	ldr	x0, [sp, #24]
  406368:	str	xzr, [x0, #1072]
  40636c:	ldr	x0, [sp, #24]
  406370:	ldrb	w1, [x0, #1080]
  406374:	and	w1, w1, #0xfffffffe
  406378:	strb	w1, [x0, #1080]
  40637c:	ldr	x2, [sp, #24]
  406380:	ldr	x0, [sp, #24]
  406384:	ldrb	w0, [x0, #1080]
  406388:	and	w0, w0, #0x8
  40638c:	and	w0, w0, #0xff
  406390:	cmp	w0, #0x0
  406394:	b.eq	4063a0 <ferror@plt+0x4230>  // b.none
  406398:	mov	w0, #0x8900                	// #35072
  40639c:	b	4063a4 <ferror@plt+0x4234>
  4063a0:	mov	w0, #0x8902                	// #35074
  4063a4:	mov	w1, w0
  4063a8:	mov	x0, x2
  4063ac:	bl	401d70 <open@plt>
  4063b0:	str	w0, [sp, #76]
  4063b4:	bl	4020d0 <__errno_location@plt>
  4063b8:	ldr	w0, [x0]
  4063bc:	str	w0, [sp, #84]
  4063c0:	ldr	x0, [sp, #24]
  4063c4:	str	xzr, [x0, #1032]
  4063c8:	ldr	w0, [sp, #76]
  4063cc:	cmp	w0, #0x0
  4063d0:	b.lt	40643c <ferror@plt+0x42cc>  // b.tstop
  4063d4:	ldr	x0, [sp, #24]
  4063d8:	ldrb	w0, [x0, #1080]
  4063dc:	and	w0, w0, #0x8
  4063e0:	and	w0, w0, #0xff
  4063e4:	cmp	w0, #0x0
  4063e8:	b.eq	4063f8 <ferror@plt+0x4288>  // b.none
  4063ec:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4063f0:	add	x0, x0, #0xca0
  4063f4:	b	406400 <ferror@plt+0x4290>
  4063f8:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4063fc:	add	x0, x0, #0xca8
  406400:	mov	x1, x0
  406404:	ldr	w0, [sp, #76]
  406408:	bl	401db0 <fdopen@plt>
  40640c:	mov	x1, x0
  406410:	ldr	x0, [sp, #24]
  406414:	str	x1, [x0, #1032]
  406418:	bl	4020d0 <__errno_location@plt>
  40641c:	ldr	w0, [x0]
  406420:	str	w0, [sp, #84]
  406424:	ldr	x0, [sp, #24]
  406428:	ldr	x0, [x0, #1032]
  40642c:	cmp	x0, #0x0
  406430:	b.ne	40643c <ferror@plt+0x42cc>  // b.any
  406434:	ldr	w0, [sp, #76]
  406438:	bl	401e50 <close@plt>
  40643c:	bl	4020d0 <__errno_location@plt>
  406440:	mov	x1, x0
  406444:	ldr	w0, [sp, #84]
  406448:	str	w0, [x1]
  40644c:	ldr	x0, [sp, #24]
  406450:	ldr	x0, [x0, #1032]
  406454:	cmp	x0, #0x0
  406458:	b.ne	40649c <ferror@plt+0x432c>  // b.any
  40645c:	ldr	w0, [sp, #80]
  406460:	and	w0, w0, #0x40
  406464:	cmp	w0, #0x0
  406468:	b.eq	406494 <ferror@plt+0x4324>  // b.none
  40646c:	bl	4020d0 <__errno_location@plt>
  406470:	ldr	w0, [x0]
  406474:	cmp	w0, #0x2
  406478:	b.ne	406494 <ferror@plt+0x4324>  // b.any
  40647c:	ldr	x0, [sp, #24]
  406480:	ldrb	w1, [x0, #1080]
  406484:	orr	w1, w1, #0x2
  406488:	strb	w1, [x0, #1080]
  40648c:	mov	w0, #0x1                   	// #1
  406490:	b	4067d0 <ferror@plt+0x4660>
  406494:	mov	w0, #0x0                   	// #0
  406498:	b	4067d0 <ferror@plt+0x4660>
  40649c:	ldr	x0, [sp, #24]
  4064a0:	ldr	x0, [x0, #1032]
  4064a4:	bl	401cf0 <fileno@plt>
  4064a8:	mov	w2, #0x1                   	// #1
  4064ac:	mov	w1, #0x2                   	// #2
  4064b0:	bl	401ff0 <fcntl@plt>
  4064b4:	mov	x0, #0x1000                	// #4096
  4064b8:	str	x0, [sp, #88]
  4064bc:	ldr	x0, [sp, #88]
  4064c0:	bl	401d50 <malloc@plt>
  4064c4:	str	x0, [sp, #104]
  4064c8:	ldr	x0, [sp, #104]
  4064cc:	cmp	x0, #0x0
  4064d0:	b.eq	406770 <ferror@plt+0x4600>  // b.none
  4064d4:	b	406678 <ferror@plt+0x4508>
  4064d8:	ldr	x0, [sp, #88]
  4064dc:	add	x0, x0, #0x1, lsl #12
  4064e0:	str	x0, [sp, #88]
  4064e4:	ldr	x1, [sp, #88]
  4064e8:	ldr	x0, [sp, #104]
  4064ec:	bl	401df0 <realloc@plt>
  4064f0:	str	x0, [sp, #64]
  4064f4:	ldr	x0, [sp, #64]
  4064f8:	cmp	x0, #0x0
  4064fc:	b.eq	406750 <ferror@plt+0x45e0>  // b.none
  406500:	ldr	x0, [sp, #64]
  406504:	str	x0, [sp, #104]
  406508:	ldr	x0, [sp, #104]
  40650c:	bl	401bf0 <strlen@plt>
  406510:	str	x0, [sp, #56]
  406514:	ldr	x0, [sp, #24]
  406518:	ldr	x0, [x0, #1024]
  40651c:	ldr	x3, [x0, #40]
  406520:	ldr	x1, [sp, #104]
  406524:	ldr	x0, [sp, #56]
  406528:	add	x4, x1, x0
  40652c:	ldr	x0, [sp, #88]
  406530:	mov	w1, w0
  406534:	ldr	x0, [sp, #56]
  406538:	sub	w0, w1, w0
  40653c:	mov	w1, w0
  406540:	ldr	x0, [sp, #24]
  406544:	ldr	x0, [x0, #1032]
  406548:	mov	x2, x0
  40654c:	mov	x0, x4
  406550:	blr	x3
  406554:	cmp	x0, #0x0
  406558:	b.eq	406758 <ferror@plt+0x45e8>  // b.none
  40655c:	mov	w1, #0xa                   	// #10
  406560:	ldr	x0, [sp, #104]
  406564:	bl	401e60 <strrchr@plt>
  406568:	str	x0, [sp, #64]
  40656c:	ldr	x0, [sp, #64]
  406570:	cmp	x0, #0x0
  406574:	b.ne	40658c <ferror@plt+0x441c>  // b.any
  406578:	ldr	x0, [sp, #24]
  40657c:	ldr	x0, [x0, #1032]
  406580:	bl	401ed0 <feof@plt>
  406584:	cmp	w0, #0x0
  406588:	b.eq	4064d8 <ferror@plt+0x4368>  // b.none
  40658c:	mov	w1, #0xa                   	// #10
  406590:	ldr	x0, [sp, #104]
  406594:	bl	401e60 <strrchr@plt>
  406598:	str	x0, [sp, #64]
  40659c:	ldr	x0, [sp, #64]
  4065a0:	cmp	x0, #0x0
  4065a4:	b.eq	4065b0 <ferror@plt+0x4440>  // b.none
  4065a8:	ldr	x0, [sp, #64]
  4065ac:	strb	wzr, [x0]
  4065b0:	ldr	x0, [sp, #104]
  4065b4:	bl	401e30 <strdup@plt>
  4065b8:	str	x0, [sp, #48]
  4065bc:	ldr	x0, [sp, #48]
  4065c0:	cmp	x0, #0x0
  4065c4:	b.eq	406760 <ferror@plt+0x45f0>  // b.none
  4065c8:	ldr	x0, [sp, #48]
  4065cc:	bl	40613c <ferror@plt+0x3fcc>
  4065d0:	and	w0, w0, #0xff
  4065d4:	cmp	w0, #0x0
  4065d8:	b.eq	4065e4 <ferror@plt+0x4474>  // b.none
  4065dc:	str	xzr, [sp, #96]
  4065e0:	b	40662c <ferror@plt+0x44bc>
  4065e4:	ldr	x0, [sp, #24]
  4065e8:	ldr	x0, [x0, #1024]
  4065ec:	ldr	x1, [x0, #24]
  4065f0:	ldr	x0, [sp, #48]
  4065f4:	blr	x1
  4065f8:	str	x0, [sp, #96]
  4065fc:	ldr	x0, [sp, #96]
  406600:	cmp	x0, #0x0
  406604:	b.eq	40662c <ferror@plt+0x44bc>  // b.none
  406608:	ldr	x0, [sp, #24]
  40660c:	ldr	x0, [x0, #1024]
  406610:	ldr	x1, [x0]
  406614:	ldr	x0, [sp, #96]
  406618:	blr	x1
  40661c:	str	x0, [sp, #96]
  406620:	ldr	x0, [sp, #96]
  406624:	cmp	x0, #0x0
  406628:	b.eq	406738 <ferror@plt+0x45c8>  // b.none
  40662c:	mov	x0, #0x28                  	// #40
  406630:	bl	401d50 <malloc@plt>
  406634:	str	x0, [sp, #40]
  406638:	ldr	x0, [sp, #40]
  40663c:	cmp	x0, #0x0
  406640:	b.eq	406710 <ferror@plt+0x45a0>  // b.none
  406644:	ldr	x0, [sp, #40]
  406648:	ldr	x1, [sp, #96]
  40664c:	str	x1, [x0, #8]
  406650:	ldr	x0, [sp, #40]
  406654:	ldr	x1, [sp, #48]
  406658:	str	x1, [x0]
  40665c:	ldr	x0, [sp, #40]
  406660:	ldrb	w1, [x0, #32]
  406664:	and	w1, w1, #0xfffffffe
  406668:	strb	w1, [x0, #32]
  40666c:	ldr	x1, [sp, #40]
  406670:	ldr	x0, [sp, #24]
  406674:	bl	4060c4 <ferror@plt+0x3f54>
  406678:	ldr	x0, [sp, #24]
  40667c:	ldr	x0, [x0, #1024]
  406680:	ldr	x3, [x0, #40]
  406684:	ldr	x0, [sp, #88]
  406688:	mov	w1, w0
  40668c:	ldr	x0, [sp, #24]
  406690:	ldr	x0, [x0, #1032]
  406694:	mov	x2, x0
  406698:	ldr	x0, [sp, #104]
  40669c:	blr	x3
  4066a0:	mov	x1, x0
  4066a4:	ldr	x0, [sp, #104]
  4066a8:	cmp	x0, x1
  4066ac:	b.eq	40655c <ferror@plt+0x43ec>  // b.none
  4066b0:	ldr	x0, [sp, #104]
  4066b4:	bl	401f50 <free@plt>
  4066b8:	ldr	x0, [sp, #24]
  4066bc:	ldr	x0, [x0, #1032]
  4066c0:	bl	402170 <ferror@plt>
  4066c4:	cmp	w0, #0x0
  4066c8:	b.ne	406788 <ferror@plt+0x4618>  // b.any
  4066cc:	ldr	x0, [sp, #24]
  4066d0:	ldr	x0, [x0, #1024]
  4066d4:	ldr	x0, [x0, #56]
  4066d8:	cmp	x0, #0x0
  4066dc:	b.eq	4066f8 <ferror@plt+0x4588>  // b.none
  4066e0:	ldr	x0, [sp, #24]
  4066e4:	ldr	x0, [x0, #1024]
  4066e8:	ldr	x0, [x0, #56]
  4066ec:	blr	x0
  4066f0:	cmp	w0, #0x0
  4066f4:	b.eq	406790 <ferror@plt+0x4620>  // b.none
  4066f8:	ldr	x0, [sp, #24]
  4066fc:	ldrb	w1, [x0, #1080]
  406700:	orr	w1, w1, #0x2
  406704:	strb	w1, [x0, #1080]
  406708:	mov	w0, #0x1                   	// #1
  40670c:	b	4067d0 <ferror@plt+0x4660>
  406710:	nop
  406714:	ldr	x0, [sp, #96]
  406718:	cmp	x0, #0x0
  40671c:	b.eq	406740 <ferror@plt+0x45d0>  // b.none
  406720:	ldr	x0, [sp, #24]
  406724:	ldr	x0, [x0, #1024]
  406728:	ldr	x1, [x0, #8]
  40672c:	ldr	x0, [sp, #96]
  406730:	blr	x1
  406734:	b	406744 <ferror@plt+0x45d4>
  406738:	nop
  40673c:	b	406744 <ferror@plt+0x45d4>
  406740:	nop
  406744:	ldr	x0, [sp, #48]
  406748:	bl	401f50 <free@plt>
  40674c:	b	406764 <ferror@plt+0x45f4>
  406750:	nop
  406754:	b	406764 <ferror@plt+0x45f4>
  406758:	nop
  40675c:	b	406764 <ferror@plt+0x45f4>
  406760:	nop
  406764:	ldr	x0, [sp, #104]
  406768:	bl	401f50 <free@plt>
  40676c:	b	406774 <ferror@plt+0x4604>
  406770:	nop
  406774:	bl	4020d0 <__errno_location@plt>
  406778:	mov	x1, x0
  40677c:	mov	w0, #0xc                   	// #12
  406780:	str	w0, [x1]
  406784:	b	406794 <ferror@plt+0x4624>
  406788:	nop
  40678c:	b	406794 <ferror@plt+0x4624>
  406790:	nop
  406794:	bl	4020d0 <__errno_location@plt>
  406798:	ldr	w0, [x0]
  40679c:	str	w0, [sp, #84]
  4067a0:	ldr	x0, [sp, #24]
  4067a4:	bl	405b70 <ferror@plt+0x3a00>
  4067a8:	ldr	x0, [sp, #24]
  4067ac:	ldr	x0, [x0, #1032]
  4067b0:	bl	401d00 <fclose@plt>
  4067b4:	ldr	x0, [sp, #24]
  4067b8:	str	xzr, [x0, #1032]
  4067bc:	bl	4020d0 <__errno_location@plt>
  4067c0:	mov	x1, x0
  4067c4:	ldr	w0, [sp, #84]
  4067c8:	str	w0, [x1]
  4067cc:	mov	w0, #0x0                   	// #0
  4067d0:	ldp	x29, x30, [sp], #112
  4067d4:	ret
  4067d8:	stp	x29, x30, [sp, #-80]!
  4067dc:	mov	x29, sp
  4067e0:	str	x0, [sp, #24]
  4067e4:	str	x1, [sp, #16]
  4067e8:	str	xzr, [sp, #64]
  4067ec:	str	xzr, [sp, #48]
  4067f0:	ldr	x0, [sp, #24]
  4067f4:	ldr	x0, [x0, #1056]
  4067f8:	str	x0, [sp, #72]
  4067fc:	b	406818 <ferror@plt+0x46a8>
  406800:	ldr	x0, [sp, #64]
  406804:	add	x0, x0, #0x1
  406808:	str	x0, [sp, #64]
  40680c:	ldr	x0, [sp, #72]
  406810:	ldr	x0, [x0, #24]
  406814:	str	x0, [sp, #72]
  406818:	ldr	x0, [sp, #72]
  40681c:	cmp	x0, #0x0
  406820:	b.eq	40685c <ferror@plt+0x46ec>  // b.none
  406824:	ldr	x0, [sp, #72]
  406828:	ldr	x0, [x0]
  40682c:	cmp	x0, #0x0
  406830:	b.eq	406800 <ferror@plt+0x4690>  // b.none
  406834:	ldr	x0, [sp, #72]
  406838:	ldr	x0, [x0]
  40683c:	ldrb	w0, [x0]
  406840:	cmp	w0, #0x2b
  406844:	b.eq	40685c <ferror@plt+0x46ec>  // b.none
  406848:	ldr	x0, [sp, #72]
  40684c:	ldr	x0, [x0]
  406850:	ldrb	w0, [x0]
  406854:	cmp	w0, #0x2d
  406858:	b.ne	406800 <ferror@plt+0x4690>  // b.any
  40685c:	ldr	x0, [sp, #72]
  406860:	cmp	x0, #0x0
  406864:	b.eq	406870 <ferror@plt+0x4700>  // b.none
  406868:	ldr	x0, [sp, #72]
  40686c:	str	x0, [sp, #48]
  406870:	ldr	x0, [sp, #64]
  406874:	cmp	x0, #0x1
  406878:	b.hi	406884 <ferror@plt+0x4714>  // b.pmore
  40687c:	mov	w0, #0x0                   	// #0
  406880:	b	406a64 <ferror@plt+0x48f4>
  406884:	ldr	x0, [sp, #64]
  406888:	lsl	x0, x0, #3
  40688c:	bl	401d50 <malloc@plt>
  406890:	str	x0, [sp, #40]
  406894:	ldr	x0, [sp, #40]
  406898:	cmp	x0, #0x0
  40689c:	b.ne	4068a8 <ferror@plt+0x4738>  // b.any
  4068a0:	mov	w0, #0xffffffff            	// #-1
  4068a4:	b	406a64 <ferror@plt+0x48f4>
  4068a8:	str	xzr, [sp, #64]
  4068ac:	ldr	x0, [sp, #24]
  4068b0:	ldr	x0, [x0, #1056]
  4068b4:	str	x0, [sp, #72]
  4068b8:	b	4068ec <ferror@plt+0x477c>
  4068bc:	ldr	x0, [sp, #64]
  4068c0:	lsl	x0, x0, #3
  4068c4:	ldr	x1, [sp, #40]
  4068c8:	add	x0, x1, x0
  4068cc:	ldr	x1, [sp, #72]
  4068d0:	str	x1, [x0]
  4068d4:	ldr	x0, [sp, #64]
  4068d8:	add	x0, x0, #0x1
  4068dc:	str	x0, [sp, #64]
  4068e0:	ldr	x0, [sp, #72]
  4068e4:	ldr	x0, [x0, #24]
  4068e8:	str	x0, [sp, #72]
  4068ec:	ldr	x1, [sp, #48]
  4068f0:	ldr	x0, [sp, #72]
  4068f4:	cmp	x1, x0
  4068f8:	b.ne	4068bc <ferror@plt+0x474c>  // b.any
  4068fc:	ldr	x3, [sp, #16]
  406900:	mov	x2, #0x8                   	// #8
  406904:	ldr	x1, [sp, #64]
  406908:	ldr	x0, [sp, #40]
  40690c:	bl	401cb0 <qsort@plt>
  406910:	ldr	x0, [sp, #40]
  406914:	ldr	x1, [x0]
  406918:	ldr	x0, [sp, #24]
  40691c:	str	x1, [x0, #1056]
  406920:	ldr	x0, [sp, #64]
  406924:	sub	x0, x0, #0x1
  406928:	str	x0, [sp, #64]
  40692c:	ldr	x0, [sp, #48]
  406930:	cmp	x0, #0x0
  406934:	b.ne	406954 <ferror@plt+0x47e4>  // b.any
  406938:	ldr	x0, [sp, #64]
  40693c:	lsl	x0, x0, #3
  406940:	ldr	x1, [sp, #40]
  406944:	add	x0, x1, x0
  406948:	ldr	x1, [x0]
  40694c:	ldr	x0, [sp, #24]
  406950:	str	x1, [x0, #1064]
  406954:	ldr	x0, [sp, #24]
  406958:	ldr	x0, [x0, #1056]
  40695c:	str	xzr, [x0, #16]
  406960:	ldr	x0, [sp, #24]
  406964:	ldr	x0, [x0, #1056]
  406968:	ldr	x1, [sp, #40]
  40696c:	ldr	x1, [x1, #8]
  406970:	str	x1, [x0, #24]
  406974:	ldr	x0, [sp, #64]
  406978:	lsl	x0, x0, #3
  40697c:	sub	x0, x0, #0x8
  406980:	ldr	x1, [sp, #40]
  406984:	add	x1, x1, x0
  406988:	ldr	x0, [sp, #64]
  40698c:	lsl	x0, x0, #3
  406990:	ldr	x2, [sp, #40]
  406994:	add	x0, x2, x0
  406998:	ldr	x0, [x0]
  40699c:	ldr	x1, [x1]
  4069a0:	str	x1, [x0, #16]
  4069a4:	ldr	x0, [sp, #64]
  4069a8:	lsl	x0, x0, #3
  4069ac:	ldr	x1, [sp, #40]
  4069b0:	add	x0, x1, x0
  4069b4:	ldr	x0, [x0]
  4069b8:	ldr	x1, [sp, #48]
  4069bc:	str	x1, [x0, #24]
  4069c0:	mov	x0, #0x1                   	// #1
  4069c4:	str	x0, [sp, #56]
  4069c8:	b	406a38 <ferror@plt+0x48c8>
  4069cc:	ldr	x0, [sp, #56]
  4069d0:	lsl	x0, x0, #3
  4069d4:	sub	x0, x0, #0x8
  4069d8:	ldr	x1, [sp, #40]
  4069dc:	add	x1, x1, x0
  4069e0:	ldr	x0, [sp, #56]
  4069e4:	lsl	x0, x0, #3
  4069e8:	ldr	x2, [sp, #40]
  4069ec:	add	x0, x2, x0
  4069f0:	ldr	x0, [x0]
  4069f4:	ldr	x1, [x1]
  4069f8:	str	x1, [x0, #16]
  4069fc:	ldr	x0, [sp, #56]
  406a00:	add	x0, x0, #0x1
  406a04:	lsl	x0, x0, #3
  406a08:	ldr	x1, [sp, #40]
  406a0c:	add	x1, x1, x0
  406a10:	ldr	x0, [sp, #56]
  406a14:	lsl	x0, x0, #3
  406a18:	ldr	x2, [sp, #40]
  406a1c:	add	x0, x2, x0
  406a20:	ldr	x0, [x0]
  406a24:	ldr	x1, [x1]
  406a28:	str	x1, [x0, #24]
  406a2c:	ldr	x0, [sp, #56]
  406a30:	add	x0, x0, #0x1
  406a34:	str	x0, [sp, #56]
  406a38:	ldr	x1, [sp, #56]
  406a3c:	ldr	x0, [sp, #64]
  406a40:	cmp	x1, x0
  406a44:	b.cc	4069cc <ferror@plt+0x485c>  // b.lo, b.ul, b.last
  406a48:	ldr	x0, [sp, #40]
  406a4c:	bl	401f50 <free@plt>
  406a50:	ldr	x0, [sp, #24]
  406a54:	ldrb	w1, [x0, #1080]
  406a58:	orr	w1, w1, #0x1
  406a5c:	strb	w1, [x0, #1080]
  406a60:	mov	w0, #0x0                   	// #0
  406a64:	ldp	x29, x30, [sp], #80
  406a68:	ret
  406a6c:	stp	x29, x30, [sp, #-64]!
  406a70:	mov	x29, sp
  406a74:	str	x0, [sp, #24]
  406a78:	str	x1, [sp, #16]
  406a7c:	str	xzr, [sp, #56]
  406a80:	ldr	x0, [sp, #24]
  406a84:	cmp	x0, #0x0
  406a88:	b.eq	406a9c <ferror@plt+0x492c>  // b.none
  406a8c:	ldr	x0, [sp, #24]
  406a90:	ldr	x0, [x0, #1056]
  406a94:	cmp	x0, #0x0
  406a98:	b.ne	406aa4 <ferror@plt+0x4934>  // b.any
  406a9c:	mov	w0, #0x0                   	// #0
  406aa0:	b	406c30 <ferror@plt+0x4ac0>
  406aa4:	ldr	x0, [sp, #16]
  406aa8:	ldr	x0, [x0, #1056]
  406aac:	str	x0, [sp, #48]
  406ab0:	b	406b9c <ferror@plt+0x4a2c>
  406ab4:	ldr	x0, [sp, #48]
  406ab8:	ldr	x0, [x0, #8]
  406abc:	cmp	x0, #0x0
  406ac0:	b.eq	406b84 <ferror@plt+0x4a14>  // b.none
  406ac4:	ldr	x0, [sp, #16]
  406ac8:	ldr	x0, [x0, #1024]
  406acc:	ldr	x1, [x0, #16]
  406ad0:	ldr	x0, [sp, #48]
  406ad4:	ldr	x0, [x0, #8]
  406ad8:	blr	x1
  406adc:	str	x0, [sp, #32]
  406ae0:	ldr	x0, [sp, #24]
  406ae4:	ldr	x0, [x0, #1056]
  406ae8:	str	x0, [sp, #40]
  406aec:	b	406b40 <ferror@plt+0x49d0>
  406af0:	ldr	x0, [sp, #40]
  406af4:	ldr	x0, [x0, #8]
  406af8:	cmp	x0, #0x0
  406afc:	b.eq	406b30 <ferror@plt+0x49c0>  // b.none
  406b00:	ldr	x0, [sp, #24]
  406b04:	ldr	x0, [x0, #1024]
  406b08:	ldr	x1, [x0, #16]
  406b0c:	ldr	x0, [sp, #40]
  406b10:	ldr	x0, [x0, #8]
  406b14:	blr	x1
  406b18:	mov	x1, x0
  406b1c:	ldr	x0, [sp, #32]
  406b20:	bl	401f00 <strcmp@plt>
  406b24:	cmp	w0, #0x0
  406b28:	b.eq	406b50 <ferror@plt+0x49e0>  // b.none
  406b2c:	b	406b34 <ferror@plt+0x49c4>
  406b30:	nop
  406b34:	ldr	x0, [sp, #40]
  406b38:	ldr	x0, [x0, #24]
  406b3c:	str	x0, [sp, #40]
  406b40:	ldr	x0, [sp, #40]
  406b44:	cmp	x0, #0x0
  406b48:	b.ne	406af0 <ferror@plt+0x4980>  // b.any
  406b4c:	b	406b54 <ferror@plt+0x49e4>
  406b50:	nop
  406b54:	ldr	x0, [sp, #40]
  406b58:	cmp	x0, #0x0
  406b5c:	b.eq	406b8c <ferror@plt+0x4a1c>  // b.none
  406b60:	ldr	x1, [sp, #40]
  406b64:	ldr	x0, [sp, #24]
  406b68:	bl	407508 <ferror@plt+0x5398>
  406b6c:	ldr	x0, [sp, #40]
  406b70:	ldr	x1, [sp, #56]
  406b74:	str	x1, [x0, #24]
  406b78:	ldr	x0, [sp, #40]
  406b7c:	str	x0, [sp, #56]
  406b80:	b	406b90 <ferror@plt+0x4a20>
  406b84:	nop
  406b88:	b	406b90 <ferror@plt+0x4a20>
  406b8c:	nop
  406b90:	ldr	x0, [sp, #48]
  406b94:	ldr	x0, [x0, #24]
  406b98:	str	x0, [sp, #48]
  406b9c:	ldr	x0, [sp, #48]
  406ba0:	cmp	x0, #0x0
  406ba4:	b.ne	406ab4 <ferror@plt+0x4944>  // b.any
  406ba8:	ldr	x0, [sp, #56]
  406bac:	str	x0, [sp, #40]
  406bb0:	b	406c04 <ferror@plt+0x4a94>
  406bb4:	ldr	x0, [sp, #56]
  406bb8:	ldr	x0, [x0, #24]
  406bbc:	str	x0, [sp, #56]
  406bc0:	ldr	x0, [sp, #24]
  406bc4:	ldr	x0, [x0, #1056]
  406bc8:	cmp	x0, #0x0
  406bcc:	b.eq	406be0 <ferror@plt+0x4a70>  // b.none
  406bd0:	ldr	x0, [sp, #24]
  406bd4:	ldr	x0, [x0, #1056]
  406bd8:	ldr	x1, [sp, #40]
  406bdc:	str	x1, [x0, #16]
  406be0:	ldr	x0, [sp, #24]
  406be4:	ldr	x1, [x0, #1056]
  406be8:	ldr	x0, [sp, #40]
  406bec:	str	x1, [x0, #24]
  406bf0:	ldr	x0, [sp, #24]
  406bf4:	ldr	x1, [sp, #40]
  406bf8:	str	x1, [x0, #1056]
  406bfc:	ldr	x0, [sp, #56]
  406c00:	str	x0, [sp, #40]
  406c04:	ldr	x0, [sp, #40]
  406c08:	cmp	x0, #0x0
  406c0c:	b.ne	406bb4 <ferror@plt+0x4a44>  // b.any
  406c10:	ldr	x0, [sp, #24]
  406c14:	ldr	x0, [x0, #1056]
  406c18:	str	xzr, [x0, #16]
  406c1c:	ldr	x0, [sp, #24]
  406c20:	ldrb	w1, [x0, #1080]
  406c24:	orr	w1, w1, #0x1
  406c28:	strb	w1, [x0, #1080]
  406c2c:	mov	w0, #0x0                   	// #0
  406c30:	ldp	x29, x30, [sp], #64
  406c34:	ret
  406c38:	stp	x29, x30, [sp, #-48]!
  406c3c:	mov	x29, sp
  406c40:	str	x0, [sp, #24]
  406c44:	ldr	x0, [sp, #24]
  406c48:	ldr	x0, [x0, #1056]
  406c4c:	str	x0, [sp, #40]
  406c50:	b	406d4c <ferror@plt+0x4bdc>
  406c54:	ldr	x0, [sp, #40]
  406c58:	ldrb	w0, [x0, #32]
  406c5c:	and	w0, w0, #0x1
  406c60:	and	w0, w0, #0xff
  406c64:	cmp	w0, #0x0
  406c68:	b.eq	406cd4 <ferror@plt+0x4b64>  // b.none
  406c6c:	ldr	x0, [sp, #40]
  406c70:	ldr	x0, [x0, #8]
  406c74:	str	x0, [sp, #32]
  406c78:	ldr	x0, [sp, #32]
  406c7c:	cmp	x0, #0x0
  406c80:	b.ne	406ca4 <ferror@plt+0x4b34>  // b.any
  406c84:	adrp	x0, 408000 <ferror@plt+0x5e90>
  406c88:	add	x3, x0, #0xd28
  406c8c:	mov	w2, #0x390                 	// #912
  406c90:	adrp	x0, 408000 <ferror@plt+0x5e90>
  406c94:	add	x1, x0, #0xcb0
  406c98:	adrp	x0, 408000 <ferror@plt+0x5e90>
  406c9c:	add	x0, x0, #0xcc0
  406ca0:	bl	4020c0 <__assert_fail@plt>
  406ca4:	ldr	x0, [sp, #24]
  406ca8:	ldr	x0, [x0, #1024]
  406cac:	ldr	x2, [x0, #32]
  406cb0:	ldr	x0, [sp, #24]
  406cb4:	ldr	x0, [x0, #1032]
  406cb8:	mov	x1, x0
  406cbc:	ldr	x0, [sp, #32]
  406cc0:	blr	x2
  406cc4:	cmp	w0, #0x0
  406cc8:	b.eq	406d40 <ferror@plt+0x4bd0>  // b.none
  406ccc:	mov	w0, #0xffffffff            	// #-1
  406cd0:	b	406d5c <ferror@plt+0x4bec>
  406cd4:	ldr	x0, [sp, #40]
  406cd8:	ldr	x0, [x0]
  406cdc:	cmp	x0, #0x0
  406ce0:	b.eq	406d40 <ferror@plt+0x4bd0>  // b.none
  406ce4:	ldr	x0, [sp, #24]
  406ce8:	ldr	x0, [x0, #1024]
  406cec:	ldr	x2, [x0, #48]
  406cf0:	ldr	x0, [sp, #40]
  406cf4:	ldr	x3, [x0]
  406cf8:	ldr	x0, [sp, #24]
  406cfc:	ldr	x0, [x0, #1032]
  406d00:	mov	x1, x0
  406d04:	mov	x0, x3
  406d08:	blr	x2
  406d0c:	cmn	w0, #0x1
  406d10:	b.ne	406d1c <ferror@plt+0x4bac>  // b.any
  406d14:	mov	w0, #0xffffffff            	// #-1
  406d18:	b	406d5c <ferror@plt+0x4bec>
  406d1c:	ldr	x0, [sp, #24]
  406d20:	ldr	x0, [x0, #1032]
  406d24:	mov	x1, x0
  406d28:	mov	w0, #0xa                   	// #10
  406d2c:	bl	401c90 <putc@plt>
  406d30:	cmn	w0, #0x1
  406d34:	b.ne	406d40 <ferror@plt+0x4bd0>  // b.any
  406d38:	mov	w0, #0xffffffff            	// #-1
  406d3c:	b	406d5c <ferror@plt+0x4bec>
  406d40:	ldr	x0, [sp, #40]
  406d44:	ldr	x0, [x0, #24]
  406d48:	str	x0, [sp, #40]
  406d4c:	ldr	x0, [sp, #40]
  406d50:	cmp	x0, #0x0
  406d54:	b.ne	406c54 <ferror@plt+0x4ae4>  // b.any
  406d58:	mov	w0, #0x0                   	// #0
  406d5c:	ldp	x29, x30, [sp], #48
  406d60:	ret
  406d64:	sub	sp, sp, #0x4b0
  406d68:	stp	x29, x30, [sp]
  406d6c:	mov	x29, sp
  406d70:	str	x0, [sp, #24]
  406d74:	str	wzr, [sp, #1196]
  406d78:	ldr	x0, [sp, #24]
  406d7c:	ldrb	w0, [x0, #1080]
  406d80:	ubfx	x0, x0, #1, #1
  406d84:	and	w0, w0, #0xff
  406d88:	eor	w0, w0, #0x1
  406d8c:	and	w0, w0, #0xff
  406d90:	cmp	w0, #0x0
  406d94:	b.eq	406db0 <ferror@plt+0x4c40>  // b.none
  406d98:	bl	4020d0 <__errno_location@plt>
  406d9c:	mov	x1, x0
  406da0:	mov	w0, #0x16                  	// #22
  406da4:	str	w0, [x1]
  406da8:	mov	w0, #0x0                   	// #0
  406dac:	b	4070ac <ferror@plt+0x4f3c>
  406db0:	ldr	x0, [sp, #24]
  406db4:	ldrb	w1, [x0, #1080]
  406db8:	and	w1, w1, #0xfffffffd
  406dbc:	strb	w1, [x0, #1080]
  406dc0:	ldr	x0, [sp, #24]
  406dc4:	ldrb	w0, [x0, #1080]
  406dc8:	ubfx	x0, x0, #0, #1
  406dcc:	and	w0, w0, #0xff
  406dd0:	eor	w0, w0, #0x1
  406dd4:	and	w0, w0, #0xff
  406dd8:	cmp	w0, #0x0
  406ddc:	b.ne	406df8 <ferror@plt+0x4c88>  // b.any
  406de0:	ldr	x0, [sp, #24]
  406de4:	ldrb	w0, [x0, #1080]
  406de8:	and	w0, w0, #0x8
  406dec:	and	w0, w0, #0xff
  406df0:	cmp	w0, #0x0
  406df4:	b.eq	406e20 <ferror@plt+0x4cb0>  // b.none
  406df8:	ldr	x0, [sp, #24]
  406dfc:	ldr	x0, [x0, #1032]
  406e00:	cmp	x0, #0x0
  406e04:	b.eq	407090 <ferror@plt+0x4f20>  // b.none
  406e08:	ldr	x0, [sp, #24]
  406e0c:	ldr	x0, [x0, #1032]
  406e10:	bl	401d00 <fclose@plt>
  406e14:	ldr	x0, [sp, #24]
  406e18:	str	xzr, [x0, #1032]
  406e1c:	b	407090 <ferror@plt+0x4f20>
  406e20:	ldr	x0, [sp, #24]
  406e24:	ldr	x0, [x0, #1024]
  406e28:	ldr	x0, [x0, #64]
  406e2c:	cmp	x0, #0x0
  406e30:	b.eq	406e4c <ferror@plt+0x4cdc>  // b.none
  406e34:	ldr	x0, [sp, #24]
  406e38:	ldr	x0, [x0, #1024]
  406e3c:	ldr	x0, [x0, #64]
  406e40:	blr	x0
  406e44:	cmp	w0, #0x0
  406e48:	b.eq	40706c <ferror@plt+0x4efc>  // b.none
  406e4c:	add	x0, sp, #0x28
  406e50:	mov	x2, #0x80                  	// #128
  406e54:	mov	w1, #0x0                   	// #0
  406e58:	bl	401da0 <memset@plt>
  406e5c:	ldr	x0, [sp, #24]
  406e60:	ldr	x0, [x0, #1032]
  406e64:	cmp	x0, #0x0
  406e68:	b.eq	406f28 <ferror@plt+0x4db8>  // b.none
  406e6c:	ldr	x0, [sp, #24]
  406e70:	ldr	x0, [x0, #1032]
  406e74:	bl	401cf0 <fileno@plt>
  406e78:	mov	w2, w0
  406e7c:	add	x0, sp, #0x28
  406e80:	mov	x1, x0
  406e84:	mov	w0, w2
  406e88:	bl	407dd0 <ferror@plt+0x5c60>
  406e8c:	cmp	w0, #0x0
  406e90:	b.eq	406eac <ferror@plt+0x4d3c>  // b.none
  406e94:	ldr	x0, [sp, #24]
  406e98:	ldr	x0, [x0, #1032]
  406e9c:	bl	401d00 <fclose@plt>
  406ea0:	ldr	x0, [sp, #24]
  406ea4:	str	xzr, [x0, #1032]
  406ea8:	b	407080 <ferror@plt+0x4f10>
  406eac:	ldr	x0, [sp, #24]
  406eb0:	add	x4, sp, #0xa8
  406eb4:	mov	x3, x0
  406eb8:	adrp	x0, 408000 <ferror@plt+0x5e90>
  406ebc:	add	x2, x0, #0xcd0
  406ec0:	mov	x1, #0x400                 	// #1024
  406ec4:	mov	x0, x4
  406ec8:	bl	401ce0 <snprintf@plt>
  406ecc:	ldr	x0, [sp, #24]
  406ed0:	ldr	x1, [x0, #1032]
  406ed4:	add	x0, sp, #0xa8
  406ed8:	bl	405a1c <ferror@plt+0x38ac>
  406edc:	cmp	w0, #0x0
  406ee0:	b.eq	406ef0 <ferror@plt+0x4d80>  // b.none
  406ee4:	ldr	w0, [sp, #1196]
  406ee8:	add	w0, w0, #0x1
  406eec:	str	w0, [sp, #1196]
  406ef0:	ldr	x0, [sp, #24]
  406ef4:	ldr	x0, [x0, #1032]
  406ef8:	bl	401d00 <fclose@plt>
  406efc:	cmp	w0, #0x0
  406f00:	b.eq	406f10 <ferror@plt+0x4da0>  // b.none
  406f04:	ldr	w0, [sp, #1196]
  406f08:	add	w0, w0, #0x1
  406f0c:	str	w0, [sp, #1196]
  406f10:	ldr	w0, [sp, #1196]
  406f14:	cmp	w0, #0x0
  406f18:	b.eq	406f4c <ferror@plt+0x4ddc>  // b.none
  406f1c:	ldr	x0, [sp, #24]
  406f20:	str	xzr, [x0, #1032]
  406f24:	b	407080 <ferror@plt+0x4f10>
  406f28:	ldr	x0, [sp, #24]
  406f2c:	ldr	w0, [x0, #1040]
  406f30:	str	w0, [sp, #56]
  406f34:	ldr	x0, [sp, #24]
  406f38:	ldr	w0, [x0, #1044]
  406f3c:	str	w0, [sp, #64]
  406f40:	ldr	x0, [sp, #24]
  406f44:	ldr	w0, [x0, #1048]
  406f48:	str	w0, [sp, #68]
  406f4c:	ldr	x0, [sp, #24]
  406f50:	add	x4, sp, #0xa8
  406f54:	mov	x3, x0
  406f58:	adrp	x0, 408000 <ferror@plt+0x5e90>
  406f5c:	add	x2, x0, #0xcd8
  406f60:	mov	x1, #0x400                 	// #1024
  406f64:	mov	x0, x4
  406f68:	bl	401ce0 <snprintf@plt>
  406f6c:	add	x0, sp, #0x28
  406f70:	add	x3, sp, #0xa8
  406f74:	mov	x2, x0
  406f78:	adrp	x0, 408000 <ferror@plt+0x5e90>
  406f7c:	add	x1, x0, #0xc58
  406f80:	mov	x0, x3
  406f84:	bl	405940 <ferror@plt+0x37d0>
  406f88:	mov	x1, x0
  406f8c:	ldr	x0, [sp, #24]
  406f90:	str	x1, [x0, #1032]
  406f94:	ldr	x0, [sp, #24]
  406f98:	ldr	x0, [x0, #1032]
  406f9c:	cmp	x0, #0x0
  406fa0:	b.eq	407074 <ferror@plt+0x4f04>  // b.none
  406fa4:	ldr	x0, [sp, #24]
  406fa8:	bl	406c38 <ferror@plt+0x4ac8>
  406fac:	cmp	w0, #0x0
  406fb0:	b.eq	406fc0 <ferror@plt+0x4e50>  // b.none
  406fb4:	ldr	w0, [sp, #1196]
  406fb8:	add	w0, w0, #0x1
  406fbc:	str	w0, [sp, #1196]
  406fc0:	ldr	x0, [sp, #24]
  406fc4:	ldr	x0, [x0, #1032]
  406fc8:	bl	402000 <fflush@plt>
  406fcc:	cmp	w0, #0x0
  406fd0:	b.eq	406fe0 <ferror@plt+0x4e70>  // b.none
  406fd4:	ldr	w0, [sp, #1196]
  406fd8:	add	w0, w0, #0x1
  406fdc:	str	w0, [sp, #1196]
  406fe0:	ldr	x0, [sp, #24]
  406fe4:	ldr	x0, [x0, #1032]
  406fe8:	bl	401cf0 <fileno@plt>
  406fec:	bl	401d10 <fsync@plt>
  406ff0:	cmp	w0, #0x0
  406ff4:	b.eq	407004 <ferror@plt+0x4e94>  // b.none
  406ff8:	ldr	w0, [sp, #1196]
  406ffc:	add	w0, w0, #0x1
  407000:	str	w0, [sp, #1196]
  407004:	ldr	x0, [sp, #24]
  407008:	ldr	x0, [x0, #1032]
  40700c:	bl	401d00 <fclose@plt>
  407010:	cmp	w0, #0x0
  407014:	b.eq	407024 <ferror@plt+0x4eb4>  // b.none
  407018:	ldr	w0, [sp, #1196]
  40701c:	add	w0, w0, #0x1
  407020:	str	w0, [sp, #1196]
  407024:	ldr	x0, [sp, #24]
  407028:	str	xzr, [x0, #1032]
  40702c:	ldr	w0, [sp, #1196]
  407030:	cmp	w0, #0x0
  407034:	b.eq	407044 <ferror@plt+0x4ed4>  // b.none
  407038:	add	x0, sp, #0xa8
  40703c:	bl	402110 <unlink@plt>
  407040:	b	407080 <ferror@plt+0x4f10>
  407044:	ldr	x1, [sp, #24]
  407048:	add	x0, sp, #0xa8
  40704c:	bl	405330 <ferror@plt+0x31c0>
  407050:	cmp	w0, #0x0
  407054:	b.ne	40707c <ferror@plt+0x4f0c>  // b.any
  407058:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40705c:	add	x0, x0, #0x5a4
  407060:	mov	w1, #0x1                   	// #1
  407064:	strb	w1, [x0]
  407068:	b	407094 <ferror@plt+0x4f24>
  40706c:	nop
  407070:	b	407080 <ferror@plt+0x4f10>
  407074:	nop
  407078:	b	407080 <ferror@plt+0x4f10>
  40707c:	nop
  407080:	ldr	w0, [sp, #1196]
  407084:	add	w0, w0, #0x1
  407088:	str	w0, [sp, #1196]
  40708c:	b	407094 <ferror@plt+0x4f24>
  407090:	nop
  407094:	ldr	x0, [sp, #24]
  407098:	bl	405b70 <ferror@plt+0x3a00>
  40709c:	ldr	w0, [sp, #1196]
  4070a0:	cmp	w0, #0x0
  4070a4:	cset	w0, eq  // eq = none
  4070a8:	and	w0, w0, #0xff
  4070ac:	ldp	x29, x30, [sp]
  4070b0:	add	sp, sp, #0x4b0
  4070b4:	ret
  4070b8:	stp	x29, x30, [sp, #-64]!
  4070bc:	mov	x29, sp
  4070c0:	str	x0, [sp, #40]
  4070c4:	str	x1, [sp, #32]
  4070c8:	str	x2, [sp, #24]
  4070cc:	ldr	x0, [sp, #32]
  4070d0:	cmp	x0, #0x0
  4070d4:	b.ne	4070e0 <ferror@plt+0x4f70>  // b.any
  4070d8:	mov	x0, #0x0                   	// #0
  4070dc:	b	40714c <ferror@plt+0x4fdc>
  4070e0:	ldr	x0, [sp, #32]
  4070e4:	str	x0, [sp, #56]
  4070e8:	b	407134 <ferror@plt+0x4fc4>
  4070ec:	ldr	x0, [sp, #56]
  4070f0:	ldr	x0, [x0, #8]
  4070f4:	str	x0, [sp, #48]
  4070f8:	ldr	x0, [sp, #48]
  4070fc:	cmp	x0, #0x0
  407100:	b.eq	407128 <ferror@plt+0x4fb8>  // b.none
  407104:	ldr	x0, [sp, #40]
  407108:	ldr	x0, [x0, #1024]
  40710c:	ldr	x1, [x0, #16]
  407110:	ldr	x0, [sp, #48]
  407114:	blr	x1
  407118:	ldr	x1, [sp, #24]
  40711c:	bl	401f00 <strcmp@plt>
  407120:	cmp	w0, #0x0
  407124:	b.eq	407144 <ferror@plt+0x4fd4>  // b.none
  407128:	ldr	x0, [sp, #56]
  40712c:	ldr	x0, [x0, #24]
  407130:	str	x0, [sp, #56]
  407134:	ldr	x0, [sp, #56]
  407138:	cmp	x0, #0x0
  40713c:	b.ne	4070ec <ferror@plt+0x4f7c>  // b.any
  407140:	b	407148 <ferror@plt+0x4fd8>
  407144:	nop
  407148:	ldr	x0, [sp, #56]
  40714c:	ldp	x29, x30, [sp], #64
  407150:	ret
  407154:	stp	x29, x30, [sp, #-32]!
  407158:	mov	x29, sp
  40715c:	str	x0, [sp, #24]
  407160:	str	x1, [sp, #16]
  407164:	ldr	x0, [sp, #24]
  407168:	ldr	x0, [x0, #1056]
  40716c:	ldr	x2, [sp, #16]
  407170:	mov	x1, x0
  407174:	ldr	x0, [sp, #24]
  407178:	bl	4070b8 <ferror@plt+0x4f48>
  40717c:	ldp	x29, x30, [sp], #32
  407180:	ret
  407184:	stp	x29, x30, [sp, #-64]!
  407188:	mov	x29, sp
  40718c:	stp	x19, x20, [sp, #16]
  407190:	str	x0, [sp, #40]
  407194:	str	x1, [sp, #32]
  407198:	ldr	x0, [sp, #40]
  40719c:	ldrb	w0, [x0, #1080]
  4071a0:	ubfx	x0, x0, #1, #1
  4071a4:	and	w0, w0, #0xff
  4071a8:	eor	w0, w0, #0x1
  4071ac:	and	w0, w0, #0xff
  4071b0:	cmp	w0, #0x0
  4071b4:	b.ne	4071d0 <ferror@plt+0x5060>  // b.any
  4071b8:	ldr	x0, [sp, #40]
  4071bc:	ldrb	w0, [x0, #1080]
  4071c0:	and	w0, w0, #0x8
  4071c4:	and	w0, w0, #0xff
  4071c8:	cmp	w0, #0x0
  4071cc:	b.eq	4071e8 <ferror@plt+0x5078>  // b.none
  4071d0:	bl	4020d0 <__errno_location@plt>
  4071d4:	mov	x1, x0
  4071d8:	mov	w0, #0x16                  	// #22
  4071dc:	str	w0, [x1]
  4071e0:	mov	w0, #0x0                   	// #0
  4071e4:	b	4073d0 <ferror@plt+0x5260>
  4071e8:	ldr	x0, [sp, #40]
  4071ec:	ldr	x0, [x0, #1024]
  4071f0:	ldr	x1, [x0]
  4071f4:	ldr	x0, [sp, #32]
  4071f8:	blr	x1
  4071fc:	str	x0, [sp, #56]
  407200:	ldr	x0, [sp, #56]
  407204:	cmp	x0, #0x0
  407208:	b.ne	407224 <ferror@plt+0x50b4>  // b.any
  40720c:	bl	4020d0 <__errno_location@plt>
  407210:	mov	x1, x0
  407214:	mov	w0, #0xc                   	// #12
  407218:	str	w0, [x1]
  40721c:	mov	w0, #0x0                   	// #0
  407220:	b	4073d0 <ferror@plt+0x5260>
  407224:	ldr	x0, [sp, #40]
  407228:	ldr	x0, [x0, #1024]
  40722c:	ldr	x1, [x0, #16]
  407230:	ldr	x0, [sp, #32]
  407234:	blr	x1
  407238:	mov	x1, x0
  40723c:	ldr	x0, [sp, #40]
  407240:	bl	407154 <ferror@plt+0x4fe4>
  407244:	str	x0, [sp, #48]
  407248:	ldr	x0, [sp, #48]
  40724c:	cmp	x0, #0x0
  407250:	b.eq	407348 <ferror@plt+0x51d8>  // b.none
  407254:	ldr	x0, [sp, #48]
  407258:	ldr	x19, [x0, #24]
  40725c:	ldr	x0, [sp, #40]
  407260:	ldr	x0, [x0, #1024]
  407264:	ldr	x1, [x0, #16]
  407268:	ldr	x0, [sp, #32]
  40726c:	blr	x1
  407270:	mov	x2, x0
  407274:	mov	x1, x19
  407278:	ldr	x0, [sp, #40]
  40727c:	bl	4070b8 <ferror@plt+0x4f48>
  407280:	cmp	x0, #0x0
  407284:	b.eq	4072f0 <ferror@plt+0x5180>  // b.none
  407288:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  40728c:	add	x0, x0, #0x128
  407290:	ldr	x19, [x0]
  407294:	adrp	x0, 408000 <ferror@plt+0x5e90>
  407298:	add	x0, x0, #0xce0
  40729c:	bl	402120 <gettext@plt>
  4072a0:	mov	x20, x0
  4072a4:	ldr	x0, [sp, #40]
  4072a8:	ldr	x0, [x0, #1024]
  4072ac:	ldr	x1, [x0, #16]
  4072b0:	ldr	x0, [sp, #32]
  4072b4:	blr	x1
  4072b8:	mov	x1, x0
  4072bc:	ldr	x0, [sp, #40]
  4072c0:	mov	x3, x0
  4072c4:	mov	x2, x1
  4072c8:	mov	x1, x20
  4072cc:	mov	x0, x19
  4072d0:	bl	402140 <fprintf@plt>
  4072d4:	ldr	x0, [sp, #40]
  4072d8:	ldr	x0, [x0, #1024]
  4072dc:	ldr	x1, [x0, #8]
  4072e0:	ldr	x0, [sp, #56]
  4072e4:	blr	x1
  4072e8:	mov	w0, #0x0                   	// #0
  4072ec:	b	4073d0 <ferror@plt+0x5260>
  4072f0:	ldr	x0, [sp, #40]
  4072f4:	ldr	x0, [x0, #1024]
  4072f8:	ldr	x1, [x0, #8]
  4072fc:	ldr	x0, [sp, #48]
  407300:	ldr	x0, [x0, #8]
  407304:	blr	x1
  407308:	ldr	x0, [sp, #48]
  40730c:	ldr	x1, [sp, #56]
  407310:	str	x1, [x0, #8]
  407314:	ldr	x0, [sp, #48]
  407318:	ldrb	w1, [x0, #32]
  40731c:	orr	w1, w1, #0x1
  407320:	strb	w1, [x0, #32]
  407324:	ldr	x0, [sp, #40]
  407328:	ldr	x1, [sp, #48]
  40732c:	str	x1, [x0, #1072]
  407330:	ldr	x0, [sp, #40]
  407334:	ldrb	w1, [x0, #1080]
  407338:	orr	w1, w1, #0x1
  40733c:	strb	w1, [x0, #1080]
  407340:	mov	w0, #0x1                   	// #1
  407344:	b	4073d0 <ferror@plt+0x5260>
  407348:	mov	x0, #0x28                  	// #40
  40734c:	bl	401d50 <malloc@plt>
  407350:	str	x0, [sp, #48]
  407354:	ldr	x0, [sp, #48]
  407358:	cmp	x0, #0x0
  40735c:	b.ne	40738c <ferror@plt+0x521c>  // b.any
  407360:	ldr	x0, [sp, #40]
  407364:	ldr	x0, [x0, #1024]
  407368:	ldr	x1, [x0, #8]
  40736c:	ldr	x0, [sp, #56]
  407370:	blr	x1
  407374:	bl	4020d0 <__errno_location@plt>
  407378:	mov	x1, x0
  40737c:	mov	w0, #0xc                   	// #12
  407380:	str	w0, [x1]
  407384:	mov	w0, #0x0                   	// #0
  407388:	b	4073d0 <ferror@plt+0x5260>
  40738c:	ldr	x0, [sp, #48]
  407390:	ldr	x1, [sp, #56]
  407394:	str	x1, [x0, #8]
  407398:	ldr	x0, [sp, #48]
  40739c:	str	xzr, [x0]
  4073a0:	ldr	x0, [sp, #48]
  4073a4:	ldrb	w1, [x0, #32]
  4073a8:	orr	w1, w1, #0x1
  4073ac:	strb	w1, [x0, #32]
  4073b0:	ldr	x1, [sp, #48]
  4073b4:	ldr	x0, [sp, #40]
  4073b8:	bl	406180 <ferror@plt+0x4010>
  4073bc:	ldr	x0, [sp, #40]
  4073c0:	ldrb	w1, [x0, #1080]
  4073c4:	orr	w1, w1, #0x1
  4073c8:	strb	w1, [x0, #1080]
  4073cc:	mov	w0, #0x1                   	// #1
  4073d0:	ldp	x19, x20, [sp, #16]
  4073d4:	ldp	x29, x30, [sp], #64
  4073d8:	ret
  4073dc:	stp	x29, x30, [sp, #-48]!
  4073e0:	mov	x29, sp
  4073e4:	str	x0, [sp, #24]
  4073e8:	str	x1, [sp, #16]
  4073ec:	ldr	x0, [sp, #24]
  4073f0:	ldrb	w0, [x0, #1080]
  4073f4:	ubfx	x0, x0, #1, #1
  4073f8:	and	w0, w0, #0xff
  4073fc:	eor	w0, w0, #0x1
  407400:	and	w0, w0, #0xff
  407404:	cmp	w0, #0x0
  407408:	b.ne	407424 <ferror@plt+0x52b4>  // b.any
  40740c:	ldr	x0, [sp, #24]
  407410:	ldrb	w0, [x0, #1080]
  407414:	and	w0, w0, #0x8
  407418:	and	w0, w0, #0xff
  40741c:	cmp	w0, #0x0
  407420:	b.eq	40743c <ferror@plt+0x52cc>  // b.none
  407424:	bl	4020d0 <__errno_location@plt>
  407428:	mov	x1, x0
  40742c:	mov	w0, #0x16                  	// #22
  407430:	str	w0, [x1]
  407434:	mov	w0, #0x0                   	// #0
  407438:	b	407500 <ferror@plt+0x5390>
  40743c:	ldr	x0, [sp, #24]
  407440:	ldr	x0, [x0, #1024]
  407444:	ldr	x1, [x0]
  407448:	ldr	x0, [sp, #16]
  40744c:	blr	x1
  407450:	str	x0, [sp, #40]
  407454:	ldr	x0, [sp, #40]
  407458:	cmp	x0, #0x0
  40745c:	b.ne	407478 <ferror@plt+0x5308>  // b.any
  407460:	bl	4020d0 <__errno_location@plt>
  407464:	mov	x1, x0
  407468:	mov	w0, #0xc                   	// #12
  40746c:	str	w0, [x1]
  407470:	mov	w0, #0x0                   	// #0
  407474:	b	407500 <ferror@plt+0x5390>
  407478:	mov	x0, #0x28                  	// #40
  40747c:	bl	401d50 <malloc@plt>
  407480:	str	x0, [sp, #32]
  407484:	ldr	x0, [sp, #32]
  407488:	cmp	x0, #0x0
  40748c:	b.ne	4074bc <ferror@plt+0x534c>  // b.any
  407490:	ldr	x0, [sp, #24]
  407494:	ldr	x0, [x0, #1024]
  407498:	ldr	x1, [x0, #8]
  40749c:	ldr	x0, [sp, #40]
  4074a0:	blr	x1
  4074a4:	bl	4020d0 <__errno_location@plt>
  4074a8:	mov	x1, x0
  4074ac:	mov	w0, #0xc                   	// #12
  4074b0:	str	w0, [x1]
  4074b4:	mov	w0, #0x0                   	// #0
  4074b8:	b	407500 <ferror@plt+0x5390>
  4074bc:	ldr	x0, [sp, #32]
  4074c0:	ldr	x1, [sp, #40]
  4074c4:	str	x1, [x0, #8]
  4074c8:	ldr	x0, [sp, #32]
  4074cc:	str	xzr, [x0]
  4074d0:	ldr	x0, [sp, #32]
  4074d4:	ldrb	w1, [x0, #32]
  4074d8:	orr	w1, w1, #0x1
  4074dc:	strb	w1, [x0, #32]
  4074e0:	ldr	x1, [sp, #32]
  4074e4:	ldr	x0, [sp, #24]
  4074e8:	bl	4060c4 <ferror@plt+0x3f54>
  4074ec:	ldr	x0, [sp, #24]
  4074f0:	ldrb	w1, [x0, #1080]
  4074f4:	orr	w1, w1, #0x1
  4074f8:	strb	w1, [x0, #1080]
  4074fc:	mov	w0, #0x1                   	// #1
  407500:	ldp	x29, x30, [sp], #48
  407504:	ret
  407508:	sub	sp, sp, #0x10
  40750c:	str	x0, [sp, #8]
  407510:	str	x1, [sp]
  407514:	ldr	x0, [sp, #8]
  407518:	ldr	x0, [x0, #1072]
  40751c:	ldr	x1, [sp]
  407520:	cmp	x1, x0
  407524:	b.ne	407538 <ferror@plt+0x53c8>  // b.any
  407528:	ldr	x0, [sp]
  40752c:	ldr	x1, [x0, #24]
  407530:	ldr	x0, [sp, #8]
  407534:	str	x1, [x0, #1072]
  407538:	ldr	x0, [sp]
  40753c:	ldr	x0, [x0, #16]
  407540:	cmp	x0, #0x0
  407544:	b.eq	407560 <ferror@plt+0x53f0>  // b.none
  407548:	ldr	x0, [sp]
  40754c:	ldr	x0, [x0, #16]
  407550:	ldr	x1, [sp]
  407554:	ldr	x1, [x1, #24]
  407558:	str	x1, [x0, #24]
  40755c:	b	407570 <ferror@plt+0x5400>
  407560:	ldr	x0, [sp]
  407564:	ldr	x1, [x0, #24]
  407568:	ldr	x0, [sp, #8]
  40756c:	str	x1, [x0, #1056]
  407570:	ldr	x0, [sp]
  407574:	ldr	x0, [x0, #24]
  407578:	cmp	x0, #0x0
  40757c:	b.eq	407598 <ferror@plt+0x5428>  // b.none
  407580:	ldr	x0, [sp]
  407584:	ldr	x0, [x0, #24]
  407588:	ldr	x1, [sp]
  40758c:	ldr	x1, [x1, #16]
  407590:	str	x1, [x0, #16]
  407594:	b	4075a8 <ferror@plt+0x5438>
  407598:	ldr	x0, [sp]
  40759c:	ldr	x1, [x0, #16]
  4075a0:	ldr	x0, [sp, #8]
  4075a4:	str	x1, [x0, #1064]
  4075a8:	ldr	x0, [sp, #8]
  4075ac:	ldrb	w1, [x0, #1080]
  4075b0:	orr	w1, w1, #0x1
  4075b4:	strb	w1, [x0, #1080]
  4075b8:	nop
  4075bc:	add	sp, sp, #0x10
  4075c0:	ret
  4075c4:	stp	x29, x30, [sp, #-64]!
  4075c8:	mov	x29, sp
  4075cc:	str	x19, [sp, #16]
  4075d0:	str	x0, [sp, #40]
  4075d4:	str	x1, [sp, #32]
  4075d8:	ldr	x0, [sp, #40]
  4075dc:	ldrb	w0, [x0, #1080]
  4075e0:	ubfx	x0, x0, #1, #1
  4075e4:	and	w0, w0, #0xff
  4075e8:	eor	w0, w0, #0x1
  4075ec:	and	w0, w0, #0xff
  4075f0:	cmp	w0, #0x0
  4075f4:	b.ne	407610 <ferror@plt+0x54a0>  // b.any
  4075f8:	ldr	x0, [sp, #40]
  4075fc:	ldrb	w0, [x0, #1080]
  407600:	and	w0, w0, #0x8
  407604:	and	w0, w0, #0xff
  407608:	cmp	w0, #0x0
  40760c:	b.eq	407628 <ferror@plt+0x54b8>  // b.none
  407610:	bl	4020d0 <__errno_location@plt>
  407614:	mov	x1, x0
  407618:	mov	w0, #0x16                  	// #22
  40761c:	str	w0, [x1]
  407620:	mov	w0, #0x0                   	// #0
  407624:	b	407708 <ferror@plt+0x5598>
  407628:	ldr	x1, [sp, #32]
  40762c:	ldr	x0, [sp, #40]
  407630:	bl	407154 <ferror@plt+0x4fe4>
  407634:	str	x0, [sp, #56]
  407638:	ldr	x0, [sp, #56]
  40763c:	cmp	x0, #0x0
  407640:	b.ne	40765c <ferror@plt+0x54ec>  // b.any
  407644:	bl	4020d0 <__errno_location@plt>
  407648:	mov	x1, x0
  40764c:	mov	w0, #0x2                   	// #2
  407650:	str	w0, [x1]
  407654:	mov	w0, #0x0                   	// #0
  407658:	b	407708 <ferror@plt+0x5598>
  40765c:	ldr	x0, [sp, #56]
  407660:	ldr	x0, [x0, #24]
  407664:	ldr	x2, [sp, #32]
  407668:	mov	x1, x0
  40766c:	ldr	x0, [sp, #40]
  407670:	bl	4070b8 <ferror@plt+0x4f48>
  407674:	cmp	x0, #0x0
  407678:	b.eq	4076b4 <ferror@plt+0x5544>  // b.none
  40767c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  407680:	add	x0, x0, #0x128
  407684:	ldr	x19, [x0]
  407688:	adrp	x0, 408000 <ferror@plt+0x5e90>
  40768c:	add	x0, x0, #0xce0
  407690:	bl	402120 <gettext@plt>
  407694:	mov	x1, x0
  407698:	ldr	x0, [sp, #40]
  40769c:	mov	x3, x0
  4076a0:	ldr	x2, [sp, #32]
  4076a4:	mov	x0, x19
  4076a8:	bl	402140 <fprintf@plt>
  4076ac:	mov	w0, #0x0                   	// #0
  4076b0:	b	407708 <ferror@plt+0x5598>
  4076b4:	ldr	x1, [sp, #56]
  4076b8:	ldr	x0, [sp, #40]
  4076bc:	bl	407508 <ferror@plt+0x5398>
  4076c0:	ldr	x0, [sp, #56]
  4076c4:	ldr	x0, [x0]
  4076c8:	cmp	x0, #0x0
  4076cc:	b.eq	4076dc <ferror@plt+0x556c>  // b.none
  4076d0:	ldr	x0, [sp, #56]
  4076d4:	ldr	x0, [x0]
  4076d8:	bl	401f50 <free@plt>
  4076dc:	ldr	x0, [sp, #56]
  4076e0:	ldr	x0, [x0, #8]
  4076e4:	cmp	x0, #0x0
  4076e8:	b.eq	407704 <ferror@plt+0x5594>  // b.none
  4076ec:	ldr	x0, [sp, #40]
  4076f0:	ldr	x0, [x0, #1024]
  4076f4:	ldr	x1, [x0, #8]
  4076f8:	ldr	x0, [sp, #56]
  4076fc:	ldr	x0, [x0, #8]
  407700:	blr	x1
  407704:	mov	w0, #0x1                   	// #1
  407708:	ldr	x19, [sp, #16]
  40770c:	ldp	x29, x30, [sp], #64
  407710:	ret
  407714:	stp	x29, x30, [sp, #-48]!
  407718:	mov	x29, sp
  40771c:	str	x0, [sp, #24]
  407720:	str	x1, [sp, #16]
  407724:	ldr	x0, [sp, #24]
  407728:	ldrb	w0, [x0, #1080]
  40772c:	ubfx	x0, x0, #1, #1
  407730:	and	w0, w0, #0xff
  407734:	eor	w0, w0, #0x1
  407738:	and	w0, w0, #0xff
  40773c:	cmp	w0, #0x0
  407740:	b.eq	40775c <ferror@plt+0x55ec>  // b.none
  407744:	bl	4020d0 <__errno_location@plt>
  407748:	mov	x1, x0
  40774c:	mov	w0, #0x16                  	// #22
  407750:	str	w0, [x1]
  407754:	mov	x0, #0x0                   	// #0
  407758:	b	4077a4 <ferror@plt+0x5634>
  40775c:	ldr	x1, [sp, #16]
  407760:	ldr	x0, [sp, #24]
  407764:	bl	407154 <ferror@plt+0x4fe4>
  407768:	str	x0, [sp, #40]
  40776c:	ldr	x0, [sp, #40]
  407770:	cmp	x0, #0x0
  407774:	b.ne	407790 <ferror@plt+0x5620>  // b.any
  407778:	bl	4020d0 <__errno_location@plt>
  40777c:	mov	x1, x0
  407780:	mov	w0, #0x2                   	// #2
  407784:	str	w0, [x1]
  407788:	mov	x0, #0x0                   	// #0
  40778c:	b	4077a4 <ferror@plt+0x5634>
  407790:	ldr	x0, [sp, #24]
  407794:	ldr	x1, [sp, #40]
  407798:	str	x1, [x0, #1072]
  40779c:	ldr	x0, [sp, #40]
  4077a0:	ldr	x0, [x0, #8]
  4077a4:	ldp	x29, x30, [sp], #48
  4077a8:	ret
  4077ac:	stp	x29, x30, [sp, #-32]!
  4077b0:	mov	x29, sp
  4077b4:	str	x0, [sp, #24]
  4077b8:	ldr	x0, [sp, #24]
  4077bc:	ldrb	w0, [x0, #1080]
  4077c0:	ubfx	x0, x0, #1, #1
  4077c4:	and	w0, w0, #0xff
  4077c8:	eor	w0, w0, #0x1
  4077cc:	and	w0, w0, #0xff
  4077d0:	cmp	w0, #0x0
  4077d4:	b.eq	4077f0 <ferror@plt+0x5680>  // b.none
  4077d8:	bl	4020d0 <__errno_location@plt>
  4077dc:	mov	x1, x0
  4077e0:	mov	w0, #0x16                  	// #22
  4077e4:	str	w0, [x1]
  4077e8:	mov	w0, #0x0                   	// #0
  4077ec:	b	4077fc <ferror@plt+0x568c>
  4077f0:	ldr	x0, [sp, #24]
  4077f4:	str	xzr, [x0, #1072]
  4077f8:	mov	w0, #0x1                   	// #1
  4077fc:	ldp	x29, x30, [sp], #32
  407800:	ret
  407804:	stp	x29, x30, [sp, #-48]!
  407808:	mov	x29, sp
  40780c:	str	x0, [sp, #24]
  407810:	ldr	x0, [sp, #24]
  407814:	ldrb	w0, [x0, #1080]
  407818:	ubfx	x0, x0, #1, #1
  40781c:	and	w0, w0, #0xff
  407820:	eor	w0, w0, #0x1
  407824:	and	w0, w0, #0xff
  407828:	cmp	w0, #0x0
  40782c:	b.eq	407848 <ferror@plt+0x56d8>  // b.none
  407830:	bl	4020d0 <__errno_location@plt>
  407834:	mov	x1, x0
  407838:	mov	w0, #0x16                  	// #22
  40783c:	str	w0, [x1]
  407840:	mov	x0, #0x0                   	// #0
  407844:	b	4078d0 <ferror@plt+0x5760>
  407848:	ldr	x0, [sp, #24]
  40784c:	ldr	x0, [x0, #1072]
  407850:	cmp	x0, #0x0
  407854:	b.ne	40786c <ferror@plt+0x56fc>  // b.any
  407858:	ldr	x0, [sp, #24]
  40785c:	ldr	x1, [x0, #1056]
  407860:	ldr	x0, [sp, #24]
  407864:	str	x1, [x0, #1072]
  407868:	b	4078bc <ferror@plt+0x574c>
  40786c:	ldr	x0, [sp, #24]
  407870:	ldr	x0, [x0, #1072]
  407874:	ldr	x1, [x0, #24]
  407878:	ldr	x0, [sp, #24]
  40787c:	str	x1, [x0, #1072]
  407880:	b	4078bc <ferror@plt+0x574c>
  407884:	ldr	x0, [sp, #24]
  407888:	ldr	x0, [x0, #1072]
  40788c:	ldr	x0, [x0, #8]
  407890:	str	x0, [sp, #40]
  407894:	ldr	x0, [sp, #40]
  407898:	cmp	x0, #0x0
  40789c:	b.eq	4078a8 <ferror@plt+0x5738>  // b.none
  4078a0:	ldr	x0, [sp, #40]
  4078a4:	b	4078d0 <ferror@plt+0x5760>
  4078a8:	ldr	x0, [sp, #24]
  4078ac:	ldr	x0, [x0, #1072]
  4078b0:	ldr	x1, [x0, #24]
  4078b4:	ldr	x0, [sp, #24]
  4078b8:	str	x1, [x0, #1072]
  4078bc:	ldr	x0, [sp, #24]
  4078c0:	ldr	x0, [x0, #1072]
  4078c4:	cmp	x0, #0x0
  4078c8:	b.ne	407884 <ferror@plt+0x5714>  // b.any
  4078cc:	mov	x0, #0x0                   	// #0
  4078d0:	ldp	x29, x30, [sp], #48
  4078d4:	ret
  4078d8:	stp	x29, x30, [sp, #-48]!
  4078dc:	mov	x29, sp
  4078e0:	str	x0, [sp, #24]
  4078e4:	str	x1, [sp, #16]
  4078e8:	str	wzr, [sp, #36]
  4078ec:	ldr	x0, [sp, #24]
  4078f0:	cmp	x0, #0x0
  4078f4:	b.ne	407900 <ferror@plt+0x5790>  // b.any
  4078f8:	mov	w0, #0xffffffff            	// #-1
  4078fc:	b	4079c0 <ferror@plt+0x5850>
  407900:	ldr	x0, [sp, #24]
  407904:	str	x0, [sp, #40]
  407908:	b	407940 <ferror@plt+0x57d0>
  40790c:	ldr	x0, [sp, #40]
  407910:	ldrb	w0, [x0]
  407914:	mov	w1, w0
  407918:	ldr	x0, [sp, #16]
  40791c:	bl	401f90 <strchr@plt>
  407920:	cmp	x0, #0x0
  407924:	b.eq	407934 <ferror@plt+0x57c4>  // b.none
  407928:	mov	w0, #0xffffffff            	// #-1
  40792c:	str	w0, [sp, #36]
  407930:	b	407950 <ferror@plt+0x57e0>
  407934:	ldr	x0, [sp, #40]
  407938:	add	x0, x0, #0x1
  40793c:	str	x0, [sp, #40]
  407940:	ldr	x0, [sp, #40]
  407944:	ldrb	w0, [x0]
  407948:	cmp	w0, #0x0
  40794c:	b.ne	40790c <ferror@plt+0x579c>  // b.any
  407950:	ldr	w0, [sp, #36]
  407954:	cmp	w0, #0x0
  407958:	b.ne	4079bc <ferror@plt+0x584c>  // b.any
  40795c:	ldr	x0, [sp, #24]
  407960:	str	x0, [sp, #40]
  407964:	b	4079ac <ferror@plt+0x583c>
  407968:	bl	401f10 <__ctype_b_loc@plt>
  40796c:	ldr	x1, [x0]
  407970:	ldr	x0, [sp, #40]
  407974:	ldrb	w0, [x0]
  407978:	and	x0, x0, #0xff
  40797c:	lsl	x0, x0, #1
  407980:	add	x0, x1, x0
  407984:	ldrh	w0, [x0]
  407988:	and	w0, w0, #0x4000
  40798c:	cmp	w0, #0x0
  407990:	b.ne	4079a0 <ferror@plt+0x5830>  // b.any
  407994:	mov	w0, #0x1                   	// #1
  407998:	str	w0, [sp, #36]
  40799c:	b	4079bc <ferror@plt+0x584c>
  4079a0:	ldr	x0, [sp, #40]
  4079a4:	add	x0, x0, #0x1
  4079a8:	str	x0, [sp, #40]
  4079ac:	ldr	x0, [sp, #40]
  4079b0:	ldrb	w0, [x0]
  4079b4:	cmp	w0, #0x0
  4079b8:	b.ne	407968 <ferror@plt+0x57f8>  // b.any
  4079bc:	ldr	w0, [sp, #36]
  4079c0:	ldp	x29, x30, [sp], #48
  4079c4:	ret
  4079c8:	stp	x29, x30, [sp, #-256]!
  4079cc:	mov	x29, sp
  4079d0:	str	x0, [sp, #40]
  4079d4:	str	x1, [sp, #32]
  4079d8:	str	x2, [sp, #24]
  4079dc:	ldr	x0, [sp, #32]
  4079e0:	cmp	x0, #0xc8
  4079e4:	b.ls	4079f0 <ferror@plt+0x5880>  // b.plast
  4079e8:	mov	x0, #0xc8                  	// #200
  4079ec:	str	x0, [sp, #32]
  4079f0:	ldr	x2, [sp, #40]
  4079f4:	ldr	x1, [sp, #24]
  4079f8:	adrp	x0, 408000 <ferror@plt+0x5e90>
  4079fc:	add	x0, x0, #0xd38
  407a00:	bl	4020b0 <printf@plt>
  407a04:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  407a08:	add	x0, x0, #0x138
  407a0c:	ldr	x0, [x0]
  407a10:	bl	402000 <fflush@plt>
  407a14:	ldr	x0, [sp, #32]
  407a18:	mov	w3, w0
  407a1c:	adrp	x0, 41c000 <ferror@plt+0x19e90>
  407a20:	add	x0, x0, #0x140
  407a24:	ldr	x1, [x0]
  407a28:	add	x0, sp, #0x30
  407a2c:	mov	x2, x1
  407a30:	mov	w1, w3
  407a34:	bl	402150 <fgets@plt>
  407a38:	mov	x1, x0
  407a3c:	add	x0, sp, #0x30
  407a40:	cmp	x1, x0
  407a44:	b.ne	407b58 <ferror@plt+0x59e8>  // b.any
  407a48:	add	x0, sp, #0x30
  407a4c:	mov	w1, #0xa                   	// #10
  407a50:	bl	401f90 <strchr@plt>
  407a54:	str	x0, [sp, #248]
  407a58:	ldr	x0, [sp, #248]
  407a5c:	cmp	x0, #0x0
  407a60:	b.eq	407b60 <ferror@plt+0x59f0>  // b.none
  407a64:	ldr	x0, [sp, #248]
  407a68:	strb	wzr, [x0]
  407a6c:	ldrb	w0, [sp, #48]
  407a70:	cmp	w0, #0x0
  407a74:	b.eq	407b64 <ferror@plt+0x59f4>  // b.none
  407a78:	ldr	x0, [sp, #248]
  407a7c:	sub	x0, x0, #0x1
  407a80:	str	x0, [sp, #248]
  407a84:	add	x0, sp, #0x30
  407a88:	ldr	x1, [sp, #248]
  407a8c:	cmp	x1, x0
  407a90:	b.cc	407ac0 <ferror@plt+0x5950>  // b.lo, b.ul, b.last
  407a94:	bl	401f10 <__ctype_b_loc@plt>
  407a98:	ldr	x1, [x0]
  407a9c:	ldr	x0, [sp, #248]
  407aa0:	ldrb	w0, [x0]
  407aa4:	and	x0, x0, #0xff
  407aa8:	lsl	x0, x0, #1
  407aac:	add	x0, x1, x0
  407ab0:	ldrh	w0, [x0]
  407ab4:	and	w0, w0, #0x2000
  407ab8:	cmp	w0, #0x0
  407abc:	b.ne	407a78 <ferror@plt+0x5908>  // b.any
  407ac0:	ldr	x0, [sp, #248]
  407ac4:	add	x0, x0, #0x1
  407ac8:	str	x0, [sp, #248]
  407acc:	ldr	x0, [sp, #248]
  407ad0:	strb	wzr, [x0]
  407ad4:	add	x0, sp, #0x30
  407ad8:	str	x0, [sp, #248]
  407adc:	b	407aec <ferror@plt+0x597c>
  407ae0:	ldr	x0, [sp, #248]
  407ae4:	add	x0, x0, #0x1
  407ae8:	str	x0, [sp, #248]
  407aec:	ldr	x0, [sp, #248]
  407af0:	ldrb	w0, [x0]
  407af4:	cmp	w0, #0x0
  407af8:	b.eq	407b28 <ferror@plt+0x59b8>  // b.none
  407afc:	bl	401f10 <__ctype_b_loc@plt>
  407b00:	ldr	x1, [x0]
  407b04:	ldr	x0, [sp, #248]
  407b08:	ldrb	w0, [x0]
  407b0c:	and	x0, x0, #0xff
  407b10:	lsl	x0, x0, #1
  407b14:	add	x0, x1, x0
  407b18:	ldrh	w0, [x0]
  407b1c:	and	w0, w0, #0x2000
  407b20:	cmp	w0, #0x0
  407b24:	b.ne	407ae0 <ferror@plt+0x5970>  // b.any
  407b28:	ldr	x0, [sp, #32]
  407b2c:	sub	x0, x0, #0x1
  407b30:	mov	x2, x0
  407b34:	ldr	x1, [sp, #248]
  407b38:	ldr	x0, [sp, #40]
  407b3c:	bl	402080 <strncpy@plt>
  407b40:	ldr	x0, [sp, #32]
  407b44:	sub	x0, x0, #0x1
  407b48:	ldr	x1, [sp, #40]
  407b4c:	add	x0, x1, x0
  407b50:	strb	wzr, [x0]
  407b54:	b	407b64 <ferror@plt+0x59f4>
  407b58:	nop
  407b5c:	b	407b64 <ferror@plt+0x59f4>
  407b60:	nop
  407b64:	ldp	x29, x30, [sp], #256
  407b68:	ret
  407b6c:	stp	x29, x30, [sp, #-48]!
  407b70:	mov	x29, sp
  407b74:	str	x0, [sp, #24]
  407b78:	str	x1, [sp, #16]
  407b7c:	bl	4020d0 <__errno_location@plt>
  407b80:	str	wzr, [x0]
  407b84:	add	x0, sp, #0x20
  407b88:	mov	w2, #0xa                   	// #10
  407b8c:	mov	x1, x0
  407b90:	ldr	x0, [sp, #24]
  407b94:	bl	401c60 <strtoll@plt>
  407b98:	str	x0, [sp, #40]
  407b9c:	ldr	x0, [sp, #24]
  407ba0:	ldrb	w0, [x0]
  407ba4:	cmp	w0, #0x0
  407ba8:	b.eq	407be0 <ferror@plt+0x5a70>  // b.none
  407bac:	ldr	x0, [sp, #32]
  407bb0:	ldrb	w0, [x0]
  407bb4:	cmp	w0, #0x0
  407bb8:	b.ne	407be0 <ferror@plt+0x5a70>  // b.any
  407bbc:	bl	4020d0 <__errno_location@plt>
  407bc0:	ldr	w0, [x0]
  407bc4:	cmp	w0, #0x22
  407bc8:	b.eq	407be0 <ferror@plt+0x5a70>  // b.none
  407bcc:	ldr	x0, [sp, #40]
  407bd0:	mov	w0, w0
  407bd4:	ldr	x1, [sp, #40]
  407bd8:	cmp	x1, x0
  407bdc:	b.eq	407be8 <ferror@plt+0x5a78>  // b.none
  407be0:	mov	w0, #0x0                   	// #0
  407be4:	b	407bfc <ferror@plt+0x5a8c>
  407be8:	ldr	x0, [sp, #40]
  407bec:	mov	w1, w0
  407bf0:	ldr	x0, [sp, #16]
  407bf4:	str	w1, [x0]
  407bf8:	mov	w0, #0x1                   	// #1
  407bfc:	ldp	x29, x30, [sp], #48
  407c00:	ret
  407c04:	stp	x29, x30, [sp, #-48]!
  407c08:	mov	x29, sp
  407c0c:	str	x0, [sp, #24]
  407c10:	str	x1, [sp, #16]
  407c14:	bl	4020d0 <__errno_location@plt>
  407c18:	str	wzr, [x0]
  407c1c:	add	x0, sp, #0x20
  407c20:	mov	w2, #0xa                   	// #10
  407c24:	mov	x1, x0
  407c28:	ldr	x0, [sp, #24]
  407c2c:	bl	401c60 <strtoll@plt>
  407c30:	str	x0, [sp, #40]
  407c34:	ldr	x0, [sp, #24]
  407c38:	ldrb	w0, [x0]
  407c3c:	cmp	w0, #0x0
  407c40:	b.eq	407c78 <ferror@plt+0x5b08>  // b.none
  407c44:	ldr	x0, [sp, #32]
  407c48:	ldrb	w0, [x0]
  407c4c:	cmp	w0, #0x0
  407c50:	b.ne	407c78 <ferror@plt+0x5b08>  // b.any
  407c54:	bl	4020d0 <__errno_location@plt>
  407c58:	ldr	w0, [x0]
  407c5c:	cmp	w0, #0x22
  407c60:	b.eq	407c78 <ferror@plt+0x5b08>  // b.none
  407c64:	ldr	x0, [sp, #40]
  407c68:	sxtw	x0, w0
  407c6c:	ldr	x1, [sp, #40]
  407c70:	cmp	x1, x0
  407c74:	b.eq	407c80 <ferror@plt+0x5b10>  // b.none
  407c78:	mov	w0, #0x0                   	// #0
  407c7c:	b	407c94 <ferror@plt+0x5b24>
  407c80:	ldr	x0, [sp, #40]
  407c84:	mov	w1, w0
  407c88:	ldr	x0, [sp, #16]
  407c8c:	str	w1, [x0]
  407c90:	mov	w0, #0x1                   	// #1
  407c94:	ldp	x29, x30, [sp], #48
  407c98:	ret
  407c9c:	stp	x29, x30, [sp, #-48]!
  407ca0:	mov	x29, sp
  407ca4:	str	x0, [sp, #24]
  407ca8:	str	x1, [sp, #16]
  407cac:	bl	4020d0 <__errno_location@plt>
  407cb0:	str	wzr, [x0]
  407cb4:	add	x0, sp, #0x20
  407cb8:	mov	w2, #0xa                   	// #10
  407cbc:	mov	x1, x0
  407cc0:	ldr	x0, [sp, #24]
  407cc4:	bl	401c60 <strtoll@plt>
  407cc8:	str	x0, [sp, #40]
  407ccc:	ldr	x0, [sp, #24]
  407cd0:	ldrb	w0, [x0]
  407cd4:	cmp	w0, #0x0
  407cd8:	b.eq	407d10 <ferror@plt+0x5ba0>  // b.none
  407cdc:	ldr	x0, [sp, #32]
  407ce0:	ldrb	w0, [x0]
  407ce4:	cmp	w0, #0x0
  407ce8:	b.ne	407d10 <ferror@plt+0x5ba0>  // b.any
  407cec:	bl	4020d0 <__errno_location@plt>
  407cf0:	ldr	w0, [x0]
  407cf4:	cmp	w0, #0x22
  407cf8:	b.eq	407d10 <ferror@plt+0x5ba0>  // b.none
  407cfc:	ldr	x0, [sp, #40]
  407d00:	mov	w0, w0
  407d04:	ldr	x1, [sp, #40]
  407d08:	cmp	x1, x0
  407d0c:	b.eq	407d18 <ferror@plt+0x5ba8>  // b.none
  407d10:	mov	w0, #0x0                   	// #0
  407d14:	b	407d2c <ferror@plt+0x5bbc>
  407d18:	ldr	x0, [sp, #40]
  407d1c:	mov	w1, w0
  407d20:	ldr	x0, [sp, #16]
  407d24:	str	w1, [x0]
  407d28:	mov	w0, #0x1                   	// #1
  407d2c:	ldp	x29, x30, [sp], #48
  407d30:	ret
  407d34:	nop
  407d38:	stp	x29, x30, [sp, #-64]!
  407d3c:	mov	x29, sp
  407d40:	stp	x19, x20, [sp, #16]
  407d44:	adrp	x20, 41a000 <ferror@plt+0x17e90>
  407d48:	add	x20, x20, #0xdf0
  407d4c:	stp	x21, x22, [sp, #32]
  407d50:	adrp	x21, 41a000 <ferror@plt+0x17e90>
  407d54:	add	x21, x21, #0xde8
  407d58:	sub	x20, x20, x21
  407d5c:	mov	w22, w0
  407d60:	stp	x23, x24, [sp, #48]
  407d64:	mov	x23, x1
  407d68:	mov	x24, x2
  407d6c:	bl	401ba8 <strtoul@plt-0x38>
  407d70:	cmp	xzr, x20, asr #3
  407d74:	b.eq	407da0 <ferror@plt+0x5c30>  // b.none
  407d78:	asr	x20, x20, #3
  407d7c:	mov	x19, #0x0                   	// #0
  407d80:	ldr	x3, [x21, x19, lsl #3]
  407d84:	mov	x2, x24
  407d88:	add	x19, x19, #0x1
  407d8c:	mov	x1, x23
  407d90:	mov	w0, w22
  407d94:	blr	x3
  407d98:	cmp	x20, x19
  407d9c:	b.ne	407d80 <ferror@plt+0x5c10>  // b.any
  407da0:	ldp	x19, x20, [sp, #16]
  407da4:	ldp	x21, x22, [sp, #32]
  407da8:	ldp	x23, x24, [sp, #48]
  407dac:	ldp	x29, x30, [sp], #64
  407db0:	ret
  407db4:	nop
  407db8:	ret
  407dbc:	nop
  407dc0:	mov	x2, x1
  407dc4:	mov	x1, x0
  407dc8:	mov	w0, #0x0                   	// #0
  407dcc:	b	4020f0 <__xstat@plt>
  407dd0:	mov	x2, x1
  407dd4:	mov	w1, w0
  407dd8:	mov	w0, #0x0                   	// #0
  407ddc:	b	402050 <__fxstat@plt>
  407de0:	mov	x2, x1
  407de4:	mov	x1, x0
  407de8:	mov	w0, #0x0                   	// #0
  407dec:	b	402030 <__lxstat@plt>

Disassembly of section .fini:

0000000000407df0 <.fini>:
  407df0:	stp	x29, x30, [sp, #-16]!
  407df4:	mov	x29, sp
  407df8:	ldp	x29, x30, [sp], #16
  407dfc:	ret
