#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri May 15 01:03:42 2015
# Process ID: 10408
# Log file: /home/nolan/Documents/Vivado/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/nolan/Documents/Vivado/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /home/nolan/Apps/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /home/nolan/Apps/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /home/nolan/Apps/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /home/nolan/Apps/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /home/nolan/Apps/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /home/nolan/Apps/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /home/nolan/Apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /home/nolan/Apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /home/nolan/Apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /home/nolan/Apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /home/nolan/Apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /home/nolan/Apps/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/nolan/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 2.446140 which will be rounded to 2.446 to ensure it is an integer multiple of 1 picosecond [/home/nolan/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/nolan/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/nolan/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/nolan/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/nolan/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/nolan/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/nolan/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/nolan/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/nolan/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/nolan/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/nolan/Documents/Vivado/project_1/project_1.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/nolan/Documents/Vivado/project_1/project_1.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1146.566 ; gain = 239.859 ; free physical = 771 ; free virtual = 3680
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1154.578 ; gain = 8.000 ; free physical = 768 ; free virtual = 3676
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 24126f7bc

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1584.078 ; gain = 0.000 ; free physical = 436 ; free virtual = 3345

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 169 cells.
Phase 2 Constant Propagation | Checksum: 229d52b98

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1584.078 ; gain = 0.000 ; free physical = 436 ; free virtual = 3345

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 217 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 200 unconnected cells.
Phase 3 Sweep | Checksum: 12a9bedb9

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1584.078 ; gain = 0.000 ; free physical = 436 ; free virtual = 3345
Ending Logic Optimization Task | Checksum: 12a9bedb9

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1584.078 ; gain = 0.000 ; free physical = 436 ; free virtual = 3345
Implement Debug Cores | Checksum: 24126f7bc
Logic Optimization | Checksum: 24126f7bc

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 12a9bedb9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1584.078 ; gain = 0.000 ; free physical = 436 ; free virtual = 3345
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1584.078 ; gain = 437.512 ; free physical = 436 ; free virtual = 3345
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1600.086 ; gain = 0.000 ; free physical = 434 ; free virtual = 3345
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nolan/Documents/Vivado/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 10f8f1729

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1600.098 ; gain = 0.000 ; free physical = 420 ; free virtual = 3329

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1600.098 ; gain = 0.000 ; free physical = 420 ; free virtual = 3329
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1600.098 ; gain = 0.000 ; free physical = 420 ; free virtual = 3329

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: a9515ed6

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1600.098 ; gain = 0.000 ; free physical = 420 ; free virtual = 3329
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: a9515ed6

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1642.098 ; gain = 42.000 ; free physical = 419 ; free virtual = 3328

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: a9515ed6

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1642.098 ; gain = 42.000 ; free physical = 419 ; free virtual = 3328

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 3b7a36c4

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1642.098 ; gain = 42.000 ; free physical = 419 ; free virtual = 3328
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a6c6562e

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1642.098 ; gain = 42.000 ; free physical = 419 ; free virtual = 3328

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: cc35ff20

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1642.098 ; gain = 42.000 ; free physical = 418 ; free virtual = 3328
Phase 2.1.2.1 Place Init Design | Checksum: 115ffca56

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1642.098 ; gain = 42.000 ; free physical = 418 ; free virtual = 3328
Phase 2.1.2 Build Placer Netlist Model | Checksum: 115ffca56

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1642.098 ; gain = 42.000 ; free physical = 418 ; free virtual = 3328

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 115ffca56

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1642.098 ; gain = 42.000 ; free physical = 418 ; free virtual = 3328
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 115ffca56

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1642.098 ; gain = 42.000 ; free physical = 418 ; free virtual = 3328
Phase 2.1 Placer Initialization Core | Checksum: 115ffca56

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1642.098 ; gain = 42.000 ; free physical = 418 ; free virtual = 3328
Phase 2 Placer Initialization | Checksum: 115ffca56

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1642.098 ; gain = 42.000 ; free physical = 418 ; free virtual = 3328

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 159ed4a88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 413 ; free virtual = 3323

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 159ed4a88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 413 ; free virtual = 3323

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1c85b0479

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 405 ; free virtual = 3315

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 17eb0dd9e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 405 ; free virtual = 3315

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 17eb0dd9e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 405 ; free virtual = 3315

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 16fb566b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 405 ; free virtual = 3315

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1f19f3b81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 405 ; free virtual = 3315

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1555c3472

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 403 ; free virtual = 3314
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1555c3472

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 403 ; free virtual = 3314

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1555c3472

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 403 ; free virtual = 3314

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1555c3472

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 403 ; free virtual = 3314
Phase 4.6 Small Shape Detail Placement | Checksum: 1555c3472

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 403 ; free virtual = 3314

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1555c3472

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 403 ; free virtual = 3314
Phase 4 Detail Placement | Checksum: 1555c3472

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 403 ; free virtual = 3314

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 180e0bdc0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 403 ; free virtual = 3314

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 180e0bdc0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 403 ; free virtual = 3314

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.144. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1cf4f9793

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 402 ; free virtual = 3314
Phase 5.2.2 Post Placement Optimization | Checksum: 1cf4f9793

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 402 ; free virtual = 3314
Phase 5.2 Post Commit Optimization | Checksum: 1cf4f9793

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 402 ; free virtual = 3314

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1cf4f9793

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 402 ; free virtual = 3314

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1cf4f9793

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 402 ; free virtual = 3314

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1cf4f9793

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 402 ; free virtual = 3314
Phase 5.5 Placer Reporting | Checksum: 1cf4f9793

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 402 ; free virtual = 3314

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1362db0a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 402 ; free virtual = 3314
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1362db0a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 402 ; free virtual = 3314
Ending Placer Task | Checksum: 5d7a93a9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.113 ; gain = 74.016 ; free physical = 402 ; free virtual = 3314
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1674.113 ; gain = 0.000 ; free physical = 399 ; free virtual = 3314
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1674.113 ; gain = 0.000 ; free physical = 393 ; free virtual = 3305
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1674.113 ; gain = 0.000 ; free physical = 393 ; free virtual = 3306
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1674.113 ; gain = 0.000 ; free physical = 393 ; free virtual = 3306
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 705055e5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1701.113 ; gain = 27.000 ; free physical = 331 ; free virtual = 3243

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 705055e5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1706.113 ; gain = 32.000 ; free physical = 331 ; free virtual = 3243

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 705055e5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1720.113 ; gain = 46.000 ; free physical = 318 ; free virtual = 3230
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 14237291d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 308 ; free virtual = 3220
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.17   | TNS=0      | WHS=-0.14  | THS=-14.5  |

Phase 2 Router Initialization | Checksum: 15d46af77

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 307 ; free virtual = 3220

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 171af2595

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 307 ; free virtual = 3220

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1ae59426d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 307 ; free virtual = 3219
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.94   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2b00298e9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 307 ; free virtual = 3219

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 16f567ca2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 307 ; free virtual = 3219
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.94   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ad5b8c35

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 307 ; free virtual = 3219
Phase 4 Rip-up And Reroute | Checksum: 1ad5b8c35

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 307 ; free virtual = 3219

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1df8c9606

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 307 ; free virtual = 3219
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.05   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1df8c9606

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 307 ; free virtual = 3219

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1df8c9606

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 307 ; free virtual = 3219

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1dc385f3d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 307 ; free virtual = 3219
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.05   | TNS=0      | WHS=0.051  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 16a3a56c9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 307 ; free virtual = 3219

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.385698 %
  Global Horizontal Routing Utilization  = 0.535386 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 21b1be2f3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 307 ; free virtual = 3219

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21b1be2f3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 307 ; free virtual = 3219

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 188f1ede1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 306 ; free virtual = 3219

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.05   | TNS=0      | WHS=0.051  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 188f1ede1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1729.113 ; gain = 55.000 ; free physical = 306 ; free virtual = 3219
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1741.652 ; gain = 67.539 ; free physical = 306 ; free virtual = 3219
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1741.652 ; gain = 67.539 ; free physical = 306 ; free virtual = 3219
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1741.652 ; gain = 0.000 ; free physical = 303 ; free virtual = 3219
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nolan/Documents/Vivado/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri May 15 01:04:13 2015...
