#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 02 16:18:22 2016
# Process ID: 14796
# Current directory: C:/Projects/Casioproject/Casio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7612 C:\Projects\Casioproject\Casio\Casio.xpr
# Log file: C:/Projects/Casioproject/Casio/vivado.log
# Journal file: C:/Projects/Casioproject/Casio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/Casioproject/Casio/Casio.xpr
launch_sdk -workspace C:/Projects/Casioproject/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio.sdk/Casio_wrapper.hdf
open_bd_design {C:/Projects/Casioproject/Casio/Casio.srcs/sources_1/bd/Casio/Casio.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
delete_bd_objs [get_bd_cells axi_intc_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
set_property location {1 57 232} [get_bd_cells axi_timer_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timebase_wdt:3.0 axi_timebase_wdt_0
endgroup
delete_bd_objs [get_bd_cells axi_timebase_wdt_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_timer_0/S_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {1 86 414} [get_bd_cells xlconcat_0]
set_property location {2 163 409} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets axi_gpio_0_ip2intc_irpt]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_net [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In1]
set_property location {1 213 385} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets axi_timer_0_interrupt]
delete_bd_objs [get_bd_nets axi_gpio_0_ip2intc_irpt]
connect_bd_net [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins axi_gpio_0/ip2intc_irpt]
set_property location {4 1293 140} [get_bd_cells axi_timer_0]
save_bd_design
reset_run synth_1
reset_run Casio_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
file copy -force C:/Projects/Casioproject/Casio/Casio.runs/impl_1/Casio_wrapper.sysdef C:/Projects/Casioproject/Casio/Casio.sdk/Casio_wrapper.hdf

file copy -force C:/Projects/Casioproject/Casio/Casio.runs/impl_1/Casio_wrapper.sysdef C:/Projects/Casioproject/Casio/Casio.sdk/Casio_wrapper.hdf

launch_sdk -workspace C:/Projects/Casioproject/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio.sdk/Casio_wrapper.hdf
launch_sdk -workspace C:/Projects/Casioproject/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio.sdk/Casio_wrapper.hdf
close_project
create_project Led_test C:/Projects/Led_test -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "first_zync_system"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
set_property location {6.5 1454 23} [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_4bits ( 4 LEDs ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
set_property location {2 919 243} [get_bd_cells processing_system7_0]
set_property location {2 1187 -26} [get_bd_cells ps7_0_axi_periph]
set_property location {3 1478 228} [get_bd_cells axi_gpio_0]
set_property location {1416 -70} [get_bd_intf_ports FIXED_IO]
set_property location {1435 -98} [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_gpio_0]
undo
undo
undo
set_property location {3 1450 233} [get_bd_cells axi_gpio_0]
regenerate_bd_layout
set_property location {3 811 338} [get_bd_cells axi_gpio_0]
regenerate_bd_layout
startgroup
endgroup
validate_bd_design
assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]
validate_bd_design
save_bd_design
make_wrapper -files [get_files C:/Projects/Led_test/Led_test.srcs/sources_1/bd/first_zync_system/first_zync_system.bd] -top
add_files -norecurse C:/Projects/Led_test/Led_test.srcs/sources_1/bd/first_zync_system/hdl/first_zync_system_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
file mkdir C:/Projects/Led_test/Led_test.sdk
file copy -force C:/Projects/Led_test/Led_test.runs/impl_1/first_zync_system_wrapper.sysdef C:/Projects/Led_test/Led_test.sdk/first_zync_system_wrapper.hdf

launch_sdk -workspace C:/Projects/Led_test/Led_test.sdk -hwspec C:/Projects/Led_test/Led_test.sdk/first_zync_system_wrapper.hdf
