## 👋 About Me:

- 🎓 I'm currently studying at the University of Information Technology, VNU - HCM City.  
- 🔭 I’m currently studying and working on IC design projects focusing on RTL design.
- 💬 Ask me about Verilog/VHDL, pipelined processors, and FPGA toolchains.
- 🤓 I'm very interested in RTL, FPGA Design, Computer Architecture, etc.  

## Socials 🌐
<div align="left">
  <a href="https://www.facebook.com/khanh.nguyen.97491/">
    <img src="https://img.shields.io/badge/Facebook-1877F2?style=for-the-badge&logo=facebook&logoColor=white" alt="Facebook" />
  </a>
  <a href="https://www.linkedin.com/in/kh%C3%A1nh-nguy%E1%BB%85n-ho%C3%A0n-9b1b93369/">
    <img src="https://img.shields.io/badge/LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn" />
  </a>
  <a href="mailto:nguyenhoankhanh@gmail.com">
    <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Email" />
  </a>
</div>

## 💻 Languages and Tools:

<p align="center">
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/c/c-original.svg" width="40" height="40" alt="C" />
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/cplusplus/cplusplus-original.svg" width="40" height="40" alt="C++" />
  <img src="./assets/verilog-logo.png" width="40" height="40" alt="Verilog" />
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/vscode/vscode-original.svg" width="40" height="40" alt="VS Code" />
  <img src="https://upload.wikimedia.org/wikipedia/commons/e/e2/Intel_Quartus_Prime_logo.svg" width="40" height="40" alt="Quartus Prime" />
</p>

[![NguyenHoanKhanh's GitHub stats](https://github-readme-stats.vercel.app/api?username=NguyenHoanKhanh)](https://github.com/NguyenHoanKhanh/github-readme-stats)
[![Anurag's GitHub stats-Light](https://github-readme-stats.vercel.app/api?username=anuraghazra&show_icons=true&theme=default#gh-light-mode-only)](https://github.com/anuraghazra/github-readme-stats#gh-light-mode-only)
