#ifndef _RTC_REG_VRH_
#define _RTC_REG_VRH_

#define RESET_CONTROL_ADDRESS                    'h00000000
#define RESET_CONTROL_CPU_INIT_RESET_MSB         11
#define RESET_CONTROL_CPU_INIT_RESET_LSB         11
#define RESET_CONTROL_CPU_INIT_RESET_MASK        'h00000800
#define RESET_CONTROL_CPU_INIT_RESET_GET(x)      (((x) & RESET_CONTROL_CPU_INIT_RESET_MASK) >> RESET_CONTROL_CPU_INIT_RESET_LSB)
#define RESET_CONTROL_CPU_INIT_RESET_SET(x)      (((32'd0 | (x)) << RESET_CONTROL_CPU_INIT_RESET_LSB) & RESET_CONTROL_CPU_INIT_RESET_MASK)
#define RESET_CONTROL_CPU_INIT_RESET_RESET       1'h1
#define RESET_CONTROL_VMC_REMAP_RESET_MSB        10
#define RESET_CONTROL_VMC_REMAP_RESET_LSB        10
#define RESET_CONTROL_VMC_REMAP_RESET_MASK       'h00000400
#define RESET_CONTROL_VMC_REMAP_RESET_GET(x)     (((x) & RESET_CONTROL_VMC_REMAP_RESET_MASK) >> RESET_CONTROL_VMC_REMAP_RESET_LSB)
#define RESET_CONTROL_VMC_REMAP_RESET_SET(x)     (((32'd0 | (x)) << RESET_CONTROL_VMC_REMAP_RESET_LSB) & RESET_CONTROL_VMC_REMAP_RESET_MASK)
#define RESET_CONTROL_VMC_REMAP_RESET_RESET      1'h0
#define RESET_CONTROL_RST_OUT_MSB                9
#define RESET_CONTROL_RST_OUT_LSB                9
#define RESET_CONTROL_RST_OUT_MASK               'h00000200
#define RESET_CONTROL_RST_OUT_GET(x)             (((x) & RESET_CONTROL_RST_OUT_MASK) >> RESET_CONTROL_RST_OUT_LSB)
#define RESET_CONTROL_RST_OUT_SET(x)             (((32'd0 | (x)) << RESET_CONTROL_RST_OUT_LSB) & RESET_CONTROL_RST_OUT_MASK)
#define RESET_CONTROL_RST_OUT_RESET              1'h0
#define RESET_CONTROL_COLD_RST_MSB               8
#define RESET_CONTROL_COLD_RST_LSB               8
#define RESET_CONTROL_COLD_RST_MASK              'h00000100
#define RESET_CONTROL_COLD_RST_GET(x)            (((x) & RESET_CONTROL_COLD_RST_MASK) >> RESET_CONTROL_COLD_RST_LSB)
#define RESET_CONTROL_COLD_RST_SET(x)            (((32'd0 | (x)) << RESET_CONTROL_COLD_RST_LSB) & RESET_CONTROL_COLD_RST_MASK)
#define RESET_CONTROL_COLD_RST_RESET             1'h0
#define RESET_CONTROL_WARM_RST_MSB               7
#define RESET_CONTROL_WARM_RST_LSB               7
#define RESET_CONTROL_WARM_RST_MASK              'h00000080
#define RESET_CONTROL_WARM_RST_GET(x)            (((x) & RESET_CONTROL_WARM_RST_MASK) >> RESET_CONTROL_WARM_RST_LSB)
#define RESET_CONTROL_WARM_RST_SET(x)            (((32'd0 | (x)) << RESET_CONTROL_WARM_RST_LSB) & RESET_CONTROL_WARM_RST_MASK)
#define RESET_CONTROL_WARM_RST_RESET             1'h0
#define RESET_CONTROL_CPU_WARM_RST_MSB           6
#define RESET_CONTROL_CPU_WARM_RST_LSB           6
#define RESET_CONTROL_CPU_WARM_RST_MASK          'h00000040
#define RESET_CONTROL_CPU_WARM_RST_GET(x)        (((x) & RESET_CONTROL_CPU_WARM_RST_MASK) >> RESET_CONTROL_CPU_WARM_RST_LSB)
#define RESET_CONTROL_CPU_WARM_RST_SET(x)        (((32'd0 | (x)) << RESET_CONTROL_CPU_WARM_RST_LSB) & RESET_CONTROL_CPU_WARM_RST_MASK)
#define RESET_CONTROL_CPU_WARM_RST_RESET         1'h0
#define RESET_CONTROL_MAC_COLD_RST_MSB           5
#define RESET_CONTROL_MAC_COLD_RST_LSB           5
#define RESET_CONTROL_MAC_COLD_RST_MASK          'h00000020
#define RESET_CONTROL_MAC_COLD_RST_GET(x)        (((x) & RESET_CONTROL_MAC_COLD_RST_MASK) >> RESET_CONTROL_MAC_COLD_RST_LSB)
#define RESET_CONTROL_MAC_COLD_RST_SET(x)        (((32'd0 | (x)) << RESET_CONTROL_MAC_COLD_RST_LSB) & RESET_CONTROL_MAC_COLD_RST_MASK)
#define RESET_CONTROL_MAC_COLD_RST_RESET         1'h1
#define RESET_CONTROL_MAC_WARM_RST_MSB           4
#define RESET_CONTROL_MAC_WARM_RST_LSB           4
#define RESET_CONTROL_MAC_WARM_RST_MASK          'h00000010
#define RESET_CONTROL_MAC_WARM_RST_GET(x)        (((x) & RESET_CONTROL_MAC_WARM_RST_MASK) >> RESET_CONTROL_MAC_WARM_RST_LSB)
#define RESET_CONTROL_MAC_WARM_RST_SET(x)        (((32'd0 | (x)) << RESET_CONTROL_MAC_WARM_RST_LSB) & RESET_CONTROL_MAC_WARM_RST_MASK)
#define RESET_CONTROL_MAC_WARM_RST_RESET         1'h1
#define RESET_CONTROL_MBOX_RST_MSB               2
#define RESET_CONTROL_MBOX_RST_LSB               2
#define RESET_CONTROL_MBOX_RST_MASK              'h00000004
#define RESET_CONTROL_MBOX_RST_GET(x)            (((x) & RESET_CONTROL_MBOX_RST_MASK) >> RESET_CONTROL_MBOX_RST_LSB)
#define RESET_CONTROL_MBOX_RST_SET(x)            (((32'd0 | (x)) << RESET_CONTROL_MBOX_RST_LSB) & RESET_CONTROL_MBOX_RST_MASK)
#define RESET_CONTROL_MBOX_RST_RESET             1'h0
#define RESET_CONTROL_UART_RST_MSB               1
#define RESET_CONTROL_UART_RST_LSB               1
#define RESET_CONTROL_UART_RST_MASK              'h00000002
#define RESET_CONTROL_UART_RST_GET(x)            (((x) & RESET_CONTROL_UART_RST_MASK) >> RESET_CONTROL_UART_RST_LSB)
#define RESET_CONTROL_UART_RST_SET(x)            (((32'd0 | (x)) << RESET_CONTROL_UART_RST_LSB) & RESET_CONTROL_UART_RST_MASK)
#define RESET_CONTROL_UART_RST_RESET             1'h0
#define RESET_CONTROL_SI0_RST_MSB                0
#define RESET_CONTROL_SI0_RST_LSB                0
#define RESET_CONTROL_SI0_RST_MASK               'h00000001
#define RESET_CONTROL_SI0_RST_GET(x)             (((x) & RESET_CONTROL_SI0_RST_MASK) >> RESET_CONTROL_SI0_RST_LSB)
#define RESET_CONTROL_SI0_RST_SET(x)             (((32'd0 | (x)) << RESET_CONTROL_SI0_RST_LSB) & RESET_CONTROL_SI0_RST_MASK)
#define RESET_CONTROL_SI0_RST_RESET              1'h0
#define RESET_CONTROL_RESET                      (32'h0 | \
                                                  RESET_CONTROL_CPU_INIT_RESET_SET(RESET_CONTROL_CPU_INIT_RESET_RESET) | \
                                                  RESET_CONTROL_VMC_REMAP_RESET_SET(RESET_CONTROL_VMC_REMAP_RESET_RESET) | \
                                                  RESET_CONTROL_RST_OUT_SET(RESET_CONTROL_RST_OUT_RESET) | \
                                                  RESET_CONTROL_COLD_RST_SET(RESET_CONTROL_COLD_RST_RESET) | \
                                                  RESET_CONTROL_WARM_RST_SET(RESET_CONTROL_WARM_RST_RESET) | \
                                                  RESET_CONTROL_CPU_WARM_RST_SET(RESET_CONTROL_CPU_WARM_RST_RESET) | \
                                                  RESET_CONTROL_MAC_COLD_RST_SET(RESET_CONTROL_MAC_COLD_RST_RESET) | \
                                                  RESET_CONTROL_MAC_WARM_RST_SET(RESET_CONTROL_MAC_WARM_RST_RESET) | \
                                                  RESET_CONTROL_MBOX_RST_SET(RESET_CONTROL_MBOX_RST_RESET) | \
                                                  RESET_CONTROL_UART_RST_SET(RESET_CONTROL_UART_RST_RESET) | \
                                                  RESET_CONTROL_SI0_RST_SET(RESET_CONTROL_SI0_RST_RESET))
#define RESET_CONTROL_HW_MASK                    (32'h0 | \
                                                  RESET_CONTROL_WARM_RST_MASK | \
                                                  RESET_CONTROL_CPU_WARM_RST_MASK | \
                                                  RESET_CONTROL_MAC_COLD_RST_MASK | \
                                                  RESET_CONTROL_MAC_WARM_RST_MASK)
#define RESET_CONTROL_SW_MASK                    (32'h0 | \
                                                  RESET_CONTROL_CPU_INIT_RESET_MASK | \
                                                  RESET_CONTROL_VMC_REMAP_RESET_MASK | \
                                                  RESET_CONTROL_RST_OUT_MASK | \
                                                  RESET_CONTROL_COLD_RST_MASK | \
                                                  RESET_CONTROL_WARM_RST_MASK | \
                                                  RESET_CONTROL_CPU_WARM_RST_MASK | \
                                                  RESET_CONTROL_MAC_COLD_RST_MASK | \
                                                  RESET_CONTROL_MAC_WARM_RST_MASK | \
                                                  RESET_CONTROL_MBOX_RST_MASK | \
                                                  RESET_CONTROL_UART_RST_MASK | \
                                                  RESET_CONTROL_SI0_RST_MASK)

#define XTAL_CONTROL_ADDRESS                     'h00000004
#define XTAL_CONTROL_TCXO_MSB                    0
#define XTAL_CONTROL_TCXO_LSB                    0
#define XTAL_CONTROL_TCXO_MASK                   'h00000001
#define XTAL_CONTROL_TCXO_GET(x)                 (((x) & XTAL_CONTROL_TCXO_MASK) >> XTAL_CONTROL_TCXO_LSB)
#define XTAL_CONTROL_TCXO_SET(x)                 (((32'd0 | (x)) << XTAL_CONTROL_TCXO_LSB) & XTAL_CONTROL_TCXO_MASK)
#define XTAL_CONTROL_TCXO_RESET                  1'h0
#define XTAL_CONTROL_RESET                       (32'h0 | \
                                                  XTAL_CONTROL_TCXO_SET(XTAL_CONTROL_TCXO_RESET))
#define XTAL_CONTROL_HW_MASK                     (32'h0)
#define XTAL_CONTROL_SW_MASK                     (32'h0 | \
                                                  XTAL_CONTROL_TCXO_MASK)

#define TCXO_DETECT_ADDRESS                      'h00000008
#define TCXO_DETECT_PRESENT_MSB                  0
#define TCXO_DETECT_PRESENT_LSB                  0
#define TCXO_DETECT_PRESENT_MASK                 'h00000001
#define TCXO_DETECT_PRESENT_GET(x)               (((x) & TCXO_DETECT_PRESENT_MASK) >> TCXO_DETECT_PRESENT_LSB)
#define TCXO_DETECT_PRESENT_SET(x)               (((32'd0 | (x)) << TCXO_DETECT_PRESENT_LSB) & TCXO_DETECT_PRESENT_MASK)
#define TCXO_DETECT_PRESENT_RESET                1'h0
#define TCXO_DETECT_RESET                        (32'h0 | \
                                                  TCXO_DETECT_PRESENT_SET(TCXO_DETECT_PRESENT_RESET))
#define TCXO_DETECT_HW_MASK                      (32'h0 | \
                                                  TCXO_DETECT_PRESENT_MASK)
#define TCXO_DETECT_SW_MASK                      (32'h0)

#define XTAL_TEST_ADDRESS                        'h0000000c
#define XTAL_TEST_NOTCXODET_MSB                  0
#define XTAL_TEST_NOTCXODET_LSB                  0
#define XTAL_TEST_NOTCXODET_MASK                 'h00000001
#define XTAL_TEST_NOTCXODET_GET(x)               (((x) & XTAL_TEST_NOTCXODET_MASK) >> XTAL_TEST_NOTCXODET_LSB)
#define XTAL_TEST_NOTCXODET_SET(x)               (((32'd0 | (x)) << XTAL_TEST_NOTCXODET_LSB) & XTAL_TEST_NOTCXODET_MASK)
#define XTAL_TEST_NOTCXODET_RESET                1'h0
#define XTAL_TEST_RESET                          (32'h0 | \
                                                  XTAL_TEST_NOTCXODET_SET(XTAL_TEST_NOTCXODET_RESET))
#define XTAL_TEST_HW_MASK                        (32'h0)
#define XTAL_TEST_SW_MASK                        (32'h0 | \
                                                  XTAL_TEST_NOTCXODET_MASK)

#define QUADRATURE_ADDRESS                       'h00000010
#define QUADRATURE_ADC_MSB                       5
#define QUADRATURE_ADC_LSB                       4
#define QUADRATURE_ADC_MASK                      'h00000030
#define QUADRATURE_ADC_GET(x)                    (((x) & QUADRATURE_ADC_MASK) >> QUADRATURE_ADC_LSB)
#define QUADRATURE_ADC_SET(x)                    (((32'd0 | (x)) << QUADRATURE_ADC_LSB) & QUADRATURE_ADC_MASK)
#define QUADRATURE_ADC_RESET                     2'h0
#define QUADRATURE_SEL_MSB                       2
#define QUADRATURE_SEL_LSB                       2
#define QUADRATURE_SEL_MASK                      'h00000004
#define QUADRATURE_SEL_GET(x)                    (((x) & QUADRATURE_SEL_MASK) >> QUADRATURE_SEL_LSB)
#define QUADRATURE_SEL_SET(x)                    (((32'd0 | (x)) << QUADRATURE_SEL_LSB) & QUADRATURE_SEL_MASK)
#define QUADRATURE_SEL_RESET                     1'h0
#define QUADRATURE_DAC_MSB                       1
#define QUADRATURE_DAC_LSB                       0
#define QUADRATURE_DAC_MASK                      'h00000003
#define QUADRATURE_DAC_GET(x)                    (((x) & QUADRATURE_DAC_MASK) >> QUADRATURE_DAC_LSB)
#define QUADRATURE_DAC_SET(x)                    (((32'd0 | (x)) << QUADRATURE_DAC_LSB) & QUADRATURE_DAC_MASK)
#define QUADRATURE_DAC_RESET                     2'h2
#define QUADRATURE_RESET                         (32'h0 | \
                                                  QUADRATURE_ADC_SET(QUADRATURE_ADC_RESET) | \
                                                  QUADRATURE_SEL_SET(QUADRATURE_SEL_RESET) | \
                                                  QUADRATURE_DAC_SET(QUADRATURE_DAC_RESET))
#define QUADRATURE_HW_MASK                       (32'h0)
#define QUADRATURE_SW_MASK                       (32'h0 | \
                                                  QUADRATURE_ADC_MASK | \
                                                  QUADRATURE_SEL_MASK | \
                                                  QUADRATURE_DAC_MASK)

#define PLL_CONTROL_ADDRESS                      'h00000014
#define PLL_CONTROL_DIG_TEST_CLK_MSB             20
#define PLL_CONTROL_DIG_TEST_CLK_LSB             20
#define PLL_CONTROL_DIG_TEST_CLK_MASK            'h00100000
#define PLL_CONTROL_DIG_TEST_CLK_GET(x)          (((x) & PLL_CONTROL_DIG_TEST_CLK_MASK) >> PLL_CONTROL_DIG_TEST_CLK_LSB)
#define PLL_CONTROL_DIG_TEST_CLK_SET(x)          (((32'd0 | (x)) << PLL_CONTROL_DIG_TEST_CLK_LSB) & PLL_CONTROL_DIG_TEST_CLK_MASK)
#define PLL_CONTROL_DIG_TEST_CLK_RESET           1'h0
#define PLL_CONTROL_MAC_OVERRIDE_MSB             19
#define PLL_CONTROL_MAC_OVERRIDE_LSB             19
#define PLL_CONTROL_MAC_OVERRIDE_MASK            'h00080000
#define PLL_CONTROL_MAC_OVERRIDE_GET(x)          (((x) & PLL_CONTROL_MAC_OVERRIDE_MASK) >> PLL_CONTROL_MAC_OVERRIDE_LSB)
#define PLL_CONTROL_MAC_OVERRIDE_SET(x)          (((32'd0 | (x)) << PLL_CONTROL_MAC_OVERRIDE_LSB) & PLL_CONTROL_MAC_OVERRIDE_MASK)
#define PLL_CONTROL_MAC_OVERRIDE_RESET           1'h0
#define PLL_CONTROL_NOPWD_MSB                    18
#define PLL_CONTROL_NOPWD_LSB                    18
#define PLL_CONTROL_NOPWD_MASK                   'h00040000
#define PLL_CONTROL_NOPWD_GET(x)                 (((x) & PLL_CONTROL_NOPWD_MASK) >> PLL_CONTROL_NOPWD_LSB)
#define PLL_CONTROL_NOPWD_SET(x)                 (((32'd0 | (x)) << PLL_CONTROL_NOPWD_LSB) & PLL_CONTROL_NOPWD_MASK)
#define PLL_CONTROL_NOPWD_RESET                  1'h0
#define PLL_CONTROL_UPDATING_MSB                 17
#define PLL_CONTROL_UPDATING_LSB                 17
#define PLL_CONTROL_UPDATING_MASK                'h00020000
#define PLL_CONTROL_UPDATING_GET(x)              (((x) & PLL_CONTROL_UPDATING_MASK) >> PLL_CONTROL_UPDATING_LSB)
#define PLL_CONTROL_UPDATING_SET(x)              (((32'd0 | (x)) << PLL_CONTROL_UPDATING_LSB) & PLL_CONTROL_UPDATING_MASK)
#define PLL_CONTROL_UPDATING_RESET               1'h0
#define PLL_CONTROL_BYPASS_MSB                   16
#define PLL_CONTROL_BYPASS_LSB                   16
#define PLL_CONTROL_BYPASS_MASK                  'h00010000
#define PLL_CONTROL_BYPASS_GET(x)                (((x) & PLL_CONTROL_BYPASS_MASK) >> PLL_CONTROL_BYPASS_LSB)
#define PLL_CONTROL_BYPASS_SET(x)                (((32'd0 | (x)) << PLL_CONTROL_BYPASS_LSB) & PLL_CONTROL_BYPASS_MASK)
#define PLL_CONTROL_BYPASS_RESET                 1'h1
#define PLL_CONTROL_REFDIV_MSB                   15
#define PLL_CONTROL_REFDIV_LSB                   12
#define PLL_CONTROL_REFDIV_MASK                  'h0000f000
#define PLL_CONTROL_REFDIV_GET(x)                (((x) & PLL_CONTROL_REFDIV_MASK) >> PLL_CONTROL_REFDIV_LSB)
#define PLL_CONTROL_REFDIV_SET(x)                (((32'd0 | (x)) << PLL_CONTROL_REFDIV_LSB) & PLL_CONTROL_REFDIV_MASK)
#define PLL_CONTROL_REFDIV_RESET                 4'h5
#define PLL_CONTROL_DIV_MSB                      9
#define PLL_CONTROL_DIV_LSB                      0
#define PLL_CONTROL_DIV_MASK                     'h000003ff
#define PLL_CONTROL_DIV_GET(x)                   (((x) & PLL_CONTROL_DIV_MASK) >> PLL_CONTROL_DIV_LSB)
#define PLL_CONTROL_DIV_SET(x)                   (((32'd0 | (x)) << PLL_CONTROL_DIV_LSB) & PLL_CONTROL_DIV_MASK)
#define PLL_CONTROL_DIV_RESET                    10'h28
#define PLL_CONTROL_RESET                        (32'h0 | \
                                                  PLL_CONTROL_DIG_TEST_CLK_SET(PLL_CONTROL_DIG_TEST_CLK_RESET) | \
                                                  PLL_CONTROL_MAC_OVERRIDE_SET(PLL_CONTROL_MAC_OVERRIDE_RESET) | \
                                                  PLL_CONTROL_NOPWD_SET(PLL_CONTROL_NOPWD_RESET) | \
                                                  PLL_CONTROL_UPDATING_SET(PLL_CONTROL_UPDATING_RESET) | \
                                                  PLL_CONTROL_BYPASS_SET(PLL_CONTROL_BYPASS_RESET) | \
                                                  PLL_CONTROL_REFDIV_SET(PLL_CONTROL_REFDIV_RESET) | \
                                                  PLL_CONTROL_DIV_SET(PLL_CONTROL_DIV_RESET))
#define PLL_CONTROL_HW_MASK                      (32'h0 | \
                                                  PLL_CONTROL_UPDATING_MASK)
#define PLL_CONTROL_SW_MASK                      (32'h0 | \
                                                  PLL_CONTROL_DIG_TEST_CLK_MASK | \
                                                  PLL_CONTROL_MAC_OVERRIDE_MASK | \
                                                  PLL_CONTROL_NOPWD_MASK | \
                                                  PLL_CONTROL_BYPASS_MASK | \
                                                  PLL_CONTROL_REFDIV_MASK | \
                                                  PLL_CONTROL_DIV_MASK)

#define PLL_SETTLE_ADDRESS                       'h00000018
#define PLL_SETTLE_TIME_MSB                      11
#define PLL_SETTLE_TIME_LSB                      0
#define PLL_SETTLE_TIME_MASK                     'h00000fff
#define PLL_SETTLE_TIME_GET(x)                   (((x) & PLL_SETTLE_TIME_MASK) >> PLL_SETTLE_TIME_LSB)
#define PLL_SETTLE_TIME_SET(x)                   (((32'd0 | (x)) << PLL_SETTLE_TIME_LSB) & PLL_SETTLE_TIME_MASK)
#define PLL_SETTLE_TIME_RESET                    12'h400
#define PLL_SETTLE_RESET                         (32'h0 | \
                                                  PLL_SETTLE_TIME_SET(PLL_SETTLE_TIME_RESET))
#define PLL_SETTLE_HW_MASK                       (32'h0)
#define PLL_SETTLE_SW_MASK                       (32'h0 | \
                                                  PLL_SETTLE_TIME_MASK)

#define XTAL_SETTLE_ADDRESS                      'h0000001c
#define XTAL_SETTLE_TIME_MSB                     7
#define XTAL_SETTLE_TIME_LSB                     0
#define XTAL_SETTLE_TIME_MASK                    'h000000ff
#define XTAL_SETTLE_TIME_GET(x)                  (((x) & XTAL_SETTLE_TIME_MASK) >> XTAL_SETTLE_TIME_LSB)
#define XTAL_SETTLE_TIME_SET(x)                  (((32'd0 | (x)) << XTAL_SETTLE_TIME_LSB) & XTAL_SETTLE_TIME_MASK)
#define XTAL_SETTLE_TIME_RESET                   8'h7f
#define XTAL_SETTLE_RESET                        (32'h0 | \
                                                  XTAL_SETTLE_TIME_SET(XTAL_SETTLE_TIME_RESET))
#define XTAL_SETTLE_HW_MASK                      (32'h0 | \
                                                  XTAL_SETTLE_TIME_MASK)
#define XTAL_SETTLE_SW_MASK                      (32'h0 | \
                                                  XTAL_SETTLE_TIME_MASK)

#define CPU_CLOCK_ADDRESS                        'h00000020
#define CPU_CLOCK_STANDARD_MSB                   1
#define CPU_CLOCK_STANDARD_LSB                   0
#define CPU_CLOCK_STANDARD_MASK                  'h00000003
#define CPU_CLOCK_STANDARD_GET(x)                (((x) & CPU_CLOCK_STANDARD_MASK) >> CPU_CLOCK_STANDARD_LSB)
#define CPU_CLOCK_STANDARD_SET(x)                (((32'd0 | (x)) << CPU_CLOCK_STANDARD_LSB) & CPU_CLOCK_STANDARD_MASK)
#define CPU_CLOCK_STANDARD_RESET                 2'h3
#define CPU_CLOCK_RESET                          (32'h0 | \
                                                  CPU_CLOCK_STANDARD_SET(CPU_CLOCK_STANDARD_RESET))
#define CPU_CLOCK_HW_MASK                        (32'h0)
#define CPU_CLOCK_SW_MASK                        (32'h0 | \
                                                  CPU_CLOCK_STANDARD_MASK)

#define CLOCK_OUT_ADDRESS                        'h00000024
#define CLOCK_OUT_SELECT_MSB                     3
#define CLOCK_OUT_SELECT_LSB                     0
#define CLOCK_OUT_SELECT_MASK                    'h0000000f
#define CLOCK_OUT_SELECT_GET(x)                  (((x) & CLOCK_OUT_SELECT_MASK) >> CLOCK_OUT_SELECT_LSB)
#define CLOCK_OUT_SELECT_SET(x)                  (((32'd0 | (x)) << CLOCK_OUT_SELECT_LSB) & CLOCK_OUT_SELECT_MASK)
#define CLOCK_OUT_SELECT_RESET                   4'hf
#define CLOCK_OUT_RESET                          (32'h0 | \
                                                  CLOCK_OUT_SELECT_SET(CLOCK_OUT_SELECT_RESET))
#define CLOCK_OUT_HW_MASK                        (32'h0)
#define CLOCK_OUT_SW_MASK                        (32'h0 | \
                                                  CLOCK_OUT_SELECT_MASK)

#define CLOCK_CONTROL_ADDRESS                    'h00000028
#define CLOCK_CONTROL_LF_CLK32_MSB               2
#define CLOCK_CONTROL_LF_CLK32_LSB               2
#define CLOCK_CONTROL_LF_CLK32_MASK              'h00000004
#define CLOCK_CONTROL_LF_CLK32_GET(x)            (((x) & CLOCK_CONTROL_LF_CLK32_MASK) >> CLOCK_CONTROL_LF_CLK32_LSB)
#define CLOCK_CONTROL_LF_CLK32_SET(x)            (((32'd0 | (x)) << CLOCK_CONTROL_LF_CLK32_LSB) & CLOCK_CONTROL_LF_CLK32_MASK)
#define CLOCK_CONTROL_LF_CLK32_RESET             1'h0
#define CLOCK_CONTROL_UART_CLK_MSB               1
#define CLOCK_CONTROL_UART_CLK_LSB               1
#define CLOCK_CONTROL_UART_CLK_MASK              'h00000002
#define CLOCK_CONTROL_UART_CLK_GET(x)            (((x) & CLOCK_CONTROL_UART_CLK_MASK) >> CLOCK_CONTROL_UART_CLK_LSB)
#define CLOCK_CONTROL_UART_CLK_SET(x)            (((32'd0 | (x)) << CLOCK_CONTROL_UART_CLK_LSB) & CLOCK_CONTROL_UART_CLK_MASK)
#define CLOCK_CONTROL_UART_CLK_RESET             1'h0
#define CLOCK_CONTROL_SI0_CLK_MSB                0
#define CLOCK_CONTROL_SI0_CLK_LSB                0
#define CLOCK_CONTROL_SI0_CLK_MASK               'h00000001
#define CLOCK_CONTROL_SI0_CLK_GET(x)             (((x) & CLOCK_CONTROL_SI0_CLK_MASK) >> CLOCK_CONTROL_SI0_CLK_LSB)
#define CLOCK_CONTROL_SI0_CLK_SET(x)             (((32'd0 | (x)) << CLOCK_CONTROL_SI0_CLK_LSB) & CLOCK_CONTROL_SI0_CLK_MASK)
#define CLOCK_CONTROL_SI0_CLK_RESET              1'h1
#define CLOCK_CONTROL_RESET                      (32'h0 | \
                                                  CLOCK_CONTROL_LF_CLK32_SET(CLOCK_CONTROL_LF_CLK32_RESET) | \
                                                  CLOCK_CONTROL_UART_CLK_SET(CLOCK_CONTROL_UART_CLK_RESET) | \
                                                  CLOCK_CONTROL_SI0_CLK_SET(CLOCK_CONTROL_SI0_CLK_RESET))
#define CLOCK_CONTROL_HW_MASK                    (32'h0)
#define CLOCK_CONTROL_SW_MASK                    (32'h0 | \
                                                  CLOCK_CONTROL_LF_CLK32_MASK | \
                                                  CLOCK_CONTROL_UART_CLK_MASK | \
                                                  CLOCK_CONTROL_SI0_CLK_MASK)

#define BIAS_OVERRIDE_ADDRESS                    'h0000002c
#define BIAS_OVERRIDE_ON_MSB                     0
#define BIAS_OVERRIDE_ON_LSB                     0
#define BIAS_OVERRIDE_ON_MASK                    'h00000001
#define BIAS_OVERRIDE_ON_GET(x)                  (((x) & BIAS_OVERRIDE_ON_MASK) >> BIAS_OVERRIDE_ON_LSB)
#define BIAS_OVERRIDE_ON_SET(x)                  (((32'd0 | (x)) << BIAS_OVERRIDE_ON_LSB) & BIAS_OVERRIDE_ON_MASK)
#define BIAS_OVERRIDE_ON_RESET                   1'h0
#define BIAS_OVERRIDE_RESET                      (32'h0 | \
                                                  BIAS_OVERRIDE_ON_SET(BIAS_OVERRIDE_ON_RESET))
#define BIAS_OVERRIDE_HW_MASK                    (32'h0)
#define BIAS_OVERRIDE_SW_MASK                    (32'h0 | \
                                                  BIAS_OVERRIDE_ON_MASK)

#define WDT_CONTROL_ADDRESS                      'h00000030
#define WDT_CONTROL_ACTION_MSB                   2
#define WDT_CONTROL_ACTION_LSB                   0
#define WDT_CONTROL_ACTION_MASK                  'h00000007
#define WDT_CONTROL_ACTION_GET(x)                (((x) & WDT_CONTROL_ACTION_MASK) >> WDT_CONTROL_ACTION_LSB)
#define WDT_CONTROL_ACTION_SET(x)                (((32'd0 | (x)) << WDT_CONTROL_ACTION_LSB) & WDT_CONTROL_ACTION_MASK)
#define WDT_CONTROL_ACTION_RESET                 3'h2
#define WDT_CONTROL_RESET                        (32'h0 | \
                                                  WDT_CONTROL_ACTION_SET(WDT_CONTROL_ACTION_RESET))
#define WDT_CONTROL_HW_MASK                      (32'h0)
#define WDT_CONTROL_SW_MASK                      (32'h0 | \
                                                  WDT_CONTROL_ACTION_MASK)

#define WDT_STATUS_ADDRESS                       'h00000034
#define WDT_STATUS_INTERRUPT_MSB                 0
#define WDT_STATUS_INTERRUPT_LSB                 0
#define WDT_STATUS_INTERRUPT_MASK                'h00000001
#define WDT_STATUS_INTERRUPT_GET(x)              (((x) & WDT_STATUS_INTERRUPT_MASK) >> WDT_STATUS_INTERRUPT_LSB)
#define WDT_STATUS_INTERRUPT_SET(x)              (((32'd0 | (x)) << WDT_STATUS_INTERRUPT_LSB) & WDT_STATUS_INTERRUPT_MASK)
#define WDT_STATUS_INTERRUPT_RESET               1'h0
#define WDT_STATUS_RESET                         (32'h0 | \
                                                  WDT_STATUS_INTERRUPT_SET(WDT_STATUS_INTERRUPT_RESET))
#define WDT_STATUS_HW_MASK                       (32'h0 | \
                                                  WDT_STATUS_INTERRUPT_MASK)
#define WDT_STATUS_SW_MASK                       (32'h0 | \
                                                  WDT_STATUS_INTERRUPT_MASK)

#define WDT_ADDRESS                              'h00000038
#define WDT_TARGET_MSB                           21
#define WDT_TARGET_LSB                           0
#define WDT_TARGET_MASK                          'h003fffff
#define WDT_TARGET_GET(x)                        (((x) & WDT_TARGET_MASK) >> WDT_TARGET_LSB)
#define WDT_TARGET_SET(x)                        (((32'd0 | (x)) << WDT_TARGET_LSB) & WDT_TARGET_MASK)
#define WDT_TARGET_RESET                         22'h3fffff
#define WDT_RESET                                (32'h0 | \
                                                  WDT_TARGET_SET(WDT_TARGET_RESET))
#define WDT_HW_MASK                              (32'h0)
#define WDT_SW_MASK                              (32'h0 | \
                                                  WDT_TARGET_MASK)

#define WDT_COUNT_ADDRESS                        'h0000003c
#define WDT_COUNT_VALUE_MSB                      21
#define WDT_COUNT_VALUE_LSB                      0
#define WDT_COUNT_VALUE_MASK                     'h003fffff
#define WDT_COUNT_VALUE_GET(x)                   (((x) & WDT_COUNT_VALUE_MASK) >> WDT_COUNT_VALUE_LSB)
#define WDT_COUNT_VALUE_SET(x)                   (((32'd0 | (x)) << WDT_COUNT_VALUE_LSB) & WDT_COUNT_VALUE_MASK)
#define WDT_COUNT_VALUE_RESET                    22'h0
#define WDT_COUNT_RESET                          (32'h0 | \
                                                  WDT_COUNT_VALUE_SET(WDT_COUNT_VALUE_RESET))
#define WDT_COUNT_HW_MASK                        (32'h0 | \
                                                  WDT_COUNT_VALUE_MASK)
#define WDT_COUNT_SW_MASK                        (32'h0)

#define WDT_RESET_ADDRESS                        'h00000040
#define WDT_RESET_VALUE_MSB                      0
#define WDT_RESET_VALUE_LSB                      0
#define WDT_RESET_VALUE_MASK                     'h00000001
#define WDT_RESET_VALUE_GET(x)                   (((x) & WDT_RESET_VALUE_MASK) >> WDT_RESET_VALUE_LSB)
#define WDT_RESET_VALUE_SET(x)                   (((32'd0 | (x)) << WDT_RESET_VALUE_LSB) & WDT_RESET_VALUE_MASK)
#define WDT_RESET_VALUE_RESET                    1'h0
#define WDT_RESET_RESET                          (32'h0 | \
                                                  WDT_RESET_VALUE_SET(WDT_RESET_VALUE_RESET))
#define WDT_RESET_HW_MASK                        (32'h0 | \
                                                  WDT_RESET_VALUE_MASK)
#define WDT_RESET_SW_MASK                        (32'h0 | \
                                                  WDT_RESET_VALUE_MASK)

#define INT_STATUS_ADDRESS                       'h00000044
#define INT_STATUS_RTC_POWER_MSB                 14
#define INT_STATUS_RTC_POWER_LSB                 14
#define INT_STATUS_RTC_POWER_MASK                'h00004000
#define INT_STATUS_RTC_POWER_GET(x)              (((x) & INT_STATUS_RTC_POWER_MASK) >> INT_STATUS_RTC_POWER_LSB)
#define INT_STATUS_RTC_POWER_SET(x)              (((32'd0 | (x)) << INT_STATUS_RTC_POWER_LSB) & INT_STATUS_RTC_POWER_MASK)
#define INT_STATUS_RTC_POWER_RESET               1'h0
#define INT_STATUS_MAC_MSB                       13
#define INT_STATUS_MAC_LSB                       13
#define INT_STATUS_MAC_MASK                      'h00002000
#define INT_STATUS_MAC_GET(x)                    (((x) & INT_STATUS_MAC_MASK) >> INT_STATUS_MAC_LSB)
#define INT_STATUS_MAC_SET(x)                    (((32'd0 | (x)) << INT_STATUS_MAC_LSB) & INT_STATUS_MAC_MASK)
#define INT_STATUS_MAC_RESET                     1'h0
#define INT_STATUS_MAILBOX_MSB                   12
#define INT_STATUS_MAILBOX_LSB                   12
#define INT_STATUS_MAILBOX_MASK                  'h00001000
#define INT_STATUS_MAILBOX_GET(x)                (((x) & INT_STATUS_MAILBOX_MASK) >> INT_STATUS_MAILBOX_LSB)
#define INT_STATUS_MAILBOX_SET(x)                (((32'd0 | (x)) << INT_STATUS_MAILBOX_LSB) & INT_STATUS_MAILBOX_MASK)
#define INT_STATUS_MAILBOX_RESET                 1'h0
#define INT_STATUS_RTC_ALARM_MSB                 11
#define INT_STATUS_RTC_ALARM_LSB                 11
#define INT_STATUS_RTC_ALARM_MASK                'h00000800
#define INT_STATUS_RTC_ALARM_GET(x)              (((x) & INT_STATUS_RTC_ALARM_MASK) >> INT_STATUS_RTC_ALARM_LSB)
#define INT_STATUS_RTC_ALARM_SET(x)              (((32'd0 | (x)) << INT_STATUS_RTC_ALARM_LSB) & INT_STATUS_RTC_ALARM_MASK)
#define INT_STATUS_RTC_ALARM_RESET               1'h0
#define INT_STATUS_HF_TIMER_MSB                  10
#define INT_STATUS_HF_TIMER_LSB                  10
#define INT_STATUS_HF_TIMER_MASK                 'h00000400
#define INT_STATUS_HF_TIMER_GET(x)               (((x) & INT_STATUS_HF_TIMER_MASK) >> INT_STATUS_HF_TIMER_LSB)
#define INT_STATUS_HF_TIMER_SET(x)               (((32'd0 | (x)) << INT_STATUS_HF_TIMER_LSB) & INT_STATUS_HF_TIMER_MASK)
#define INT_STATUS_HF_TIMER_RESET                1'h0
#define INT_STATUS_LF_TIMER3_MSB                 9
#define INT_STATUS_LF_TIMER3_LSB                 9
#define INT_STATUS_LF_TIMER3_MASK                'h00000200
#define INT_STATUS_LF_TIMER3_GET(x)              (((x) & INT_STATUS_LF_TIMER3_MASK) >> INT_STATUS_LF_TIMER3_LSB)
#define INT_STATUS_LF_TIMER3_SET(x)              (((32'd0 | (x)) << INT_STATUS_LF_TIMER3_LSB) & INT_STATUS_LF_TIMER3_MASK)
#define INT_STATUS_LF_TIMER3_RESET               1'h0
#define INT_STATUS_LF_TIMER2_MSB                 8
#define INT_STATUS_LF_TIMER2_LSB                 8
#define INT_STATUS_LF_TIMER2_MASK                'h00000100
#define INT_STATUS_LF_TIMER2_GET(x)              (((x) & INT_STATUS_LF_TIMER2_MASK) >> INT_STATUS_LF_TIMER2_LSB)
#define INT_STATUS_LF_TIMER2_SET(x)              (((32'd0 | (x)) << INT_STATUS_LF_TIMER2_LSB) & INT_STATUS_LF_TIMER2_MASK)
#define INT_STATUS_LF_TIMER2_RESET               1'h0
#define INT_STATUS_LF_TIMER1_MSB                 7
#define INT_STATUS_LF_TIMER1_LSB                 7
#define INT_STATUS_LF_TIMER1_MASK                'h00000080
#define INT_STATUS_LF_TIMER1_GET(x)              (((x) & INT_STATUS_LF_TIMER1_MASK) >> INT_STATUS_LF_TIMER1_LSB)
#define INT_STATUS_LF_TIMER1_SET(x)              (((32'd0 | (x)) << INT_STATUS_LF_TIMER1_LSB) & INT_STATUS_LF_TIMER1_MASK)
#define INT_STATUS_LF_TIMER1_RESET               1'h0
#define INT_STATUS_LF_TIMER0_MSB                 6
#define INT_STATUS_LF_TIMER0_LSB                 6
#define INT_STATUS_LF_TIMER0_MASK                'h00000040
#define INT_STATUS_LF_TIMER0_GET(x)              (((x) & INT_STATUS_LF_TIMER0_MASK) >> INT_STATUS_LF_TIMER0_LSB)
#define INT_STATUS_LF_TIMER0_SET(x)              (((32'd0 | (x)) << INT_STATUS_LF_TIMER0_LSB) & INT_STATUS_LF_TIMER0_MASK)
#define INT_STATUS_LF_TIMER0_RESET               1'h0
#define INT_STATUS_KEYPAD_MSB                    5
#define INT_STATUS_KEYPAD_LSB                    5
#define INT_STATUS_KEYPAD_MASK                   'h00000020
#define INT_STATUS_KEYPAD_GET(x)                 (((x) & INT_STATUS_KEYPAD_MASK) >> INT_STATUS_KEYPAD_LSB)
#define INT_STATUS_KEYPAD_SET(x)                 (((32'd0 | (x)) << INT_STATUS_KEYPAD_LSB) & INT_STATUS_KEYPAD_MASK)
#define INT_STATUS_KEYPAD_RESET                  1'h0
#define INT_STATUS_SI_MSB                        4
#define INT_STATUS_SI_LSB                        4
#define INT_STATUS_SI_MASK                       'h00000010
#define INT_STATUS_SI_GET(x)                     (((x) & INT_STATUS_SI_MASK) >> INT_STATUS_SI_LSB)
#define INT_STATUS_SI_SET(x)                     (((32'd0 | (x)) << INT_STATUS_SI_LSB) & INT_STATUS_SI_MASK)
#define INT_STATUS_SI_RESET                      1'h0
#define INT_STATUS_GPIO_MSB                      3
#define INT_STATUS_GPIO_LSB                      3
#define INT_STATUS_GPIO_MASK                     'h00000008
#define INT_STATUS_GPIO_GET(x)                   (((x) & INT_STATUS_GPIO_MASK) >> INT_STATUS_GPIO_LSB)
#define INT_STATUS_GPIO_SET(x)                   (((32'd0 | (x)) << INT_STATUS_GPIO_LSB) & INT_STATUS_GPIO_MASK)
#define INT_STATUS_GPIO_RESET                    1'h0
#define INT_STATUS_UART_MSB                      2
#define INT_STATUS_UART_LSB                      2
#define INT_STATUS_UART_MASK                     'h00000004
#define INT_STATUS_UART_GET(x)                   (((x) & INT_STATUS_UART_MASK) >> INT_STATUS_UART_LSB)
#define INT_STATUS_UART_SET(x)                   (((32'd0 | (x)) << INT_STATUS_UART_LSB) & INT_STATUS_UART_MASK)
#define INT_STATUS_UART_RESET                    1'h0
#define INT_STATUS_ERROR_MSB                     1
#define INT_STATUS_ERROR_LSB                     1
#define INT_STATUS_ERROR_MASK                    'h00000002
#define INT_STATUS_ERROR_GET(x)                  (((x) & INT_STATUS_ERROR_MASK) >> INT_STATUS_ERROR_LSB)
#define INT_STATUS_ERROR_SET(x)                  (((32'd0 | (x)) << INT_STATUS_ERROR_LSB) & INT_STATUS_ERROR_MASK)
#define INT_STATUS_ERROR_RESET                   1'h0
#define INT_STATUS_WDT_INT_MSB                   0
#define INT_STATUS_WDT_INT_LSB                   0
#define INT_STATUS_WDT_INT_MASK                  'h00000001
#define INT_STATUS_WDT_INT_GET(x)                (((x) & INT_STATUS_WDT_INT_MASK) >> INT_STATUS_WDT_INT_LSB)
#define INT_STATUS_WDT_INT_SET(x)                (((32'd0 | (x)) << INT_STATUS_WDT_INT_LSB) & INT_STATUS_WDT_INT_MASK)
#define INT_STATUS_WDT_INT_RESET                 1'h0
#define INT_STATUS_RESET                         (32'h0 | \
                                                  INT_STATUS_RTC_POWER_SET(INT_STATUS_RTC_POWER_RESET) | \
                                                  INT_STATUS_MAC_SET(INT_STATUS_MAC_RESET) | \
                                                  INT_STATUS_MAILBOX_SET(INT_STATUS_MAILBOX_RESET) | \
                                                  INT_STATUS_RTC_ALARM_SET(INT_STATUS_RTC_ALARM_RESET) | \
                                                  INT_STATUS_HF_TIMER_SET(INT_STATUS_HF_TIMER_RESET) | \
                                                  INT_STATUS_LF_TIMER3_SET(INT_STATUS_LF_TIMER3_RESET) | \
                                                  INT_STATUS_LF_TIMER2_SET(INT_STATUS_LF_TIMER2_RESET) | \
                                                  INT_STATUS_LF_TIMER1_SET(INT_STATUS_LF_TIMER1_RESET) | \
                                                  INT_STATUS_LF_TIMER0_SET(INT_STATUS_LF_TIMER0_RESET) | \
                                                  INT_STATUS_KEYPAD_SET(INT_STATUS_KEYPAD_RESET) | \
                                                  INT_STATUS_SI_SET(INT_STATUS_SI_RESET) | \
                                                  INT_STATUS_GPIO_SET(INT_STATUS_GPIO_RESET) | \
                                                  INT_STATUS_UART_SET(INT_STATUS_UART_RESET) | \
                                                  INT_STATUS_ERROR_SET(INT_STATUS_ERROR_RESET) | \
                                                  INT_STATUS_WDT_INT_SET(INT_STATUS_WDT_INT_RESET))
#define INT_STATUS_HW_MASK                       (32'h0 | \
                                                  INT_STATUS_RTC_POWER_MASK | \
                                                  INT_STATUS_MAC_MASK | \
                                                  INT_STATUS_MAILBOX_MASK | \
                                                  INT_STATUS_RTC_ALARM_MASK | \
                                                  INT_STATUS_HF_TIMER_MASK | \
                                                  INT_STATUS_LF_TIMER3_MASK | \
                                                  INT_STATUS_LF_TIMER2_MASK | \
                                                  INT_STATUS_LF_TIMER1_MASK | \
                                                  INT_STATUS_LF_TIMER0_MASK | \
                                                  INT_STATUS_KEYPAD_MASK | \
                                                  INT_STATUS_SI_MASK | \
                                                  INT_STATUS_GPIO_MASK | \
                                                  INT_STATUS_UART_MASK | \
                                                  INT_STATUS_ERROR_MASK | \
                                                  INT_STATUS_WDT_INT_MASK)
#define INT_STATUS_SW_MASK                       (32'h0)

#define LF_TIMER0_ADDRESS                        'h00000048
#define LF_TIMER0_TARGET_MSB                     31
#define LF_TIMER0_TARGET_LSB                     0
#define LF_TIMER0_TARGET_MASK                    'hffffffff
#define LF_TIMER0_TARGET_GET(x)                  (((x) & LF_TIMER0_TARGET_MASK) >> LF_TIMER0_TARGET_LSB)
#define LF_TIMER0_TARGET_SET(x)                  (((32'd0 | (x)) << LF_TIMER0_TARGET_LSB) & LF_TIMER0_TARGET_MASK)
#define LF_TIMER0_TARGET_RESET                   32'h0
#define LF_TIMER0_RESET                          (32'h0 | \
                                                  LF_TIMER0_TARGET_SET(LF_TIMER0_TARGET_RESET))
#define LF_TIMER0_HW_MASK                        (32'h0)
#define LF_TIMER0_SW_MASK                        (32'h0 | \
                                                  LF_TIMER0_TARGET_MASK)

#define LF_TIMER_COUNT0_ADDRESS                  'h0000004c
#define LF_TIMER_COUNT0_VALUE_MSB                31
#define LF_TIMER_COUNT0_VALUE_LSB                0
#define LF_TIMER_COUNT0_VALUE_MASK               'hffffffff
#define LF_TIMER_COUNT0_VALUE_GET(x)             (((x) & LF_TIMER_COUNT0_VALUE_MASK) >> LF_TIMER_COUNT0_VALUE_LSB)
#define LF_TIMER_COUNT0_VALUE_SET(x)             (((32'd0 | (x)) << LF_TIMER_COUNT0_VALUE_LSB) & LF_TIMER_COUNT0_VALUE_MASK)
#define LF_TIMER_COUNT0_VALUE_RESET              32'h0
#define LF_TIMER_COUNT0_RESET                    (32'h0 | \
                                                  LF_TIMER_COUNT0_VALUE_SET(LF_TIMER_COUNT0_VALUE_RESET))
#define LF_TIMER_COUNT0_HW_MASK                  (32'h0 | \
                                                  LF_TIMER_COUNT0_VALUE_MASK)
#define LF_TIMER_COUNT0_SW_MASK                  (32'h0)

#define LF_TIMER_CONTROL0_ADDRESS                'h00000050
#define LF_TIMER_CONTROL0_ENABLE_MSB             2
#define LF_TIMER_CONTROL0_ENABLE_LSB             2
#define LF_TIMER_CONTROL0_ENABLE_MASK            'h00000004
#define LF_TIMER_CONTROL0_ENABLE_GET(x)          (((x) & LF_TIMER_CONTROL0_ENABLE_MASK) >> LF_TIMER_CONTROL0_ENABLE_LSB)
#define LF_TIMER_CONTROL0_ENABLE_SET(x)          (((32'd0 | (x)) << LF_TIMER_CONTROL0_ENABLE_LSB) & LF_TIMER_CONTROL0_ENABLE_MASK)
#define LF_TIMER_CONTROL0_ENABLE_RESET           1'h0
#define LF_TIMER_CONTROL0_AUTO_RESTART_MSB       1
#define LF_TIMER_CONTROL0_AUTO_RESTART_LSB       1
#define LF_TIMER_CONTROL0_AUTO_RESTART_MASK      'h00000002
#define LF_TIMER_CONTROL0_AUTO_RESTART_GET(x)    (((x) & LF_TIMER_CONTROL0_AUTO_RESTART_MASK) >> LF_TIMER_CONTROL0_AUTO_RESTART_LSB)
#define LF_TIMER_CONTROL0_AUTO_RESTART_SET(x)    (((32'd0 | (x)) << LF_TIMER_CONTROL0_AUTO_RESTART_LSB) & LF_TIMER_CONTROL0_AUTO_RESTART_MASK)
#define LF_TIMER_CONTROL0_AUTO_RESTART_RESET     1'h0
#define LF_TIMER_CONTROL0_RESET_MSB              0
#define LF_TIMER_CONTROL0_RESET_LSB              0
#define LF_TIMER_CONTROL0_RESET_MASK             'h00000001
#define LF_TIMER_CONTROL0_RESET_GET(x)           (((x) & LF_TIMER_CONTROL0_RESET_MASK) >> LF_TIMER_CONTROL0_RESET_LSB)
#define LF_TIMER_CONTROL0_RESET_SET(x)           (((32'd0 | (x)) << LF_TIMER_CONTROL0_RESET_LSB) & LF_TIMER_CONTROL0_RESET_MASK)
#define LF_TIMER_CONTROL0_RESET_RESET            1'h0
#define LF_TIMER_CONTROL0_RESET                  (32'h0 | \
                                                  LF_TIMER_CONTROL0_ENABLE_SET(LF_TIMER_CONTROL0_ENABLE_RESET) | \
                                                  LF_TIMER_CONTROL0_AUTO_RESTART_SET(LF_TIMER_CONTROL0_AUTO_RESTART_RESET) | \
                                                  LF_TIMER_CONTROL0_RESET_SET(LF_TIMER_CONTROL0_RESET_RESET))
#define LF_TIMER_CONTROL0_HW_MASK                (32'h0 | \
                                                  LF_TIMER_CONTROL0_RESET_MASK)
#define LF_TIMER_CONTROL0_SW_MASK                (32'h0 | \
                                                  LF_TIMER_CONTROL0_ENABLE_MASK | \
                                                  LF_TIMER_CONTROL0_AUTO_RESTART_MASK | \
                                                  LF_TIMER_CONTROL0_RESET_MASK)

#define LF_TIMER_STATUS0_ADDRESS                 'h00000054
#define LF_TIMER_STATUS0_INTERRUPT_MSB           0
#define LF_TIMER_STATUS0_INTERRUPT_LSB           0
#define LF_TIMER_STATUS0_INTERRUPT_MASK          'h00000001
#define LF_TIMER_STATUS0_INTERRUPT_GET(x)        (((x) & LF_TIMER_STATUS0_INTERRUPT_MASK) >> LF_TIMER_STATUS0_INTERRUPT_LSB)
#define LF_TIMER_STATUS0_INTERRUPT_SET(x)        (((32'd0 | (x)) << LF_TIMER_STATUS0_INTERRUPT_LSB) & LF_TIMER_STATUS0_INTERRUPT_MASK)
#define LF_TIMER_STATUS0_INTERRUPT_RESET         1'h0
#define LF_TIMER_STATUS0_RESET                   (32'h0 | \
                                                  LF_TIMER_STATUS0_INTERRUPT_SET(LF_TIMER_STATUS0_INTERRUPT_RESET))
#define LF_TIMER_STATUS0_HW_MASK                 (32'h0 | \
                                                  LF_TIMER_STATUS0_INTERRUPT_MASK)
#define LF_TIMER_STATUS0_SW_MASK                 (32'h0 | \
                                                  LF_TIMER_STATUS0_INTERRUPT_MASK)

#define LF_TIMER1_ADDRESS                        'h00000058
#define LF_TIMER1_TARGET_MSB                     31
#define LF_TIMER1_TARGET_LSB                     0
#define LF_TIMER1_TARGET_MASK                    'hffffffff
#define LF_TIMER1_TARGET_GET(x)                  (((x) & LF_TIMER1_TARGET_MASK) >> LF_TIMER1_TARGET_LSB)
#define LF_TIMER1_TARGET_SET(x)                  (((32'd0 | (x)) << LF_TIMER1_TARGET_LSB) & LF_TIMER1_TARGET_MASK)
#define LF_TIMER1_TARGET_RESET                   32'h0
#define LF_TIMER1_RESET                          (32'h0 | \
                                                  LF_TIMER1_TARGET_SET(LF_TIMER1_TARGET_RESET))
#define LF_TIMER1_HW_MASK                        (32'h0)
#define LF_TIMER1_SW_MASK                        (32'h0 | \
                                                  LF_TIMER1_TARGET_MASK)

#define LF_TIMER_COUNT1_ADDRESS                  'h0000005c
#define LF_TIMER_COUNT1_VALUE_MSB                31
#define LF_TIMER_COUNT1_VALUE_LSB                0
#define LF_TIMER_COUNT1_VALUE_MASK               'hffffffff
#define LF_TIMER_COUNT1_VALUE_GET(x)             (((x) & LF_TIMER_COUNT1_VALUE_MASK) >> LF_TIMER_COUNT1_VALUE_LSB)
#define LF_TIMER_COUNT1_VALUE_SET(x)             (((32'd0 | (x)) << LF_TIMER_COUNT1_VALUE_LSB) & LF_TIMER_COUNT1_VALUE_MASK)
#define LF_TIMER_COUNT1_VALUE_RESET              32'h0
#define LF_TIMER_COUNT1_RESET                    (32'h0 | \
                                                  LF_TIMER_COUNT1_VALUE_SET(LF_TIMER_COUNT1_VALUE_RESET))
#define LF_TIMER_COUNT1_HW_MASK                  (32'h0 | \
                                                  LF_TIMER_COUNT1_VALUE_MASK)
#define LF_TIMER_COUNT1_SW_MASK                  (32'h0)

#define LF_TIMER_CONTROL1_ADDRESS                'h00000060
#define LF_TIMER_CONTROL1_ENABLE_MSB             2
#define LF_TIMER_CONTROL1_ENABLE_LSB             2
#define LF_TIMER_CONTROL1_ENABLE_MASK            'h00000004
#define LF_TIMER_CONTROL1_ENABLE_GET(x)          (((x) & LF_TIMER_CONTROL1_ENABLE_MASK) >> LF_TIMER_CONTROL1_ENABLE_LSB)
#define LF_TIMER_CONTROL1_ENABLE_SET(x)          (((32'd0 | (x)) << LF_TIMER_CONTROL1_ENABLE_LSB) & LF_TIMER_CONTROL1_ENABLE_MASK)
#define LF_TIMER_CONTROL1_ENABLE_RESET           1'h0
#define LF_TIMER_CONTROL1_AUTO_RESTART_MSB       1
#define LF_TIMER_CONTROL1_AUTO_RESTART_LSB       1
#define LF_TIMER_CONTROL1_AUTO_RESTART_MASK      'h00000002
#define LF_TIMER_CONTROL1_AUTO_RESTART_GET(x)    (((x) & LF_TIMER_CONTROL1_AUTO_RESTART_MASK) >> LF_TIMER_CONTROL1_AUTO_RESTART_LSB)
#define LF_TIMER_CONTROL1_AUTO_RESTART_SET(x)    (((32'd0 | (x)) << LF_TIMER_CONTROL1_AUTO_RESTART_LSB) & LF_TIMER_CONTROL1_AUTO_RESTART_MASK)
#define LF_TIMER_CONTROL1_AUTO_RESTART_RESET     1'h0
#define LF_TIMER_CONTROL1_RESET_MSB              0
#define LF_TIMER_CONTROL1_RESET_LSB              0
#define LF_TIMER_CONTROL1_RESET_MASK             'h00000001
#define LF_TIMER_CONTROL1_RESET_GET(x)           (((x) & LF_TIMER_CONTROL1_RESET_MASK) >> LF_TIMER_CONTROL1_RESET_LSB)
#define LF_TIMER_CONTROL1_RESET_SET(x)           (((32'd0 | (x)) << LF_TIMER_CONTROL1_RESET_LSB) & LF_TIMER_CONTROL1_RESET_MASK)
#define LF_TIMER_CONTROL1_RESET_RESET            1'h0
#define LF_TIMER_CONTROL1_RESET                  (32'h0 | \
                                                  LF_TIMER_CONTROL1_ENABLE_SET(LF_TIMER_CONTROL1_ENABLE_RESET) | \
                                                  LF_TIMER_CONTROL1_AUTO_RESTART_SET(LF_TIMER_CONTROL1_AUTO_RESTART_RESET) | \
                                                  LF_TIMER_CONTROL1_RESET_SET(LF_TIMER_CONTROL1_RESET_RESET))
#define LF_TIMER_CONTROL1_HW_MASK                (32'h0 | \
                                                  LF_TIMER_CONTROL1_RESET_MASK)
#define LF_TIMER_CONTROL1_SW_MASK                (32'h0 | \
                                                  LF_TIMER_CONTROL1_ENABLE_MASK | \
                                                  LF_TIMER_CONTROL1_AUTO_RESTART_MASK | \
                                                  LF_TIMER_CONTROL1_RESET_MASK)

#define LF_TIMER_STATUS1_ADDRESS                 'h00000064
#define LF_TIMER_STATUS1_INTERRUPT_MSB           0
#define LF_TIMER_STATUS1_INTERRUPT_LSB           0
#define LF_TIMER_STATUS1_INTERRUPT_MASK          'h00000001
#define LF_TIMER_STATUS1_INTERRUPT_GET(x)        (((x) & LF_TIMER_STATUS1_INTERRUPT_MASK) >> LF_TIMER_STATUS1_INTERRUPT_LSB)
#define LF_TIMER_STATUS1_INTERRUPT_SET(x)        (((32'd0 | (x)) << LF_TIMER_STATUS1_INTERRUPT_LSB) & LF_TIMER_STATUS1_INTERRUPT_MASK)
#define LF_TIMER_STATUS1_INTERRUPT_RESET         1'h0
#define LF_TIMER_STATUS1_RESET                   (32'h0 | \
                                                  LF_TIMER_STATUS1_INTERRUPT_SET(LF_TIMER_STATUS1_INTERRUPT_RESET))
#define LF_TIMER_STATUS1_HW_MASK                 (32'h0 | \
                                                  LF_TIMER_STATUS1_INTERRUPT_MASK)
#define LF_TIMER_STATUS1_SW_MASK                 (32'h0 | \
                                                  LF_TIMER_STATUS1_INTERRUPT_MASK)

#define LF_TIMER2_ADDRESS                        'h00000068
#define LF_TIMER2_TARGET_MSB                     31
#define LF_TIMER2_TARGET_LSB                     0
#define LF_TIMER2_TARGET_MASK                    'hffffffff
#define LF_TIMER2_TARGET_GET(x)                  (((x) & LF_TIMER2_TARGET_MASK) >> LF_TIMER2_TARGET_LSB)
#define LF_TIMER2_TARGET_SET(x)                  (((32'd0 | (x)) << LF_TIMER2_TARGET_LSB) & LF_TIMER2_TARGET_MASK)
#define LF_TIMER2_TARGET_RESET                   32'h0
#define LF_TIMER2_RESET                          (32'h0 | \
                                                  LF_TIMER2_TARGET_SET(LF_TIMER2_TARGET_RESET))
#define LF_TIMER2_HW_MASK                        (32'h0)
#define LF_TIMER2_SW_MASK                        (32'h0 | \
                                                  LF_TIMER2_TARGET_MASK)

#define LF_TIMER_COUNT2_ADDRESS                  'h0000006c
#define LF_TIMER_COUNT2_VALUE_MSB                31
#define LF_TIMER_COUNT2_VALUE_LSB                0
#define LF_TIMER_COUNT2_VALUE_MASK               'hffffffff
#define LF_TIMER_COUNT2_VALUE_GET(x)             (((x) & LF_TIMER_COUNT2_VALUE_MASK) >> LF_TIMER_COUNT2_VALUE_LSB)
#define LF_TIMER_COUNT2_VALUE_SET(x)             (((32'd0 | (x)) << LF_TIMER_COUNT2_VALUE_LSB) & LF_TIMER_COUNT2_VALUE_MASK)
#define LF_TIMER_COUNT2_VALUE_RESET              32'h0
#define LF_TIMER_COUNT2_RESET                    (32'h0 | \
                                                  LF_TIMER_COUNT2_VALUE_SET(LF_TIMER_COUNT2_VALUE_RESET))
#define LF_TIMER_COUNT2_HW_MASK                  (32'h0 | \
                                                  LF_TIMER_COUNT2_VALUE_MASK)
#define LF_TIMER_COUNT2_SW_MASK                  (32'h0)

#define LF_TIMER_CONTROL2_ADDRESS                'h00000070
#define LF_TIMER_CONTROL2_ENABLE_MSB             2
#define LF_TIMER_CONTROL2_ENABLE_LSB             2
#define LF_TIMER_CONTROL2_ENABLE_MASK            'h00000004
#define LF_TIMER_CONTROL2_ENABLE_GET(x)          (((x) & LF_TIMER_CONTROL2_ENABLE_MASK) >> LF_TIMER_CONTROL2_ENABLE_LSB)
#define LF_TIMER_CONTROL2_ENABLE_SET(x)          (((32'd0 | (x)) << LF_TIMER_CONTROL2_ENABLE_LSB) & LF_TIMER_CONTROL2_ENABLE_MASK)
#define LF_TIMER_CONTROL2_ENABLE_RESET           1'h0
#define LF_TIMER_CONTROL2_AUTO_RESTART_MSB       1
#define LF_TIMER_CONTROL2_AUTO_RESTART_LSB       1
#define LF_TIMER_CONTROL2_AUTO_RESTART_MASK      'h00000002
#define LF_TIMER_CONTROL2_AUTO_RESTART_GET(x)    (((x) & LF_TIMER_CONTROL2_AUTO_RESTART_MASK) >> LF_TIMER_CONTROL2_AUTO_RESTART_LSB)
#define LF_TIMER_CONTROL2_AUTO_RESTART_SET(x)    (((32'd0 | (x)) << LF_TIMER_CONTROL2_AUTO_RESTART_LSB) & LF_TIMER_CONTROL2_AUTO_RESTART_MASK)
#define LF_TIMER_CONTROL2_AUTO_RESTART_RESET     1'h0
#define LF_TIMER_CONTROL2_RESET_MSB              0
#define LF_TIMER_CONTROL2_RESET_LSB              0
#define LF_TIMER_CONTROL2_RESET_MASK             'h00000001
#define LF_TIMER_CONTROL2_RESET_GET(x)           (((x) & LF_TIMER_CONTROL2_RESET_MASK) >> LF_TIMER_CONTROL2_RESET_LSB)
#define LF_TIMER_CONTROL2_RESET_SET(x)           (((32'd0 | (x)) << LF_TIMER_CONTROL2_RESET_LSB) & LF_TIMER_CONTROL2_RESET_MASK)
#define LF_TIMER_CONTROL2_RESET_RESET            1'h0
#define LF_TIMER_CONTROL2_RESET                  (32'h0 | \
                                                  LF_TIMER_CONTROL2_ENABLE_SET(LF_TIMER_CONTROL2_ENABLE_RESET) | \
                                                  LF_TIMER_CONTROL2_AUTO_RESTART_SET(LF_TIMER_CONTROL2_AUTO_RESTART_RESET) | \
                                                  LF_TIMER_CONTROL2_RESET_SET(LF_TIMER_CONTROL2_RESET_RESET))
#define LF_TIMER_CONTROL2_HW_MASK                (32'h0 | \
                                                  LF_TIMER_CONTROL2_RESET_MASK)
#define LF_TIMER_CONTROL2_SW_MASK                (32'h0 | \
                                                  LF_TIMER_CONTROL2_ENABLE_MASK | \
                                                  LF_TIMER_CONTROL2_AUTO_RESTART_MASK | \
                                                  LF_TIMER_CONTROL2_RESET_MASK)

#define LF_TIMER_STATUS2_ADDRESS                 'h00000074
#define LF_TIMER_STATUS2_INTERRUPT_MSB           0
#define LF_TIMER_STATUS2_INTERRUPT_LSB           0
#define LF_TIMER_STATUS2_INTERRUPT_MASK          'h00000001
#define LF_TIMER_STATUS2_INTERRUPT_GET(x)        (((x) & LF_TIMER_STATUS2_INTERRUPT_MASK) >> LF_TIMER_STATUS2_INTERRUPT_LSB)
#define LF_TIMER_STATUS2_INTERRUPT_SET(x)        (((32'd0 | (x)) << LF_TIMER_STATUS2_INTERRUPT_LSB) & LF_TIMER_STATUS2_INTERRUPT_MASK)
#define LF_TIMER_STATUS2_INTERRUPT_RESET         1'h0
#define LF_TIMER_STATUS2_RESET                   (32'h0 | \
                                                  LF_TIMER_STATUS2_INTERRUPT_SET(LF_TIMER_STATUS2_INTERRUPT_RESET))
#define LF_TIMER_STATUS2_HW_MASK                 (32'h0 | \
                                                  LF_TIMER_STATUS2_INTERRUPT_MASK)
#define LF_TIMER_STATUS2_SW_MASK                 (32'h0 | \
                                                  LF_TIMER_STATUS2_INTERRUPT_MASK)

#define LF_TIMER3_ADDRESS                        'h00000078
#define LF_TIMER3_TARGET_MSB                     31
#define LF_TIMER3_TARGET_LSB                     0
#define LF_TIMER3_TARGET_MASK                    'hffffffff
#define LF_TIMER3_TARGET_GET(x)                  (((x) & LF_TIMER3_TARGET_MASK) >> LF_TIMER3_TARGET_LSB)
#define LF_TIMER3_TARGET_SET(x)                  (((32'd0 | (x)) << LF_TIMER3_TARGET_LSB) & LF_TIMER3_TARGET_MASK)
#define LF_TIMER3_TARGET_RESET                   32'h0
#define LF_TIMER3_RESET                          (32'h0 | \
                                                  LF_TIMER3_TARGET_SET(LF_TIMER3_TARGET_RESET))
#define LF_TIMER3_HW_MASK                        (32'h0)
#define LF_TIMER3_SW_MASK                        (32'h0 | \
                                                  LF_TIMER3_TARGET_MASK)

#define LF_TIMER_COUNT3_ADDRESS                  'h0000007c
#define LF_TIMER_COUNT3_VALUE_MSB                31
#define LF_TIMER_COUNT3_VALUE_LSB                0
#define LF_TIMER_COUNT3_VALUE_MASK               'hffffffff
#define LF_TIMER_COUNT3_VALUE_GET(x)             (((x) & LF_TIMER_COUNT3_VALUE_MASK) >> LF_TIMER_COUNT3_VALUE_LSB)
#define LF_TIMER_COUNT3_VALUE_SET(x)             (((32'd0 | (x)) << LF_TIMER_COUNT3_VALUE_LSB) & LF_TIMER_COUNT3_VALUE_MASK)
#define LF_TIMER_COUNT3_VALUE_RESET              32'h0
#define LF_TIMER_COUNT3_RESET                    (32'h0 | \
                                                  LF_TIMER_COUNT3_VALUE_SET(LF_TIMER_COUNT3_VALUE_RESET))
#define LF_TIMER_COUNT3_HW_MASK                  (32'h0 | \
                                                  LF_TIMER_COUNT3_VALUE_MASK)
#define LF_TIMER_COUNT3_SW_MASK                  (32'h0)

#define LF_TIMER_CONTROL3_ADDRESS                'h00000080
#define LF_TIMER_CONTROL3_ENABLE_MSB             2
#define LF_TIMER_CONTROL3_ENABLE_LSB             2
#define LF_TIMER_CONTROL3_ENABLE_MASK            'h00000004
#define LF_TIMER_CONTROL3_ENABLE_GET(x)          (((x) & LF_TIMER_CONTROL3_ENABLE_MASK) >> LF_TIMER_CONTROL3_ENABLE_LSB)
#define LF_TIMER_CONTROL3_ENABLE_SET(x)          (((32'd0 | (x)) << LF_TIMER_CONTROL3_ENABLE_LSB) & LF_TIMER_CONTROL3_ENABLE_MASK)
#define LF_TIMER_CONTROL3_ENABLE_RESET           1'h0
#define LF_TIMER_CONTROL3_AUTO_RESTART_MSB       1
#define LF_TIMER_CONTROL3_AUTO_RESTART_LSB       1
#define LF_TIMER_CONTROL3_AUTO_RESTART_MASK      'h00000002
#define LF_TIMER_CONTROL3_AUTO_RESTART_GET(x)    (((x) & LF_TIMER_CONTROL3_AUTO_RESTART_MASK) >> LF_TIMER_CONTROL3_AUTO_RESTART_LSB)
#define LF_TIMER_CONTROL3_AUTO_RESTART_SET(x)    (((32'd0 | (x)) << LF_TIMER_CONTROL3_AUTO_RESTART_LSB) & LF_TIMER_CONTROL3_AUTO_RESTART_MASK)
#define LF_TIMER_CONTROL3_AUTO_RESTART_RESET     1'h0
#define LF_TIMER_CONTROL3_RESET_MSB              0
#define LF_TIMER_CONTROL3_RESET_LSB              0
#define LF_TIMER_CONTROL3_RESET_MASK             'h00000001
#define LF_TIMER_CONTROL3_RESET_GET(x)           (((x) & LF_TIMER_CONTROL3_RESET_MASK) >> LF_TIMER_CONTROL3_RESET_LSB)
#define LF_TIMER_CONTROL3_RESET_SET(x)           (((32'd0 | (x)) << LF_TIMER_CONTROL3_RESET_LSB) & LF_TIMER_CONTROL3_RESET_MASK)
#define LF_TIMER_CONTROL3_RESET_RESET            1'h0
#define LF_TIMER_CONTROL3_RESET                  (32'h0 | \
                                                  LF_TIMER_CONTROL3_ENABLE_SET(LF_TIMER_CONTROL3_ENABLE_RESET) | \
                                                  LF_TIMER_CONTROL3_AUTO_RESTART_SET(LF_TIMER_CONTROL3_AUTO_RESTART_RESET) | \
                                                  LF_TIMER_CONTROL3_RESET_SET(LF_TIMER_CONTROL3_RESET_RESET))
#define LF_TIMER_CONTROL3_HW_MASK                (32'h0 | \
                                                  LF_TIMER_CONTROL3_RESET_MASK)
#define LF_TIMER_CONTROL3_SW_MASK                (32'h0 | \
                                                  LF_TIMER_CONTROL3_ENABLE_MASK | \
                                                  LF_TIMER_CONTROL3_AUTO_RESTART_MASK | \
                                                  LF_TIMER_CONTROL3_RESET_MASK)

#define LF_TIMER_STATUS3_ADDRESS                 'h00000084
#define LF_TIMER_STATUS3_INTERRUPT_MSB           0
#define LF_TIMER_STATUS3_INTERRUPT_LSB           0
#define LF_TIMER_STATUS3_INTERRUPT_MASK          'h00000001
#define LF_TIMER_STATUS3_INTERRUPT_GET(x)        (((x) & LF_TIMER_STATUS3_INTERRUPT_MASK) >> LF_TIMER_STATUS3_INTERRUPT_LSB)
#define LF_TIMER_STATUS3_INTERRUPT_SET(x)        (((32'd0 | (x)) << LF_TIMER_STATUS3_INTERRUPT_LSB) & LF_TIMER_STATUS3_INTERRUPT_MASK)
#define LF_TIMER_STATUS3_INTERRUPT_RESET         1'h0
#define LF_TIMER_STATUS3_RESET                   (32'h0 | \
                                                  LF_TIMER_STATUS3_INTERRUPT_SET(LF_TIMER_STATUS3_INTERRUPT_RESET))
#define LF_TIMER_STATUS3_HW_MASK                 (32'h0 | \
                                                  LF_TIMER_STATUS3_INTERRUPT_MASK)
#define LF_TIMER_STATUS3_SW_MASK                 (32'h0 | \
                                                  LF_TIMER_STATUS3_INTERRUPT_MASK)

#define HF_TIMER_ADDRESS                         'h00000088
#define HF_TIMER_TARGET_MSB                      31
#define HF_TIMER_TARGET_LSB                      12
#define HF_TIMER_TARGET_MASK                     'hfffff000
#define HF_TIMER_TARGET_GET(x)                   (((x) & HF_TIMER_TARGET_MASK) >> HF_TIMER_TARGET_LSB)
#define HF_TIMER_TARGET_SET(x)                   (((32'd0 | (x)) << HF_TIMER_TARGET_LSB) & HF_TIMER_TARGET_MASK)
#define HF_TIMER_TARGET_RESET                    20'h0
#define HF_TIMER_RESET                           (32'h0 | \
                                                  HF_TIMER_TARGET_SET(HF_TIMER_TARGET_RESET))
#define HF_TIMER_HW_MASK                         (32'h0)
#define HF_TIMER_SW_MASK                         (32'h0 | \
                                                  HF_TIMER_TARGET_MASK)

#define HF_TIMER_COUNT_ADDRESS                   'h0000008c
#define HF_TIMER_COUNT_VALUE_MSB                 31
#define HF_TIMER_COUNT_VALUE_LSB                 12
#define HF_TIMER_COUNT_VALUE_MASK                'hfffff000
#define HF_TIMER_COUNT_VALUE_GET(x)              (((x) & HF_TIMER_COUNT_VALUE_MASK) >> HF_TIMER_COUNT_VALUE_LSB)
#define HF_TIMER_COUNT_VALUE_SET(x)              (((32'd0 | (x)) << HF_TIMER_COUNT_VALUE_LSB) & HF_TIMER_COUNT_VALUE_MASK)
#define HF_TIMER_COUNT_VALUE_RESET               20'h0
#define HF_TIMER_COUNT_RESET                     (32'h0 | \
                                                  HF_TIMER_COUNT_VALUE_SET(HF_TIMER_COUNT_VALUE_RESET))
#define HF_TIMER_COUNT_HW_MASK                   (32'h0 | \
                                                  HF_TIMER_COUNT_VALUE_MASK)
#define HF_TIMER_COUNT_SW_MASK                   (32'h0)

#define HF_LF_COUNT_ADDRESS                      'h00000090
#define HF_LF_COUNT_VALUE_MSB                    31
#define HF_LF_COUNT_VALUE_LSB                    0
#define HF_LF_COUNT_VALUE_MASK                   'hffffffff
#define HF_LF_COUNT_VALUE_GET(x)                 (((x) & HF_LF_COUNT_VALUE_MASK) >> HF_LF_COUNT_VALUE_LSB)
#define HF_LF_COUNT_VALUE_SET(x)                 (((32'd0 | (x)) << HF_LF_COUNT_VALUE_LSB) & HF_LF_COUNT_VALUE_MASK)
#define HF_LF_COUNT_VALUE_RESET                  32'h0
#define HF_LF_COUNT_RESET                        (32'h0 | \
                                                  HF_LF_COUNT_VALUE_SET(HF_LF_COUNT_VALUE_RESET))
#define HF_LF_COUNT_HW_MASK                      (32'h0 | \
                                                  HF_LF_COUNT_VALUE_MASK)
#define HF_LF_COUNT_SW_MASK                      (32'h0)

#define HF_TIMER_CONTROL_ADDRESS                 'h00000094
#define HF_TIMER_CONTROL_ENABLE_MSB              3
#define HF_TIMER_CONTROL_ENABLE_LSB              3
#define HF_TIMER_CONTROL_ENABLE_MASK             'h00000008
#define HF_TIMER_CONTROL_ENABLE_GET(x)           (((x) & HF_TIMER_CONTROL_ENABLE_MASK) >> HF_TIMER_CONTROL_ENABLE_LSB)
#define HF_TIMER_CONTROL_ENABLE_SET(x)           (((32'd0 | (x)) << HF_TIMER_CONTROL_ENABLE_LSB) & HF_TIMER_CONTROL_ENABLE_MASK)
#define HF_TIMER_CONTROL_ENABLE_RESET            1'h1
#define HF_TIMER_CONTROL_ON_MSB                  2
#define HF_TIMER_CONTROL_ON_LSB                  2
#define HF_TIMER_CONTROL_ON_MASK                 'h00000004
#define HF_TIMER_CONTROL_ON_GET(x)               (((x) & HF_TIMER_CONTROL_ON_MASK) >> HF_TIMER_CONTROL_ON_LSB)
#define HF_TIMER_CONTROL_ON_SET(x)               (((32'd0 | (x)) << HF_TIMER_CONTROL_ON_LSB) & HF_TIMER_CONTROL_ON_MASK)
#define HF_TIMER_CONTROL_ON_RESET                1'h0
#define HF_TIMER_CONTROL_AUTO_RESTART_MSB        1
#define HF_TIMER_CONTROL_AUTO_RESTART_LSB        1
#define HF_TIMER_CONTROL_AUTO_RESTART_MASK       'h00000002
#define HF_TIMER_CONTROL_AUTO_RESTART_GET(x)     (((x) & HF_TIMER_CONTROL_AUTO_RESTART_MASK) >> HF_TIMER_CONTROL_AUTO_RESTART_LSB)
#define HF_TIMER_CONTROL_AUTO_RESTART_SET(x)     (((32'd0 | (x)) << HF_TIMER_CONTROL_AUTO_RESTART_LSB) & HF_TIMER_CONTROL_AUTO_RESTART_MASK)
#define HF_TIMER_CONTROL_AUTO_RESTART_RESET      1'h0
#define HF_TIMER_CONTROL_RESET_MSB               0
#define HF_TIMER_CONTROL_RESET_LSB               0
#define HF_TIMER_CONTROL_RESET_MASK              'h00000001
#define HF_TIMER_CONTROL_RESET_GET(x)            (((x) & HF_TIMER_CONTROL_RESET_MASK) >> HF_TIMER_CONTROL_RESET_LSB)
#define HF_TIMER_CONTROL_RESET_SET(x)            (((32'd0 | (x)) << HF_TIMER_CONTROL_RESET_LSB) & HF_TIMER_CONTROL_RESET_MASK)
#define HF_TIMER_CONTROL_RESET_RESET             1'h0
#define HF_TIMER_CONTROL_RESET                   (32'h0 | \
                                                  HF_TIMER_CONTROL_ENABLE_SET(HF_TIMER_CONTROL_ENABLE_RESET) | \
                                                  HF_TIMER_CONTROL_ON_SET(HF_TIMER_CONTROL_ON_RESET) | \
                                                  HF_TIMER_CONTROL_AUTO_RESTART_SET(HF_TIMER_CONTROL_AUTO_RESTART_RESET) | \
                                                  HF_TIMER_CONTROL_RESET_SET(HF_TIMER_CONTROL_RESET_RESET))
#define HF_TIMER_CONTROL_HW_MASK                 (32'h0 | \
                                                  HF_TIMER_CONTROL_RESET_MASK)
#define HF_TIMER_CONTROL_SW_MASK                 (32'h0 | \
                                                  HF_TIMER_CONTROL_ENABLE_MASK | \
                                                  HF_TIMER_CONTROL_ON_MASK | \
                                                  HF_TIMER_CONTROL_AUTO_RESTART_MASK | \
                                                  HF_TIMER_CONTROL_RESET_MASK)

#define HF_TIMER_STATUS_ADDRESS                  'h00000098
#define HF_TIMER_STATUS_INTERRUPT_MSB            0
#define HF_TIMER_STATUS_INTERRUPT_LSB            0
#define HF_TIMER_STATUS_INTERRUPT_MASK           'h00000001
#define HF_TIMER_STATUS_INTERRUPT_GET(x)         (((x) & HF_TIMER_STATUS_INTERRUPT_MASK) >> HF_TIMER_STATUS_INTERRUPT_LSB)
#define HF_TIMER_STATUS_INTERRUPT_SET(x)         (((32'd0 | (x)) << HF_TIMER_STATUS_INTERRUPT_LSB) & HF_TIMER_STATUS_INTERRUPT_MASK)
#define HF_TIMER_STATUS_INTERRUPT_RESET          1'h0
#define HF_TIMER_STATUS_RESET                    (32'h0 | \
                                                  HF_TIMER_STATUS_INTERRUPT_SET(HF_TIMER_STATUS_INTERRUPT_RESET))
#define HF_TIMER_STATUS_HW_MASK                  (32'h0 | \
                                                  HF_TIMER_STATUS_INTERRUPT_MASK)
#define HF_TIMER_STATUS_SW_MASK                  (32'h0 | \
                                                  HF_TIMER_STATUS_INTERRUPT_MASK)

#define RTC_CONTROL_ADDRESS                      'h0000009c
#define RTC_CONTROL_ENABLE_MSB                   2
#define RTC_CONTROL_ENABLE_LSB                   2
#define RTC_CONTROL_ENABLE_MASK                  'h00000004
#define RTC_CONTROL_ENABLE_GET(x)                (((x) & RTC_CONTROL_ENABLE_MASK) >> RTC_CONTROL_ENABLE_LSB)
#define RTC_CONTROL_ENABLE_SET(x)                (((32'd0 | (x)) << RTC_CONTROL_ENABLE_LSB) & RTC_CONTROL_ENABLE_MASK)
#define RTC_CONTROL_ENABLE_RESET                 1'h0
#define RTC_CONTROL_LOAD_RTC_MSB                 1
#define RTC_CONTROL_LOAD_RTC_LSB                 1
#define RTC_CONTROL_LOAD_RTC_MASK                'h00000002
#define RTC_CONTROL_LOAD_RTC_GET(x)              (((x) & RTC_CONTROL_LOAD_RTC_MASK) >> RTC_CONTROL_LOAD_RTC_LSB)
#define RTC_CONTROL_LOAD_RTC_SET(x)              (((32'd0 | (x)) << RTC_CONTROL_LOAD_RTC_LSB) & RTC_CONTROL_LOAD_RTC_MASK)
#define RTC_CONTROL_LOAD_RTC_RESET               1'h0
#define RTC_CONTROL_LOAD_ALARM_MSB               0
#define RTC_CONTROL_LOAD_ALARM_LSB               0
#define RTC_CONTROL_LOAD_ALARM_MASK              'h00000001
#define RTC_CONTROL_LOAD_ALARM_GET(x)            (((x) & RTC_CONTROL_LOAD_ALARM_MASK) >> RTC_CONTROL_LOAD_ALARM_LSB)
#define RTC_CONTROL_LOAD_ALARM_SET(x)            (((32'd0 | (x)) << RTC_CONTROL_LOAD_ALARM_LSB) & RTC_CONTROL_LOAD_ALARM_MASK)
#define RTC_CONTROL_LOAD_ALARM_RESET             1'h0
#define RTC_CONTROL_RESET                        (32'h0 | \
                                                  RTC_CONTROL_ENABLE_SET(RTC_CONTROL_ENABLE_RESET) | \
                                                  RTC_CONTROL_LOAD_RTC_SET(RTC_CONTROL_LOAD_RTC_RESET) | \
                                                  RTC_CONTROL_LOAD_ALARM_SET(RTC_CONTROL_LOAD_ALARM_RESET))
#define RTC_CONTROL_HW_MASK                      (32'h0 | \
                                                  RTC_CONTROL_LOAD_RTC_MASK | \
                                                  RTC_CONTROL_LOAD_ALARM_MASK)
#define RTC_CONTROL_SW_MASK                      (32'h0 | \
                                                  RTC_CONTROL_ENABLE_MASK | \
                                                  RTC_CONTROL_LOAD_RTC_MASK | \
                                                  RTC_CONTROL_LOAD_ALARM_MASK)

#define RTC_TIME_ADDRESS                         'h000000a0
#define RTC_TIME_WEEK_DAY_MSB                    26
#define RTC_TIME_WEEK_DAY_LSB                    24
#define RTC_TIME_WEEK_DAY_MASK                   'h07000000
#define RTC_TIME_WEEK_DAY_GET(x)                 (((x) & RTC_TIME_WEEK_DAY_MASK) >> RTC_TIME_WEEK_DAY_LSB)
#define RTC_TIME_WEEK_DAY_SET(x)                 (((32'd0 | (x)) << RTC_TIME_WEEK_DAY_LSB) & RTC_TIME_WEEK_DAY_MASK)
#define RTC_TIME_WEEK_DAY_RESET                  3'h1
#define RTC_TIME_HOUR_MSB                        21
#define RTC_TIME_HOUR_LSB                        16
#define RTC_TIME_HOUR_MASK                       'h003f0000
#define RTC_TIME_HOUR_GET(x)                     (((x) & RTC_TIME_HOUR_MASK) >> RTC_TIME_HOUR_LSB)
#define RTC_TIME_HOUR_SET(x)                     (((32'd0 | (x)) << RTC_TIME_HOUR_LSB) & RTC_TIME_HOUR_MASK)
#define RTC_TIME_HOUR_RESET                      6'h12
#define RTC_TIME_MINUTE_MSB                      14
#define RTC_TIME_MINUTE_LSB                      8
#define RTC_TIME_MINUTE_MASK                     'h00007f00
#define RTC_TIME_MINUTE_GET(x)                   (((x) & RTC_TIME_MINUTE_MASK) >> RTC_TIME_MINUTE_LSB)
#define RTC_TIME_MINUTE_SET(x)                   (((32'd0 | (x)) << RTC_TIME_MINUTE_LSB) & RTC_TIME_MINUTE_MASK)
#define RTC_TIME_MINUTE_RESET                    7'h0
#define RTC_TIME_SECOND_MSB                      6
#define RTC_TIME_SECOND_LSB                      0
#define RTC_TIME_SECOND_MASK                     'h0000007f
#define RTC_TIME_SECOND_GET(x)                   (((x) & RTC_TIME_SECOND_MASK) >> RTC_TIME_SECOND_LSB)
#define RTC_TIME_SECOND_SET(x)                   (((32'd0 | (x)) << RTC_TIME_SECOND_LSB) & RTC_TIME_SECOND_MASK)
#define RTC_TIME_SECOND_RESET                    7'h0
#define RTC_TIME_RESET                           (32'h0 | \
                                                  RTC_TIME_WEEK_DAY_SET(RTC_TIME_WEEK_DAY_RESET) | \
                                                  RTC_TIME_HOUR_SET(RTC_TIME_HOUR_RESET) | \
                                                  RTC_TIME_MINUTE_SET(RTC_TIME_MINUTE_RESET) | \
                                                  RTC_TIME_SECOND_SET(RTC_TIME_SECOND_RESET))
#define RTC_TIME_HW_MASK                         (32'h0 | \
                                                  RTC_TIME_WEEK_DAY_MASK | \
                                                  RTC_TIME_HOUR_MASK | \
                                                  RTC_TIME_MINUTE_MASK | \
                                                  RTC_TIME_SECOND_MASK)
#define RTC_TIME_SW_MASK                         (32'h0)

#define RTC_DATE_ADDRESS                         'h000000a4
#define RTC_DATE_YEAR_MSB                        23
#define RTC_DATE_YEAR_LSB                        16
#define RTC_DATE_YEAR_MASK                       'h00ff0000
#define RTC_DATE_YEAR_GET(x)                     (((x) & RTC_DATE_YEAR_MASK) >> RTC_DATE_YEAR_LSB)
#define RTC_DATE_YEAR_SET(x)                     (((32'd0 | (x)) << RTC_DATE_YEAR_LSB) & RTC_DATE_YEAR_MASK)
#define RTC_DATE_YEAR_RESET                      8'h0
#define RTC_DATE_MONTH_MSB                       12
#define RTC_DATE_MONTH_LSB                       8
#define RTC_DATE_MONTH_MASK                      'h00001f00
#define RTC_DATE_MONTH_GET(x)                    (((x) & RTC_DATE_MONTH_MASK) >> RTC_DATE_MONTH_LSB)
#define RTC_DATE_MONTH_SET(x)                    (((32'd0 | (x)) << RTC_DATE_MONTH_LSB) & RTC_DATE_MONTH_MASK)
#define RTC_DATE_MONTH_RESET                     5'h1
#define RTC_DATE_MONTH_DAY_MSB                   5
#define RTC_DATE_MONTH_DAY_LSB                   0
#define RTC_DATE_MONTH_DAY_MASK                  'h0000003f
#define RTC_DATE_MONTH_DAY_GET(x)                (((x) & RTC_DATE_MONTH_DAY_MASK) >> RTC_DATE_MONTH_DAY_LSB)
#define RTC_DATE_MONTH_DAY_SET(x)                (((32'd0 | (x)) << RTC_DATE_MONTH_DAY_LSB) & RTC_DATE_MONTH_DAY_MASK)
#define RTC_DATE_MONTH_DAY_RESET                 6'h1
#define RTC_DATE_RESET                           (32'h0 | \
                                                  RTC_DATE_YEAR_SET(RTC_DATE_YEAR_RESET) | \
                                                  RTC_DATE_MONTH_SET(RTC_DATE_MONTH_RESET) | \
                                                  RTC_DATE_MONTH_DAY_SET(RTC_DATE_MONTH_DAY_RESET))
#define RTC_DATE_HW_MASK                         (32'h0 | \
                                                  RTC_DATE_YEAR_MASK | \
                                                  RTC_DATE_MONTH_MASK | \
                                                  RTC_DATE_MONTH_DAY_MASK)
#define RTC_DATE_SW_MASK                         (32'h0)

#define RTC_SET_TIME_ADDRESS                     'h000000a8
#define RTC_SET_TIME_WEEK_DAY_MSB                26
#define RTC_SET_TIME_WEEK_DAY_LSB                24
#define RTC_SET_TIME_WEEK_DAY_MASK               'h07000000
#define RTC_SET_TIME_WEEK_DAY_GET(x)             (((x) & RTC_SET_TIME_WEEK_DAY_MASK) >> RTC_SET_TIME_WEEK_DAY_LSB)
#define RTC_SET_TIME_WEEK_DAY_SET(x)             (((32'd0 | (x)) << RTC_SET_TIME_WEEK_DAY_LSB) & RTC_SET_TIME_WEEK_DAY_MASK)
#define RTC_SET_TIME_WEEK_DAY_RESET              3'h1
#define RTC_SET_TIME_HOUR_MSB                    21
#define RTC_SET_TIME_HOUR_LSB                    16
#define RTC_SET_TIME_HOUR_MASK                   'h003f0000
#define RTC_SET_TIME_HOUR_GET(x)                 (((x) & RTC_SET_TIME_HOUR_MASK) >> RTC_SET_TIME_HOUR_LSB)
#define RTC_SET_TIME_HOUR_SET(x)                 (((32'd0 | (x)) << RTC_SET_TIME_HOUR_LSB) & RTC_SET_TIME_HOUR_MASK)
#define RTC_SET_TIME_HOUR_RESET                  6'h0
#define RTC_SET_TIME_MINUTE_MSB                  14
#define RTC_SET_TIME_MINUTE_LSB                  8
#define RTC_SET_TIME_MINUTE_MASK                 'h00007f00
#define RTC_SET_TIME_MINUTE_GET(x)               (((x) & RTC_SET_TIME_MINUTE_MASK) >> RTC_SET_TIME_MINUTE_LSB)
#define RTC_SET_TIME_MINUTE_SET(x)               (((32'd0 | (x)) << RTC_SET_TIME_MINUTE_LSB) & RTC_SET_TIME_MINUTE_MASK)
#define RTC_SET_TIME_MINUTE_RESET                7'h0
#define RTC_SET_TIME_SECOND_MSB                  6
#define RTC_SET_TIME_SECOND_LSB                  0
#define RTC_SET_TIME_SECOND_MASK                 'h0000007f
#define RTC_SET_TIME_SECOND_GET(x)               (((x) & RTC_SET_TIME_SECOND_MASK) >> RTC_SET_TIME_SECOND_LSB)
#define RTC_SET_TIME_SECOND_SET(x)               (((32'd0 | (x)) << RTC_SET_TIME_SECOND_LSB) & RTC_SET_TIME_SECOND_MASK)
#define RTC_SET_TIME_SECOND_RESET                7'h0
#define RTC_SET_TIME_RESET                       (32'h0 | \
                                                  RTC_SET_TIME_WEEK_DAY_SET(RTC_SET_TIME_WEEK_DAY_RESET) | \
                                                  RTC_SET_TIME_HOUR_SET(RTC_SET_TIME_HOUR_RESET) | \
                                                  RTC_SET_TIME_MINUTE_SET(RTC_SET_TIME_MINUTE_RESET) | \
                                                  RTC_SET_TIME_SECOND_SET(RTC_SET_TIME_SECOND_RESET))
#define RTC_SET_TIME_HW_MASK                     (32'h0)
#define RTC_SET_TIME_SW_MASK                     (32'h0 | \
                                                  RTC_SET_TIME_WEEK_DAY_MASK | \
                                                  RTC_SET_TIME_HOUR_MASK | \
                                                  RTC_SET_TIME_MINUTE_MASK | \
                                                  RTC_SET_TIME_SECOND_MASK)

#define RTC_SET_DATE_ADDRESS                     'h000000ac
#define RTC_SET_DATE_YEAR_MSB                    23
#define RTC_SET_DATE_YEAR_LSB                    16
#define RTC_SET_DATE_YEAR_MASK                   'h00ff0000
#define RTC_SET_DATE_YEAR_GET(x)                 (((x) & RTC_SET_DATE_YEAR_MASK) >> RTC_SET_DATE_YEAR_LSB)
#define RTC_SET_DATE_YEAR_SET(x)                 (((32'd0 | (x)) << RTC_SET_DATE_YEAR_LSB) & RTC_SET_DATE_YEAR_MASK)
#define RTC_SET_DATE_YEAR_RESET                  8'h0
#define RTC_SET_DATE_MONTH_MSB                   12
#define RTC_SET_DATE_MONTH_LSB                   8
#define RTC_SET_DATE_MONTH_MASK                  'h00001f00
#define RTC_SET_DATE_MONTH_GET(x)                (((x) & RTC_SET_DATE_MONTH_MASK) >> RTC_SET_DATE_MONTH_LSB)
#define RTC_SET_DATE_MONTH_SET(x)                (((32'd0 | (x)) << RTC_SET_DATE_MONTH_LSB) & RTC_SET_DATE_MONTH_MASK)
#define RTC_SET_DATE_MONTH_RESET                 5'h1
#define RTC_SET_DATE_MONTH_DAY_MSB               5
#define RTC_SET_DATE_MONTH_DAY_LSB               0
#define RTC_SET_DATE_MONTH_DAY_MASK              'h0000003f
#define RTC_SET_DATE_MONTH_DAY_GET(x)            (((x) & RTC_SET_DATE_MONTH_DAY_MASK) >> RTC_SET_DATE_MONTH_DAY_LSB)
#define RTC_SET_DATE_MONTH_DAY_SET(x)            (((32'd0 | (x)) << RTC_SET_DATE_MONTH_DAY_LSB) & RTC_SET_DATE_MONTH_DAY_MASK)
#define RTC_SET_DATE_MONTH_DAY_RESET             6'h1
#define RTC_SET_DATE_RESET                       (32'h0 | \
                                                  RTC_SET_DATE_YEAR_SET(RTC_SET_DATE_YEAR_RESET) | \
                                                  RTC_SET_DATE_MONTH_SET(RTC_SET_DATE_MONTH_RESET) | \
                                                  RTC_SET_DATE_MONTH_DAY_SET(RTC_SET_DATE_MONTH_DAY_RESET))
#define RTC_SET_DATE_HW_MASK                     (32'h0)
#define RTC_SET_DATE_SW_MASK                     (32'h0 | \
                                                  RTC_SET_DATE_YEAR_MASK | \
                                                  RTC_SET_DATE_MONTH_MASK | \
                                                  RTC_SET_DATE_MONTH_DAY_MASK)

#define RTC_SET_ALARM_ADDRESS                    'h000000b0
#define RTC_SET_ALARM_HOUR_MSB                   21
#define RTC_SET_ALARM_HOUR_LSB                   16
#define RTC_SET_ALARM_HOUR_MASK                  'h003f0000
#define RTC_SET_ALARM_HOUR_GET(x)                (((x) & RTC_SET_ALARM_HOUR_MASK) >> RTC_SET_ALARM_HOUR_LSB)
#define RTC_SET_ALARM_HOUR_SET(x)                (((32'd0 | (x)) << RTC_SET_ALARM_HOUR_LSB) & RTC_SET_ALARM_HOUR_MASK)
#define RTC_SET_ALARM_HOUR_RESET                 6'h0
#define RTC_SET_ALARM_MINUTE_MSB                 14
#define RTC_SET_ALARM_MINUTE_LSB                 8
#define RTC_SET_ALARM_MINUTE_MASK                'h00007f00
#define RTC_SET_ALARM_MINUTE_GET(x)              (((x) & RTC_SET_ALARM_MINUTE_MASK) >> RTC_SET_ALARM_MINUTE_LSB)
#define RTC_SET_ALARM_MINUTE_SET(x)              (((32'd0 | (x)) << RTC_SET_ALARM_MINUTE_LSB) & RTC_SET_ALARM_MINUTE_MASK)
#define RTC_SET_ALARM_MINUTE_RESET               7'h0
#define RTC_SET_ALARM_SECOND_MSB                 6
#define RTC_SET_ALARM_SECOND_LSB                 0
#define RTC_SET_ALARM_SECOND_MASK                'h0000007f
#define RTC_SET_ALARM_SECOND_GET(x)              (((x) & RTC_SET_ALARM_SECOND_MASK) >> RTC_SET_ALARM_SECOND_LSB)
#define RTC_SET_ALARM_SECOND_SET(x)              (((32'd0 | (x)) << RTC_SET_ALARM_SECOND_LSB) & RTC_SET_ALARM_SECOND_MASK)
#define RTC_SET_ALARM_SECOND_RESET               7'h0
#define RTC_SET_ALARM_RESET                      (32'h0 | \
                                                  RTC_SET_ALARM_HOUR_SET(RTC_SET_ALARM_HOUR_RESET) | \
                                                  RTC_SET_ALARM_MINUTE_SET(RTC_SET_ALARM_MINUTE_RESET) | \
                                                  RTC_SET_ALARM_SECOND_SET(RTC_SET_ALARM_SECOND_RESET))
#define RTC_SET_ALARM_HW_MASK                    (32'h0)
#define RTC_SET_ALARM_SW_MASK                    (32'h0 | \
                                                  RTC_SET_ALARM_HOUR_MASK | \
                                                  RTC_SET_ALARM_MINUTE_MASK | \
                                                  RTC_SET_ALARM_SECOND_MASK)

#define RTC_CONFIG_ADDRESS                       'h000000b4
#define RTC_CONFIG_BCD_MSB                       2
#define RTC_CONFIG_BCD_LSB                       2
#define RTC_CONFIG_BCD_MASK                      'h00000004
#define RTC_CONFIG_BCD_GET(x)                    (((x) & RTC_CONFIG_BCD_MASK) >> RTC_CONFIG_BCD_LSB)
#define RTC_CONFIG_BCD_SET(x)                    (((32'd0 | (x)) << RTC_CONFIG_BCD_LSB) & RTC_CONFIG_BCD_MASK)
#define RTC_CONFIG_BCD_RESET                     1'h1
#define RTC_CONFIG_TWELVE_HOUR_MSB               1
#define RTC_CONFIG_TWELVE_HOUR_LSB               1
#define RTC_CONFIG_TWELVE_HOUR_MASK              'h00000002
#define RTC_CONFIG_TWELVE_HOUR_GET(x)            (((x) & RTC_CONFIG_TWELVE_HOUR_MASK) >> RTC_CONFIG_TWELVE_HOUR_LSB)
#define RTC_CONFIG_TWELVE_HOUR_SET(x)            (((32'd0 | (x)) << RTC_CONFIG_TWELVE_HOUR_LSB) & RTC_CONFIG_TWELVE_HOUR_MASK)
#define RTC_CONFIG_TWELVE_HOUR_RESET             1'h1
#define RTC_CONFIG_DSE_MSB                       0
#define RTC_CONFIG_DSE_LSB                       0
#define RTC_CONFIG_DSE_MASK                      'h00000001
#define RTC_CONFIG_DSE_GET(x)                    (((x) & RTC_CONFIG_DSE_MASK) >> RTC_CONFIG_DSE_LSB)
#define RTC_CONFIG_DSE_SET(x)                    (((32'd0 | (x)) << RTC_CONFIG_DSE_LSB) & RTC_CONFIG_DSE_MASK)
#define RTC_CONFIG_DSE_RESET                     1'h1
#define RTC_CONFIG_RESET                         (32'h0 | \
                                                  RTC_CONFIG_BCD_SET(RTC_CONFIG_BCD_RESET) | \
                                                  RTC_CONFIG_TWELVE_HOUR_SET(RTC_CONFIG_TWELVE_HOUR_RESET) | \
                                                  RTC_CONFIG_DSE_SET(RTC_CONFIG_DSE_RESET))
#define RTC_CONFIG_HW_MASK                       (32'h0)
#define RTC_CONFIG_SW_MASK                       (32'h0 | \
                                                  RTC_CONFIG_BCD_MASK | \
                                                  RTC_CONFIG_TWELVE_HOUR_MASK | \
                                                  RTC_CONFIG_DSE_MASK)

#define RTC_ALARM_STATUS_ADDRESS                 'h000000b8
#define RTC_ALARM_STATUS_ENABLE_MSB              1
#define RTC_ALARM_STATUS_ENABLE_LSB              1
#define RTC_ALARM_STATUS_ENABLE_MASK             'h00000002
#define RTC_ALARM_STATUS_ENABLE_GET(x)           (((x) & RTC_ALARM_STATUS_ENABLE_MASK) >> RTC_ALARM_STATUS_ENABLE_LSB)
#define RTC_ALARM_STATUS_ENABLE_SET(x)           (((32'd0 | (x)) << RTC_ALARM_STATUS_ENABLE_LSB) & RTC_ALARM_STATUS_ENABLE_MASK)
#define RTC_ALARM_STATUS_ENABLE_RESET            1'h0
#define RTC_ALARM_STATUS_INTERRUPT_MSB           0
#define RTC_ALARM_STATUS_INTERRUPT_LSB           0
#define RTC_ALARM_STATUS_INTERRUPT_MASK          'h00000001
#define RTC_ALARM_STATUS_INTERRUPT_GET(x)        (((x) & RTC_ALARM_STATUS_INTERRUPT_MASK) >> RTC_ALARM_STATUS_INTERRUPT_LSB)
#define RTC_ALARM_STATUS_INTERRUPT_SET(x)        (((32'd0 | (x)) << RTC_ALARM_STATUS_INTERRUPT_LSB) & RTC_ALARM_STATUS_INTERRUPT_MASK)
#define RTC_ALARM_STATUS_INTERRUPT_RESET         1'h0
#define RTC_ALARM_STATUS_RESET                   (32'h0 | \
                                                  RTC_ALARM_STATUS_ENABLE_SET(RTC_ALARM_STATUS_ENABLE_RESET) | \
                                                  RTC_ALARM_STATUS_INTERRUPT_SET(RTC_ALARM_STATUS_INTERRUPT_RESET))
#define RTC_ALARM_STATUS_HW_MASK                 (32'h0 | \
                                                  RTC_ALARM_STATUS_ENABLE_MASK | \
                                                  RTC_ALARM_STATUS_INTERRUPT_MASK)
#define RTC_ALARM_STATUS_SW_MASK                 (32'h0 | \
                                                  RTC_ALARM_STATUS_ENABLE_MASK | \
                                                  RTC_ALARM_STATUS_INTERRUPT_MASK)

#define UART_WAKEUP_ADDRESS                      'h000000bc
#define UART_WAKEUP_ENABLE_MSB                   0
#define UART_WAKEUP_ENABLE_LSB                   0
#define UART_WAKEUP_ENABLE_MASK                  'h00000001
#define UART_WAKEUP_ENABLE_GET(x)                (((x) & UART_WAKEUP_ENABLE_MASK) >> UART_WAKEUP_ENABLE_LSB)
#define UART_WAKEUP_ENABLE_SET(x)                (((32'd0 | (x)) << UART_WAKEUP_ENABLE_LSB) & UART_WAKEUP_ENABLE_MASK)
#define UART_WAKEUP_ENABLE_RESET                 1'h0
#define UART_WAKEUP_RESET                        (32'h0 | \
                                                  UART_WAKEUP_ENABLE_SET(UART_WAKEUP_ENABLE_RESET))
#define UART_WAKEUP_HW_MASK                      (32'h0)
#define UART_WAKEUP_SW_MASK                      (32'h0 | \
                                                  UART_WAKEUP_ENABLE_MASK)

#define RESET_CAUSE_ADDRESS                      'h000000c0
#define RESET_CAUSE_LAST_MSB                     2
#define RESET_CAUSE_LAST_LSB                     0
#define RESET_CAUSE_LAST_MASK                    'h00000007
#define RESET_CAUSE_LAST_GET(x)                  (((x) & RESET_CAUSE_LAST_MASK) >> RESET_CAUSE_LAST_LSB)
#define RESET_CAUSE_LAST_SET(x)                  (((32'd0 | (x)) << RESET_CAUSE_LAST_LSB) & RESET_CAUSE_LAST_MASK)
#define RESET_CAUSE_LAST_RESET                   3'h0
#define RESET_CAUSE_RESET                        (32'h0 | \
                                                  RESET_CAUSE_LAST_SET(RESET_CAUSE_LAST_RESET))
#define RESET_CAUSE_HW_MASK                      (32'h0 | \
                                                  RESET_CAUSE_LAST_MASK)
#define RESET_CAUSE_SW_MASK                      (32'h0)

#define SYSTEM_SLEEP_ADDRESS                     'h000000c4
#define SYSTEM_SLEEP_HOST_IF_MSB                 4
#define SYSTEM_SLEEP_HOST_IF_LSB                 4
#define SYSTEM_SLEEP_HOST_IF_MASK                'h00000010
#define SYSTEM_SLEEP_HOST_IF_GET(x)              (((x) & SYSTEM_SLEEP_HOST_IF_MASK) >> SYSTEM_SLEEP_HOST_IF_LSB)
#define SYSTEM_SLEEP_HOST_IF_SET(x)              (((32'd0 | (x)) << SYSTEM_SLEEP_HOST_IF_LSB) & SYSTEM_SLEEP_HOST_IF_MASK)
#define SYSTEM_SLEEP_HOST_IF_RESET               1'h1
#define SYSTEM_SLEEP_MBOX_MSB                    3
#define SYSTEM_SLEEP_MBOX_LSB                    3
#define SYSTEM_SLEEP_MBOX_MASK                   'h00000008
#define SYSTEM_SLEEP_MBOX_GET(x)                 (((x) & SYSTEM_SLEEP_MBOX_MASK) >> SYSTEM_SLEEP_MBOX_LSB)
#define SYSTEM_SLEEP_MBOX_SET(x)                 (((32'd0 | (x)) << SYSTEM_SLEEP_MBOX_LSB) & SYSTEM_SLEEP_MBOX_MASK)
#define SYSTEM_SLEEP_MBOX_RESET                  1'h1
#define SYSTEM_SLEEP_MAC_IF_MSB                  2
#define SYSTEM_SLEEP_MAC_IF_LSB                  2
#define SYSTEM_SLEEP_MAC_IF_MASK                 'h00000004
#define SYSTEM_SLEEP_MAC_IF_GET(x)               (((x) & SYSTEM_SLEEP_MAC_IF_MASK) >> SYSTEM_SLEEP_MAC_IF_LSB)
#define SYSTEM_SLEEP_MAC_IF_SET(x)               (((32'd0 | (x)) << SYSTEM_SLEEP_MAC_IF_LSB) & SYSTEM_SLEEP_MAC_IF_MASK)
#define SYSTEM_SLEEP_MAC_IF_RESET                1'h1
#define SYSTEM_SLEEP_LIGHT_MSB                   1
#define SYSTEM_SLEEP_LIGHT_LSB                   1
#define SYSTEM_SLEEP_LIGHT_MASK                  'h00000002
#define SYSTEM_SLEEP_LIGHT_GET(x)                (((x) & SYSTEM_SLEEP_LIGHT_MASK) >> SYSTEM_SLEEP_LIGHT_LSB)
#define SYSTEM_SLEEP_LIGHT_SET(x)                (((32'd0 | (x)) << SYSTEM_SLEEP_LIGHT_LSB) & SYSTEM_SLEEP_LIGHT_MASK)
#define SYSTEM_SLEEP_LIGHT_RESET                 1'h0
#define SYSTEM_SLEEP_DISABLE_MSB                 0
#define SYSTEM_SLEEP_DISABLE_LSB                 0
#define SYSTEM_SLEEP_DISABLE_MASK                'h00000001
#define SYSTEM_SLEEP_DISABLE_GET(x)              (((x) & SYSTEM_SLEEP_DISABLE_MASK) >> SYSTEM_SLEEP_DISABLE_LSB)
#define SYSTEM_SLEEP_DISABLE_SET(x)              (((32'd0 | (x)) << SYSTEM_SLEEP_DISABLE_LSB) & SYSTEM_SLEEP_DISABLE_MASK)
#define SYSTEM_SLEEP_DISABLE_RESET               1'h1
#define SYSTEM_SLEEP_RESET                       (32'h0 | \
                                                  SYSTEM_SLEEP_HOST_IF_SET(SYSTEM_SLEEP_HOST_IF_RESET) | \
                                                  SYSTEM_SLEEP_MBOX_SET(SYSTEM_SLEEP_MBOX_RESET) | \
                                                  SYSTEM_SLEEP_MAC_IF_SET(SYSTEM_SLEEP_MAC_IF_RESET) | \
                                                  SYSTEM_SLEEP_LIGHT_SET(SYSTEM_SLEEP_LIGHT_RESET) | \
                                                  SYSTEM_SLEEP_DISABLE_SET(SYSTEM_SLEEP_DISABLE_RESET))
#define SYSTEM_SLEEP_HW_MASK                     (32'h0 | \
                                                  SYSTEM_SLEEP_HOST_IF_MASK | \
                                                  SYSTEM_SLEEP_MBOX_MASK | \
                                                  SYSTEM_SLEEP_MAC_IF_MASK)
#define SYSTEM_SLEEP_SW_MASK                     (32'h0 | \
                                                  SYSTEM_SLEEP_LIGHT_MASK | \
                                                  SYSTEM_SLEEP_DISABLE_MASK)

#define SDIO_WRAPPER_ADDRESS                     'h000000c8
#define SDIO_WRAPPER_SLEEP_MSB                   3
#define SDIO_WRAPPER_SLEEP_LSB                   3
#define SDIO_WRAPPER_SLEEP_MASK                  'h00000008
#define SDIO_WRAPPER_SLEEP_GET(x)                (((x) & SDIO_WRAPPER_SLEEP_MASK) >> SDIO_WRAPPER_SLEEP_LSB)
#define SDIO_WRAPPER_SLEEP_SET(x)                (((32'd0 | (x)) << SDIO_WRAPPER_SLEEP_LSB) & SDIO_WRAPPER_SLEEP_MASK)
#define SDIO_WRAPPER_SLEEP_RESET                 1'h1
#define SDIO_WRAPPER_WAKEUP_MSB                  2
#define SDIO_WRAPPER_WAKEUP_LSB                  2
#define SDIO_WRAPPER_WAKEUP_MASK                 'h00000004
#define SDIO_WRAPPER_WAKEUP_GET(x)               (((x) & SDIO_WRAPPER_WAKEUP_MASK) >> SDIO_WRAPPER_WAKEUP_LSB)
#define SDIO_WRAPPER_WAKEUP_SET(x)               (((32'd0 | (x)) << SDIO_WRAPPER_WAKEUP_LSB) & SDIO_WRAPPER_WAKEUP_MASK)
#define SDIO_WRAPPER_WAKEUP_RESET                1'h1
#define SDIO_WRAPPER_SOC_ON_MSB                  1
#define SDIO_WRAPPER_SOC_ON_LSB                  1
#define SDIO_WRAPPER_SOC_ON_MASK                 'h00000002
#define SDIO_WRAPPER_SOC_ON_GET(x)               (((x) & SDIO_WRAPPER_SOC_ON_MASK) >> SDIO_WRAPPER_SOC_ON_LSB)
#define SDIO_WRAPPER_SOC_ON_SET(x)               (((32'd0 | (x)) << SDIO_WRAPPER_SOC_ON_LSB) & SDIO_WRAPPER_SOC_ON_MASK)
#define SDIO_WRAPPER_SOC_ON_RESET                1'h1
#define SDIO_WRAPPER_ON_MSB                      0
#define SDIO_WRAPPER_ON_LSB                      0
#define SDIO_WRAPPER_ON_MASK                     'h00000001
#define SDIO_WRAPPER_ON_GET(x)                   (((x) & SDIO_WRAPPER_ON_MASK) >> SDIO_WRAPPER_ON_LSB)
#define SDIO_WRAPPER_ON_SET(x)                   (((32'd0 | (x)) << SDIO_WRAPPER_ON_LSB) & SDIO_WRAPPER_ON_MASK)
#define SDIO_WRAPPER_ON_RESET                    1'h1
#define SDIO_WRAPPER_RESET                       (32'h0 | \
                                                  SDIO_WRAPPER_SLEEP_SET(SDIO_WRAPPER_SLEEP_RESET) | \
                                                  SDIO_WRAPPER_WAKEUP_SET(SDIO_WRAPPER_WAKEUP_RESET) | \
                                                  SDIO_WRAPPER_SOC_ON_SET(SDIO_WRAPPER_SOC_ON_RESET) | \
                                                  SDIO_WRAPPER_ON_SET(SDIO_WRAPPER_ON_RESET))
#define SDIO_WRAPPER_HW_MASK                     (32'h0)
#define SDIO_WRAPPER_SW_MASK                     (32'h0 | \
                                                  SDIO_WRAPPER_SLEEP_MASK | \
                                                  SDIO_WRAPPER_WAKEUP_MASK | \
                                                  SDIO_WRAPPER_SOC_ON_MASK | \
                                                  SDIO_WRAPPER_ON_MASK)

#define MAC_SLEEP_CONTROL_ADDRESS                'h000000cc
#define MAC_SLEEP_CONTROL_ENABLE_MSB             1
#define MAC_SLEEP_CONTROL_ENABLE_LSB             0
#define MAC_SLEEP_CONTROL_ENABLE_MASK            'h00000003
#define MAC_SLEEP_CONTROL_ENABLE_GET(x)          (((x) & MAC_SLEEP_CONTROL_ENABLE_MASK) >> MAC_SLEEP_CONTROL_ENABLE_LSB)
#define MAC_SLEEP_CONTROL_ENABLE_SET(x)          (((32'd0 | (x)) << MAC_SLEEP_CONTROL_ENABLE_LSB) & MAC_SLEEP_CONTROL_ENABLE_MASK)
#define MAC_SLEEP_CONTROL_ENABLE_RESET           2'h1
#define MAC_SLEEP_CONTROL_RESET                  (32'h0 | \
                                                  MAC_SLEEP_CONTROL_ENABLE_SET(MAC_SLEEP_CONTROL_ENABLE_RESET))
#define MAC_SLEEP_CONTROL_HW_MASK                (32'h0)
#define MAC_SLEEP_CONTROL_SW_MASK                (32'h0 | \
                                                  MAC_SLEEP_CONTROL_ENABLE_MASK)

#define KEEP_AWAKE_ADDRESS                       'h000000d0
#define KEEP_AWAKE_COUNT_MSB                     7
#define KEEP_AWAKE_COUNT_LSB                     0
#define KEEP_AWAKE_COUNT_MASK                    'h000000ff
#define KEEP_AWAKE_COUNT_GET(x)                  (((x) & KEEP_AWAKE_COUNT_MASK) >> KEEP_AWAKE_COUNT_LSB)
#define KEEP_AWAKE_COUNT_SET(x)                  (((32'd0 | (x)) << KEEP_AWAKE_COUNT_LSB) & KEEP_AWAKE_COUNT_MASK)
#define KEEP_AWAKE_COUNT_RESET                   8'h2
#define KEEP_AWAKE_RESET                         (32'h0 | \
                                                  KEEP_AWAKE_COUNT_SET(KEEP_AWAKE_COUNT_RESET))
#define KEEP_AWAKE_HW_MASK                       (32'h0)
#define KEEP_AWAKE_SW_MASK                       (32'h0 | \
                                                  KEEP_AWAKE_COUNT_MASK)

#define LPO_CAL_TIME_ADDRESS                     'h000000d4
#define LPO_CAL_TIME_LENGTH_MSB                  13
#define LPO_CAL_TIME_LENGTH_LSB                  0
#define LPO_CAL_TIME_LENGTH_MASK                 'h00003fff
#define LPO_CAL_TIME_LENGTH_GET(x)               (((x) & LPO_CAL_TIME_LENGTH_MASK) >> LPO_CAL_TIME_LENGTH_LSB)
#define LPO_CAL_TIME_LENGTH_SET(x)               (((32'd0 | (x)) << LPO_CAL_TIME_LENGTH_LSB) & LPO_CAL_TIME_LENGTH_MASK)
#define LPO_CAL_TIME_LENGTH_RESET                14'h421
#define LPO_CAL_TIME_RESET                       (32'h0 | \
                                                  LPO_CAL_TIME_LENGTH_SET(LPO_CAL_TIME_LENGTH_RESET))
#define LPO_CAL_TIME_HW_MASK                     (32'h0)
#define LPO_CAL_TIME_SW_MASK                     (32'h0 | \
                                                  LPO_CAL_TIME_LENGTH_MASK)

#define LPO_INIT_DIVIDEND_INT_ADDRESS            'h000000d8
#define LPO_INIT_DIVIDEND_INT_VALUE_MSB          23
#define LPO_INIT_DIVIDEND_INT_VALUE_LSB          0
#define LPO_INIT_DIVIDEND_INT_VALUE_MASK         'h00ffffff
#define LPO_INIT_DIVIDEND_INT_VALUE_GET(x)       (((x) & LPO_INIT_DIVIDEND_INT_VALUE_MASK) >> LPO_INIT_DIVIDEND_INT_VALUE_LSB)
#define LPO_INIT_DIVIDEND_INT_VALUE_SET(x)       (((32'd0 | (x)) << LPO_INIT_DIVIDEND_INT_VALUE_LSB) & LPO_INIT_DIVIDEND_INT_VALUE_MASK)
#define LPO_INIT_DIVIDEND_INT_VALUE_RESET        24'hcce41
#define LPO_INIT_DIVIDEND_INT_RESET              (32'h0 | \
                                                  LPO_INIT_DIVIDEND_INT_VALUE_SET(LPO_INIT_DIVIDEND_INT_VALUE_RESET))
#define LPO_INIT_DIVIDEND_INT_HW_MASK            (32'h0)
#define LPO_INIT_DIVIDEND_INT_SW_MASK            (32'h0 | \
                                                  LPO_INIT_DIVIDEND_INT_VALUE_MASK)

#define LPO_INIT_DIVIDEND_FRACTION_ADDRESS       'h000000dc
#define LPO_INIT_DIVIDEND_FRACTION_VALUE_MSB     10
#define LPO_INIT_DIVIDEND_FRACTION_VALUE_LSB     0
#define LPO_INIT_DIVIDEND_FRACTION_VALUE_MASK    'h000007ff
#define LPO_INIT_DIVIDEND_FRACTION_VALUE_GET(x)  (((x) & LPO_INIT_DIVIDEND_FRACTION_VALUE_MASK) >> LPO_INIT_DIVIDEND_FRACTION_VALUE_LSB)
#define LPO_INIT_DIVIDEND_FRACTION_VALUE_SET(x)  (((32'd0 | (x)) << LPO_INIT_DIVIDEND_FRACTION_VALUE_LSB) & LPO_INIT_DIVIDEND_FRACTION_VALUE_MASK)
#define LPO_INIT_DIVIDEND_FRACTION_VALUE_RESET   11'h330
#define LPO_INIT_DIVIDEND_FRACTION_RESET         (32'h0 | \
                                                  LPO_INIT_DIVIDEND_FRACTION_VALUE_SET(LPO_INIT_DIVIDEND_FRACTION_VALUE_RESET))
#define LPO_INIT_DIVIDEND_FRACTION_HW_MASK       (32'h0)
#define LPO_INIT_DIVIDEND_FRACTION_SW_MASK       (32'h0 | \
                                                  LPO_INIT_DIVIDEND_FRACTION_VALUE_MASK)

#define LPO_CAL_ADDRESS                          'h000000e0
#define LPO_CAL_ENABLE_MSB                       20
#define LPO_CAL_ENABLE_LSB                       20
#define LPO_CAL_ENABLE_MASK                      'h00100000
#define LPO_CAL_ENABLE_GET(x)                    (((x) & LPO_CAL_ENABLE_MASK) >> LPO_CAL_ENABLE_LSB)
#define LPO_CAL_ENABLE_SET(x)                    (((32'd0 | (x)) << LPO_CAL_ENABLE_LSB) & LPO_CAL_ENABLE_MASK)
#define LPO_CAL_ENABLE_RESET                     1'h0
#define LPO_CAL_COUNT_MSB                        19
#define LPO_CAL_COUNT_LSB                        0
#define LPO_CAL_COUNT_MASK                       'h000fffff
#define LPO_CAL_COUNT_GET(x)                     (((x) & LPO_CAL_COUNT_MASK) >> LPO_CAL_COUNT_LSB)
#define LPO_CAL_COUNT_SET(x)                     (((32'd0 | (x)) << LPO_CAL_COUNT_LSB) & LPO_CAL_COUNT_MASK)
#define LPO_CAL_COUNT_RESET                      20'h12c00
#define LPO_CAL_RESET                            (32'h0 | \
                                                  LPO_CAL_ENABLE_SET(LPO_CAL_ENABLE_RESET) | \
                                                  LPO_CAL_COUNT_SET(LPO_CAL_COUNT_RESET))
#define LPO_CAL_HW_MASK                          (32'h0 | \
                                                  LPO_CAL_COUNT_MASK)
#define LPO_CAL_SW_MASK                          (32'h0 | \
                                                  LPO_CAL_ENABLE_MASK)

#define LPO_CAL_TEST_CONTROL_ADDRESS             'h000000e4
#define LPO_CAL_TEST_CONTROL_ENABLE_MSB          5
#define LPO_CAL_TEST_CONTROL_ENABLE_LSB          5
#define LPO_CAL_TEST_CONTROL_ENABLE_MASK         'h00000020
#define LPO_CAL_TEST_CONTROL_ENABLE_GET(x)       (((x) & LPO_CAL_TEST_CONTROL_ENABLE_MASK) >> LPO_CAL_TEST_CONTROL_ENABLE_LSB)
#define LPO_CAL_TEST_CONTROL_ENABLE_SET(x)       (((32'd0 | (x)) << LPO_CAL_TEST_CONTROL_ENABLE_LSB) & LPO_CAL_TEST_CONTROL_ENABLE_MASK)
#define LPO_CAL_TEST_CONTROL_ENABLE_RESET        1'h0
#define LPO_CAL_TEST_CONTROL_RTC_CYCLES_MSB      4
#define LPO_CAL_TEST_CONTROL_RTC_CYCLES_LSB      0
#define LPO_CAL_TEST_CONTROL_RTC_CYCLES_MASK     'h0000001f
#define LPO_CAL_TEST_CONTROL_RTC_CYCLES_GET(x)   (((x) & LPO_CAL_TEST_CONTROL_RTC_CYCLES_MASK) >> LPO_CAL_TEST_CONTROL_RTC_CYCLES_LSB)
#define LPO_CAL_TEST_CONTROL_RTC_CYCLES_SET(x)   (((32'd0 | (x)) << LPO_CAL_TEST_CONTROL_RTC_CYCLES_LSB) & LPO_CAL_TEST_CONTROL_RTC_CYCLES_MASK)
#define LPO_CAL_TEST_CONTROL_RTC_CYCLES_RESET    5'h0
#define LPO_CAL_TEST_CONTROL_RESET               (32'h0 | \
                                                  LPO_CAL_TEST_CONTROL_ENABLE_SET(LPO_CAL_TEST_CONTROL_ENABLE_RESET) | \
                                                  LPO_CAL_TEST_CONTROL_RTC_CYCLES_SET(LPO_CAL_TEST_CONTROL_RTC_CYCLES_RESET))
#define LPO_CAL_TEST_CONTROL_HW_MASK             (32'h0)
#define LPO_CAL_TEST_CONTROL_SW_MASK             (32'h0 | \
                                                  LPO_CAL_TEST_CONTROL_ENABLE_MASK | \
                                                  LPO_CAL_TEST_CONTROL_RTC_CYCLES_MASK)

#define LPO_CAL_TEST_STATUS_ADDRESS              'h000000e8
#define LPO_CAL_TEST_STATUS_READY_MSB            16
#define LPO_CAL_TEST_STATUS_READY_LSB            16
#define LPO_CAL_TEST_STATUS_READY_MASK           'h00010000
#define LPO_CAL_TEST_STATUS_READY_GET(x)         (((x) & LPO_CAL_TEST_STATUS_READY_MASK) >> LPO_CAL_TEST_STATUS_READY_LSB)
#define LPO_CAL_TEST_STATUS_READY_SET(x)         (((32'd0 | (x)) << LPO_CAL_TEST_STATUS_READY_LSB) & LPO_CAL_TEST_STATUS_READY_MASK)
#define LPO_CAL_TEST_STATUS_READY_RESET          1'h0
#define LPO_CAL_TEST_STATUS_COUNT_MSB            15
#define LPO_CAL_TEST_STATUS_COUNT_LSB            0
#define LPO_CAL_TEST_STATUS_COUNT_MASK           'h0000ffff
#define LPO_CAL_TEST_STATUS_COUNT_GET(x)         (((x) & LPO_CAL_TEST_STATUS_COUNT_MASK) >> LPO_CAL_TEST_STATUS_COUNT_LSB)
#define LPO_CAL_TEST_STATUS_COUNT_SET(x)         (((32'd0 | (x)) << LPO_CAL_TEST_STATUS_COUNT_LSB) & LPO_CAL_TEST_STATUS_COUNT_MASK)
#define LPO_CAL_TEST_STATUS_COUNT_RESET          16'h0
#define LPO_CAL_TEST_STATUS_RESET                (32'h0 | \
                                                  LPO_CAL_TEST_STATUS_READY_SET(LPO_CAL_TEST_STATUS_READY_RESET) | \
                                                  LPO_CAL_TEST_STATUS_COUNT_SET(LPO_CAL_TEST_STATUS_COUNT_RESET))
#define LPO_CAL_TEST_STATUS_HW_MASK              (32'h0 | \
                                                  LPO_CAL_TEST_STATUS_READY_MASK | \
                                                  LPO_CAL_TEST_STATUS_COUNT_MASK)
#define LPO_CAL_TEST_STATUS_SW_MASK              (32'h0)

#define CHIP_ID_ADDRESS                          'h000000ec
#define CHIP_ID_DEVICE_ID_MSB                    31
#define CHIP_ID_DEVICE_ID_LSB                    16
#define CHIP_ID_DEVICE_ID_MASK                   'hffff0000
#define CHIP_ID_DEVICE_ID_GET(x)                 (((x) & CHIP_ID_DEVICE_ID_MASK) >> CHIP_ID_DEVICE_ID_LSB)
#define CHIP_ID_DEVICE_ID_SET(x)                 (((32'd0 | (x)) << CHIP_ID_DEVICE_ID_LSB) & CHIP_ID_DEVICE_ID_MASK)
#define CHIP_ID_DEVICE_ID_RESET                  16'h0
#define CHIP_ID_CONFIG_ID_MSB                    15
#define CHIP_ID_CONFIG_ID_LSB                    4
#define CHIP_ID_CONFIG_ID_MASK                   'h0000fff0
#define CHIP_ID_CONFIG_ID_GET(x)                 (((x) & CHIP_ID_CONFIG_ID_MASK) >> CHIP_ID_CONFIG_ID_LSB)
#define CHIP_ID_CONFIG_ID_SET(x)                 (((32'd0 | (x)) << CHIP_ID_CONFIG_ID_LSB) & CHIP_ID_CONFIG_ID_MASK)
#define CHIP_ID_CONFIG_ID_RESET                  12'h0
#define CHIP_ID_VERSION_ID_MSB                   3
#define CHIP_ID_VERSION_ID_LSB                   0
#define CHIP_ID_VERSION_ID_MASK                  'h0000000f
#define CHIP_ID_VERSION_ID_GET(x)                (((x) & CHIP_ID_VERSION_ID_MASK) >> CHIP_ID_VERSION_ID_LSB)
#define CHIP_ID_VERSION_ID_SET(x)                (((32'd0 | (x)) << CHIP_ID_VERSION_ID_LSB) & CHIP_ID_VERSION_ID_MASK)
#define CHIP_ID_VERSION_ID_RESET                 4'h1
#define CHIP_ID_RESET                            (32'h0 | \
                                                  CHIP_ID_DEVICE_ID_SET(CHIP_ID_DEVICE_ID_RESET) | \
                                                  CHIP_ID_CONFIG_ID_SET(CHIP_ID_CONFIG_ID_RESET) | \
                                                  CHIP_ID_VERSION_ID_SET(CHIP_ID_VERSION_ID_RESET))
#define CHIP_ID_HW_MASK                          (32'h0 | \
                                                  CHIP_ID_DEVICE_ID_MASK | \
                                                  CHIP_ID_CONFIG_ID_MASK | \
                                                  CHIP_ID_VERSION_ID_MASK)
#define CHIP_ID_SW_MASK                          (32'h0)

#define DERIVED_RTC_CLK_ADDRESS                  'h000000f0
#define DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_MSB   20
#define DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_LSB   20
#define DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_MASK  'h00100000
#define DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_GET(x) (((x) & DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_MASK) >> DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_LSB)
#define DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_SET(x) (((32'd0 | (x)) << DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_LSB) & DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_MASK)
#define DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_RESET 1'h0
#define DERIVED_RTC_CLK_EXTERNAL_DETECT_MSB      18
#define DERIVED_RTC_CLK_EXTERNAL_DETECT_LSB      18
#define DERIVED_RTC_CLK_EXTERNAL_DETECT_MASK     'h00040000
#define DERIVED_RTC_CLK_EXTERNAL_DETECT_GET(x)   (((x) & DERIVED_RTC_CLK_EXTERNAL_DETECT_MASK) >> DERIVED_RTC_CLK_EXTERNAL_DETECT_LSB)
#define DERIVED_RTC_CLK_EXTERNAL_DETECT_SET(x)   (((32'd0 | (x)) << DERIVED_RTC_CLK_EXTERNAL_DETECT_LSB) & DERIVED_RTC_CLK_EXTERNAL_DETECT_MASK)
#define DERIVED_RTC_CLK_EXTERNAL_DETECT_RESET    1'h0
#define DERIVED_RTC_CLK_FORCE_MSB                17
#define DERIVED_RTC_CLK_FORCE_LSB                16
#define DERIVED_RTC_CLK_FORCE_MASK               'h00030000
#define DERIVED_RTC_CLK_FORCE_GET(x)             (((x) & DERIVED_RTC_CLK_FORCE_MASK) >> DERIVED_RTC_CLK_FORCE_LSB)
#define DERIVED_RTC_CLK_FORCE_SET(x)             (((32'd0 | (x)) << DERIVED_RTC_CLK_FORCE_LSB) & DERIVED_RTC_CLK_FORCE_MASK)
#define DERIVED_RTC_CLK_FORCE_RESET              2'h0
#define DERIVED_RTC_CLK_PERIOD_MSB               15
#define DERIVED_RTC_CLK_PERIOD_LSB               1
#define DERIVED_RTC_CLK_PERIOD_MASK              'h0000fffe
#define DERIVED_RTC_CLK_PERIOD_GET(x)            (((x) & DERIVED_RTC_CLK_PERIOD_MASK) >> DERIVED_RTC_CLK_PERIOD_LSB)
#define DERIVED_RTC_CLK_PERIOD_SET(x)            (((32'd0 | (x)) << DERIVED_RTC_CLK_PERIOD_LSB) & DERIVED_RTC_CLK_PERIOD_MASK)
#define DERIVED_RTC_CLK_PERIOD_RESET             15'h262
#define DERIVED_RTC_CLK_RESET                    (32'h0 | \
                                                  DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_SET(DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_RESET) | \
                                                  DERIVED_RTC_CLK_EXTERNAL_DETECT_SET(DERIVED_RTC_CLK_EXTERNAL_DETECT_RESET) | \
                                                  DERIVED_RTC_CLK_FORCE_SET(DERIVED_RTC_CLK_FORCE_RESET) | \
                                                  DERIVED_RTC_CLK_PERIOD_SET(DERIVED_RTC_CLK_PERIOD_RESET))
#define DERIVED_RTC_CLK_HW_MASK                  (32'h0 | \
                                                  DERIVED_RTC_CLK_EXTERNAL_DETECT_MASK)
#define DERIVED_RTC_CLK_SW_MASK                  (32'h0 | \
                                                  DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_MASK | \
                                                  DERIVED_RTC_CLK_FORCE_MASK | \
                                                  DERIVED_RTC_CLK_PERIOD_MASK)

#define MAC_PCU_SLP32_MODE_ADDRESS               'h000000f4
#define MAC_PCU_SLP32_MODE_TSF_WRITE_PENDING_MSB 21
#define MAC_PCU_SLP32_MODE_TSF_WRITE_PENDING_LSB 21
#define MAC_PCU_SLP32_MODE_TSF_WRITE_PENDING_MASK 'h00200000
#define MAC_PCU_SLP32_MODE_TSF_WRITE_PENDING_GET(x) (((x) & MAC_PCU_SLP32_MODE_TSF_WRITE_PENDING_MASK) >> MAC_PCU_SLP32_MODE_TSF_WRITE_PENDING_LSB)
#define MAC_PCU_SLP32_MODE_TSF_WRITE_PENDING_SET(x) (((32'd0 | (x)) << MAC_PCU_SLP32_MODE_TSF_WRITE_PENDING_LSB) & MAC_PCU_SLP32_MODE_TSF_WRITE_PENDING_MASK)
#define MAC_PCU_SLP32_MODE_TSF_WRITE_PENDING_RESET 1'h1
#define MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_MSB  19
#define MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_LSB  0
#define MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_MASK 'h000fffff
#define MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_GET(x) (((x) & MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_MASK) >> MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_LSB)
#define MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_SET(x) (((32'd0 | (x)) << MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_LSB) & MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_MASK)
#define MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_RESET 20'hf424
#define MAC_PCU_SLP32_MODE_RESET                 (32'h0 | \
                                                  MAC_PCU_SLP32_MODE_TSF_WRITE_PENDING_SET(MAC_PCU_SLP32_MODE_TSF_WRITE_PENDING_RESET) | \
                                                  MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_SET(MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_RESET))
#define MAC_PCU_SLP32_MODE_HW_MASK               (32'h0 | \
                                                  MAC_PCU_SLP32_MODE_TSF_WRITE_PENDING_MASK)
#define MAC_PCU_SLP32_MODE_SW_MASK               (32'h0 | \
                                                  MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_MASK)

#define MAC_PCU_SLP32_WAKE_ADDRESS               'h000000f8
#define MAC_PCU_SLP32_WAKE_XTL_TIME_MSB          15
#define MAC_PCU_SLP32_WAKE_XTL_TIME_LSB          0
#define MAC_PCU_SLP32_WAKE_XTL_TIME_MASK         'h0000ffff
#define MAC_PCU_SLP32_WAKE_XTL_TIME_GET(x)       (((x) & MAC_PCU_SLP32_WAKE_XTL_TIME_MASK) >> MAC_PCU_SLP32_WAKE_XTL_TIME_LSB)
#define MAC_PCU_SLP32_WAKE_XTL_TIME_SET(x)       (((32'd0 | (x)) << MAC_PCU_SLP32_WAKE_XTL_TIME_LSB) & MAC_PCU_SLP32_WAKE_XTL_TIME_MASK)
#define MAC_PCU_SLP32_WAKE_XTL_TIME_RESET        16'h100
#define MAC_PCU_SLP32_WAKE_RESET                 (32'h0 | \
                                                  MAC_PCU_SLP32_WAKE_XTL_TIME_SET(MAC_PCU_SLP32_WAKE_XTL_TIME_RESET))
#define MAC_PCU_SLP32_WAKE_HW_MASK               (32'h0)
#define MAC_PCU_SLP32_WAKE_SW_MASK               (32'h0 | \
                                                  MAC_PCU_SLP32_WAKE_XTL_TIME_MASK)

#define MAC_PCU_SLP32_INC_ADDRESS                'h000000fc
#define MAC_PCU_SLP32_INC_TSF_INC_MSB            19
#define MAC_PCU_SLP32_INC_TSF_INC_LSB            0
#define MAC_PCU_SLP32_INC_TSF_INC_MASK           'h000fffff
#define MAC_PCU_SLP32_INC_TSF_INC_GET(x)         (((x) & MAC_PCU_SLP32_INC_TSF_INC_MASK) >> MAC_PCU_SLP32_INC_TSF_INC_LSB)
#define MAC_PCU_SLP32_INC_TSF_INC_SET(x)         (((32'd0 | (x)) << MAC_PCU_SLP32_INC_TSF_INC_LSB) & MAC_PCU_SLP32_INC_TSF_INC_MASK)
#define MAC_PCU_SLP32_INC_TSF_INC_RESET          20'h1e848
#define MAC_PCU_SLP32_INC_RESET                  (32'h0 | \
                                                  MAC_PCU_SLP32_INC_TSF_INC_SET(MAC_PCU_SLP32_INC_TSF_INC_RESET))
#define MAC_PCU_SLP32_INC_HW_MASK                (32'h0)
#define MAC_PCU_SLP32_INC_SW_MASK                (32'h0 | \
                                                  MAC_PCU_SLP32_INC_TSF_INC_MASK)

#define MAC_PCU_SLP_MIB1_ADDRESS                 'h00000100
#define MAC_PCU_SLP_MIB1_SLEEP_CNT_MSB           31
#define MAC_PCU_SLP_MIB1_SLEEP_CNT_LSB           0
#define MAC_PCU_SLP_MIB1_SLEEP_CNT_MASK          'hffffffff
#define MAC_PCU_SLP_MIB1_SLEEP_CNT_GET(x)        (((x) & MAC_PCU_SLP_MIB1_SLEEP_CNT_MASK) >> MAC_PCU_SLP_MIB1_SLEEP_CNT_LSB)
#define MAC_PCU_SLP_MIB1_SLEEP_CNT_SET(x)        (((32'd0 | (x)) << MAC_PCU_SLP_MIB1_SLEEP_CNT_LSB) & MAC_PCU_SLP_MIB1_SLEEP_CNT_MASK)
#define MAC_PCU_SLP_MIB1_SLEEP_CNT_RESET         32'h0
#define MAC_PCU_SLP_MIB1_RESET                   (32'h0 | \
                                                  MAC_PCU_SLP_MIB1_SLEEP_CNT_SET(MAC_PCU_SLP_MIB1_SLEEP_CNT_RESET))
#define MAC_PCU_SLP_MIB1_HW_MASK                 (32'h0 | \
                                                  MAC_PCU_SLP_MIB1_SLEEP_CNT_MASK)
#define MAC_PCU_SLP_MIB1_SW_MASK                 (32'h0 | \
                                                  MAC_PCU_SLP_MIB1_SLEEP_CNT_MASK)

#define MAC_PCU_SLP_MIB2_ADDRESS                 'h00000104
#define MAC_PCU_SLP_MIB2_CYCLE_CNT_MSB           31
#define MAC_PCU_SLP_MIB2_CYCLE_CNT_LSB           0
#define MAC_PCU_SLP_MIB2_CYCLE_CNT_MASK          'hffffffff
#define MAC_PCU_SLP_MIB2_CYCLE_CNT_GET(x)        (((x) & MAC_PCU_SLP_MIB2_CYCLE_CNT_MASK) >> MAC_PCU_SLP_MIB2_CYCLE_CNT_LSB)
#define MAC_PCU_SLP_MIB2_CYCLE_CNT_SET(x)        (((32'd0 | (x)) << MAC_PCU_SLP_MIB2_CYCLE_CNT_LSB) & MAC_PCU_SLP_MIB2_CYCLE_CNT_MASK)
#define MAC_PCU_SLP_MIB2_CYCLE_CNT_RESET         32'h0
#define MAC_PCU_SLP_MIB2_RESET                   (32'h0 | \
                                                  MAC_PCU_SLP_MIB2_CYCLE_CNT_SET(MAC_PCU_SLP_MIB2_CYCLE_CNT_RESET))
#define MAC_PCU_SLP_MIB2_HW_MASK                 (32'h0 | \
                                                  MAC_PCU_SLP_MIB2_CYCLE_CNT_MASK)
#define MAC_PCU_SLP_MIB2_SW_MASK                 (32'h0 | \
                                                  MAC_PCU_SLP_MIB2_CYCLE_CNT_MASK)

#define MAC_PCU_SLP_MIB3_ADDRESS                 'h00000108
#define MAC_PCU_SLP_MIB3_PENDING_MSB             1
#define MAC_PCU_SLP_MIB3_PENDING_LSB             1
#define MAC_PCU_SLP_MIB3_PENDING_MASK            'h00000002
#define MAC_PCU_SLP_MIB3_PENDING_GET(x)          (((x) & MAC_PCU_SLP_MIB3_PENDING_MASK) >> MAC_PCU_SLP_MIB3_PENDING_LSB)
#define MAC_PCU_SLP_MIB3_PENDING_SET(x)          (((32'd0 | (x)) << MAC_PCU_SLP_MIB3_PENDING_LSB) & MAC_PCU_SLP_MIB3_PENDING_MASK)
#define MAC_PCU_SLP_MIB3_PENDING_RESET           1'h0
#define MAC_PCU_SLP_MIB3_CLR_CNT_MSB             0
#define MAC_PCU_SLP_MIB3_CLR_CNT_LSB             0
#define MAC_PCU_SLP_MIB3_CLR_CNT_MASK            'h00000001
#define MAC_PCU_SLP_MIB3_CLR_CNT_GET(x)          (((x) & MAC_PCU_SLP_MIB3_CLR_CNT_MASK) >> MAC_PCU_SLP_MIB3_CLR_CNT_LSB)
#define MAC_PCU_SLP_MIB3_CLR_CNT_SET(x)          (((32'd0 | (x)) << MAC_PCU_SLP_MIB3_CLR_CNT_LSB) & MAC_PCU_SLP_MIB3_CLR_CNT_MASK)
#define MAC_PCU_SLP_MIB3_CLR_CNT_RESET           1'h0
#define MAC_PCU_SLP_MIB3_RESET                   (32'h0 | \
                                                  MAC_PCU_SLP_MIB3_PENDING_SET(MAC_PCU_SLP_MIB3_PENDING_RESET) | \
                                                  MAC_PCU_SLP_MIB3_CLR_CNT_SET(MAC_PCU_SLP_MIB3_CLR_CNT_RESET))
#define MAC_PCU_SLP_MIB3_HW_MASK                 (32'h0 | \
                                                  MAC_PCU_SLP_MIB3_PENDING_MASK)
#define MAC_PCU_SLP_MIB3_SW_MASK                 (32'h0 | \
                                                  MAC_PCU_SLP_MIB3_CLR_CNT_MASK)

#define MAC_PCU_SLP_BEACON_ADDRESS               'h0000010c
#define MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_ENABLE_MSB 24
#define MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_ENABLE_LSB 24
#define MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_ENABLE_MASK 'h01000000
#define MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_ENABLE_GET(x) (((x) & MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_ENABLE_MASK) >> MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_ENABLE_LSB)
#define MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_ENABLE_SET(x) (((32'd0 | (x)) << MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_ENABLE_LSB) & MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_ENABLE_MASK)
#define MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_ENABLE_RESET 1'h0
#define MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_MSB     23
#define MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_LSB     0
#define MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_MASK    'h00ffffff
#define MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_GET(x)  (((x) & MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_MASK) >> MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_LSB)
#define MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_SET(x)  (((32'd0 | (x)) << MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_LSB) & MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_MASK)
#define MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_RESET   24'hffffff
#define MAC_PCU_SLP_BEACON_RESET                 (32'h0 | \
                                                  MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_ENABLE_SET(MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_ENABLE_RESET) | \
                                                  MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_SET(MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_RESET))
#define MAC_PCU_SLP_BEACON_HW_MASK               (32'h0)
#define MAC_PCU_SLP_BEACON_SW_MASK               (32'h0 | \
                                                  MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_ENABLE_MASK | \
                                                  MAC_PCU_SLP_BEACON_BMISS_TIMEOUT_MASK)

#define POWER_REG_ADDRESS                        'h00000110
#define POWER_REG_VLVL_MSB                       11
#define POWER_REG_VLVL_LSB                       8
#define POWER_REG_VLVL_MASK                      'h00000f00
#define POWER_REG_VLVL_GET(x)                    (((x) & POWER_REG_VLVL_MASK) >> POWER_REG_VLVL_LSB)
#define POWER_REG_VLVL_SET(x)                    (((32'd0 | (x)) << POWER_REG_VLVL_LSB) & POWER_REG_VLVL_MASK)
#define POWER_REG_VLVL_RESET                     4'h0
#define POWER_REG_CPU_INT_ENABLE_MSB             7
#define POWER_REG_CPU_INT_ENABLE_LSB             7
#define POWER_REG_CPU_INT_ENABLE_MASK            'h00000080
#define POWER_REG_CPU_INT_ENABLE_GET(x)          (((x) & POWER_REG_CPU_INT_ENABLE_MASK) >> POWER_REG_CPU_INT_ENABLE_LSB)
#define POWER_REG_CPU_INT_ENABLE_SET(x)          (((32'd0 | (x)) << POWER_REG_CPU_INT_ENABLE_LSB) & POWER_REG_CPU_INT_ENABLE_MASK)
#define POWER_REG_CPU_INT_ENABLE_RESET           1'h0
#define POWER_REG_WLAN_ISO_DIS_MSB               6
#define POWER_REG_WLAN_ISO_DIS_LSB               6
#define POWER_REG_WLAN_ISO_DIS_MASK              'h00000040
#define POWER_REG_WLAN_ISO_DIS_GET(x)            (((x) & POWER_REG_WLAN_ISO_DIS_MASK) >> POWER_REG_WLAN_ISO_DIS_LSB)
#define POWER_REG_WLAN_ISO_DIS_SET(x)            (((32'd0 | (x)) << POWER_REG_WLAN_ISO_DIS_LSB) & POWER_REG_WLAN_ISO_DIS_MASK)
#define POWER_REG_WLAN_ISO_DIS_RESET             1'h0
#define POWER_REG_WLAN_ISO_CNTL_MSB              5
#define POWER_REG_WLAN_ISO_CNTL_LSB              5
#define POWER_REG_WLAN_ISO_CNTL_MASK             'h00000020
#define POWER_REG_WLAN_ISO_CNTL_GET(x)           (((x) & POWER_REG_WLAN_ISO_CNTL_MASK) >> POWER_REG_WLAN_ISO_CNTL_LSB)
#define POWER_REG_WLAN_ISO_CNTL_SET(x)           (((32'd0 | (x)) << POWER_REG_WLAN_ISO_CNTL_LSB) & POWER_REG_WLAN_ISO_CNTL_MASK)
#define POWER_REG_WLAN_ISO_CNTL_RESET            1'h0
#define POWER_REG_RADIO_PWD_EN_MSB               4
#define POWER_REG_RADIO_PWD_EN_LSB               4
#define POWER_REG_RADIO_PWD_EN_MASK              'h00000010
#define POWER_REG_RADIO_PWD_EN_GET(x)            (((x) & POWER_REG_RADIO_PWD_EN_MASK) >> POWER_REG_RADIO_PWD_EN_LSB)
#define POWER_REG_RADIO_PWD_EN_SET(x)            (((32'd0 | (x)) << POWER_REG_RADIO_PWD_EN_LSB) & POWER_REG_RADIO_PWD_EN_MASK)
#define POWER_REG_RADIO_PWD_EN_RESET             1'h0
#define POWER_REG_SOC_SCALE_EN_MSB               3
#define POWER_REG_SOC_SCALE_EN_LSB               3
#define POWER_REG_SOC_SCALE_EN_MASK              'h00000008
#define POWER_REG_SOC_SCALE_EN_GET(x)            (((x) & POWER_REG_SOC_SCALE_EN_MASK) >> POWER_REG_SOC_SCALE_EN_LSB)
#define POWER_REG_SOC_SCALE_EN_SET(x)            (((32'd0 | (x)) << POWER_REG_SOC_SCALE_EN_LSB) & POWER_REG_SOC_SCALE_EN_MASK)
#define POWER_REG_SOC_SCALE_EN_RESET             1'h0
#define POWER_REG_WLAN_SCALE_EN_MSB              2
#define POWER_REG_WLAN_SCALE_EN_LSB              2
#define POWER_REG_WLAN_SCALE_EN_MASK             'h00000004
#define POWER_REG_WLAN_SCALE_EN_GET(x)           (((x) & POWER_REG_WLAN_SCALE_EN_MASK) >> POWER_REG_WLAN_SCALE_EN_LSB)
#define POWER_REG_WLAN_SCALE_EN_SET(x)           (((32'd0 | (x)) << POWER_REG_WLAN_SCALE_EN_LSB) & POWER_REG_WLAN_SCALE_EN_MASK)
#define POWER_REG_WLAN_SCALE_EN_RESET            1'h0
#define POWER_REG_WLAN_PWD_EN_MSB                1
#define POWER_REG_WLAN_PWD_EN_LSB                1
#define POWER_REG_WLAN_PWD_EN_MASK               'h00000002
#define POWER_REG_WLAN_PWD_EN_GET(x)             (((x) & POWER_REG_WLAN_PWD_EN_MASK) >> POWER_REG_WLAN_PWD_EN_LSB)
#define POWER_REG_WLAN_PWD_EN_SET(x)             (((32'd0 | (x)) << POWER_REG_WLAN_PWD_EN_LSB) & POWER_REG_WLAN_PWD_EN_MASK)
#define POWER_REG_WLAN_PWD_EN_RESET              1'h0
#define POWER_REG_POWER_EN_MSB                   0
#define POWER_REG_POWER_EN_LSB                   0
#define POWER_REG_POWER_EN_MASK                  'h00000001
#define POWER_REG_POWER_EN_GET(x)                (((x) & POWER_REG_POWER_EN_MASK) >> POWER_REG_POWER_EN_LSB)
#define POWER_REG_POWER_EN_SET(x)                (((32'd0 | (x)) << POWER_REG_POWER_EN_LSB) & POWER_REG_POWER_EN_MASK)
#define POWER_REG_POWER_EN_RESET                 1'h0
#define POWER_REG_RESET                          (32'h0 | \
                                                  POWER_REG_VLVL_SET(POWER_REG_VLVL_RESET) | \
                                                  POWER_REG_CPU_INT_ENABLE_SET(POWER_REG_CPU_INT_ENABLE_RESET) | \
                                                  POWER_REG_WLAN_ISO_DIS_SET(POWER_REG_WLAN_ISO_DIS_RESET) | \
                                                  POWER_REG_WLAN_ISO_CNTL_SET(POWER_REG_WLAN_ISO_CNTL_RESET) | \
                                                  POWER_REG_RADIO_PWD_EN_SET(POWER_REG_RADIO_PWD_EN_RESET) | \
                                                  POWER_REG_SOC_SCALE_EN_SET(POWER_REG_SOC_SCALE_EN_RESET) | \
                                                  POWER_REG_WLAN_SCALE_EN_SET(POWER_REG_WLAN_SCALE_EN_RESET) | \
                                                  POWER_REG_WLAN_PWD_EN_SET(POWER_REG_WLAN_PWD_EN_RESET) | \
                                                  POWER_REG_POWER_EN_SET(POWER_REG_POWER_EN_RESET))
#define POWER_REG_HW_MASK                        (32'h0)
#define POWER_REG_SW_MASK                        (32'h0 | \
                                                  POWER_REG_VLVL_MASK | \
                                                  POWER_REG_CPU_INT_ENABLE_MASK | \
                                                  POWER_REG_WLAN_ISO_DIS_MASK | \
                                                  POWER_REG_WLAN_ISO_CNTL_MASK | \
                                                  POWER_REG_RADIO_PWD_EN_MASK | \
                                                  POWER_REG_SOC_SCALE_EN_MASK | \
                                                  POWER_REG_WLAN_SCALE_EN_MASK | \
                                                  POWER_REG_WLAN_PWD_EN_MASK | \
                                                  POWER_REG_POWER_EN_MASK)

#define CORE_CLK_CTRL_ADDRESS                    'h00000114
#define CORE_CLK_CTRL_DIV_MSB                    2
#define CORE_CLK_CTRL_DIV_LSB                    0
#define CORE_CLK_CTRL_DIV_MASK                   'h00000007
#define CORE_CLK_CTRL_DIV_GET(x)                 (((x) & CORE_CLK_CTRL_DIV_MASK) >> CORE_CLK_CTRL_DIV_LSB)
#define CORE_CLK_CTRL_DIV_SET(x)                 (((32'd0 | (x)) << CORE_CLK_CTRL_DIV_LSB) & CORE_CLK_CTRL_DIV_MASK)
#define CORE_CLK_CTRL_DIV_RESET                  3'h2
#define CORE_CLK_CTRL_RESET                      (32'h0 | \
                                                  CORE_CLK_CTRL_DIV_SET(CORE_CLK_CTRL_DIV_RESET))
#define CORE_CLK_CTRL_HW_MASK                    (32'h0)
#define CORE_CLK_CTRL_SW_MASK                    (32'h0 | \
                                                  CORE_CLK_CTRL_DIV_MASK)

#define SDIO_SETUP_CIRCUIT_ADDRESS               'h00000120
#define SDIO_SETUP_CIRCUIT_VECTOR_MSB            7
#define SDIO_SETUP_CIRCUIT_VECTOR_LSB            0
#define SDIO_SETUP_CIRCUIT_VECTOR_MASK           'h000000ff
#define SDIO_SETUP_CIRCUIT_VECTOR_GET(x)         (((x) & SDIO_SETUP_CIRCUIT_VECTOR_MASK) >> SDIO_SETUP_CIRCUIT_VECTOR_LSB)
#define SDIO_SETUP_CIRCUIT_VECTOR_SET(x)         (((32'd0 | (x)) << SDIO_SETUP_CIRCUIT_VECTOR_LSB) & SDIO_SETUP_CIRCUIT_VECTOR_MASK)
#define SDIO_SETUP_CIRCUIT_VECTOR_RESET          8'h0
#define SDIO_SETUP_CIRCUIT_RESET                 (32'h0 | \
                                                  SDIO_SETUP_CIRCUIT_VECTOR_SET(SDIO_SETUP_CIRCUIT_VECTOR_RESET))
#define SDIO_SETUP_CIRCUIT_HW_MASK               (32'h0 | \
                                                  SDIO_SETUP_CIRCUIT_VECTOR_MASK)
#define SDIO_SETUP_CIRCUIT_SW_MASK               (32'h0)

#define SDIO_SETUP_CONFIG_ADDRESS                'h00000140
#define SDIO_SETUP_CONFIG_ENABLE_MSB             1
#define SDIO_SETUP_CONFIG_ENABLE_LSB             1
#define SDIO_SETUP_CONFIG_ENABLE_MASK            'h00000002
#define SDIO_SETUP_CONFIG_ENABLE_GET(x)          (((x) & SDIO_SETUP_CONFIG_ENABLE_MASK) >> SDIO_SETUP_CONFIG_ENABLE_LSB)
#define SDIO_SETUP_CONFIG_ENABLE_SET(x)          (((32'd0 | (x)) << SDIO_SETUP_CONFIG_ENABLE_LSB) & SDIO_SETUP_CONFIG_ENABLE_MASK)
#define SDIO_SETUP_CONFIG_ENABLE_RESET           1'h0
#define SDIO_SETUP_CONFIG_CLEAR_MSB              0
#define SDIO_SETUP_CONFIG_CLEAR_LSB              0
#define SDIO_SETUP_CONFIG_CLEAR_MASK             'h00000001
#define SDIO_SETUP_CONFIG_CLEAR_GET(x)           (((x) & SDIO_SETUP_CONFIG_CLEAR_MASK) >> SDIO_SETUP_CONFIG_CLEAR_LSB)
#define SDIO_SETUP_CONFIG_CLEAR_SET(x)           (((32'd0 | (x)) << SDIO_SETUP_CONFIG_CLEAR_LSB) & SDIO_SETUP_CONFIG_CLEAR_MASK)
#define SDIO_SETUP_CONFIG_CLEAR_RESET            1'h1
#define SDIO_SETUP_CONFIG_RESET                  (32'h0 | \
                                                  SDIO_SETUP_CONFIG_ENABLE_SET(SDIO_SETUP_CONFIG_ENABLE_RESET) | \
                                                  SDIO_SETUP_CONFIG_CLEAR_SET(SDIO_SETUP_CONFIG_CLEAR_RESET))
#define SDIO_SETUP_CONFIG_HW_MASK                (32'h0)
#define SDIO_SETUP_CONFIG_SW_MASK                (32'h0 | \
                                                  SDIO_SETUP_CONFIG_ENABLE_MASK | \
                                                  SDIO_SETUP_CONFIG_CLEAR_MASK)

#define CPU_SETUP_CONFIG_ADDRESS                 'h00000144
#define CPU_SETUP_CONFIG_ENABLE_MSB              1
#define CPU_SETUP_CONFIG_ENABLE_LSB              1
#define CPU_SETUP_CONFIG_ENABLE_MASK             'h00000002
#define CPU_SETUP_CONFIG_ENABLE_GET(x)           (((x) & CPU_SETUP_CONFIG_ENABLE_MASK) >> CPU_SETUP_CONFIG_ENABLE_LSB)
#define CPU_SETUP_CONFIG_ENABLE_SET(x)           (((32'd0 | (x)) << CPU_SETUP_CONFIG_ENABLE_LSB) & CPU_SETUP_CONFIG_ENABLE_MASK)
#define CPU_SETUP_CONFIG_ENABLE_RESET            1'h0
#define CPU_SETUP_CONFIG_CLEAR_MSB               0
#define CPU_SETUP_CONFIG_CLEAR_LSB               0
#define CPU_SETUP_CONFIG_CLEAR_MASK              'h00000001
#define CPU_SETUP_CONFIG_CLEAR_GET(x)            (((x) & CPU_SETUP_CONFIG_CLEAR_MASK) >> CPU_SETUP_CONFIG_CLEAR_LSB)
#define CPU_SETUP_CONFIG_CLEAR_SET(x)            (((32'd0 | (x)) << CPU_SETUP_CONFIG_CLEAR_LSB) & CPU_SETUP_CONFIG_CLEAR_MASK)
#define CPU_SETUP_CONFIG_CLEAR_RESET             1'h0
#define CPU_SETUP_CONFIG_RESET                   (32'h0 | \
                                                  CPU_SETUP_CONFIG_ENABLE_SET(CPU_SETUP_CONFIG_ENABLE_RESET) | \
                                                  CPU_SETUP_CONFIG_CLEAR_SET(CPU_SETUP_CONFIG_CLEAR_RESET))
#define CPU_SETUP_CONFIG_HW_MASK                 (32'h0)
#define CPU_SETUP_CONFIG_SW_MASK                 (32'h0 | \
                                                  CPU_SETUP_CONFIG_ENABLE_MASK | \
                                                  CPU_SETUP_CONFIG_CLEAR_MASK)

#define CPU_SETUP_CIRCUIT_ADDRESS                'h00000160
#define CPU_SETUP_CIRCUIT_VECTOR_MSB             7
#define CPU_SETUP_CIRCUIT_VECTOR_LSB             0
#define CPU_SETUP_CIRCUIT_VECTOR_MASK            'h000000ff
#define CPU_SETUP_CIRCUIT_VECTOR_GET(x)          (((x) & CPU_SETUP_CIRCUIT_VECTOR_MASK) >> CPU_SETUP_CIRCUIT_VECTOR_LSB)
#define CPU_SETUP_CIRCUIT_VECTOR_SET(x)          (((32'd0 | (x)) << CPU_SETUP_CIRCUIT_VECTOR_LSB) & CPU_SETUP_CIRCUIT_VECTOR_MASK)
#define CPU_SETUP_CIRCUIT_VECTOR_RESET           8'h0
#define CPU_SETUP_CIRCUIT_RESET                  (32'h0 | \
                                                  CPU_SETUP_CIRCUIT_VECTOR_SET(CPU_SETUP_CIRCUIT_VECTOR_RESET))
#define CPU_SETUP_CIRCUIT_HW_MASK                (32'h0 | \
                                                  CPU_SETUP_CIRCUIT_VECTOR_MASK)
#define CPU_SETUP_CIRCUIT_SW_MASK                (32'h0)

#define BB_SETUP_CONFIG_ADDRESS                  'h00000180
#define BB_SETUP_CONFIG_ENABLE_MSB               1
#define BB_SETUP_CONFIG_ENABLE_LSB               1
#define BB_SETUP_CONFIG_ENABLE_MASK              'h00000002
#define BB_SETUP_CONFIG_ENABLE_GET(x)            (((x) & BB_SETUP_CONFIG_ENABLE_MASK) >> BB_SETUP_CONFIG_ENABLE_LSB)
#define BB_SETUP_CONFIG_ENABLE_SET(x)            (((32'd0 | (x)) << BB_SETUP_CONFIG_ENABLE_LSB) & BB_SETUP_CONFIG_ENABLE_MASK)
#define BB_SETUP_CONFIG_ENABLE_RESET             1'h0
#define BB_SETUP_CONFIG_CLEAR_MSB                0
#define BB_SETUP_CONFIG_CLEAR_LSB                0
#define BB_SETUP_CONFIG_CLEAR_MASK               'h00000001
#define BB_SETUP_CONFIG_CLEAR_GET(x)             (((x) & BB_SETUP_CONFIG_CLEAR_MASK) >> BB_SETUP_CONFIG_CLEAR_LSB)
#define BB_SETUP_CONFIG_CLEAR_SET(x)             (((32'd0 | (x)) << BB_SETUP_CONFIG_CLEAR_LSB) & BB_SETUP_CONFIG_CLEAR_MASK)
#define BB_SETUP_CONFIG_CLEAR_RESET              1'h0
#define BB_SETUP_CONFIG_RESET                    (32'h0 | \
                                                  BB_SETUP_CONFIG_ENABLE_SET(BB_SETUP_CONFIG_ENABLE_RESET) | \
                                                  BB_SETUP_CONFIG_CLEAR_SET(BB_SETUP_CONFIG_CLEAR_RESET))
#define BB_SETUP_CONFIG_HW_MASK                  (32'h0)
#define BB_SETUP_CONFIG_SW_MASK                  (32'h0 | \
                                                  BB_SETUP_CONFIG_ENABLE_MASK | \
                                                  BB_SETUP_CONFIG_CLEAR_MASK)

#define BB_SETUP_CIRCUIT_ADDRESS                 'h000001a0
#define BB_SETUP_CIRCUIT_VECTOR_MSB              7
#define BB_SETUP_CIRCUIT_VECTOR_LSB              0
#define BB_SETUP_CIRCUIT_VECTOR_MASK             'h000000ff
#define BB_SETUP_CIRCUIT_VECTOR_GET(x)           (((x) & BB_SETUP_CIRCUIT_VECTOR_MASK) >> BB_SETUP_CIRCUIT_VECTOR_LSB)
#define BB_SETUP_CIRCUIT_VECTOR_SET(x)           (((32'd0 | (x)) << BB_SETUP_CIRCUIT_VECTOR_LSB) & BB_SETUP_CIRCUIT_VECTOR_MASK)
#define BB_SETUP_CIRCUIT_VECTOR_RESET            8'h0
#define BB_SETUP_CIRCUIT_RESET                   (32'h0 | \
                                                  BB_SETUP_CIRCUIT_VECTOR_SET(BB_SETUP_CIRCUIT_VECTOR_RESET))
#define BB_SETUP_CIRCUIT_HW_MASK                 (32'h0 | \
                                                  BB_SETUP_CIRCUIT_VECTOR_MASK)
#define BB_SETUP_CIRCUIT_SW_MASK                 (32'h0)

#define GPIO_WAKEUP_CONTROL_ADDRESS              'h000001c0
#define GPIO_WAKEUP_CONTROL_ENABLE_MSB           0
#define GPIO_WAKEUP_CONTROL_ENABLE_LSB           0
#define GPIO_WAKEUP_CONTROL_ENABLE_MASK          'h00000001
#define GPIO_WAKEUP_CONTROL_ENABLE_GET(x)        (((x) & GPIO_WAKEUP_CONTROL_ENABLE_MASK) >> GPIO_WAKEUP_CONTROL_ENABLE_LSB)
#define GPIO_WAKEUP_CONTROL_ENABLE_SET(x)        (((32'd0 | (x)) << GPIO_WAKEUP_CONTROL_ENABLE_LSB) & GPIO_WAKEUP_CONTROL_ENABLE_MASK)
#define GPIO_WAKEUP_CONTROL_ENABLE_RESET         1'h0
#define GPIO_WAKEUP_CONTROL_RESET                (32'h0 | \
                                                  GPIO_WAKEUP_CONTROL_ENABLE_SET(GPIO_WAKEUP_CONTROL_ENABLE_RESET))
#define GPIO_WAKEUP_CONTROL_HW_MASK              (32'h0)
#define GPIO_WAKEUP_CONTROL_SW_MASK              (32'h0 | \
                                                  GPIO_WAKEUP_CONTROL_ENABLE_MASK)

#define RTC_REG_ADDRESS_MSB                      8

#endif /* _RTC_REG_VRH_ */
