{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593836968993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593836969001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 13:29:28 2020 " "Processing started: Sat Jul 04 13:29:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593836969001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836969001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hdmi_tx_1080p_60fps -c hdmi_tx_1080p_60fps " "Command: quartus_map --read_settings_files=on --write_settings_files=off hdmi_tx_1080p_60fps -c hdmi_tx_1080p_60fps" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836969001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1593836969875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/nios_ii.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/nios_ii.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii " "Found entity 1: nios_ii" {  } { { "nios_ii/synthesis/nios_ii.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_ii/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_ii/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_irq_mapper " "Found entity 1: nios_ii_irq_mapper" {  } { { "nios_ii/synthesis/submodules/nios_ii_irq_mapper.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0 " "Found entity 1: nios_ii_mm_interconnect_0" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_ii_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_ii_mm_interconnect_0_rsp_mux_001" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978513 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_rsp_mux " "Found entity 1: nios_ii_mm_interconnect_0_rsp_mux" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_rsp_demux " "Found entity 1: nios_ii_mm_interconnect_0_rsp_demux" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_ii_mm_interconnect_0_cmd_mux_002" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_cmd_mux " "Found entity 1: nios_ii_mm_interconnect_0_cmd_mux" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_ii_mm_interconnect_0_cmd_demux_001" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_cmd_demux " "Found entity 1: nios_ii_mm_interconnect_0_cmd_demux" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_ii_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_ii_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593836978526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_ii_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_ii_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593836978526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_ii_mm_interconnect_0_router_004_default_decode" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978527 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_mm_interconnect_0_router_004 " "Found entity 2: nios_ii_mm_interconnect_0_router_004" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_ii_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_ii_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593836978529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_ii_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_ii_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593836978529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_ii_mm_interconnect_0_router_002_default_decode" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978530 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_mm_interconnect_0_router_002 " "Found entity 2: nios_ii_mm_interconnect_0_router_002" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_ii_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_ii_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593836978531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_ii_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_ii_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593836978531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_ii_mm_interconnect_0_router_001_default_decode" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978532 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_mm_interconnect_0_router_001 " "Found entity 2: nios_ii_mm_interconnect_0_router_001" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_ii_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_ii_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593836978533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_ii_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_ii_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593836978533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_router_default_decode " "Found entity 1: nios_ii_mm_interconnect_0_router_default_decode" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978534 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_mm_interconnect_0_router " "Found entity 2: nios_ii_mm_interconnect_0_router" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_ii/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_ii/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_ii/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_ii/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_ii/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_ii/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_onchip_memory2_0 " "Found entity 1: nios_ii_onchip_memory2_0" {  } { { "nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_gen2_0 " "Found entity 1: nios_ii_nios2_gen2_0" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_ii_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_ii_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_ii_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_ii_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_ii_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_ii_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_ii_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_ii_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_ii_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_ii_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_ii_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_ii_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_ii_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_ii_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_ii_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_ii_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_ii_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_ii_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_ii_nios2_gen2_0_cpu " "Found entity 21: nios_ii_nios2_gen2_0_cpu" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_ii_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_ii_nios2_gen2_0_cpu_test_bench" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_led " "Found entity 1: nios_ii_led" {  } { { "nios_ii/synthesis/submodules/nios_ii_led.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_ii_jtag_uart_0_sim_scfifo_w" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978579 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_jtag_uart_0_scfifo_w " "Found entity 2: nios_ii_jtag_uart_0_scfifo_w" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978579 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_ii_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_ii_jtag_uart_0_sim_scfifo_r" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978579 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_ii_jtag_uart_0_scfifo_r " "Found entity 4: nios_ii_jtag_uart_0_scfifo_r" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978579 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_ii_jtag_uart_0 " "Found entity 5: nios_ii_jtag_uart_0" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978585 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1593836978586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593836978586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978587 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1593836978588 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1593836978588 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1593836978588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593836978588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593836978588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593836978589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1593836978594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978595 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1593836978596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdmi_tx_1080p_60fps.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hdmi_tx_1080p_60fps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_tx_1080p_60fps " "Found entity 1: hdmi_tx_1080p_60fps" {  } { { "src/hdmi_tx_1080p_60fps.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/video_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_generator " "Found entity 1: video_generator" {  } { { "src/video_generator.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/video_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb_hdmi_tx_1080p_60fps.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb_hdmi_tx_1080p_60fps.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_hdmi_tx_1080p_60fps " "Found entity 1: tb_hdmi_tx_1080p_60fps" {  } { { "src/tb_hdmi_tx_1080p_60fps.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/tb_hdmi_tx_1080p_60fps.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836978607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836978607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hdmi_tx_1080p_60fps " "Elaborating entity \"hdmi_tx_1080p_60fps\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1593836978717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"pll:u_pll\"" {  } { { "src/hdmi_tx_1080p_60fps.v" "u_pll" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836978733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:u_pll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:u_pll\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836978743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836978784 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1593836978797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836978810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 148.437500 MHz " "Parameter \"output_clock_frequency0\" = \"148.437500 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836978811 ""}  } { { "pll/pll_0002.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593836978811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_generator video_generator:u_video_generator " "Elaborating entity \"video_generator\" for hierarchy \"video_generator:u_video_generator\"" {  } { { "src/hdmi_tx_1080p_60fps.v" "u_video_generator" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836978815 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_generator.v(158) " "Verilog HDL Case Statement information at video_generator.v(158): all case item expressions in this case statement are onehot" {  } { { "src/video_generator.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/video_generator.v" 158 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1593836978816 "|hdmi_tx_1080p_60fps|video_generator:u_video_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii nios_ii:u0 " "Elaborating entity \"nios_ii\" for hierarchy \"nios_ii:u0\"" {  } { { "src/hdmi_tx_1080p_60fps.v" "u0" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836978837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c nios_ii:u0\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\"" {  } { { "nios_ii/synthesis/nios_ii.v" "i2c_0" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836978867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836978898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593836978900 "|hdmi_tx_1080p_60fps|nios_ii:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593836978900 "|hdmi_tx_1080p_60fps|nios_ii:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593836978900 "|hdmi_tx_1080p_60fps|nios_ii:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593836978900 "|hdmi_tx_1080p_60fps|nios_ii:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593836978900 "|hdmi_tx_1080p_60fps|nios_ii:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593836978900 "|hdmi_tx_1080p_60fps|nios_ii:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836978930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836978958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836978984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979207 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1593836979208 "|hdmi_tx_1080p_60fps|nios_ii:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979287 ""}  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593836979287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tuh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tuh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tuh1 " "Found entity 1: altsyncram_tuh1" {  } { { "db/altsyncram_tuh1.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_tuh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836979336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836979336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tuh1 nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_tuh1:auto_generated " "Elaborating entity \"altsyncram_tuh1\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_tuh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979353 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1593836979354 "|hdmi_tx_1080p_60fps|nios_ii:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979390 ""}  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593836979390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsh1 " "Found entity 1: altsyncram_bsh1" {  } { { "db/altsyncram_bsh1.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_bsh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836979437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836979437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bsh1 nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_bsh1:auto_generated " "Elaborating entity \"altsyncram_bsh1\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_bsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_jtag_uart_0 nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_ii_jtag_uart_0\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_ii/synthesis/nios_ii.v" "jtag_uart_0" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_jtag_uart_0_scfifo_w nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_ii_jtag_uart_0_scfifo_w\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "the_nios_ii_jtag_uart_0_scfifo_w" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "wfifo" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836979690 ""}  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593836979690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836979733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836979733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836979756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836979756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836979776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836979776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836979837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836979837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836979903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836979903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836979971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836979971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_jtag_uart_0_scfifo_r nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_r:the_nios_ii_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_ii_jtag_uart_0_scfifo_r\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_r:the_nios_ii_jtag_uart_0_scfifo_r\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "the_nios_ii_jtag_uart_0_scfifo_r" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836979988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "nios_ii_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836980283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836980317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836980317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836980317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836980317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836980317 ""}  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593836980317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836980867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_led nios_ii:u0\|nios_ii_led:led " "Elaborating entity \"nios_ii_led\" for hierarchy \"nios_ii:u0\|nios_ii_led:led\"" {  } { { "nios_ii/synthesis/nios_ii.v" "led" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0 nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_ii_nios2_gen2_0\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios_ii/synthesis/nios_ii.v" "nios2_gen2_0" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0.v" "cpu" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_test_bench nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_test_bench:the_nios_ii_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_test_bench:the_nios_ii_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_test_bench" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_register_bank_a_module nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "nios_ii_nios2_gen2_0_cpu_register_bank_a" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981276 ""}  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593836981276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836981325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836981325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_register_bank_b_module nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_b_module:nios_ii_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_b_module:nios_ii_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "nios_ii_nios2_gen2_0_cpu_register_bank_b" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_debug nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981454 ""}  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593836981454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_break nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_break:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_break:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_td_mode nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_ii_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_ii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_ii_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_ii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "nios_ii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_pib nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_im nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_im:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_im:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_ocimem nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "nios_ii_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836981834 ""}  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593836981834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836981896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836981896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_debug_slave_tck nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_ii_nios2_gen2_0_cpu_debug_slave_tck:the_nios_ii_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_ii_nios2_gen2_0_cpu_debug_slave_tck:the_nios_ii_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_ii_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836981952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_ii_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982098 ""}  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593836982098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982100 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_onchip_memory2_0 nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_ii_onchip_memory2_0\" for hierarchy \"nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios_ii/synthesis/nios_ii.v" "onchip_memory2_0" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16392 " "Parameter \"maximum_depth\" = \"16392\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16392 " "Parameter \"numwords_a\" = \"16392\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593836982196 ""}  } { { "nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593836982196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nkj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nkj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nkj1 " "Found entity 1: altsyncram_nkj1" {  } { { "db/altsyncram_nkj1.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_nkj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836982261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836982261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nkj1 nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_nkj1:auto_generated " "Elaborating entity \"altsyncram_nkj1\" for hierarchy \"nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_nkj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836982347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836982347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_nkj1:auto_generated\|decode_7la:decode3 " "Elaborating entity \"decode_7la\" for hierarchy \"nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_nkj1:auto_generated\|decode_7la:decode3\"" {  } { { "db/altsyncram_nkj1.tdf" "decode3" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_nkj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/mux_4hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836982402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836982402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_nkj1:auto_generated\|mux_4hb:mux2 " "Elaborating entity \"mux_4hb\" for hierarchy \"nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_nkj1:auto_generated\|mux_4hb:mux2\"" {  } { { "db/altsyncram_nkj1.tdf" "mux2" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_nkj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0 nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_ii_mm_interconnect_0\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_ii/synthesis/nios_ii.v" "mm_interconnect_0" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "led_s1_translator" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_ii/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836982961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_router nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router:router " "Elaborating entity \"nios_ii_mm_interconnect_0_router\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router:router\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "router" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_router_default_decode nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router:router\|nios_ii_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_ii_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router:router\|nios_ii_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_router_001 nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_ii_mm_interconnect_0_router_001\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "router_001" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_router_001_default_decode nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_001:router_001\|nios_ii_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_ii_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_001:router_001\|nios_ii_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_router_002 nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_ii_mm_interconnect_0_router_002\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "router_002" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_router_002_default_decode nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_002:router_002\|nios_ii_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_ii_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_002:router_002\|nios_ii_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_router_004 nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_ii_mm_interconnect_0_router_004\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_004:router_004\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "router_004" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_router_004_default_decode nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_004:router_004\|nios_ii_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_ii_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_004:router_004\|nios_ii_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_cmd_demux nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_ii_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "cmd_demux" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_cmd_demux_001 nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_ii_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_cmd_mux nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_ii_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "cmd_mux" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_cmd_mux_002 nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_ii_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_rsp_demux nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_ii_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "rsp_demux" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_rsp_mux nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_ii_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "rsp_mux" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_rsp_mux_001 nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_ii_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_avalon_st_adapter nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_ii_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_irq_mapper nios_ii:u0\|nios_ii_irq_mapper:irq_mapper " "Elaborating entity \"nios_ii_irq_mapper\" for hierarchy \"nios_ii:u0\|nios_ii_irq_mapper:irq_mapper\"" {  } { { "nios_ii/synthesis/nios_ii.v" "irq_mapper" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_ii:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_ii:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_ii/synthesis/nios_ii.v" "rst_controller" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_ii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_ii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_ii/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_ii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_ii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_ii/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836983492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qd84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qd84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qd84 " "Found entity 1: altsyncram_qd84" {  } { { "db/altsyncram_qd84.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_qd84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836985593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836985593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/mux_blc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836985770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836985770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836985915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836985915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c7i " "Found entity 1: cntr_c7i" {  } { { "db/cntr_c7i.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/cntr_c7i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836986118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836986118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q1j " "Found entity 1: cntr_q1j" {  } { { "db/cntr_q1j.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/cntr_q1j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836986189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836986189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836986290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836986290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836986343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836986343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836986420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836986420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836986475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836986475 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593836986706 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1593836986891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.07.04.13:29:50 Progress: Loading sldbb47acf4/alt_sld_fab_wrapper_hw.tcl " "2020.07.04.13:29:50 Progress: Loading sldbb47acf4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836990654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836993544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836993686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836997258 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836997419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836997585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836997777 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836997782 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836997783 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1593836998500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb47acf4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbb47acf4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbb47acf4/alt_sld_fab.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/ip/sldbb47acf4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836998726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836998726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836998829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836998829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836998841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836998841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836998903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836998903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836998997 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836998997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836998997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593836999065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593836999065 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1593837002134 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2C_SCL " "bidirectional pin \"HDMI_I2C_SCL\" has no driver" {  } { { "src/hdmi_tx_1080p_60fps.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1593837002290 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2C_SDA " "bidirectional pin \"HDMI_I2C_SDA\" has no driver" {  } { { "src/hdmi_tx_1080p_60fps.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1593837002290 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1593837002290 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837004216 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "77 " "77 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1593837005912 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/output_files/hdmi_tx_1080p_60fps.map.smsg " "Generated suppressed messages file D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/output_files/hdmi_tx_1080p_60fps.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837006684 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 41 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1593837009961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1593837010060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837010060 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1593837010305 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1593837010305 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "src/hdmi_tx_1080p_60fps.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593837010565 "|hdmi_tx_1080p_60fps|HDMI_TX_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1593837010565 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2994 " "Implemented 2994 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1593837010576 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1593837010576 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1593837010576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2722 " "Implemented 2722 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1593837010576 ""} { "Info" "ICUT_CUT_TM_RAMS" "230 " "Implemented 230 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1593837010576 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1593837010576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1593837010576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5006 " "Peak virtual memory: 5006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593837010658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 13:30:10 2020 " "Processing ended: Sat Jul 04 13:30:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593837010658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593837010658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593837010658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837010658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1593837012745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593837012751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 13:30:11 2020 " "Processing started: Sat Jul 04 13:30:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593837012751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1593837012751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hdmi_tx_1080p_60fps -c hdmi_tx_1080p_60fps " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hdmi_tx_1080p_60fps -c hdmi_tx_1080p_60fps" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1593837012752 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1593837013969 ""}
{ "Info" "0" "" "Project  = hdmi_tx_1080p_60fps" {  } {  } 0 0 "Project  = hdmi_tx_1080p_60fps" 0 0 "Fitter" 0 0 1593837013969 ""}
{ "Info" "0" "" "Revision = hdmi_tx_1080p_60fps" {  } {  } 0 0 "Revision = hdmi_tx_1080p_60fps" 0 0 "Fitter" 0 0 1593837013969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1593837014183 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hdmi_tx_1080p_60fps 5CSEMA6U23I7 " "Selected device 5CSEMA6U23I7 for design \"hdmi_tx_1080p_60fps\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1593837014226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1593837014279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1593837014279 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1593837014397 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1593837014397 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1593837015012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1593837015131 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1593837015778 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593837015900 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1593837028701 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1593837028850 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1593837028850 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 70 global CLKCTRL_G4 " "pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 70 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1593837028941 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 410 global CLKCTRL_G3 " "altera_internal_jtag~TCKUTAPCLKENA0 with 410 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1593837028941 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1593837028941 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1593837028941 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 1339 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 1339 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1593837028941 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1593837028941 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593837028942 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1593837031095 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1593837031095 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_ii/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_ii/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1593837031122 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1593837031135 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_generator:u_video_generator\|vga_b\[0\] FPGA_CLK1_50 " "Register video_generator:u_video_generator\|vga_b\[0\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1593837031166 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1593837031166 "|hdmi_tx_1080p_60fps|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_1K_DEBUG~reg0 " "Node: CLK_1K_DEBUG~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[0\]\[20\] CLK_1K_DEBUG~reg0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[0\]\[20\] is being clocked by CLK_1K_DEBUG~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1593837031166 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1593837031166 "|hdmi_tx_1080p_60fps|CLK_1K_DEBUG~reg0"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1593837031216 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1593837031217 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1593837031225 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1593837031225 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1593837031228 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593837031229 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593837031229 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593837031229 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1593837031229 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1593837031370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593837031377 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593837031390 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1593837031400 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1593837031401 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1593837031406 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1593837031782 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1593837031789 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1593837031789 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593837032019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1593837038799 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1593837039561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593837047588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1593837055131 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1593837058200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593837058200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1593837060857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1593837069341 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1593837069341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1593837074973 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1593837074973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593837074978 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.68 " "Total time spent on timing analysis during the Fitter is 2.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1593837082009 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593837082111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593837084025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593837084027 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593837087647 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593837096089 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently disabled " "Pin HDMI_I2C_SCL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "src/hdmi_tx_1080p_60fps.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1593837096601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SDA a permanently disabled " "Pin HDMI_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SDA } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } } { "src/hdmi_tx_1080p_60fps.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1593837096601 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1593837096601 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/output_files/hdmi_tx_1080p_60fps.fit.smsg " "Generated suppressed messages file D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/output_files/hdmi_tx_1080p_60fps.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1593837096943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6780 " "Peak virtual memory: 6780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593837099419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 13:31:39 2020 " "Processing ended: Sat Jul 04 13:31:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593837099419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593837099419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:01 " "Total CPU time (on all processors): 00:03:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593837099419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1593837099419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1593837100938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593837100947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 13:31:40 2020 " "Processing started: Sat Jul 04 13:31:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593837100947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1593837100947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hdmi_tx_1080p_60fps -c hdmi_tx_1080p_60fps " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hdmi_tx_1080p_60fps -c hdmi_tx_1080p_60fps" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1593837100947 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1593837113199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593837117197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 13:31:57 2020 " "Processing ended: Sat Jul 04 13:31:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593837117197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593837117197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593837117197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1593837117197 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1593837117966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1593837118915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593837118924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 13:31:58 2020 " "Processing started: Sat Jul 04 13:31:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593837118924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1593837118924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hdmi_tx_1080p_60fps -c hdmi_tx_1080p_60fps " "Command: quartus_sta hdmi_tx_1080p_60fps -c hdmi_tx_1080p_60fps" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1593837118924 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1593837119108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1593837120316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837120372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837120372 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1593837121277 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1593837121277 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_ii/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_ii/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1593837121315 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1593837121332 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_generator:u_video_generator\|vga_b\[0\] FPGA_CLK1_50 " "Register video_generator:u_video_generator\|vga_b\[0\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1593837121365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1593837121365 "|hdmi_tx_1080p_60fps|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_1K_DEBUG~reg0 " "Node: CLK_1K_DEBUG~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qd84:auto_generated\|ram_block1a0~CLOCK0_ENABLE0_0 CLK_1K_DEBUG~reg0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qd84:auto_generated\|ram_block1a0~CLOCK0_ENABLE0_0 is being clocked by CLK_1K_DEBUG~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1593837121365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1593837121365 "|hdmi_tx_1080p_60fps|CLK_1K_DEBUG~reg0"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1593837121398 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593837121398 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1593837121410 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593837121410 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1593837121412 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1593837121444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.396 " "Worst-case setup slack is 10.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837121505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837121505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.396               0.000 altera_reserved_tck  " "   10.396               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837121505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837121505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837121519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837121519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 altera_reserved_tck  " "    0.433               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837121519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837121519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.196 " "Worst-case recovery slack is 14.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837121547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837121547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.196               0.000 altera_reserved_tck  " "   14.196               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837121547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837121547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.001 " "Worst-case removal slack is 1.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837121557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837121557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 altera_reserved_tck  " "    1.001               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837121557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837121557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.345 " "Worst-case minimum pulse width slack is 15.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837121566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837121566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.345               0.000 altera_reserved_tck  " "   15.345               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837121566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837121566 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837121614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837121614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837121614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837121614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837121614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.953 ns " "Worst Case Available Settling Time: 61.953 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837121614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837121614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837121614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837121614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837121614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837121614 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593837121614 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1593837121624 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1593837121676 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1593837126229 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_generator:u_video_generator\|vga_b\[0\] FPGA_CLK1_50 " "Register video_generator:u_video_generator\|vga_b\[0\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1593837126543 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1593837126543 "|hdmi_tx_1080p_60fps|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_1K_DEBUG~reg0 " "Node: CLK_1K_DEBUG~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qd84:auto_generated\|ram_block1a0~CLOCK0_ENABLE0_0 CLK_1K_DEBUG~reg0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qd84:auto_generated\|ram_block1a0~CLOCK0_ENABLE0_0 is being clocked by CLK_1K_DEBUG~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1593837126543 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1593837126543 "|hdmi_tx_1080p_60fps|CLK_1K_DEBUG~reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593837126543 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1593837126550 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593837126550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.562 " "Worst-case setup slack is 10.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837126586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837126586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.562               0.000 altera_reserved_tck  " "   10.562               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837126586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837126586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837126601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837126601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 altera_reserved_tck  " "    0.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837126601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837126601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.413 " "Worst-case recovery slack is 14.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837126611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837126611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.413               0.000 altera_reserved_tck  " "   14.413               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837126611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837126611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.947 " "Worst-case removal slack is 0.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837126621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837126621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 altera_reserved_tck  " "    0.947               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837126621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837126621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.283 " "Worst-case minimum pulse width slack is 15.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837126629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837126629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.283               0.000 altera_reserved_tck  " "   15.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837126629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837126629 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837126664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837126664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837126664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837126664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837126664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.872 ns " "Worst Case Available Settling Time: 61.872 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837126664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837126664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837126664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837126664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837126664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837126664 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593837126664 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1593837126673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1593837127035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1593837130012 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_generator:u_video_generator\|vga_b\[0\] FPGA_CLK1_50 " "Register video_generator:u_video_generator\|vga_b\[0\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1593837130256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1593837130256 "|hdmi_tx_1080p_60fps|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_1K_DEBUG~reg0 " "Node: CLK_1K_DEBUG~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qd84:auto_generated\|ram_block1a0~CLOCK0_ENABLE0_0 CLK_1K_DEBUG~reg0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qd84:auto_generated\|ram_block1a0~CLOCK0_ENABLE0_0 is being clocked by CLK_1K_DEBUG~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1593837130256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1593837130256 "|hdmi_tx_1080p_60fps|CLK_1K_DEBUG~reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593837130258 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1593837130264 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593837130264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.824 " "Worst-case setup slack is 13.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.824               0.000 altera_reserved_tck  " "   13.824               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837130278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 altera_reserved_tck  " "    0.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837130292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.806 " "Worst-case recovery slack is 15.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.806               0.000 altera_reserved_tck  " "   15.806               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837130304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.476 " "Worst-case removal slack is 0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 altera_reserved_tck  " "    0.476               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837130315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.919 " "Worst-case minimum pulse width slack is 14.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.919               0.000 altera_reserved_tck  " "   14.919               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837130322 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.928 ns " "Worst Case Available Settling Time: 63.928 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130358 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593837130358 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1593837130366 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_generator:u_video_generator\|vga_b\[0\] FPGA_CLK1_50 " "Register video_generator:u_video_generator\|vga_b\[0\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1593837130664 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1593837130664 "|hdmi_tx_1080p_60fps|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_1K_DEBUG~reg0 " "Node: CLK_1K_DEBUG~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qd84:auto_generated\|ram_block1a0~CLOCK0_ENABLE0_0 CLK_1K_DEBUG~reg0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qd84:auto_generated\|ram_block1a0~CLOCK0_ENABLE0_0 is being clocked by CLK_1K_DEBUG~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1593837130664 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1593837130664 "|hdmi_tx_1080p_60fps|CLK_1K_DEBUG~reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593837130665 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1593837130673 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593837130673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.467 " "Worst-case setup slack is 14.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.467               0.000 altera_reserved_tck  " "   14.467               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837130686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 altera_reserved_tck  " "    0.165               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837130698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.193 " "Worst-case recovery slack is 16.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.193               0.000 altera_reserved_tck  " "   16.193               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837130708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.405 " "Worst-case removal slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 altera_reserved_tck  " "    0.405               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837130718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.826 " "Worst-case minimum pulse width slack is 14.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.826               0.000 altera_reserved_tck  " "   14.826               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593837130726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593837130726 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.300 ns " "Worst Case Available Settling Time: 64.300 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593837130763 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593837130763 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1593837132485 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1593837132486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5346 " "Peak virtual memory: 5346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593837132630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 13:32:12 2020 " "Processing ended: Sat Jul 04 13:32:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593837132630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593837132630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593837132630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1593837132630 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1593837133896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593837133903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 13:32:13 2020 " "Processing started: Sat Jul 04 13:32:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593837133903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1593837133903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hdmi_tx_1080p_60fps -c hdmi_tx_1080p_60fps " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hdmi_tx_1080p_60fps -c hdmi_tx_1080p_60fps" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1593837133903 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hdmi_tx_1080p_60fps.vo D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/simulation/modelsim/ simulation " "Generated file hdmi_tx_1080p_60fps.vo in folder \"D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1593837136809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593837138143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 13:32:18 2020 " "Processing ended: Sat Jul 04 13:32:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593837138143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593837138143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593837138143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1593837138143 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus Prime Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1593837138827 ""}
