#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 21 23:09:57 2022
# Process ID: 62176
# Current directory: D:/Code Try/CODExperiment/Lab1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent70052 D:\Code Try\CODExperiment\Lab1\project_1\project_1.xpr
# Log file: D:/Code Try/CODExperiment/Lab1/project_1/vivado.log
# Journal file: D:/Code Try/CODExperiment/Lab1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Code Try/CODExperiment/Lab1/project_1/project_1.xpr}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
refresh_design
close_project
open_project {D:/Code Try/CODExperiment/Lab1/project_1/project_1.xpr}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
close_project
open_project {D:/Code Try/CODExperiment/Lab1/project_1/project_1.xpr}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fls2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
report_utilization -name utilization_2
current_design impl_1
report_utilization -name utilization_2
current_design synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top alu2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
report_utilization -name utilization_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top alu3 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
synth_design -rtl -name rtl_1
current_design synth_1
report_utilization -name utilization_2
refresh_design
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/impl_1/alu3.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab1/bits/alu2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab1/bits/fls2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab1/bits/alu3.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
file mkdir D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new
file mkdir D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new
file mkdir D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new
file mkdir D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new
file mkdir D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new
file mkdir {D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new}
close [ open {D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/ALUtb.v} w ]
add_files -fileset sim_1 {{D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/ALUtb.v}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ALUtb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source ALUtb.tcl
close_sim
launch_simulation
launch_simulation
