{
  "Top": "bgn_inference",
  "RtlTop": "bgn_inference",
  "RtlPrefix": "",
  "RtlSubPrefix": "bgn_inference_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_img": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_CTRL",
          "name": "input_img",
          "usage": "data",
          "direction": "in"
        }]
    },
    "prediction": {
      "index": "1",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "prediction",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "prediction_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "bgn_inference"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "22428",
    "Latency": "22427"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "bgn_inference",
    "Version": "1.0",
    "DisplayName": "Bgn_inference",
    "Revision": "2114492434",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_bgn_inference_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/test_bench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1.vhd",
      "impl\/vhdl\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_bn_offset_ROM_1P_BRAM_1R.vhd",
      "impl\/vhdl\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_bn_scale_ROM_1P_BRAM_1R.vhd",
      "impl\/vhdl\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_weights_l1_ROM_1P_BRAM_1R.vhd",
      "impl\/vhdl\/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2.vhd",
      "impl\/vhdl\/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_bias_l2_ROM_1P_BRAM_1R.vhd",
      "impl\/vhdl\/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_weights_l2_ROM_1P_BRAM_1R.vhd",
      "impl\/vhdl\/bgn_inference_CTRL_s_axi.vhd",
      "impl\/vhdl\/bgn_inference_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1.vhd",
      "impl\/vhdl\/bgn_inference_mac_muladd_10ns_5ns_5ns_14_4_1.vhd",
      "impl\/vhdl\/bgn_inference_mac_muladd_11s_5ns_13s_16_4_1.vhd",
      "impl\/vhdl\/bgn_inference.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1.v",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_bn_offset_ROM_1P_BRAM_1R.dat",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_bn_offset_ROM_1P_BRAM_1R.v",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_bn_scale_ROM_1P_BRAM_1R.dat",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_bn_scale_ROM_1P_BRAM_1R.v",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_weights_l1_ROM_1P_BRAM_1R.dat",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_weights_l1_ROM_1P_BRAM_1R.v",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2.v",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_bias_l2_ROM_1P_BRAM_1R.dat",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_bias_l2_ROM_1P_BRAM_1R.v",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_weights_l2_ROM_1P_BRAM_1R.dat",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_weights_l2_ROM_1P_BRAM_1R.v",
      "impl\/verilog\/bgn_inference_CTRL_s_axi.v",
      "impl\/verilog\/bgn_inference_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W.v",
      "impl\/verilog\/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1.v",
      "impl\/verilog\/bgn_inference_mac_muladd_10ns_5ns_5ns_14_4_1.v",
      "impl\/verilog\/bgn_inference_mac_muladd_11s_5ns_13s_16_4_1.v",
      "impl\/verilog\/bgn_inference.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/bgn_inference_v1_0\/data\/bgn_inference.mdd",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/data\/bgn_inference.tcl",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/data\/bgn_inference.yaml",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/src\/xbgn_inference.c",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/src\/xbgn_inference.h",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/src\/xbgn_inference_hw.h",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/src\/xbgn_inference_linux.c",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/src\/xbgn_inference_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/bgn_inference.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "memories": {"input_img": {
          "offset": "128",
          "range": "128"
        }},
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "prediction",
          "access": "R",
          "description": "Data signal of prediction",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "prediction",
              "access": "R",
              "description": "Bit 31 to 0 of prediction"
            }]
        },
        {
          "offset": "0x14",
          "name": "prediction_ctrl",
          "access": "R",
          "description": "Control signal of prediction",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "prediction_ap_vld",
              "access": "R",
              "description": "Control signal prediction_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "128",
          "argName": "input_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "prediction"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "bgn_inference",
      "BindInstances": "hidden_out_U CTRL_s_axi_U",
      "Instances": [
        {
          "ModuleName": "bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1",
          "InstanceName": "grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_fu_79",
          "BindInstances": "icmp_ln39_fu_255_p2 add_ln39_fu_261_p2 icmp_ln44_fu_273_p2 select_ln39_fu_279_p3 select_ln39_1_fu_992_p3 add_ln39_1_fu_287_p2 select_ln39_2_fu_293_p3 mac_muladd_10ns_5ns_5ns_14_4_1_U1 mac_muladd_10ns_5ns_5ns_14_4_1_U1 xor_ln49_fu_343_p2 xnor_res_fu_349_p2 select_ln16_fu_366_p3 select_ln16_1_fu_378_p3 add_ln16_fu_394_p2 select_ln16_2_fu_400_p3 add_ln16_1_fu_420_p2 select_ln16_3_fu_426_p3 add_ln16_2_fu_442_p2 select_ln16_4_fu_448_p3 add_ln16_3_fu_464_p2 select_ln16_5_fu_670_p3 add_ln16_4_fu_675_p2 select_ln16_6_fu_681_p3 add_ln16_5_fu_692_p2 select_ln16_7_fu_698_p3 add_ln16_6_fu_705_p2 select_ln16_8_fu_711_p3 add_ln16_7_fu_718_p2 select_ln16_9_fu_724_p3 add_ln16_8_fu_729_p2 select_ln16_10_fu_735_p3 add_ln16_9_fu_742_p2 select_ln16_11_fu_748_p3 add_ln16_10_fu_755_p2 select_ln16_12_fu_761_p3 add_ln16_11_fu_768_p2 select_ln16_13_fu_773_p3 add_ln16_12_fu_779_p2 select_ln16_14_fu_785_p3 add_ln16_13_fu_796_p2 select_ln16_15_fu_802_p3 add_ln16_14_fu_809_p2 select_ln16_16_fu_815_p3 add_ln16_15_fu_820_p2 select_ln16_17_fu_826_p3 add_ln16_16_fu_833_p2 select_ln16_18_fu_839_p3 add_ln16_17_fu_846_p2 select_ln16_19_fu_852_p3 add_ln16_18_fu_859_p2 select_ln16_20_fu_864_p3 add_ln16_19_fu_870_p2 select_ln16_21_fu_876_p3 add_ln16_20_fu_883_p2 select_ln16_22_fu_889_p3 add_ln16_21_fu_896_p2 select_ln16_23_fu_902_p3 add_ln16_22_fu_907_p2 select_ln16_24_fu_913_p3 add_ln16_23_fu_920_p2 select_ln16_25_fu_926_p3 add_ln16_24_fu_933_p2 select_ln16_26_fu_939_p3 add_ln16_25_fu_952_p2 select_ln16_27_fu_957_p3 add_ln16_26_fu_963_p2 select_ln16_28_fu_969_p3 add_ln16_27_fu_976_p2 select_ln16_29_fu_982_p3 add_ln16_28_fu_999_p2 select_ln16_30_fu_1004_p3 add_ln16_29_fu_1021_p2 select_ln16_31_fu_1027_p3 popcount_acc_1_fu_1039_p2 add_ln44_fu_305_p2 icmp_ln44_1_fu_311_p2 bipolar_val_fu_1053_p2 mac_muladd_11s_5ns_13s_16_4_1_U2 mac_muladd_11s_5ns_13s_16_4_1_U2 icmp_ln66_fu_1093_p2 select_ln66_fu_1099_p3 weights_l1_U bn_scale_U bn_offset_U"
        },
        {
          "ModuleName": "bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2",
          "InstanceName": "grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93",
          "BindInstances": "icmp_ln75_fu_187_p2 add_ln75_fu_193_p2 icmp_ln79_fu_205_p2 select_ln72_fu_211_p3 grp_fu_424_p2 add_ln75_1_fu_219_p2 select_ln75_fu_225_p3 select_ln75_1_fu_330_p3 select_ln75_2_fu_337_p3 mac_muladd_7ns_6s_31s_31_4_1_U10 mac_muladd_7ns_6s_31s_31_4_1_U10 mac_muladd_7ns_6s_31s_31_4_1_U10 add_ln79_fu_233_p2 final_score_fu_361_p2 icmp_ln90_fu_371_p2 max_score_1_fu_377_p3 class_idx_1_fu_388_p3 weights_l2_U bias_l2_U"
        }
      ]
    },
    "Info": {
      "bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bgn_inference": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1": {
        "Latency": {
          "LatencyBest": "16017",
          "LatencyAvg": "16017",
          "LatencyWorst": "16017",
          "PipelineII": "16001",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "LAYER1_VITIS_LOOP_44_1",
            "TripCount": "16000",
            "Latency": "16015",
            "PipelineII": "1",
            "PipelineDepth": "17",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "BRAM_18K": "34",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "12",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1808",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1357",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2": {
        "Latency": {
          "LatencyBest": "6406",
          "LatencyAvg": "6406",
          "LatencyWorst": "6406",
          "PipelineII": "6401",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.087"
        },
        "Loops": [{
            "Name": "LAYER2_VITIS_LOOP_79_2",
            "TripCount": "6400",
            "Latency": "6404",
            "PipelineII": "1",
            "PipelineDepth": "6",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "405",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "515",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "bgn_inference": {
        "Latency": {
          "LatencyBest": "22427",
          "LatencyAvg": "22427",
          "LatencyWorst": "22427",
          "PipelineII": "22428",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.087"
        },
        "Area": {
          "BRAM_18K": "38",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "13",
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "2445",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "2189",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-22 22:34:03 -0300",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.2"
  }
}
