{
   "creator": "Yosys 0.56+141 (git sha1 d73cd7800, clang++ 18.1.8 -fPIC -O3)",
   "invocation": "stat -json -top control ",
   "modules": {
      "$paramod\\alu\\DATA_WIDTH=s32'00000000000000000000000000100000": {
         "num_wires":         116,
         "num_wire_bits":     1126,
         "num_pub_wires":     10,
         "num_pub_wire_bits": 203,
         "num_ports":         7,
         "num_port_bits":     104,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         93,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$add": 1,
            "$and": 1,
            "$eq": 56,
            "$ge": 2,
            "$logic_and": 2,
            "$logic_not": 7,
            "$lt": 2,
            "$mux": 6,
            "$ne": 4,
            "$or": 1,
            "$pmux": 6,
            "$shl": 1,
            "$shr": 1,
            "$sshr": 1,
            "$sub": 1,
            "$xor": 1
         }
      },
      "\\control": {
         "num_wires":         1320,
         "num_wire_bits":     8368,
         "num_pub_wires":     36,
         "num_pub_wire_bits": 575,
         "num_ports":         2,
         "num_port_bits":     2,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         576,
         "num_submodules":       7,
         "num_cells_by_type": {
            "$add": 11,
            "$adff": 6,
            "$and": 170,
            "$dlatch": 10,
            "$eq": 160,
            "$logic_and": 6,
            "$logic_not": 32,
            "$mux": 17,
            "$not": 116,
            "$pmux": 29,
            "$print": 1,
            "$reduce_bool": 1,
            "$reduce_or": 17,
            "$paramod$0f2b3d63ea97dcf32076fd563b5d954650b42e74\\memory": 1,
            "$paramod$ad6b6faeb87e8b71009ff95b5bea080d73df53fd\\memory": 1,
            "$paramod\\alu\\DATA_WIDTH=s32'00000000000000000000000000100000": 1,
            "$paramod\\decoder\\DATA_WIDTH=s32'00000000000000000000000000100000": 1,
            "$paramod\\regfile\\DATA_WIDTH=s32'00000000000000000000000000100000": 1,
            "$paramod\\signext\\DATA_WIDTH=s32'00000000000000000000000000100000": 2
         }
      },
      "$paramod\\decoder\\DATA_WIDTH=s32'00000000000000000000000000100000": {
         "num_wires":         133,
         "num_wire_bits":     588,
         "num_pub_wires":     14,
         "num_pub_wire_bits": 116,
         "num_ports":         13,
         "num_port_bits":     109,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         94,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$eq": 64,
            "$logic_and": 1,
            "$mux": 10,
            "$pmux": 12,
            "$print": 3,
            "$reduce_or": 4
         }
      },
      "$paramod$ad6b6faeb87e8b71009ff95b5bea080d73df53fd\\memory": {
         "num_wires":         724,
         "num_wire_bits":     18062,
         "num_pub_wires":     10,
         "num_pub_wire_bits": 135,
         "num_ports":         8,
         "num_port_bits":     102,
         "num_memories":      1,
         "num_memory_bits":   2048,
         "num_processes":     0,
         "num_cells":         343,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$dff": 73,
            "$dlatch": 2,
            "$eq": 2,
            "$ge": 2,
            "$logic_not": 5,
            "$meminit_v2": 64,
            "$memrd": 2,
            "$memwr_v2": 66,
            "$mux": 125,
            "$not": 1,
            "$pmux": 1
         }
      },
      "$paramod$0f2b3d63ea97dcf32076fd563b5d954650b42e74\\memory": {
         "num_wires":         530,
         "num_wire_bits":     11854,
         "num_pub_wires":     10,
         "num_pub_wire_bits": 135,
         "num_ports":         8,
         "num_port_bits":     102,
         "num_memories":      1,
         "num_memory_bits":   2048,
         "num_processes":     0,
         "num_cells":         280,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$dff": 73,
            "$dlatch": 2,
            "$eq": 2,
            "$ge": 2,
            "$logic_not": 5,
            "$meminit_v2": 1,
            "$memrd": 2,
            "$memwr_v2": 66,
            "$mux": 125,
            "$not": 1,
            "$pmux": 1
         }
      },
      "$paramod\\regfile\\DATA_WIDTH=s32'00000000000000000000000000100000": {
         "num_wires":         367,
         "num_wire_bits":     5034,
         "num_pub_wires":     41,
         "num_pub_wire_bits": 1138,
         "num_ports":         9,
         "num_port_bits":     114,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         237,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$adff": 35,
            "$eq": 93,
            "$logic_and": 1,
            "$logic_not": 4,
            "$mux": 66,
            "$not": 35,
            "$pmux": 2,
            "$reduce_bool": 1
         }
      },
      "$paramod\\signext\\DATA_WIDTH=s32'00000000000000000000000000100000": {
         "num_wires":         14,
         "num_wire_bits":     173,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 69,
         "num_ports":         3,
         "num_port_bits":     69,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         9,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$eq": 7,
            "$logic_not": 1,
            "$pmux": 1
         }
      }
   },
      "design": {
         "num_wires":         3218,
         "num_wire_bits":     45378,
         "num_pub_wires":     127,
         "num_pub_wire_bits": 2440,
         "num_ports":         53,
         "num_port_bits":     671,
         "num_memories":      2,
         "num_memory_bits":   4096,
         "num_processes":     0,
         "num_cells":         1641,
         "num_submodules":       7,
         "num_cells_by_type": {
            "$add": 12,
            "$adff": 41,
            "$and": 171,
            "$dff": 146,
            "$dlatch": 14,
            "$eq": 391,
            "$ge": 6,
            "$logic_and": 10,
            "$logic_not": 55,
            "$lt": 2,
            "$meminit_v2": 65,
            "$memrd": 4,
            "$memwr_v2": 132,
            "$mux": 349,
            "$ne": 4,
            "$not": 153,
            "$or": 1,
            "$pmux": 53,
            "$print": 4,
            "$reduce_bool": 2,
            "$reduce_or": 21,
            "$shl": 1,
            "$shr": 1,
            "$sshr": 1,
            "$sub": 1,
            "$xor": 1,
            "$paramod$0f2b3d63ea97dcf32076fd563b5d954650b42e74\\memory": 1,
            "$paramod$ad6b6faeb87e8b71009ff95b5bea080d73df53fd\\memory": 1,
            "$paramod\\alu\\DATA_WIDTH=s32'00000000000000000000000000100000": 1,
            "$paramod\\decoder\\DATA_WIDTH=s32'00000000000000000000000000100000": 1,
            "$paramod\\regfile\\DATA_WIDTH=s32'00000000000000000000000000100000": 1,
            "$paramod\\signext\\DATA_WIDTH=s32'00000000000000000000000000100000": 2
         }
      }
}
