
# 

# *** Wed Dec  9 20:49:52 PST 2020 *** Velrun Client Id : 0 ***
# **************************************************
#         Software Version  : 19.0.2      
# **************************************************
# *** Invocation Command : velrun -64bit -emul Greg  ***
# Loading design veloce
# Info!     [TCLC-5501]: : No session exist to attach. Potentially key option is
#                        missing.
# Info!     [TCLC-5501]: : New Session Launched.
# Info!     [TCLC-5501]: : Single User Mode. Other users will not be able to
#                        attach to this session.
# Info!       [CS-5156]: : Collecting memory contents from 'rtlc generated mem cont file'.
# Info!       [CS-5156]: : Collecting memory contents from 'rtlc generated mem cont file'.
# Design loaded successfully.
# Info! : : Sourcing veloce.med/compileopts.ini
# Info! : : Sourcing velrunopts.ini
# Info!     [RTS-20008]: : Connecting to emulator 'Greg' ...
# Info!     [RTS-20007]: : SessionId for this session is Greg_141
# Info!     [TCLC-5502]: : Successfully connected to emulator.
# Info!     [TCLC-5501]: : project database locked.
# Info!     [TCLC-5501]: : Trace mode is set to SSR
Veloce 1> # Connected to emulator Greg
# Info!     [RTS-20013]: : Configuring the design.
# Info!     [RTS-20014]: : Resource reservation started ...
# Info!     [RTS-20014]: : Resource reservation done (time taken 0.03 s)
# Info!     [RTS-20015]: : Resource initialization started ...
# Info!                : : Reservation of single AVB[0] local UCK[1] CCH[0]
#                        without remapping
#                       
# Info!     [RTS-20110]: : Waiting for EHS-EDS connection to establish...
# Info!     [RTS-20110]: : EHS-EDS connection established. (time taken 1.19 s)
# Info!     [RTS-20015]: : Resource initialization done (time taken 42.66 s)
# Info!     [RTS-20018]: : Freeze design for setup started ...
# Info!     [RTS-20018]: : Freeze design for setup done (time taken 0.64 s)
# Info!     [RTS-20019]: : Clock routing started ...
# Info!     [RTS-20019]: : Clock routing done (time taken 0.05 s)
# Info!     [RTS-20032]: : Clock:ibex_core_tb.Uclock Domain=0 Freq=2000.0 kHz
#                        (Hi=19 Lo=31)
# Info!     [RTS-20016]: : Trace system turn on started ...
# Info!     [RTS-20016]: : Trace system turn on done (time taken 0.11 s)
# Info!     [RTS-20024]: : Reset all used memories started ...
# Info!     [RTS-20024]: : Reset all used memories done (time taken 0.03 s)
# Info!       [CS-5156]: : Collecting memory contents from 'rtlc generated mem cont file'.
# Info!     [RTS-20021]: : Memory initialization started ...
# Info!     [RTS-20021]: : Memory initialization done (time taken 0.00 s)
# Info!     [RTS-20022]: : User state initialization started ...
# Info!     [RTS-20022]: : User state initialization done (time taken 0.23 s)
# Info!     [RTS-20044]: : Store Interrupt config started ...
# Info!     [RTS-20066]: : Trigger position: 50, Current trace depth: 100000
#                        cycles, Maximum Trace Depth: 994055 cycles.
#                       
# Info!     [RTS-20044]: : Store Interrupt config done (time taken 0.60 s)
# Info!     [RTS-20041]: : Trace flush started ...
# Info!     [RTS-20041]: : Trace flush done(time taken 0.05 s)
# Info!     [RTS-20016]: : Trace system turn on started ...
# Info!     [RTS-20016]: : Trace system turn on done (time taken 0.00 s)
# Info!     [TCLC-5502]: : Design configured successfully.
# Info!     [RTS-20067]: : Load Breakpoint/Event done (time taken 0.00 s)
# Info!     [TCLC-5651]: : Configure/Design download time: 0:00:45
Veloce 1> # Design configured
# Info! : : Launching Comodel Client '/u/cetola/code/595/quattro-ibex/veloce.med/bin/linux64_el30_gnu53/testbench.veloce' with arguments ' -comodel_hsl_id 4' on host 'circe'. Please wait...
# 
#                          TBX Software Version 19.0.2-7
#                 Copyright 2003-2019 Mentor Graphics Corporation
#                               All Rights Reserved
# 
# 
# Info!     [TBXR-6579]: : Initializing...
# Info!     [TCLC-5501]: : Waiting for project open from master client...
# Info!     [TCLC-5614]: : Project already open. Owner is "cetola" and HostName
#                        "circe.ece.pdx.edu" Attached to existing session
# Info!     [TCLC-5501]: : Single User Mode. Other users will not be able to
#                        attach to this session.
# Comodel client with pid "219889" has been launched on host "circe" from directory "/u/cetola/code/595/quattro-ibex".
# Info!     [TBXR-6571]: : TAPI slot number used : 4
# Info!     [TCLC-5654]: : Will work with the clock "ibex_core_tb.Uclock"
# 
# 
# Info!     [TBXR-6573]: : Starting up clocks...
# Info!     [TBXR-6576]: : Creating 192 bit write channel...
# Info!     [TBXR-6576]: : Creating 1216 bit read channel...
# Info!     [TBXR-6580]: : Initialization complete.
# Info!     [TCLC-5654]: : Will work with the clock "ibex_core_tb.Uclock"
# 
# 
# 
# Info!     [TCLC-5654]: : Will work with the clock "ibex_core_tb.Uclock"
# Info!     [TCLC-5501]: : Emulation started.
# ---reset---
# Set mem at index:          0 value: 3fc00093
# Set mem at index:          1 value: 0000a023
# Set mem at index:          2 value: 0000a103
# Set mem at index:          3 value: 00110113
# Set mem at index:          4 value: 0020a023
# Set mem at index:          5 value: ff5ff06f
# hello
# HVL: Complete message received.
# check_data(data = 3fc00093, address = 00000000)
# check_data(data = 0000a023, address = 00000001)
# check_data(data = 0000a103, address = 00000002)
# check_data(data = 00110113, address = 00000003)
# check_data(data = 0020a023, address = 00000004)
# check_data(data = ff5ff06f, address = 00000005)
# check_data(data =      35713, address = 000000ff)
# ---All tests passed---
# =============================================================================
#                             SIMULATION STATISTICS                            
# =============================================================================
# Simulation finished at time 10000030000000 ps
# 
# Total number of TBX clocks:                                      1014477
# Total number of TBX clocks spent in HDL time advancement:        1000003
# Total number of TBX clocks spent in HDL due to callee execution: 14
# Percentage TBX clocks spent in HDL time advance:                 98.57 %
# -----------------------------------------------------------------------------
# Total time spent:                                                2.38 seconds.
# -----------------------------------------------------------------------------
# 
# Info!     [TCLC-5501]: : Emulation stopped.
# Info!     [TCLC-5501]: : Current Simulation Time: 10000030000000 ps
# Info!     [TCLC-5501]: : 1006644 cycles run. Clock : ibex_core_tb.Uclock.
# Info!     [TCLC-5501]: : 1015479 cycles run till now. Clock :
#                        ibex_core_tb.Uclock
# 
# Info! : : Quitting Comodel Client.
# Comodel application with pid "219889" exited successfully with exit code "0".
# Info!     [TCLC-5501]: : Disconnected from emulator.
# Info!     [TCLC-5501]: : project database unlocked.
# Info!     [TCLC-5663]: : Shutting down the user runtime session.
# Info!     [TCLC-5501]: : Project closed successfully
# *** End of Velrun Client Id : 0 ***
