# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit/lab3_fetch_unit_impl_3/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit/lab3_fetch_unit_impl_3/precision.log.suppressed
# Info: [9552]: Activated implementation lab3_fetch_unit_impl_3 in project C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit/lab3_fetch_unit.psp.
# Info: [15300]: Setting up the design to use synthesis library "maxv.syn"
# Info: [580]: The global max fanout is currently set to 1000 for Altera - MAX V .
# Info: [15326]: Setting Part to: "5M2210ZF324A".
# Info: [15327]: Setting Process to: "5".
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/maxv.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/mux_2_to_1_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/not_gate_behave.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/or_gate_behave.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/nop_ctrl_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/read_ctrl_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/Increment_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab2_counter_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_unit_struct.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit/lab3_fetch_unit_impl_3.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.lab3_fetch_unit(struct){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.mux_2_to_1(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.not_gate(behave): Pre-processing...
# Info: [44506]: Module CAD_lib.or_gate(behave): Pre-processing...
# Info: [44506]: Module CAD_lib.lab2_counter(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.Increment(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.read_ctrl(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.nop_ctrl(behav): Pre-processing...
# Info: [44508]: Module CAD_lib.mux_2_to_1(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.not_gate(behave): Compiling...
# Info: [44508]: Module CAD_lib.or_gate(behave): Compiling...
# Info: [44508]: Module CAD_lib.Increment(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.lab2_counter(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.read_ctrl(behav): Compiling...
# Info: [44508]: Module CAD_lib.nop_ctrl(behav): Compiling...
# Warning: [45784]: "C:/HDS/CAD/CAD_lib/hdl/nop_ctrl_behav.vhd", line 26: Module CAD_lib.nop_ctrl(behav), Net(s) mdata[31:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44523]: Root Module CAD_lib.lab3_fetch_unit(struct){generic map (width => 32)}: Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 0 (0 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 222.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit/lab3_fetch_unit_impl_3.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit/lab3_fetch_unit_impl_3.
# Info: [4558]: instance:pc.reg Instance is flattened in hierarchical block view:.cad_lib.lab2_counter_32.mixed_unfold_1682.
# Info: [4558]: instance:pc.increm Instance is flattened in hierarchical block view:.cad_lib.lab2_counter_32.mixed_unfold_1682.
# Info: [4558]: instance:pc.mux2 Instance is flattened in hierarchical block view:.cad_lib.lab2_counter_32.mixed_unfold_1682.
# Info: [4558]: instance:jmp_or_zero Instance is flattened in hierarchical block view:.cad_lib.lab3_fetch_unit.struct.
# Info: [4558]: instance:out_mdata Instance is flattened in hierarchical block view:.cad_lib.lab3_fetch_unit.struct.
# Info: [4558]: instance:pc Instance is flattened in hierarchical block view:.cad_lib.lab3_fetch_unit.struct.
# Info: [15002]: Optimizing design view:.cad_lib.lab3_fetch_unit.struct
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit/lab3_fetch_unit_impl_3/lab3_fetch_unit.edf.
# Info: Info, Writing xrf file 'C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit/lab3_fetch_unit_impl_3/lab3_fetch_unit.xrf'
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit/lab3_fetch_unit_impl_3/lab3_fetch_unit.xrf.
# Info: -- Writing file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit/lab3_fetch_unit_impl_3/lab3_fetch_unit.tcl
# Info: exq_pr_compile_project gen_vcf lab3_fetch_unit 1
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.3 s secs.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab3_fetch_unit_impl_3.
