0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_axi_s_AM_out.v,1672867337,systemVerilog,,,,AESL_axi_s_AM_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_axi_s_IM.v,1672867337,systemVerilog,,,,AESL_axi_s_IM,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_axi_s_test_data.v,1672867337,systemVerilog,,,,AESL_axi_s_test_data,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_axi_s_test_label_out.v,1672867337,systemVerilog,,,,AESL_axi_s_test_label_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_axi_slave_control.v,1672867337,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1672867338,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1672867338,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_fifo.v,1672867337,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/csv_file_dump.svh,1672867338,verilog,,,,,,,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/dataflow_monitor.sv,1672867338,systemVerilog,C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/seq_loop_interface.svh;C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/upc_loop_interface.svh,,C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/dump_file_agent.svh;C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/csv_file_dump.svh;C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/sample_agent.svh;C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/loop_sample_agent.svh;C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/sample_manager.svh;C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/nodf_module_monitor.svh;C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/seq_loop_interface.svh;C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/seq_loop_monitor.svh;C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/upc_loop_interface.svh;C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/dump_file_agent.svh,1672867338,verilog,,,,,,,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/fifo_para.vh,1672867338,verilog,,,,,,,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi.autotb.v,1672867338,systemVerilog,,,C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/fifo_para.vh,apatb_hdc_maxi_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi.v,1672867285,systemVerilog,,,,hdc_maxi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_AM_RAM_AUTO_1R1W.v,1672867287,systemVerilog,,,,hdc_maxi_AM_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_control_s_axi.v,1672867287,systemVerilog,,,,hdc_maxi_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_flow_control_loop_pipe_sequential_init.v,1672867287,systemVerilog,,,,hdc_maxi_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1.v,1672867282,systemVerilog,,,,hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.v,1672867282,systemVerilog,,,,hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5.v,1672867283,systemVerilog,,,,hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8.v,1672867283,systemVerilog,,,,hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.v,1672867284,systemVerilog,,,,hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1.v,1672867288,systemVerilog,,,,hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1;hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1.v,1672867288,systemVerilog,,,,hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1;hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_mux_42_8192_1_1.v,1672867287,systemVerilog,,,,hdc_maxi_mux_42_8192_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_ngram_RAM_AUTO_1R1W.v,1672867287,systemVerilog,,,,hdc_maxi_ngram_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_regslice_both.v,1672867288,systemVerilog,,,,hdc_maxi_regslice_both;hdc_maxi_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_test_data_d_RAM_AUTO_1R1W.v,1672867287,systemVerilog,,,,hdc_maxi_test_data_d_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/loop_sample_agent.svh,1672867338,verilog,,,,,,,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/nodf_module_interface.svh,1672867338,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/nodf_module_monitor.svh,1672867338,verilog,,,,,,,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/sample_agent.svh,1672867338,verilog,,,,,,,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/sample_manager.svh,1672867338,verilog,,,,,,,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/seq_loop_interface.svh,1672867338,verilog,,,,seq_loop_intf,,,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/seq_loop_monitor.svh,1672867338,verilog,,,,,,,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/upc_loop_interface.svh,1672867338,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/upc_loop_monitor.svh,1672867338,verilog,,,,,,,,,,,,
