-------------------------------------------------------------------------------
Questa PropCheck Version 2019.2_1 linux_x86_64 18 May 2019
-------------------------------------------------------------------------------
Report Generated               : Mon Nov 27 21:52:34 2023
-------------------------------------------------------------------------------

Command-line arguments:
	-jobs 4 \ 
	-init qs_files/wb_arbiter.init \ 
	-timeout 5m 

-------------------------------------------------------------------------------

Clock Relationships
-------------------------------------------------------------------------------
clk : P


Port Constraints
-------------------------------------------------------------------------------
Type                 Clock Domain         Value         Port
-------------------------------------------------------------------------------
Clock                <n/a>                -            'clk'
Unconstrained        <none>               -            'in_read_ctrl'
Unconstrained        <none>               -            'in_write_ctrl'
Unconstrained        <none>               -            'in_write_data'
Unconstrained        <none>               -            'rst'
-------------------------------------------------------------------------------



Using user-specified initialization sequence:

---------------- BEGIN RESET SEQUENCE --------------
$default_clock clk
$default_input_value 0
rst = 1'b1
##
rst = 1'b0

---------------- END RESET SEQUENCE ----------------


-------------------------------------------------------------------------------
Assumptions (0)
-------------------------------------------------------------------------------
<no assumptions>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Active Targets (9)
-------------------------------------------------------------------------------
fifo_cover_ent_0
fifo_cover_ent_1
fifo_cover_ent_2
fifo_cover_ent_3
fifo_cover_ent_4
fifo_cover_ent_5
fifo_cover_ent_6
fifo_out_is_empty
fifo_out_is_full
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
X Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (0.0% of 3 in sequential fanin of properties)
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Z Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (0.0% of 3 in sequential fanin of properties)
-------------------------------------------------------------------------------


---------------------------------------
Formal Netlist Statistics         Count
---------------------------------------
Control Point Bits                    2
  DUT Input Bits                      2
  Cut Point Bits                      0
  Black Box Output Bits               0
  Undriven Wire Bits                  0
  Modeling Bits                       0
State Bits                            5
  Counter State Bits                  3
  RAM State Bits                      0
  Register State Bits                 2
  Property State Bits                 0
Logic Gates                          31
  Design Gates                       22
  Property Gates                      9
---------------------------------------


-------------------------------------------------------------------------------
Targets Fired (2)
-------------------------------------------------------------------------------
fifo_out_is_empty
fifo_out_is_full
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Covered (5)
-------------------------------------------------------------------------------
fifo_cover_ent_0
fifo_cover_ent_1
fifo_cover_ent_2
fifo_cover_ent_3
fifo_cover_ent_4
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Uncoverable (2)
-------------------------------------------------------------------------------
fifo_cover_ent_5
fifo_cover_ent_6
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Proofs
-------------------------------------------------------------------------------
<no assumptions used in proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Proofs
-------------------------------------------------------------------------------
<no assumptions used in bounded proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in unsatisfiable sanity checks>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in bounded unsatisfiable sanity checkss>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Target Waveforms (7)
-------------------------------------------------------------------------------
  TB Time(ns) Dist  Target
-------------------------------------------------------------------------------
           20    1  fifo_cover_ent_0
           30    2  fifo_cover_ent_1
           40    3  fifo_cover_ent_2
           50    4  fifo_cover_ent_3
           60    5  fifo_cover_ent_4
           20    1  fifo_out_is_empty
           60    5  fifo_out_is_full
-------------------------------------------------------------------------------


---------------------------------------
Target Waveforms Summary by Distance
---------------------------------------
Distance                          Count
---------------------------------------
  1 cycle                             2
  2 cycles                            1
  3 cycles                            1
  4 cycles                            1
  5 cycles                            2
---------------------------------------
Total                                 7
---------------------------------------


-------------------------------------------------------------------------------
Proof Radius Summary by Target
-------------------------------------------------------------------------------
<all targets either proven or fired>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Engine Performance
---------------------- Proofs -------------------------- Waveforms ------------
   Engine |  Safety Liveness Vacuity  Sanity |  Safety Liveness Vacuity  Sanity
-------------------------------------------------------------------------------
        7 |       0        0       0       0 |       2        0       0       0
       10 |       2        0       0       0 |       5        0       2       0
-------------------------------------------------------------------------------


---------------------------------------
Property Summary                  Count
---------------------------------------
Assumed                               0
Proven                                0
Covered                               5
Inconclusive                          0
Fired                                 2
Uncoverable                           2
---------------------------------------
Total                                 9
---------------------------------------


--------- Process Statistics ----------
Elapsed Time                       0 s 
-------- Orchestration Process --------
------------ cadpc01:23094 ------------
CPU Time                           0 s 
Peak Memory                      0.4 GB
---------- Engine Processes -----------
------------ cadpc01:23102 ------------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
------------ cadpc01:23106 ------------
CPU Time                           0 s 
Peak Memory                      0.3 GB
CPU Utilization                    0 % 
------------ cadpc01:23112 ------------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
------------ cadpc01:23118 ------------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
---------------------------------------

