Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov 28 14:53:49 2024
| Host         : Kailqq running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               36          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7559)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4953)
5. checking no_input_delay (17)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7559)
---------------------------
 There are 254 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 1368 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1368 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1368 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1368 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1368 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4953)
---------------------------------------------------
 There are 4953 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4986          inf        0.000                      0                 4986           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4986 Endpoints
Min Delay          4986 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.259ns  (logic 4.513ns (9.756%)  route 41.746ns (90.244%))
  Logic Levels:           24  (FDCE=1 LUT3=3 LUT5=5 LUT6=14 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         4.019     4.475    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.599 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3_n_1
    SLICE_X59Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     4.811 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.658     5.469    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I1_O)        0.299     5.768 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         8.461    14.229    U1/datapath_inst/U2/spo[19]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.353 r  U1/datapath_inst/U2/Data_out_reg[28]_i_20/O
                         net (fo=1, routed)           0.790    15.143    U1/datapath_inst/U2/Data_out_reg[28]_i_20_n_1
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.267 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.970    16.237    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.361 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          3.887    20.249    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X58Y62         LUT3 (Prop_lut3_I2_O)        0.124    20.373 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.113    23.485    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X57Y72         LUT6 (Prop_lut6_I4_O)        0.124    23.609 f  U1/datapath_inst/U2/U4_i_328/O
                         net (fo=1, routed)           0.996    24.605    U1/datapath_inst/U2/U4_i_328_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    24.729 f  U1/datapath_inst/U2/U4_i_163/O
                         net (fo=2, routed)           0.451    25.179    U1/datapath_inst/U2/U4_i_163_n_1
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.303 f  U1/datapath_inst/U2/U4_i_38/O
                         net (fo=1, routed)           0.418    25.721    U1/datapath_inst/U1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X58Y73         LUT6 (Prop_lut6_I5_O)        0.124    25.845 f  U1/datapath_inst/U1/U4_i_2/O
                         net (fo=88, routed)          4.136    29.981    U4/addr_bus[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.105 f  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.815    31.921    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    32.045 f  U4/Cpu_data4bus[31]_INST_0/O
                         net (fo=5, routed)           1.321    33.366    U1/datapath_inst/U2/Cpu_data4bus[30]
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124    33.490 f  U1/datapath_inst/U2/Reg_file[31][31]_i_9/O
                         net (fo=2, routed)           0.835    34.325    U1/datapath_inst/U2/Reg_file[31][31]_i_9_n_1
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.146    34.471 f  U1/datapath_inst/U2/Reg_file[31][8]_i_4/O
                         net (fo=8, routed)           1.185    35.656    U1/datapath_inst/U1/Reg_file_reg[2][8]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.354    36.010 f  U1/datapath_inst/U1/Reg_file[31][13]_i_2/O
                         net (fo=1, routed)           0.807    36.816    U1/datapath_inst/U1/Reg_file[31][13]_i_2_n_1
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.326    37.142 f  U1/datapath_inst/U1/Reg_file[31][13]_i_1/O
                         net (fo=35, routed)          4.024    41.166    uart_inst/uart_display/inst_string_to_print/U1_reg_i_data[13]
    SLICE_X54Y79         LUT5 (Prop_lut5_I3_O)        0.152    41.318 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[3]_i_95/O
                         net (fo=2, routed)           0.814    42.133    U1/datapath_inst/U2/i_/tx_byte[4]_i_37_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I2_O)        0.348    42.481 r  U1/datapath_inst/U2/tx_byte[6]_i_69/O
                         net (fo=3, routed)           0.991    43.472    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_14_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I0_O)        0.124    43.596 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_37/O
                         net (fo=1, routed)           0.799    44.395    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_37_n_1
    SLICE_X47Y80         LUT6 (Prop_lut6_I4_O)        0.124    44.519 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_14/O
                         net (fo=1, routed)           0.816    45.335    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_14_n_1
    SLICE_X44Y80         LUT5 (Prop_lut5_I2_O)        0.152    45.487 r  uart_inst/uart_display/inst_string_to_print/tx_byte[4]_i_4/O
                         net (fo=1, routed)           0.441    45.927    uart_inst/uart_display/inst_string_to_print/tx_byte[4]_i_4_n_1
    SLICE_X41Y81         LUT6 (Prop_lut6_I3_O)        0.332    46.259 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    46.259    uart_inst/uart_display/byte_to_print[4]
    SLICE_X41Y81         FDRE                                         r  uart_inst/uart_display/tx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.080ns  (logic 4.277ns (9.282%)  route 41.803ns (90.718%))
  Logic Levels:           24  (FDCE=1 LUT3=3 LUT5=4 LUT6=15 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         4.019     4.475    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.599 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3_n_1
    SLICE_X59Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     4.811 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.658     5.469    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I1_O)        0.299     5.768 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         8.461    14.229    U1/datapath_inst/U2/spo[19]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.353 r  U1/datapath_inst/U2/Data_out_reg[28]_i_20/O
                         net (fo=1, routed)           0.790    15.143    U1/datapath_inst/U2/Data_out_reg[28]_i_20_n_1
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.267 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.970    16.237    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.361 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          3.887    20.249    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X58Y62         LUT3 (Prop_lut3_I2_O)        0.124    20.373 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.113    23.485    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X57Y72         LUT6 (Prop_lut6_I4_O)        0.124    23.609 f  U1/datapath_inst/U2/U4_i_328/O
                         net (fo=1, routed)           0.996    24.605    U1/datapath_inst/U2/U4_i_328_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    24.729 f  U1/datapath_inst/U2/U4_i_163/O
                         net (fo=2, routed)           0.451    25.179    U1/datapath_inst/U2/U4_i_163_n_1
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.303 f  U1/datapath_inst/U2/U4_i_38/O
                         net (fo=1, routed)           0.418    25.721    U1/datapath_inst/U1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X58Y73         LUT6 (Prop_lut6_I5_O)        0.124    25.845 f  U1/datapath_inst/U1/U4_i_2/O
                         net (fo=88, routed)          4.136    29.981    U4/addr_bus[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.105 f  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.815    31.921    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    32.045 f  U4/Cpu_data4bus[31]_INST_0/O
                         net (fo=5, routed)           1.321    33.366    U1/datapath_inst/U2/Cpu_data4bus[30]
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124    33.490 f  U1/datapath_inst/U2/Reg_file[31][31]_i_9/O
                         net (fo=2, routed)           0.835    34.325    U1/datapath_inst/U2/Reg_file[31][31]_i_9_n_1
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.146    34.471 f  U1/datapath_inst/U2/Reg_file[31][8]_i_4/O
                         net (fo=8, routed)           1.185    35.656    U1/datapath_inst/U1/Reg_file_reg[2][8]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.354    36.010 f  U1/datapath_inst/U1/Reg_file[31][13]_i_2/O
                         net (fo=1, routed)           0.807    36.816    U1/datapath_inst/U1/Reg_file[31][13]_i_2_n_1
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.326    37.142 f  U1/datapath_inst/U1/Reg_file[31][13]_i_1/O
                         net (fo=35, routed)          4.024    41.166    uart_inst/uart_display/inst_string_to_print/U1_reg_i_data[13]
    SLICE_X54Y79         LUT5 (Prop_lut5_I3_O)        0.152    41.318 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[3]_i_95/O
                         net (fo=2, routed)           0.814    42.133    U1/datapath_inst/U2/i_/tx_byte[4]_i_37_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I2_O)        0.348    42.481 r  U1/datapath_inst/U2/tx_byte[6]_i_69/O
                         net (fo=3, routed)           1.053    43.534    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_14_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.124    43.658 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_21/O
                         net (fo=1, routed)           0.433    44.091    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_21_n_1
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.124    44.215 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_10/O
                         net (fo=1, routed)           0.670    44.885    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_10_n_1
    SLICE_X45Y79         LUT6 (Prop_lut6_I3_O)        0.124    45.009 r  uart_inst/uart_display/inst_string_to_print/tx_byte[5]_i_3/O
                         net (fo=1, routed)           0.947    45.956    uart_inst/uart_display/inst_string_to_print/tx_byte[5]_i_3_n_1
    SLICE_X43Y81         LUT6 (Prop_lut6_I2_O)        0.124    46.080 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    46.080    uart_inst/uart_display/byte_to_print[5]
    SLICE_X43Y81         FDRE                                         r  uart_inst/uart_display/tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.001ns  (logic 4.277ns (9.298%)  route 41.724ns (90.702%))
  Logic Levels:           24  (FDCE=1 LUT3=3 LUT5=4 LUT6=15 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         4.019     4.475    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.599 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3_n_1
    SLICE_X59Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     4.811 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.658     5.469    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I1_O)        0.299     5.768 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         8.461    14.229    U1/datapath_inst/U2/spo[19]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.353 r  U1/datapath_inst/U2/Data_out_reg[28]_i_20/O
                         net (fo=1, routed)           0.790    15.143    U1/datapath_inst/U2/Data_out_reg[28]_i_20_n_1
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.267 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.970    16.237    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.361 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          3.887    20.249    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X58Y62         LUT3 (Prop_lut3_I2_O)        0.124    20.373 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.113    23.485    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X57Y72         LUT6 (Prop_lut6_I4_O)        0.124    23.609 r  U1/datapath_inst/U2/U4_i_328/O
                         net (fo=1, routed)           0.996    24.605    U1/datapath_inst/U2/U4_i_328_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    24.729 r  U1/datapath_inst/U2/U4_i_163/O
                         net (fo=2, routed)           0.451    25.179    U1/datapath_inst/U2/U4_i_163_n_1
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.303 r  U1/datapath_inst/U2/U4_i_38/O
                         net (fo=1, routed)           0.418    25.721    U1/datapath_inst/U1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X58Y73         LUT6 (Prop_lut6_I5_O)        0.124    25.845 r  U1/datapath_inst/U1/U4_i_2/O
                         net (fo=88, routed)          4.136    29.981    U4/addr_bus[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.105 r  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.815    31.921    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    32.045 r  U4/Cpu_data4bus[31]_INST_0/O
                         net (fo=5, routed)           1.321    33.366    U1/datapath_inst/U2/Cpu_data4bus[30]
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124    33.490 r  U1/datapath_inst/U2/Reg_file[31][31]_i_9/O
                         net (fo=2, routed)           0.835    34.325    U1/datapath_inst/U2/Reg_file[31][31]_i_9_n_1
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.146    34.471 r  U1/datapath_inst/U2/Reg_file[31][8]_i_4/O
                         net (fo=8, routed)           1.185    35.656    U1/datapath_inst/U1/Reg_file_reg[2][8]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.354    36.010 r  U1/datapath_inst/U1/Reg_file[31][13]_i_2/O
                         net (fo=1, routed)           0.807    36.816    U1/datapath_inst/U1/Reg_file[31][13]_i_2_n_1
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.326    37.142 r  U1/datapath_inst/U1/Reg_file[31][13]_i_1/O
                         net (fo=35, routed)          4.024    41.166    uart_inst/uart_display/inst_string_to_print/U1_reg_i_data[13]
    SLICE_X54Y79         LUT5 (Prop_lut5_I3_O)        0.152    41.318 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[3]_i_95/O
                         net (fo=2, routed)           0.814    42.133    U1/datapath_inst/U2/i_/tx_byte[4]_i_37_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I2_O)        0.348    42.481 f  U1/datapath_inst/U2/tx_byte[6]_i_69/O
                         net (fo=3, routed)           0.908    43.388    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[4]_i_14_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    43.512 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_27/O
                         net (fo=1, routed)           1.021    44.533    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_27_n_1
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    44.657 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_11/O
                         net (fo=1, routed)           0.285    44.942    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_11_n_1
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    45.066 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_3/O
                         net (fo=1, routed)           0.811    45.877    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_3_n_1
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    46.001 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_1/O
                         net (fo=1, routed)           0.000    46.001    uart_inst/uart_display/byte_to_print[6]
    SLICE_X40Y81         FDRE                                         r  uart_inst/uart_display/tx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.804ns  (logic 7.317ns (15.976%)  route 38.486ns (84.024%))
  Logic Levels:           22  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         4.019     4.475    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.599 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3_n_1
    SLICE_X59Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     4.811 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.658     5.469    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I1_O)        0.299     5.768 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         8.461    14.229    U1/datapath_inst/U2/spo[19]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.353 r  U1/datapath_inst/U2/Data_out_reg[28]_i_20/O
                         net (fo=1, routed)           0.790    15.143    U1/datapath_inst/U2/Data_out_reg[28]_i_20_n_1
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.267 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.970    16.237    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.361 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          3.887    20.249    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X58Y62         LUT3 (Prop_lut3_I2_O)        0.124    20.373 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.113    23.485    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X57Y72         LUT6 (Prop_lut6_I4_O)        0.124    23.609 f  U1/datapath_inst/U2/U4_i_328/O
                         net (fo=1, routed)           0.996    24.605    U1/datapath_inst/U2/U4_i_328_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    24.729 f  U1/datapath_inst/U2/U4_i_163/O
                         net (fo=2, routed)           0.451    25.179    U1/datapath_inst/U2/U4_i_163_n_1
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.303 f  U1/datapath_inst/U2/U4_i_38/O
                         net (fo=1, routed)           0.418    25.721    U1/datapath_inst/U1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X58Y73         LUT6 (Prop_lut6_I5_O)        0.124    25.845 f  U1/datapath_inst/U1/U4_i_2/O
                         net (fo=88, routed)          4.136    29.981    U4/addr_bus[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.105 f  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.815    31.921    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    32.045 f  U4/Cpu_data4bus[31]_INST_0/O
                         net (fo=5, routed)           0.963    33.007    U5/data6[31]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124    33.131 f  U5/Disp_num[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    33.131    U5/Disp_num[31]_INST_0_i_2_n_0
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    33.348 f  U5/Disp_num[31]_INST_0/O
                         net (fo=1, routed)           0.822    34.170    U6/U2/Disp_num[31]
    SLICE_X35Y66         LUT6 (Prop_lut6_I0_O)        0.299    34.469 f  U6/U2/XLXI_1_i_3/O
                         net (fo=1, routed)           0.000    34.469    U6/U2/XLXI_1_i_3_n_1
    SLICE_X35Y66         MUXF7 (Prop_muxf7_I1_O)      0.245    34.714 f  U6/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          2.637    37.351    U6/U2/hex[3]
    SLICE_X2Y76          LUT4 (Prop_lut4_I3_O)        0.298    37.649 r  U6/U2/XLXI_18/O
                         net (fo=1, routed)           0.790    38.440    U6/U2/XLXN_72
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.124    38.564 r  U6/U2/XLXI_22/O
                         net (fo=1, routed)           0.870    39.434    U6/U2/XLXN_209
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124    39.558 r  U6/U2/XLXI_48/O
                         net (fo=1, routed)           2.690    42.248    segment_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555    45.804 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    45.804    segment[6]
    R10                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.424ns  (logic 4.025ns (8.861%)  route 41.399ns (91.139%))
  Logic Levels:           24  (FDCE=1 LUT2=1 LUT3=4 LUT5=3 LUT6=14 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         4.019     4.475    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.599 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3_n_1
    SLICE_X59Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     4.811 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.658     5.469    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I1_O)        0.299     5.768 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         8.461    14.229    U1/datapath_inst/U2/spo[19]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.353 r  U1/datapath_inst/U2/Data_out_reg[28]_i_20/O
                         net (fo=1, routed)           0.790    15.143    U1/datapath_inst/U2/Data_out_reg[28]_i_20_n_1
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.267 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.970    16.237    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.361 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          3.887    20.249    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X58Y62         LUT3 (Prop_lut3_I2_O)        0.124    20.373 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.113    23.485    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X57Y72         LUT6 (Prop_lut6_I4_O)        0.124    23.609 r  U1/datapath_inst/U2/U4_i_328/O
                         net (fo=1, routed)           0.996    24.605    U1/datapath_inst/U2/U4_i_328_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    24.729 r  U1/datapath_inst/U2/U4_i_163/O
                         net (fo=2, routed)           0.451    25.179    U1/datapath_inst/U2/U4_i_163_n_1
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.303 r  U1/datapath_inst/U2/U4_i_38/O
                         net (fo=1, routed)           0.418    25.721    U1/datapath_inst/U1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X58Y73         LUT6 (Prop_lut6_I5_O)        0.124    25.845 r  U1/datapath_inst/U1/U4_i_2/O
                         net (fo=88, routed)          4.136    29.981    U4/addr_bus[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.105 r  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.815    31.921    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    32.045 r  U4/Cpu_data4bus[31]_INST_0/O
                         net (fo=5, routed)           1.321    33.366    U1/datapath_inst/U2/Cpu_data4bus[30]
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124    33.490 r  U1/datapath_inst/U2/Reg_file[31][31]_i_9/O
                         net (fo=2, routed)           0.835    34.325    U1/datapath_inst/U2/Reg_file[31][31]_i_9_n_1
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.146    34.471 r  U1/datapath_inst/U2/Reg_file[31][8]_i_4/O
                         net (fo=8, routed)           1.185    35.656    U1/datapath_inst/U1/Reg_file_reg[2][8]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.354    36.010 r  U1/datapath_inst/U1/Reg_file[31][13]_i_2/O
                         net (fo=1, routed)           0.807    36.816    U1/datapath_inst/U1/Reg_file[31][13]_i_2_n_1
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.326    37.142 r  U1/datapath_inst/U1/Reg_file[31][13]_i_1/O
                         net (fo=35, routed)          4.024    41.166    uart_inst/uart_display/inst_string_to_print/U1_reg_i_data[13]
    SLICE_X54Y79         LUT3 (Prop_lut3_I1_O)        0.124    41.290 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_278/O
                         net (fo=2, routed)           0.675    41.965    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_278_n_1
    SLICE_X56Y79         LUT2 (Prop_lut2_I0_O)        0.124    42.089 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_136/O
                         net (fo=1, routed)           0.165    42.254    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_136_n_1
    SLICE_X56Y79         LUT6 (Prop_lut6_I4_O)        0.124    42.378 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_51/O
                         net (fo=1, routed)           0.828    43.206    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_51_n_1
    SLICE_X50Y79         LUT6 (Prop_lut6_I2_O)        0.124    43.330 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_17/O
                         net (fo=1, routed)           0.811    44.141    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_17_n_1
    SLICE_X47Y79         LUT6 (Prop_lut6_I1_O)        0.124    44.265 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_5/O
                         net (fo=1, routed)           1.035    45.300    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_5_n_1
    SLICE_X40Y82         LUT6 (Prop_lut6_I5_O)        0.124    45.424 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    45.424    uart_inst/uart_display/byte_to_print[1]
    SLICE_X40Y82         FDRE                                         r  uart_inst/uart_display/tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.398ns  (logic 7.312ns (16.107%)  route 38.086ns (83.893%))
  Logic Levels:           22  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         4.019     4.475    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.599 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3_n_1
    SLICE_X59Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     4.811 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.658     5.469    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I1_O)        0.299     5.768 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         8.461    14.229    U1/datapath_inst/U2/spo[19]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.353 r  U1/datapath_inst/U2/Data_out_reg[28]_i_20/O
                         net (fo=1, routed)           0.790    15.143    U1/datapath_inst/U2/Data_out_reg[28]_i_20_n_1
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.267 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.970    16.237    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.361 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          3.887    20.249    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X58Y62         LUT3 (Prop_lut3_I2_O)        0.124    20.373 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.113    23.485    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X57Y72         LUT6 (Prop_lut6_I4_O)        0.124    23.609 f  U1/datapath_inst/U2/U4_i_328/O
                         net (fo=1, routed)           0.996    24.605    U1/datapath_inst/U2/U4_i_328_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    24.729 f  U1/datapath_inst/U2/U4_i_163/O
                         net (fo=2, routed)           0.451    25.179    U1/datapath_inst/U2/U4_i_163_n_1
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.303 f  U1/datapath_inst/U2/U4_i_38/O
                         net (fo=1, routed)           0.418    25.721    U1/datapath_inst/U1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X58Y73         LUT6 (Prop_lut6_I5_O)        0.124    25.845 f  U1/datapath_inst/U1/U4_i_2/O
                         net (fo=88, routed)          4.136    29.981    U4/addr_bus[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.105 f  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.815    31.921    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    32.045 f  U4/Cpu_data4bus[31]_INST_0/O
                         net (fo=5, routed)           0.963    33.007    U5/data6[31]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124    33.131 f  U5/Disp_num[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    33.131    U5/Disp_num[31]_INST_0_i_2_n_0
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    33.348 f  U5/Disp_num[31]_INST_0/O
                         net (fo=1, routed)           0.822    34.170    U6/U2/Disp_num[31]
    SLICE_X35Y66         LUT6 (Prop_lut6_I0_O)        0.299    34.469 f  U6/U2/XLXI_1_i_3/O
                         net (fo=1, routed)           0.000    34.469    U6/U2/XLXI_1_i_3_n_1
    SLICE_X35Y66         MUXF7 (Prop_muxf7_I1_O)      0.245    34.714 f  U6/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          2.488    37.202    U6/U2/hex[3]
    SLICE_X2Y75          LUT4 (Prop_lut4_I3_O)        0.298    37.500 r  U6/U2/XLXI_5/O
                         net (fo=2, routed)           0.666    38.166    U6/U2/XLXN_119
    SLICE_X3Y75          LUT4 (Prop_lut4_I3_O)        0.124    38.290 r  U6/U2/XLXI_29/O
                         net (fo=1, routed)           0.603    38.893    U6/U2/XLXN_211
    SLICE_X4Y76          LUT2 (Prop_lut2_I1_O)        0.124    39.017 r  U6/U2/XLXI_50/O
                         net (fo=1, routed)           2.830    41.848    segment_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550    45.398 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    45.398    segment[4]
    K13                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.341ns  (logic 4.153ns (9.160%)  route 41.188ns (90.840%))
  Logic Levels:           23  (FDCE=1 LUT3=3 LUT5=4 LUT6=14 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         4.019     4.475    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.599 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3_n_1
    SLICE_X59Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     4.811 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.658     5.469    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I1_O)        0.299     5.768 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         8.461    14.229    U1/datapath_inst/U2/spo[19]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.353 r  U1/datapath_inst/U2/Data_out_reg[28]_i_20/O
                         net (fo=1, routed)           0.790    15.143    U1/datapath_inst/U2/Data_out_reg[28]_i_20_n_1
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.267 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.970    16.237    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.361 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          3.887    20.249    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X58Y62         LUT3 (Prop_lut3_I2_O)        0.124    20.373 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.113    23.485    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X57Y72         LUT6 (Prop_lut6_I4_O)        0.124    23.609 f  U1/datapath_inst/U2/U4_i_328/O
                         net (fo=1, routed)           0.996    24.605    U1/datapath_inst/U2/U4_i_328_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    24.729 f  U1/datapath_inst/U2/U4_i_163/O
                         net (fo=2, routed)           0.451    25.179    U1/datapath_inst/U2/U4_i_163_n_1
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.303 f  U1/datapath_inst/U2/U4_i_38/O
                         net (fo=1, routed)           0.418    25.721    U1/datapath_inst/U1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X58Y73         LUT6 (Prop_lut6_I5_O)        0.124    25.845 f  U1/datapath_inst/U1/U4_i_2/O
                         net (fo=88, routed)          4.136    29.981    U4/addr_bus[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.105 f  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.815    31.921    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    32.045 f  U4/Cpu_data4bus[31]_INST_0/O
                         net (fo=5, routed)           1.321    33.366    U1/datapath_inst/U2/Cpu_data4bus[30]
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124    33.490 f  U1/datapath_inst/U2/Reg_file[31][31]_i_9/O
                         net (fo=2, routed)           0.835    34.325    U1/datapath_inst/U2/Reg_file[31][31]_i_9_n_1
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.146    34.471 f  U1/datapath_inst/U2/Reg_file[31][8]_i_4/O
                         net (fo=8, routed)           1.185    35.656    U1/datapath_inst/U1/Reg_file_reg[2][8]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.354    36.010 f  U1/datapath_inst/U1/Reg_file[31][13]_i_2/O
                         net (fo=1, routed)           0.807    36.816    U1/datapath_inst/U1/Reg_file[31][13]_i_2_n_1
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.326    37.142 f  U1/datapath_inst/U1/Reg_file[31][13]_i_1/O
                         net (fo=35, routed)          4.024    41.166    uart_inst/uart_display/inst_string_to_print/U1_reg_i_data[13]
    SLICE_X54Y79         LUT5 (Prop_lut5_I3_O)        0.152    41.318 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[3]_i_95/O
                         net (fo=2, routed)           0.577    41.896    uart_inst/uart_display/inst_string_to_print/str_idx_reg[0]_rep__3
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.348    42.244 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[3]_i_41/O
                         net (fo=1, routed)           1.119    43.363    uart_inst/uart_display/inst_string_to_print_n_21
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124    43.487 r  uart_inst/uart_display/tx_byte[3]_i_14/O
                         net (fo=1, routed)           0.583    44.070    uart_inst/uart_display/inst_string_to_print/tx_byte_reg[3]_2
    SLICE_X46Y81         LUT6 (Prop_lut6_I1_O)        0.124    44.194 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[3]_i_4/O
                         net (fo=1, routed)           1.023    45.217    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[3]_i_4_n_1
    SLICE_X42Y81         LUT6 (Prop_lut6_I4_O)        0.124    45.341 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    45.341    uart_inst/uart_display/byte_to_print[3]
    SLICE_X42Y81         FDRE                                         r  uart_inst/uart_display/tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.246ns  (logic 7.339ns (16.220%)  route 37.907ns (83.780%))
  Logic Levels:           22  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         4.019     4.475    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.599 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3_n_1
    SLICE_X59Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     4.811 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.658     5.469    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I1_O)        0.299     5.768 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         8.461    14.229    U1/datapath_inst/U2/spo[19]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.353 r  U1/datapath_inst/U2/Data_out_reg[28]_i_20/O
                         net (fo=1, routed)           0.790    15.143    U1/datapath_inst/U2/Data_out_reg[28]_i_20_n_1
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.267 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.970    16.237    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.361 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          3.887    20.249    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X58Y62         LUT3 (Prop_lut3_I2_O)        0.124    20.373 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.113    23.485    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X57Y72         LUT6 (Prop_lut6_I4_O)        0.124    23.609 f  U1/datapath_inst/U2/U4_i_328/O
                         net (fo=1, routed)           0.996    24.605    U1/datapath_inst/U2/U4_i_328_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    24.729 f  U1/datapath_inst/U2/U4_i_163/O
                         net (fo=2, routed)           0.451    25.179    U1/datapath_inst/U2/U4_i_163_n_1
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.303 f  U1/datapath_inst/U2/U4_i_38/O
                         net (fo=1, routed)           0.418    25.721    U1/datapath_inst/U1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X58Y73         LUT6 (Prop_lut6_I5_O)        0.124    25.845 f  U1/datapath_inst/U1/U4_i_2/O
                         net (fo=88, routed)          4.136    29.981    U4/addr_bus[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.105 f  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.815    31.921    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    32.045 f  U4/Cpu_data4bus[31]_INST_0/O
                         net (fo=5, routed)           0.963    33.007    U5/data6[31]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124    33.131 f  U5/Disp_num[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    33.131    U5/Disp_num[31]_INST_0_i_2_n_0
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    33.348 f  U5/Disp_num[31]_INST_0/O
                         net (fo=1, routed)           0.822    34.170    U6/U2/Disp_num[31]
    SLICE_X35Y66         LUT6 (Prop_lut6_I0_O)        0.299    34.469 f  U6/U2/XLXI_1_i_3/O
                         net (fo=1, routed)           0.000    34.469    U6/U2/XLXI_1_i_3_n_1
    SLICE_X35Y66         MUXF7 (Prop_muxf7_I1_O)      0.245    34.714 f  U6/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          2.501    37.215    U6/U2/hex[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I3_O)        0.298    37.513 r  U6/U2/XLXI_6/O
                         net (fo=2, routed)           0.741    38.254    U6/U2/XLXN_26
    SLICE_X2Y75          LUT4 (Prop_lut4_I2_O)        0.124    38.378 r  U6/U2/XLXI_17/O
                         net (fo=1, routed)           0.844    39.222    U6/U2/XLXN_208
    SLICE_X2Y73          LUT2 (Prop_lut2_I1_O)        0.124    39.346 r  U6/U2/XLXI_47/O
                         net (fo=1, routed)           2.323    41.669    segment_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577    45.246 r  segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000    45.246    segment[7]
    T10                                                               r  segment[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.211ns  (logic 7.431ns (16.436%)  route 37.780ns (83.564%))
  Logic Levels:           22  (FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         4.019     4.475    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.599 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3_n_1
    SLICE_X59Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     4.811 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.658     5.469    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I1_O)        0.299     5.768 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         8.461    14.229    U1/datapath_inst/U2/spo[19]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.353 r  U1/datapath_inst/U2/Data_out_reg[28]_i_20/O
                         net (fo=1, routed)           0.790    15.143    U1/datapath_inst/U2/Data_out_reg[28]_i_20_n_1
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.267 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.970    16.237    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.361 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          3.887    20.249    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X58Y62         LUT3 (Prop_lut3_I2_O)        0.124    20.373 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.113    23.485    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X57Y72         LUT6 (Prop_lut6_I4_O)        0.124    23.609 f  U1/datapath_inst/U2/U4_i_328/O
                         net (fo=1, routed)           0.996    24.605    U1/datapath_inst/U2/U4_i_328_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    24.729 f  U1/datapath_inst/U2/U4_i_163/O
                         net (fo=2, routed)           0.451    25.179    U1/datapath_inst/U2/U4_i_163_n_1
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.303 f  U1/datapath_inst/U2/U4_i_38/O
                         net (fo=1, routed)           0.418    25.721    U1/datapath_inst/U1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X58Y73         LUT6 (Prop_lut6_I5_O)        0.124    25.845 f  U1/datapath_inst/U1/U4_i_2/O
                         net (fo=88, routed)          4.136    29.981    U4/addr_bus[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.105 f  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.816    31.922    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    32.046 f  U4/Cpu_data4bus[26]_INST_0/O
                         net (fo=4, routed)           0.999    33.045    U5/data6[26]
    SLICE_X35Y70         LUT6 (Prop_lut6_I1_O)        0.124    33.169 f  U5/Disp_num[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    33.169    U5/Disp_num[26]_INST_0_i_2_n_0
    SLICE_X35Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    33.386 f  U5/Disp_num[26]_INST_0/O
                         net (fo=1, routed)           0.810    34.196    U6/U2/Disp_num[26]
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.299    34.495 f  U6/U2/XLXI_2_i_3/O
                         net (fo=1, routed)           0.000    34.495    U6/U2/XLXI_2_i_3_n_1
    SLICE_X35Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    34.712 f  U6/U2/XLXI_2_i_1/O
                         net (fo=18, routed)          2.637    37.349    U6/U2/hex[2]
    SLICE_X0Y76          LUT4 (Prop_lut4_I2_O)        0.299    37.648 r  U6/U2/XLXI_23/O
                         net (fo=1, routed)           0.650    38.297    U6/U2/XLXN_111
    SLICE_X0Y76          LUT3 (Prop_lut3_I1_O)        0.124    38.421 r  U6/U2/XLXI_26/O
                         net (fo=1, routed)           0.488    38.909    U6/U2/XLXN_210
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.119    39.028 r  U6/U2/XLXI_49/O
                         net (fo=1, routed)           2.481    41.510    segment_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.701    45.211 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    45.211    segment[5]
    K16                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.154ns  (logic 3.673ns (8.134%)  route 41.481ns (91.866%))
  Logic Levels:           23  (FDCE=1 LUT2=1 LUT3=2 LUT5=2 LUT6=16 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         4.019     4.475    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.599 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_3_n_1
    SLICE_X59Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     4.811 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.658     5.469    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I1_O)        0.299     5.768 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         8.461    14.229    U1/datapath_inst/U2/spo[19]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.353 r  U1/datapath_inst/U2/Data_out_reg[28]_i_20/O
                         net (fo=1, routed)           0.790    15.143    U1/datapath_inst/U2/Data_out_reg[28]_i_20_n_1
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.267 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.970    16.237    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.361 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          3.887    20.249    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X58Y62         LUT3 (Prop_lut3_I2_O)        0.124    20.373 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.113    23.485    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X57Y72         LUT6 (Prop_lut6_I4_O)        0.124    23.609 r  U1/datapath_inst/U2/U4_i_328/O
                         net (fo=1, routed)           0.996    24.605    U1/datapath_inst/U2/U4_i_328_n_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    24.729 r  U1/datapath_inst/U2/U4_i_163/O
                         net (fo=2, routed)           0.451    25.179    U1/datapath_inst/U2/U4_i_163_n_1
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.303 r  U1/datapath_inst/U2/U4_i_38/O
                         net (fo=1, routed)           0.418    25.721    U1/datapath_inst/U1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X58Y73         LUT6 (Prop_lut6_I5_O)        0.124    25.845 r  U1/datapath_inst/U1/U4_i_2/O
                         net (fo=88, routed)          4.136    29.981    U4/addr_bus[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.105 r  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.815    31.921    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    32.045 r  U4/Cpu_data4bus[31]_INST_0/O
                         net (fo=5, routed)           1.321    33.366    U1/datapath_inst/U2/Cpu_data4bus[30]
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124    33.490 r  U1/datapath_inst/U2/Reg_file[31][31]_i_9/O
                         net (fo=2, routed)           0.835    34.325    U1/datapath_inst/U2/Reg_file[31][31]_i_9_n_1
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.146    34.471 r  U1/datapath_inst/U2/Reg_file[31][8]_i_4/O
                         net (fo=8, routed)           1.190    35.661    U1/datapath_inst/U2/Reg_file[31][31]_i_9_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I3_O)        0.328    35.989 r  U1/datapath_inst/U2/Reg_file[31][12]_i_2/O
                         net (fo=1, routed)           0.154    36.143    U1/datapath_inst/U2/Reg_file[31][12]_i_2_n_1
    SLICE_X45Y70         LUT2 (Prop_lut2_I0_O)        0.124    36.267 r  U1/datapath_inst/U2/Reg_file[31][12]_i_1/O
                         net (fo=34, routed)          5.732    41.999    uart_inst/uart_display/inst_string_to_print/U1_reg_i_data[12]
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.124    42.123 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_98/O
                         net (fo=1, routed)           0.154    42.277    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_98_n_1
    SLICE_X55Y79         LUT6 (Prop_lut6_I4_O)        0.124    42.401 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_37/O
                         net (fo=1, routed)           0.798    43.199    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_37_n_1
    SLICE_X42Y79         LUT6 (Prop_lut6_I4_O)        0.124    43.323 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_12/O
                         net (fo=1, routed)           0.582    43.905    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_12_n_1
    SLICE_X46Y78         LUT6 (Prop_lut6_I3_O)        0.124    44.029 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_4/O
                         net (fo=1, routed)           1.001    45.030    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_4_n_1
    SLICE_X42Y82         LUT6 (Prop_lut6_I4_O)        0.124    45.154 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_1/O
                         net (fo=1, routed)           0.000    45.154    uart_inst/uart_display/byte_to_print[0]
    SLICE_X42Y82         FDRE                                         r  uart_inst/uart_display/tx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U10/counter2_Lock_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[7]/C
    SLICE_X7Y68          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[7]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter2_Lock_reg_n_0_[7]
    SLICE_X6Y68          LUT6 (Prop_lut6_I4_O)        0.045     0.256 r  U10/counter2[6]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/counter2[6]_i_1_n_0
    SLICE_X6Y68          FDCE                                         r  U10/counter2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_display/FSM_onehot_print_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/uart_display/FSM_onehot_print_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.467%)  route 0.131ns (50.533%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDRE                         0.000     0.000 r  uart_inst/uart_display/FSM_onehot_print_state_reg[7]/C
    SLICE_X40Y105        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_inst/uart_display/FSM_onehot_print_state_reg[7]/Q
                         net (fo=2, routed)           0.131     0.259    uart_inst/uart_display/FSM_onehot_print_state_reg_n_1_[7]
    SLICE_X41Y105        FDRE                                         r  uart_inst/uart_display/FSM_onehot_print_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.191ns (73.659%)  route 0.068ns (26.341%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[17]/C
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[17]/Q
                         net (fo=2, routed)           0.068     0.214    U10/counter2_Lock_reg_n_0_[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  U10/counter2[17]_i_1/O
                         net (fo=1, routed)           0.000     0.259    U10/counter2[17]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  U10/counter2_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.212ns (77.597%)  route 0.061ns (22.403%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[13]/C
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter0_Lock_reg[13]/Q
                         net (fo=2, routed)           0.061     0.228    U10/counter0_Lock_reg_n_0_[13]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  U10/counter0[13]_i_1/O
                         net (fo=1, routed)           0.000     0.273    U10/counter0[13]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  U10/counter0_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.212ns (77.597%)  route 0.061ns (22.403%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[20]/C
    SLICE_X30Y66         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter0_Lock_reg[20]/Q
                         net (fo=2, routed)           0.061     0.228    U10/counter0_Lock_reg_n_0_[20]
    SLICE_X31Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.273 r  U10/counter0[19]_i_1/O
                         net (fo=1, routed)           0.000     0.273    U10/counter0[19]_i_1_n_0
    SLICE_X31Y66         FDCE                                         r  U10/counter0_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.212ns (77.314%)  route 0.062ns (22.686%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[13]/C
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter0_Lock_reg[13]/Q
                         net (fo=2, routed)           0.062     0.229    U10/counter0_Lock_reg_n_0_[13]
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.274 r  U10/counter0[12]_i_1/O
                         net (fo=1, routed)           0.000     0.274    U10/counter0[12]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  U10/counter0_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.212ns (77.305%)  route 0.062ns (22.695%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[17]/C
    SLICE_X30Y65         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter0_Lock_reg[17]/Q
                         net (fo=2, routed)           0.062     0.229    U10/counter0_Lock_reg_n_0_[17]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.274 r  U10/counter0[17]_i_1/O
                         net (fo=1, routed)           0.000     0.274    U10/counter0[17]_i_1_n_0
    SLICE_X31Y65         FDCE                                         r  U10/counter0_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_display/FSM_onehot_print_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/uart_display/FSM_onehot_print_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (50.035%)  route 0.141ns (49.965%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDRE                         0.000     0.000 r  uart_inst/uart_display/FSM_onehot_print_state_reg[3]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_inst/uart_display/FSM_onehot_print_state_reg[3]/Q
                         net (fo=34, routed)          0.141     0.282    uart_inst/uart_display/str_idx
    SLICE_X40Y106        FDRE                                         r  uart_inst/uart_display/FSM_onehot_print_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.191ns (67.681%)  route 0.091ns (32.319%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[8]/C
    SLICE_X7Y68          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[8]/Q
                         net (fo=2, routed)           0.091     0.237    U10/counter2_Lock_reg_n_0_[8]
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.045     0.282 r  U10/counter2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.282    U10/counter2[8]_i_1_n_0
    SLICE_X6Y68          FDCE                                         r  U10/counter2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_display/FSM_onehot_print_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/uart_display/FSM_onehot_print_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.128ns (45.079%)  route 0.156ns (54.921%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDRE                         0.000     0.000 r  uart_inst/uart_display/FSM_onehot_print_state_reg[9]/C
    SLICE_X40Y105        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_inst/uart_display/FSM_onehot_print_state_reg[9]/Q
                         net (fo=3, routed)           0.156     0.284    uart_inst/uart_display/rst_transmit
    SLICE_X41Y106        FDRE                                         r  uart_inst/uart_display/FSM_onehot_print_state_reg[10]/D
  -------------------------------------------------------------------    -------------------





