# Chapter 3 â€” Notes

---

## ğŸ”— Official Links

| Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|----------|----------------|-----------|
| ğŸ‡ºğŸ‡¸ English | [![GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/aitl-silicon-pathway/docs/chapter3/) | [![GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/aitl-silicon-pathway/tree/main/docs/chapter3) |

---

This chapter verifies that the FSM RTL is **hardware-realistic**
through simulation and a concept-level ASIC flow.

- All code under `code/` is **educational sample code**
- Replace RTL with your Chapter 2 FSM if needed
- Focus is on *verification thinking*, not tool mastery
