(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "master")
  (DATE "Mon Nov 27 20:46:04 2023")
  (VENDOR "Lattice")
  (PROGRAM "backanno")
  (VERSION "Radiant Software (64-bit) 2023.1.0.43.3")
  (DIVIDER /)
  (VOLTAGE 1.26:1.20:1.14)
  (PROCESS "default")
  (TEMPERATURE -40:25:85)
  (TIMESCALE 1ps)
  (CELL
    (CELLTYPE "my_vga_SLICE_0")
    (INSTANCE my_vga\.SLICE_0)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 COUT0 (304:330:357)(304:330:357))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_1")
    (INSTANCE my_vga\.SLICE_1)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 COUT0 (304:330:357)(304:330:357))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_2")
    (INSTANCE my_vga\.SLICE_2)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 COUT0 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_3")
    (INSTANCE my_vga\.SLICE_3)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 COUT0 (304:330:357)(304:330:357))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_4")
    (INSTANCE my_vga\.SLICE_4)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 COUT0 (304:330:357)(304:330:357))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_5")
    (INSTANCE my_vga\.SLICE_5)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 COUT0 (304:330:357)(304:330:357))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_6")
    (INSTANCE my_vga\.SLICE_6)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 COUT0 (304:330:357)(304:330:357))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_7")
    (INSTANCE my_vga\.SLICE_7)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 COUT0 (304:330:357)(304:330:357))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_8")
    (INSTANCE my_vga\.SLICE_8)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_9")
    (INSTANCE my_vga\.SLICE_9)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 COUT0 (304:330:357)(304:330:357))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_10")
    (INSTANCE my_vga\.SLICE_10)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 COUT0 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_11")
    (INSTANCE my_vga\.SLICE_11)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_13")
    (INSTANCE my_vga\.SLICE_13)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_15")
    (INSTANCE my_vga\.SLICE_15)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_20")
    (INSTANCE my_vga\.SLICE_20)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_21")
    (INSTANCE my_vga\.SLICE_21)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_23")
    (INSTANCE my_vga\.SLICE_23)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_24")
    (INSTANCE my_vga\.SLICE_24)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_25")
    (INSTANCE my_vga\.SLICE_25)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_27")
    (INSTANCE my_vga\.SLICE_27)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_28")
    (INSTANCE my_vga\.SLICE_28)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_30")
    (INSTANCE my_vga\.SLICE_30)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_31")
    (INSTANCE my_vga\.SLICE_31)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_32")
    (INSTANCE my_vga\.SLICE_32)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_36")
    (INSTANCE SLICE_36)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "SLICE_37")
    (INSTANCE SLICE_37)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_40")
    (INSTANCE my_vga\.SLICE_40)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_42")
    (INSTANCE my_pattern_gen\.SLICE_42)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_44")
    (INSTANCE my_pattern_gen\.SLICE_44)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_46")
    (INSTANCE my_pattern_gen\.SLICE_46)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_49")
    (INSTANCE my_vga\.SLICE_49)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_50")
    (INSTANCE my_vga\.SLICE_50)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_51")
    (INSTANCE my_vga\.SLICE_51)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_53")
    (INSTANCE my_vga\.SLICE_53)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pll_lscc_pll_inst_u_PLL_B")
    (INSTANCE my_pll\.lscc_pll_inst\.u_PLL_B)
    (DELAY
      (ABSOLUTE
        (IOPATH REFERENCECLK OUTCORE (0:0:0)(0:0:0))
        (IOPATH REFERENCECLK OUTGLOBAL (0:0:0)(0:0:0))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_0_")
    (INSTANCE rgb\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb0 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "hsync")
    (INSTANCE hsync_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO hsync (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_1_")
    (INSTANCE rgb\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb1 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_2_")
    (INSTANCE rgb\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb2 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_3_")
    (INSTANCE rgb\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb3 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "vsync")
    (INSTANCE vsync_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO vsync (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_4_")
    (INSTANCE rgb\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb4 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "osc")
    (INSTANCE osc_I)
    (DELAY
      (ABSOLUTE
        (IOPATH osc PADDI (460:485:510)(460:485:510))
      )
    )
  )
  (CELL
    (CELLTYPE "valid_test")
    (INSTANCE valid_test_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO valid_test (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "clk_test")
    (INSTANCE clk_test_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO clk_test (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_5_")
    (INSTANCE rgb\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb5 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "master")
    (INSTANCE )
    (DELAY
      (ABSOLUTE
        (INTERCONNECT my_vga\.SLICE_0/F0 my_vga\.SLICE_0/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_0/COUT0 my_vga\.SLICE_0/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_0/COUT0 my_vga\.SLICE_0/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_2/COUT1 my_vga\.SLICE_0/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_2/COUT1 my_vga\.SLICE_0/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_vga\.SLICE_0/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_vga\.SLICE_21/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_vga\.SLICE_23/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_0/Q0 SLICE_37/A1 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_vga\.SLICE_40/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_0/CE (2842:3080:3318)
          (2842:3080:3318))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_2/CE (2842:3080:3318)
          (2842:3080:3318))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_3/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_5/LSR (3979:4131:4283)
          (3979:4131:4283))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_6/CE (2948:3172:3397)
          (2948:3172:3397))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_7/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_8/CE (2948:3172:3397)
          (2948:3172:3397))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_9/CE (2948:3172:3397)
          (2948:3172:3397))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_10/LSR (3979:4131:4283)
          (3979:4131:4283))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_11/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_13/A0 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_13/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_15/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_15/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_23/C0 (3846:4005:4164)
          (3846:4005:4164))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_24/B1 (3794:3965:4137)
          (3794:3965:4137))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_28/C0 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_28/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT my_vga\.SLICE_25/F1 SLICE_36/B1 (3899:4058:4217)(3899:4058:4217))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_49/A1 (3952:4117:4283)
          (3952:4117:4283))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_49/B0 (3899:4058:4217)
          (3899:4058:4217))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_50/C1 (2617:2822:3027)
          (2617:2822:3027))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_50/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_51/C0 (4256:4414:4573)
          (4256:4414:4573))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_51/B1 (4309:4467:4626)
          (4309:4467:4626))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_53/C1 (2617:2822:3027)
          (2617:2822:3027))
        (INTERCONNECT my_vga\.SLICE_25/F1 my_vga\.SLICE_53/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT my_vga\.SLICE_23/F0 my_vga\.SLICE_0/LSR (2987:3159:3331)
          (2987:3159:3331))
        (INTERCONNECT my_vga\.SLICE_23/F0 my_vga\.SLICE_2/LSR (2987:3159:3331)
          (2987:3159:3331))
        (INTERCONNECT my_vga\.SLICE_23/F0 my_vga\.SLICE_6/LSR (2340:2538:2736)
          (2340:2538:2736))
        (INTERCONNECT my_vga\.SLICE_23/F0 my_vga\.SLICE_8/LSR (2340:2538:2736)
          (2340:2538:2736))
        (INTERCONNECT my_vga\.SLICE_23/F0 my_vga\.SLICE_9/LSR (2340:2538:2736)
          (2340:2538:2736))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_0/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_2/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_3/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_5/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_6/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_7/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_8/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_9/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_10/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_11/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_13/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_15/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL SLICE_36/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_49/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_50/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_53/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_pattern_gen\.mux_9/RCLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_vga\.SLICE_1/COUT0 my_vga\.SLICE_1/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_1/COUT0 my_vga\.SLICE_1/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_15/Q0 my_vga\.SLICE_1/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_15/Q0 my_vga\.SLICE_31/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_15/Q0 my_vga\.SLICE_32/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_15/Q0 SLICE_37/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_3/COUT1 my_vga\.SLICE_1/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_3/COUT1 my_vga\.SLICE_1/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_15/Q1 my_vga\.SLICE_1/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_15/Q1 my_vga\.SLICE_25/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_15/Q1 my_vga\.SLICE_30/A0 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_15/Q1 my_vga\.SLICE_32/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_15/Q1 SLICE_37/B0 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_1/F0 my_vga\.SLICE_15/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_1/F0 my_vga\.SLICE_51/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_1/F1 my_vga\.SLICE_15/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_1/F1 my_vga\.SLICE_51/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_1/COUT1 my_vga\.SLICE_10/D0 (952:1084:1216)
          (952:1084:1216))
        (INTERCONNECT my_vga\.SLICE_1/COUT1 my_vga\.SLICE_10/CIN0 (449:502:555)
          (449:502:555))
        (INTERCONNECT my_vga\.SLICE_2/F1 my_vga\.SLICE_2/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_2/COUT0 my_vga\.SLICE_2/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_2/COUT0 my_vga\.SLICE_2/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_vga\.SLICE_2/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_vga\.SLICE_27/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_2/Q1 SLICE_36/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_4/COUT1 my_vga\.SLICE_2/D0 (952:1084:1216)
          (952:1084:1216))
        (INTERCONNECT my_vga\.SLICE_4/COUT1 my_vga\.SLICE_2/CIN0 (449:502:555)
          (449:502:555))
        (INTERCONNECT SLICE_36/Q1 my_vga\.SLICE_2/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT SLICE_36/Q1 my_vga\.SLICE_24/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT SLICE_36/Q1 my_vga\.SLICE_27/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT SLICE_36/Q1 SLICE_36/A1 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT SLICE_36/Q1 SLICE_36/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_2/F0 my_vga\.SLICE_24/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT my_vga\.SLICE_2/F0 SLICE_36/C1 (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT my_vga\.SLICE_3/F0 my_vga\.SLICE_3/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_3/COUT0 my_vga\.SLICE_3/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_3/COUT0 my_vga\.SLICE_3/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_53/Q1 my_vga\.SLICE_3/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_53/Q1 my_vga\.SLICE_31/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_53/Q1 my_vga\.SLICE_32/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_7/COUT1 my_vga\.SLICE_3/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_7/COUT1 my_vga\.SLICE_3/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_3/Q0 my_vga\.SLICE_3/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_3/Q0 my_vga\.SLICE_31/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_3/F1 my_vga\.SLICE_53/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT my_vga\.SLICE_3/F1 my_vga\.SLICE_53/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_4/COUT0 my_vga\.SLICE_4/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_4/COUT0 my_vga\.SLICE_4/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_13/Q0 my_vga\.SLICE_4/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_13/Q0 my_vga\.SLICE_13/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_13/Q0 my_vga\.SLICE_27/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT my_vga\.SLICE_13/Q0 my_vga\.SLICE_28/A0 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_13/Q0 SLICE_36/D0 (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT my_vga\.SLICE_6/COUT1 my_vga\.SLICE_4/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_6/COUT1 my_vga\.SLICE_4/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_13/Q1 my_vga\.SLICE_4/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_13/Q1 my_vga\.SLICE_13/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_13/Q1 my_vga\.SLICE_20/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_13/Q1 my_vga\.SLICE_27/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_13/Q1 my_vga\.SLICE_28/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_13/Q1 SLICE_36/A0 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_4/F0 my_vga\.SLICE_13/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_4/F0 my_vga\.SLICE_28/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_4/F1 my_vga\.SLICE_13/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_4/F1 my_vga\.SLICE_28/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_5/F0 my_vga\.SLICE_5/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_5/COUT0 my_vga\.SLICE_5/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_5/COUT0 my_vga\.SLICE_5/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_10/COUT1 my_vga\.SLICE_5/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_10/COUT1 my_vga\.SLICE_5/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_vga\.SLICE_5/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_vga\.SLICE_25/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_vga\.SLICE_32/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_5/Q0 SLICE_37/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_vga\.SLICE_40/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_6/F0 my_vga\.SLICE_6/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_6/COUT0 my_vga\.SLICE_6/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_6/COUT0 my_vga\.SLICE_6/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_49/Q1 my_vga\.SLICE_6/B1 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT my_vga\.SLICE_49/Q1 my_vga\.SLICE_21/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_49/Q1 my_vga\.SLICE_23/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_49/Q1 my_vga\.SLICE_49/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_49/Q1 my_vga\.SLICE_49/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_9/COUT1 my_vga\.SLICE_6/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_9/COUT1 my_vga\.SLICE_6/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_6/Q0 my_vga\.SLICE_6/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_6/Q0 my_vga\.SLICE_20/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_6/Q0 my_vga\.SLICE_21/D1 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT my_vga\.SLICE_6/Q0 my_vga\.SLICE_27/B1 (3463:3621:3780)
          (3463:3621:3780))
        (INTERCONNECT my_vga\.SLICE_6/F1 my_vga\.SLICE_49/C1 (2617:2822:3027)
          (2617:2822:3027))
        (INTERCONNECT my_vga\.SLICE_6/F1 my_vga\.SLICE_49/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT my_vga\.SLICE_7/F1 my_vga\.SLICE_7/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_7/F0 my_vga\.SLICE_7/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_7/COUT0 my_vga\.SLICE_7/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_7/COUT0 my_vga\.SLICE_7/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_7/Q1 my_vga\.SLICE_7/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_7/Q1 my_vga\.SLICE_31/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_11/COUT1 my_vga\.SLICE_7/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_11/COUT1 my_vga\.SLICE_7/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_7/Q0 my_vga\.SLICE_7/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_7/Q0 my_vga\.SLICE_31/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_8/F1 my_vga\.SLICE_8/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_8/COUT0 my_vga\.SLICE_8/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_8/COUT0 my_vga\.SLICE_8/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT rgb_pad\[0\]\.SLICE_54/F0 my_vga\.SLICE_8/C1 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT rgb_pad\[0\]\.SLICE_54/F0 my_vga\.SLICE_11/C1 (2617:2822:3027)
          (2617:2822:3027))
        (INTERCONNECT rgb_pad\[0\]\.SLICE_54/F0 my_pattern_gen\.mux_9/RCLKE 
          (3384:3608:3833)(3384:3608:3833))
        (INTERCONNECT rgb_pad\[0\]\.SLICE_54/F0 my_pattern_gen\.mux_9/RE (2882:3067:3252)
          (2882:3067:3252))
        (INTERCONNECT rgb_pad\[0\]\.SLICE_54/F0 my_pattern_gen\.mux_9/WCLKE 
          (3490:3701:3913)(3490:3701:3913))
        (INTERCONNECT rgb_pad\[0\]\.SLICE_54/F0 my_pll\.lscc_pll_inst\.u_PLL_B/RESET_N 
          (3846:4038:4230)(3846:4038:4230))
        (INTERCONNECT my_vga\.SLICE_8/Q1 my_vga\.SLICE_8/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_8/Q1 my_vga\.SLICE_20/A0 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT my_vga\.SLICE_8/Q1 my_vga\.SLICE_21/A1 (3318:3503:3688)
          (3318:3503:3688))
        (INTERCONNECT my_vga\.SLICE_8/COUT1 my_vga\.SLICE_9/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_8/COUT1 my_vga\.SLICE_9/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_9/F1 my_vga\.SLICE_9/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_9/F0 my_vga\.SLICE_9/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_9/COUT0 my_vga\.SLICE_9/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_9/COUT0 my_vga\.SLICE_9/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_9/Q1 my_vga\.SLICE_9/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_9/Q1 my_vga\.SLICE_20/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT my_vga\.SLICE_9/Q1 my_vga\.SLICE_23/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_9/Q1 my_vga\.SLICE_23/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_9/Q1 my_vga\.SLICE_24/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_9/Q0 my_vga\.SLICE_9/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_9/Q0 my_vga\.SLICE_21/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_9/Q0 my_vga\.SLICE_27/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_10/F1 my_vga\.SLICE_10/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_10/COUT0 my_vga\.SLICE_10/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT my_vga\.SLICE_10/COUT0 my_vga\.SLICE_10/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_10/Q1 my_vga\.SLICE_10/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_10/Q1 my_vga\.SLICE_25/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_10/Q1 my_vga\.SLICE_30/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_10/Q1 my_vga\.SLICE_32/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_10/Q1 SLICE_37/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_50/Q1 my_vga\.SLICE_10/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_50/Q1 my_vga\.SLICE_25/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_50/Q1 my_vga\.SLICE_30/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_50/Q1 my_vga\.SLICE_32/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_50/Q1 SLICE_37/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_10/F0 my_vga\.SLICE_50/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT my_vga\.SLICE_10/F0 my_vga\.SLICE_50/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_11/F1 my_vga\.SLICE_11/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_11/COUT0 my_vga\.SLICE_11/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT my_vga\.SLICE_11/COUT0 my_vga\.SLICE_11/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_11/Q1 my_vga\.SLICE_11/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_11/Q1 my_vga\.SLICE_31/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_13/F1 my_vga\.SLICE_13/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_13/F0 my_vga\.SLICE_13/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_24/F0 my_vga\.SLICE_13/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT my_vga\.SLICE_24/F0 my_vga\.SLICE_13/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT my_vga\.SLICE_24/F0 my_vga\.SLICE_24/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_24/F0 my_vga\.SLICE_28/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT my_vga\.SLICE_24/F0 my_vga\.SLICE_28/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT my_vga\.SLICE_24/F0 SLICE_36/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_24/F0 my_vga\.SLICE_49/A0 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT my_vga\.SLICE_24/F0 my_vga\.SLICE_49/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT my_vga\.SLICE_15/F1 my_vga\.SLICE_15/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_15/F0 my_vga\.SLICE_15/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_20/F0 my_vga\.SLICE_20/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_27/F0 my_vga\.SLICE_20/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT my_vga\.SLICE_27/F0 my_vga\.SLICE_27/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_21/F0 my_vga\.SLICE_20/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT my_vga\.SLICE_21/F0 my_vga\.SLICE_21/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_20/F1 my_vga\.SLICE_40/C0 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_21/F1 my_vga\.SLICE_23/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT my_vga\.SLICE_21/F1 my_vga\.SLICE_24/C0 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_27/F1 my_vga\.SLICE_23/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT SLICE_36/F0 my_vga\.SLICE_23/A0 (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT SLICE_36/F0 my_vga\.SLICE_24/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT SLICE_36/F0 SLICE_37/B1 (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT my_vga\.SLICE_23/F1 vsync_I/PADDO (4613:4798:4983)(4613:4798:4983))
        (INTERCONNECT my_vga\.SLICE_24/F1 my_pattern_gen\.mux_9/RADDR7 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT my_vga\.SLICE_31/F1 my_vga\.SLICE_25/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_31/F1 my_vga\.SLICE_30/C0 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_25/F0 my_vga\.SLICE_25/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_28/F0 my_pattern_gen\.mux_9/RADDR6 (2895:3100:3305)
          (2895:3100:3305))
        (INTERCONNECT my_vga\.SLICE_28/F1 my_pattern_gen\.mux_9/RADDR5 (2895:3100:3305)
          (2895:3100:3305))
        (INTERCONNECT my_vga\.SLICE_30/F0 my_vga\.SLICE_40/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_31/F0 my_vga\.SLICE_31/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_32/F0 my_vga\.SLICE_32/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_32/F1 hsync_I/PADDO (4507:4699:4891)(4507:4699:4891))
        (INTERCONNECT SLICE_36/F1 SLICE_36/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_37/F0 SLICE_37/C1 (264:284:304)(264:284:304))
        (INTERCONNECT SLICE_37/F1 my_pattern_gen\.SLICE_42/C1 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT SLICE_37/F1 my_pattern_gen\.SLICE_42/C0 (264:284:304)(264:284:304))
        (INTERCONNECT SLICE_37/F1 my_pattern_gen\.SLICE_44/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT SLICE_37/F1 my_pattern_gen\.SLICE_44/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT SLICE_37/F1 my_pattern_gen\.SLICE_46/C1 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT SLICE_37/F1 my_pattern_gen\.SLICE_46/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT my_vga\.SLICE_40/F0 valid_test_I/PADDO (3080:3298:3516)
          (3080:3298:3516))
        (INTERCONNECT my_pattern_gen\.mux_9/RDATA6 my_pattern_gen\.SLICE_42/D1 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT my_pattern_gen\.mux_9/RDATA4 my_pattern_gen\.SLICE_42/D0 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT my_pattern_gen\.SLICE_42/F0 rgb\[2\]_I/PADDO (3965:4170:4375)
          (3965:4170:4375))
        (INTERCONNECT my_pattern_gen\.SLICE_42/F1 rgb\[3\]_I/PADDO (3423:3641:3860)
          (3423:3641:3860))
        (INTERCONNECT my_pattern_gen\.mux_9/RDATA8 my_pattern_gen\.SLICE_44/C1 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT my_pattern_gen\.mux_9/RDATA10 my_pattern_gen\.SLICE_44/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT my_pattern_gen\.SLICE_44/F0 rgb\[5\]_I/PADDO (4071:4269:4468)
          (4071:4269:4468))
        (INTERCONNECT my_pattern_gen\.SLICE_44/F1 rgb\[4\]_I/PADDO (4071:4269:4468)
          (4071:4269:4468))
        (INTERCONNECT my_pattern_gen\.mux_9/RDATA0 my_pattern_gen\.SLICE_46/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT my_pattern_gen\.mux_9/RDATA2 my_pattern_gen\.SLICE_46/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT my_pattern_gen\.SLICE_46/F0 rgb\[1\]_I/PADDO (3622:3827:4032)
          (3622:3827:4032))
        (INTERCONNECT my_pattern_gen\.SLICE_46/F1 rgb\[0\]_I/PADDO (3080:3298:3516)
          (3080:3298:3516))
        (INTERCONNECT my_vga\.SLICE_49/F1 my_vga\.SLICE_49/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_49/F0 my_pattern_gen\.mux_9/RADDR4 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT my_vga\.SLICE_50/F1 my_vga\.SLICE_50/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_50/F0 my_pattern_gen\.mux_9/RADDR3 (2763:2981:3199)
          (2763:2981:3199))
        (INTERCONNECT my_vga\.SLICE_51/F0 my_pattern_gen\.mux_9/RADDR2 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_51/F1 my_pattern_gen\.mux_9/RADDR1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_53/F1 my_vga\.SLICE_53/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_53/F0 my_pattern_gen\.mux_9/RADDR0 (2763:2981:3199)
          (2763:2981:3199))
        (INTERCONNECT osc_I/PADDI my_pll\.lscc_pll_inst\.u_PLL_B/REFERENCECLK 
          (7244:7323:7402)(7244:7323:7402))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/INTFBOUT 
          my_pll\.lscc_pll_inst\.u_PLL_B/FEEDBACK (0:0:0)(0:0:0))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTCORE clk_test_I/PADDO 
          (3423:3575:3727)(3423:3575:3727))
      )
    )
  )
)
