# Pipelined-RISC-V-Simulator

This is a simulation of five-stage pipelined RISC-V processor with hazard detection logic. 


**Architecture:**

![image](https://github.com/SUPRA-ATKINSON/Pipelined-RISC-V-Simulator/assets/76468063/b7e254da-d4b8-4d2c-9f5c-3ea9cb5b71f2)
