###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       164812   # Number of WRITE/WRITEP commands
num_reads_done                 =      1897440   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1472267   # Number of read row buffer hits
num_read_cmds                  =      1897435   # Number of READ/READP commands
num_writes_done                =       164841   # Number of read requests issued
num_write_row_hits             =       109680   # Number of write row buffer hits
num_act_cmds                   =       484124   # Number of ACT commands
num_pre_cmds                   =       484094   # Number of PRE commands
num_ondemand_pres              =       456248   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9614760   # Cyles of rank active rank.0
rank_active_cycles.1           =      9539083   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       385240   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       460917   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1924651   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        59729   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        19783   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        13284   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11348   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7755   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5247   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3760   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2637   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2090   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        12015   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           13   # Write cmd latency (cycles)
write_latency[40-59]           =           42   # Write cmd latency (cycles)
write_latency[60-79]           =           84   # Write cmd latency (cycles)
write_latency[80-99]           =          150   # Write cmd latency (cycles)
write_latency[100-119]         =          271   # Write cmd latency (cycles)
write_latency[120-139]         =          395   # Write cmd latency (cycles)
write_latency[140-159]         =          553   # Write cmd latency (cycles)
write_latency[160-179]         =          686   # Write cmd latency (cycles)
write_latency[180-199]         =          918   # Write cmd latency (cycles)
write_latency[200-]            =       161696   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       369101   # Read request latency (cycles)
read_latency[40-59]            =       164575   # Read request latency (cycles)
read_latency[60-79]            =       191727   # Read request latency (cycles)
read_latency[80-99]            =       123709   # Read request latency (cycles)
read_latency[100-119]          =       101850   # Read request latency (cycles)
read_latency[120-139]          =        91389   # Read request latency (cycles)
read_latency[140-159]          =        73525   # Read request latency (cycles)
read_latency[160-179]          =        62404   # Read request latency (cycles)
read_latency[180-199]          =        54245   # Read request latency (cycles)
read_latency[200-]             =       664905   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.22742e+08   # Write energy
read_energy                    =  7.65046e+09   # Read energy
act_energy                     =  1.32456e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.84915e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.2124e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.99961e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.95239e+09   # Active standby energy rank.1
average_read_latency           =      265.808   # Average read request latency (cycles)
average_interarrival           =      4.84895   # Average request interarrival latency (cycles)
total_energy                   =  2.28606e+10   # Total energy (pJ)
average_power                  =      2286.06   # Average power (mW)
average_bandwidth              =      17.5981   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       164024   # Number of WRITE/WRITEP commands
num_reads_done                 =      1938438   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1511985   # Number of read row buffer hits
num_read_cmds                  =      1938435   # Number of READ/READP commands
num_writes_done                =       164067   # Number of read requests issued
num_write_row_hits             =       107969   # Number of write row buffer hits
num_act_cmds                   =       486524   # Number of ACT commands
num_pre_cmds                   =       486492   # Number of PRE commands
num_ondemand_pres              =       458527   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9618896   # Cyles of rank active rank.0
rank_active_cycles.1           =      9578289   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       381104   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       421711   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1965459   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        60901   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        19242   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        13233   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11352   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7592   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5118   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3642   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2517   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1966   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        11544   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =           32   # Write cmd latency (cycles)
write_latency[40-59]           =           37   # Write cmd latency (cycles)
write_latency[60-79]           =           81   # Write cmd latency (cycles)
write_latency[80-99]           =          124   # Write cmd latency (cycles)
write_latency[100-119]         =          220   # Write cmd latency (cycles)
write_latency[120-139]         =          310   # Write cmd latency (cycles)
write_latency[140-159]         =          450   # Write cmd latency (cycles)
write_latency[160-179]         =          576   # Write cmd latency (cycles)
write_latency[180-199]         =          640   # Write cmd latency (cycles)
write_latency[200-]            =       161547   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       355012   # Read request latency (cycles)
read_latency[40-59]            =       160673   # Read request latency (cycles)
read_latency[60-79]            =       184497   # Read request latency (cycles)
read_latency[80-99]            =       121238   # Read request latency (cycles)
read_latency[100-119]          =       101267   # Read request latency (cycles)
read_latency[120-139]          =        89781   # Read request latency (cycles)
read_latency[140-159]          =        73498   # Read request latency (cycles)
read_latency[160-179]          =        63239   # Read request latency (cycles)
read_latency[180-199]          =        55173   # Read request latency (cycles)
read_latency[200-]             =       734053   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.18808e+08   # Write energy
read_energy                    =  7.81577e+09   # Read energy
act_energy                     =  1.33113e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.8293e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.02421e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00219e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.97685e+09   # Active standby energy rank.1
average_read_latency           =      300.964   # Average read request latency (cycles)
average_interarrival           =      4.75609   # Average request interarrival latency (cycles)
total_energy                   =  2.30348e+10   # Total energy (pJ)
average_power                  =      2303.48   # Average power (mW)
average_bandwidth              =      17.9414   # Average bandwidth
