

================================================================
== Vivado HLS Report for 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s'
================================================================
* Date:           Fri Aug  5 17:07:10 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.542 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      715|      715| 3.575 us | 3.575 us |  715|  715|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      192|      192|         3|          -|          -|    64|    no    |
        |- Loop 2     |      260|      260|       130|          -|          -|     2|    no    |
        | + Loop 2.1  |      128|      128|         2|          -|          -|    64|    no    |
        |- Loop 3     |      260|      260|       130|          -|          -|     2|    no    |
        | + Loop 3.1  |      128|      128|         2|          -|          -|    64|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     186|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        1|      -|        0|     512|    0|
|Multiplexer          |        -|      -|        -|     440|    -|
|Register             |        -|      -|       97|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        1|      0|       97|    1138|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |   ~0   |  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |             Memory            |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer_in_row_Array_V_4_0_0_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_1_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_2_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_3_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_4_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_5_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_6_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_7_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_8_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_9_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_10_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_11_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_12_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_13_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_14_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_15_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_16_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_17_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_18_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_19_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_20_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_21_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_22_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_23_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_24_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_25_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_26_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_27_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_28_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_29_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_30_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_31_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_32_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_33_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_34_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_35_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_36_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_37_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_38_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_39_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_40_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_41_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_42_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_43_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_44_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_45_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_46_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_47_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_48_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_49_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_50_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_51_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_52_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_53_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_54_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_55_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_56_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_57_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_58_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_59_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_60_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_61_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_62_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_4_0_63_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY  |        0|  0|   8|    0|    13|   16|     1|          208|
    |tmpinput_V_U                   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_tmpigh9  |        1|  0|   0|    0|   128|   16|     1|         2048|
    +-------------------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                          |                                                              |        1|  0| 512|    0|   960| 1040|    65|        15360|
    +-------------------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln124_fu_1362_p2   |     +    |      0|  0|   9|           2|           1|
    |add_ln125_fu_1400_p2   |     +    |      0|  0|  15|           7|           1|
    |add_ln126_fu_1406_p2   |     +    |      0|  0|  16|           9|           9|
    |add_ln134_fu_1490_p2   |     +    |      0|  0|  16|           9|           9|
    |add_ln203_fu_1495_p2   |     +    |      0|  0|  16|           9|           9|
    |i0_fu_689_p2           |     +    |      0|  0|  15|           7|           1|
    |i1_fu_1434_p2          |     +    |      0|  0|   9|           2|           1|
    |i2_fu_1484_p2          |     +    |      0|  0|  15|           7|           1|
    |icmp_ln124_fu_1356_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln125_fu_1394_p2  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln131_fu_1428_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln133_fu_1478_p2  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln151_fu_683_p2   |   icmp   |      0|  0|  11|           7|           8|
    |or_ln126_fu_1380_p2    |    or    |      0|  0|   8|           8|           7|
    |or_ln134_fu_1452_p2    |    or    |      0|  0|   8|           8|           7|
    |xor_ln203_fu_701_p2    |    xor   |      0|  0|   8|           7|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 186|         100|          84|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |DataOut_V_0_reg_504  |  273|         64|   16|       1024|
    |ap_NS_fsm            |   50|         11|    1|         11|
    |i0_0_reg_492         |    9|          2|    7|         14|
    |i11_0_i_reg_661      |    9|          2|    2|          4|
    |i1_0_i_0_reg_638     |    9|          2|    2|          4|
    |i22_0_i_reg_672      |    9|          2|    7|         14|
    |i2_0_i_0_reg_649     |    9|          2|    7|         14|
    |output_V_address0    |   21|          4|    8|         32|
    |output_V_d0          |   15|          3|   16|         48|
    |tmpinput_V_address0  |   21|          4|    7|         28|
    |tmpinput_V_d0        |   15|          3|   16|         48|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  440|         99|   89|       1241|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |DataOut_V_0_reg_504          |  16|   0|   16|          0|
    |add_ln124_reg_1853           |   2|   0|    2|          0|
    |add_ln125_reg_1871           |   7|   0|    7|          0|
    |add_ln134_reg_1907           |   9|   0|    9|          0|
    |ap_CS_fsm                    |  10|   0|   10|          0|
    |i0_0_reg_492                 |   7|   0|    7|          0|
    |i0_reg_1512                  |   7|   0|    7|          0|
    |i11_0_i_reg_661              |   2|   0|    2|          0|
    |i1_0_i_0_reg_638             |   2|   0|    2|          0|
    |i1_reg_1884                  |   2|   0|    2|          0|
    |i22_0_i_reg_672              |   7|   0|    7|          0|
    |i2_0_i_0_reg_649             |   7|   0|    7|          0|
    |i2_reg_1902                  |   7|   0|    7|          0|
    |tmpinput_V_addr_12_reg_1517  |   7|   0|    7|          0|
    |trunc_ln126_reg_1858         |   1|   0|    1|          0|
    |zext_ln126_16_reg_1863       |   1|   0|    9|          8|
    |zext_ln133_2_reg_1894        |   2|   0|    9|          7|
    |zext_ln134_7_reg_1889        |   1|   0|    9|          8|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  97|   0|  120|         23|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15> | return value |
|ap_done            | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15> | return value |
|data_V_address0    | out |    6|  ap_memory |                        data_V                        |     array    |
|data_V_ce0         | out |    1|  ap_memory |                        data_V                        |     array    |
|data_V_q0          |  in |   16|  ap_memory |                        data_V                        |     array    |
|output_V_address0  | out |    8|  ap_memory |                       output_V                       |     array    |
|output_V_ce0       | out |    1|  ap_memory |                       output_V                       |     array    |
|output_V_we0       | out |    1|  ap_memory |                       output_V                       |     array    |
|output_V_d0        | out |   16|  ap_memory |                       output_V                       |     array    |
|output_V_q0        |  in |   16|  ap_memory |                       output_V                       |     array    |
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+

