

================================================================
== Vitis HLS Report for 'tx_app_table'
================================================================
* Date:           Tue Jul 19 06:14:57 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.549 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      49|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        6|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     106|    -|
|Register         |        -|     -|      71|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        6|     0|      71|     155|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |             Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |app_table_ackd_V_U        |tx_app_table_app_table_ackd_V  |        2|  0|   0|    0|  1000|   18|     1|        18000|
    |app_table_mempt_V_U       |tx_app_table_app_table_ackd_V  |        2|  0|   0|    0|  1000|   18|     1|        18000|
    |app_table_min_window_V_U  |tx_app_table_app_table_ackd_V  |        2|  0|   0|    0|  1000|   18|     1|        18000|
    +--------------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                               |        6|  0|   0|    0|  3000|   54|     3|        54000|
    +--------------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln213_fu_228_p2               |         +|   0|  0|  25|          18|           2|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_131                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_171                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_204                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op27_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op58_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_106_nbreadreq_fu_76_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_62_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  49|          30|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done                          |   9|          2|    1|          2|
    |app_table_ackd_V_address0        |  14|          3|   10|         30|
    |app_table_ackd_V_d0              |  14|          3|   18|         54|
    |app_table_mempt_V_address0       |  14|          3|   10|         30|
    |app_table_mempt_V_d0             |  14|          3|   18|         54|
    |app_table_min_window_V_address0  |  14|          3|   10|         30|
    |txApp2txSar_upd_req_blk_n        |   9|          2|    1|          2|
    |txSar2txApp_ack_push_blk_n       |   9|          2|    1|          2|
    |txSar2txApp_upd_rsp_blk_n        |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 106|         23|   70|        206|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ackPush_ackd_V_reg_265           |  18|   0|   18|          0|
    |ackPush_init_V_reg_277           |   1|   0|    1|          0|
    |ackPush_min_window_V_reg_272     |  18|   0|   18|          0|
    |ackPush_sessionID_V_reg_260      |  10|   0|   10|          0|
    |ap_CS_fsm                        |   1|   0|    1|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |tmp_i_106_reg_281                |   1|   0|    1|          0|
    |tmp_i_reg_256                    |   1|   0|    1|          0|
    |tmp_i_reg_256_pp0_iter1_reg      |   1|   0|    1|          0|
    |txAppUpdate_sessionID_V_reg_285  |  16|   0|   16|          0|
    |txAppUpdate_write_reg_290        |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  71|   0|   71|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|          tx_app_table|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|          tx_app_table|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|          tx_app_table|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|          tx_app_table|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|          tx_app_table|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|          tx_app_table|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|          tx_app_table|  return value|
|txSar2txApp_ack_push_dout     |   in|  128|     ap_fifo|  txSar2txApp_ack_push|       pointer|
|txSar2txApp_ack_push_empty_n  |   in|    1|     ap_fifo|  txSar2txApp_ack_push|       pointer|
|txSar2txApp_ack_push_read     |  out|    1|     ap_fifo|  txSar2txApp_ack_push|       pointer|
|txApp2txSar_upd_req_dout      |   in|   96|     ap_fifo|   txApp2txSar_upd_req|       pointer|
|txApp2txSar_upd_req_empty_n   |   in|    1|     ap_fifo|   txApp2txSar_upd_req|       pointer|
|txApp2txSar_upd_req_read      |  out|    1|     ap_fifo|   txApp2txSar_upd_req|       pointer|
|txSar2txApp_upd_rsp_din       |  out|  128|     ap_fifo|   txSar2txApp_upd_rsp|       pointer|
|txSar2txApp_upd_rsp_full_n    |   in|    1|     ap_fifo|   txSar2txApp_upd_rsp|       pointer|
|txSar2txApp_upd_rsp_write     |  out|    1|     ap_fifo|   txSar2txApp_upd_rsp|       pointer|
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2txSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2txSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2txSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_ack_push, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_ack_push, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_ack_push, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2txSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_ack_push, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:135]   --->   Operation 16 'specpipeline' 'specpipeline_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %txSar2txApp_ack_push, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %tmp_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:147]   --->   Operation 18 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.16ns)   --->   "%txSar2txApp_ack_push_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %txSar2txApp_ack_push" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'txSar2txApp_ack_push_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ackPush_sessionID_V = trunc i128 %txSar2txApp_ack_push_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'trunc' 'ackPush_sessionID_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ackPush_ackd_V = partselect i18 @_ssdm_op_PartSelect.i18.i128.i32.i32, i128 %txSar2txApp_ack_push_read, i32 32, i32 49" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'partselect' 'ackPush_ackd_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ackPush_min_window_V = partselect i18 @_ssdm_op_PartSelect.i18.i128.i32.i32, i128 %txSar2txApp_ack_push_read, i32 64, i32 81" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'ackPush_min_window_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ackPush_init_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %txSar2txApp_ack_push_read, i32 96" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'bitselect' 'ackPush_init_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %ackPush_init_V, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:150]   --->   Operation 24 'br' 'br_ln150' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.38>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i_106 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %txApp2txSar_upd_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 25 'nbreadreq' 'tmp_i_106' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 64> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %tmp_i_106, void %tx_app_table.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:167]   --->   Operation 26 'br' 'br_ln167' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.06ns)   --->   "%txApp2txSar_upd_req_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %txApp2txSar_upd_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'read' 'txApp2txSar_upd_req_read' <Predicate = (!tmp_i & tmp_i_106)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 64> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%txAppUpdate_sessionID_V = trunc i96 %txApp2txSar_upd_req_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'trunc' 'txAppUpdate_sessionID_V' <Predicate = (!tmp_i & tmp_i_106)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%txAppUpdate_mempt_V = partselect i18 @_ssdm_op_PartSelect.i18.i96.i32.i32, i96 %txApp2txSar_upd_req_read, i32 32, i32 49" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'txAppUpdate_mempt_V' <Predicate = (!tmp_i & tmp_i_106)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%txAppUpdate_write = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %txApp2txSar_upd_req_read, i32 64" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'bitselect' 'txAppUpdate_write' <Predicate = (!tmp_i & tmp_i_106)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln534_3 = zext i16 %txAppUpdate_sessionID_V"   --->   Operation 31 'zext' 'zext_ln534_3' <Predicate = (!tmp_i & tmp_i_106)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%app_table_mempt_V_addr_1 = getelementptr i18 %app_table_mempt_V, i64 0, i64 %zext_ln534_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:173]   --->   Operation 32 'getelementptr' 'app_table_mempt_V_addr_1' <Predicate = (!tmp_i & tmp_i_106)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %txAppUpdate_write, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:171]   --->   Operation 33 'br' 'br_ln171' <Predicate = (!tmp_i & tmp_i_106)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%app_table_ackd_V_addr_1 = getelementptr i18 %app_table_ackd_V, i64 0, i64 %zext_ln534_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 34 'getelementptr' 'app_table_ackd_V_addr_1' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (1.20ns)   --->   "%app_table_ackd_V_load = load i10 %app_table_ackd_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 35 'load' 'app_table_ackd_V_load' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 36 [2/2] (1.20ns)   --->   "%app_table_mempt_V_load = load i10 %app_table_mempt_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 36 'load' 'app_table_mempt_V_load' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%app_table_min_window_V_addr_1 = getelementptr i18 %app_table_min_window_V, i64 0, i64 %zext_ln534_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 37 'getelementptr' 'app_table_min_window_V_addr_1' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.20ns)   --->   "%app_table_min_window_V_load = load i10 %app_table_min_window_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 38 'load' 'app_table_min_window_V_load' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 39 [1/1] (1.20ns)   --->   "%store_ln173 = store i18 %txAppUpdate_mempt_V, i10 %app_table_mempt_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:173]   --->   Operation 39 'store' 'store_ln173' <Predicate = (!tmp_i & tmp_i_106 & txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln174 = br void %tx_app_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:174]   --->   Operation 40 'br' 'br_ln174' <Predicate = (!tmp_i & tmp_i_106 & txAppUpdate_write)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i10 %ackPush_sessionID_V"   --->   Operation 41 'zext' 'zext_ln534' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%app_table_ackd_V_addr = getelementptr i18 %app_table_ackd_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:161]   --->   Operation 42 'getelementptr' 'app_table_ackd_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%app_table_min_window_V_addr = getelementptr i18 %app_table_min_window_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:163]   --->   Operation 43 'getelementptr' 'app_table_min_window_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.20ns)   --->   "%store_ln161 = store i18 %ackPush_ackd_V, i10 %app_table_ackd_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:161]   --->   Operation 44 'store' 'store_ln161' <Predicate = (tmp_i & !ackPush_init_V)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 45 [1/1] (1.20ns)   --->   "%store_ln163 = store i18 %ackPush_min_window_V, i10 %app_table_min_window_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:163]   --->   Operation 45 'store' 'store_ln163' <Predicate = (tmp_i & !ackPush_init_V)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %tx_app_table.exit"   --->   Operation 46 'br' 'br_ln0' <Predicate = (tmp_i & !ackPush_init_V)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.79ns)   --->   "%add_ln213 = add i18 %ackPush_ackd_V, i18 262143"   --->   Operation 47 'add' 'add_ln213' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.20ns)   --->   "%store_ln153 = store i18 %add_ln213, i10 %app_table_ackd_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:153]   --->   Operation 48 'store' 'store_ln153' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%app_table_mempt_V_addr = getelementptr i18 %app_table_mempt_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:154]   --->   Operation 49 'getelementptr' 'app_table_mempt_V_addr' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.20ns)   --->   "%store_ln154 = store i18 %ackPush_ackd_V, i10 %app_table_mempt_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:154]   --->   Operation 50 'store' 'store_ln154' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 51 [1/1] (1.20ns)   --->   "%store_ln156 = store i18 %ackPush_min_window_V, i10 %app_table_min_window_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:156]   --->   Operation 51 'store' 'store_ln156' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln158 = br void %tx_app_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:158]   --->   Operation 52 'br' 'br_ln158' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 53 [1/2] (1.20ns)   --->   "%app_table_ackd_V_load = load i10 %app_table_ackd_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 53 'load' 'app_table_ackd_V_load' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_3 : Operation 54 [1/2] (1.20ns)   --->   "%app_table_mempt_V_load = load i10 %app_table_mempt_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 54 'load' 'app_table_mempt_V_load' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_3 : Operation 55 [1/2] (1.20ns)   --->   "%app_table_min_window_V_load = load i10 %app_table_min_window_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 55 'load' 'app_table_min_window_V_load' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_13_i = bitconcatenate i114 @_ssdm_op_BitConcatenate.i114.i18.i14.i18.i14.i18.i16.i16, i18 %app_table_min_window_V_load, i14 0, i18 %app_table_mempt_V_load, i14 0, i18 %app_table_ackd_V_load, i16 0, i16 %txAppUpdate_sessionID_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'bitconcatenate' 'tmp_13_i' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i114 %tmp_13_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'zext' 'zext_ln174' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.06ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %txSar2txApp_upd_rsp, i128 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %tx_app_table.exit"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ txSar2txApp_ack_push]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ app_table_ackd_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ app_table_mempt_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ app_table_min_window_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ txApp2txSar_upd_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txSar2txApp_upd_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specpipeline_ln135            (specpipeline  ) [ 0000]
tmp_i                         (nbreadreq     ) [ 0111]
br_ln147                      (br            ) [ 0000]
txSar2txApp_ack_push_read     (read          ) [ 0000]
ackPush_sessionID_V           (trunc         ) [ 0110]
ackPush_ackd_V                (partselect    ) [ 0110]
ackPush_min_window_V          (partselect    ) [ 0110]
ackPush_init_V                (bitselect     ) [ 0110]
br_ln150                      (br            ) [ 0000]
tmp_i_106                     (nbreadreq     ) [ 0111]
br_ln167                      (br            ) [ 0000]
txApp2txSar_upd_req_read      (read          ) [ 0000]
txAppUpdate_sessionID_V       (trunc         ) [ 0101]
txAppUpdate_mempt_V           (partselect    ) [ 0000]
txAppUpdate_write             (bitselect     ) [ 0111]
zext_ln534_3                  (zext          ) [ 0000]
app_table_mempt_V_addr_1      (getelementptr ) [ 0101]
br_ln171                      (br            ) [ 0000]
app_table_ackd_V_addr_1       (getelementptr ) [ 0101]
app_table_min_window_V_addr_1 (getelementptr ) [ 0101]
store_ln173                   (store         ) [ 0000]
br_ln174                      (br            ) [ 0000]
zext_ln534                    (zext          ) [ 0000]
app_table_ackd_V_addr         (getelementptr ) [ 0000]
app_table_min_window_V_addr   (getelementptr ) [ 0000]
store_ln161                   (store         ) [ 0000]
store_ln163                   (store         ) [ 0000]
br_ln0                        (br            ) [ 0000]
add_ln213                     (add           ) [ 0000]
store_ln153                   (store         ) [ 0000]
app_table_mempt_V_addr        (getelementptr ) [ 0000]
store_ln154                   (store         ) [ 0000]
store_ln156                   (store         ) [ 0000]
br_ln158                      (br            ) [ 0000]
app_table_ackd_V_load         (load          ) [ 0000]
app_table_mempt_V_load        (load          ) [ 0000]
app_table_min_window_V_load   (load          ) [ 0000]
tmp_13_i                      (bitconcatenate) [ 0000]
zext_ln174                    (zext          ) [ 0000]
write_ln174                   (write         ) [ 0000]
br_ln0                        (br            ) [ 0000]
ret_ln0                       (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="txSar2txApp_ack_push">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txSar2txApp_ack_push"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="app_table_ackd_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_table_ackd_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="app_table_mempt_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_table_mempt_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="app_table_min_window_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_table_min_window_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="txApp2txSar_upd_req">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp2txSar_upd_req"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="txSar2txApp_upd_rsp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txSar2txApp_upd_rsp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i96.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i114.i18.i14.i18.i14.i18.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_i_nbreadreq_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="128" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="txSar2txApp_ack_push_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="128" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txSar2txApp_ack_push_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_i_106_nbreadreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="96" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_106/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="txApp2txSar_upd_req_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="96" slack="0"/>
<pin id="86" dir="0" index="1" bw="96" slack="0"/>
<pin id="87" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txApp2txSar_upd_req_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln174_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="128" slack="0"/>
<pin id="93" dir="0" index="2" bw="114" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="app_table_mempt_V_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="18" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="16" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="app_table_mempt_V_addr_1/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="app_table_ackd_V_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="18" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="16" slack="0"/>
<pin id="108" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="app_table_ackd_V_addr_1/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="0" index="1" bw="18" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="app_table_ackd_V_load/2 store_ln161/2 store_ln153/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="18" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="app_table_mempt_V_load/2 store_ln173/2 store_ln154/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="app_table_min_window_V_addr_1_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="18" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="16" slack="0"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="app_table_min_window_V_addr_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="18" slack="1"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="app_table_min_window_V_load/2 store_ln163/2 store_ln156/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="app_table_ackd_V_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="18" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="10" slack="0"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="app_table_ackd_V_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="app_table_min_window_V_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="18" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="10" slack="0"/>
<pin id="147" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="app_table_min_window_V_addr/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="app_table_mempt_V_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="18" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="10" slack="0"/>
<pin id="156" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="app_table_mempt_V_addr/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ackPush_sessionID_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="128" slack="0"/>
<pin id="162" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ackPush_sessionID_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="ackPush_ackd_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="18" slack="0"/>
<pin id="166" dir="0" index="1" bw="128" slack="0"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="0" index="3" bw="7" slack="0"/>
<pin id="169" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ackPush_ackd_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="ackPush_min_window_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="18" slack="0"/>
<pin id="176" dir="0" index="1" bw="128" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="0" index="3" bw="8" slack="0"/>
<pin id="179" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ackPush_min_window_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="ackPush_init_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="128" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="ackPush_init_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="txAppUpdate_sessionID_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="96" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="txAppUpdate_sessionID_V/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="txAppUpdate_mempt_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="18" slack="0"/>
<pin id="198" dir="0" index="1" bw="96" slack="0"/>
<pin id="199" dir="0" index="2" bw="7" slack="0"/>
<pin id="200" dir="0" index="3" bw="7" slack="0"/>
<pin id="201" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="txAppUpdate_mempt_V/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="txAppUpdate_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="96" slack="0"/>
<pin id="210" dir="0" index="2" bw="8" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="txAppUpdate_write/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln534_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_3/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln534_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="1"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln213_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="18" slack="1"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_13_i_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="114" slack="0"/>
<pin id="236" dir="0" index="1" bw="18" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="0" index="3" bw="18" slack="0"/>
<pin id="239" dir="0" index="4" bw="1" slack="0"/>
<pin id="240" dir="0" index="5" bw="18" slack="0"/>
<pin id="241" dir="0" index="6" bw="1" slack="0"/>
<pin id="242" dir="0" index="7" bw="16" slack="1"/>
<pin id="243" dir="1" index="8" bw="114" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_i/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln174_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="114" slack="0"/>
<pin id="253" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/3 "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_i_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="260" class="1005" name="ackPush_sessionID_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="1"/>
<pin id="262" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ackPush_sessionID_V "/>
</bind>
</comp>

<comp id="265" class="1005" name="ackPush_ackd_V_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="18" slack="1"/>
<pin id="267" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ackPush_ackd_V "/>
</bind>
</comp>

<comp id="272" class="1005" name="ackPush_min_window_V_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="18" slack="1"/>
<pin id="274" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ackPush_min_window_V "/>
</bind>
</comp>

<comp id="277" class="1005" name="ackPush_init_V_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ackPush_init_V "/>
</bind>
</comp>

<comp id="281" class="1005" name="tmp_i_106_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_106 "/>
</bind>
</comp>

<comp id="285" class="1005" name="txAppUpdate_sessionID_V_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="1"/>
<pin id="287" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="txAppUpdate_sessionID_V "/>
</bind>
</comp>

<comp id="290" class="1005" name="txAppUpdate_write_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="txAppUpdate_write "/>
</bind>
</comp>

<comp id="294" class="1005" name="app_table_mempt_V_addr_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="1"/>
<pin id="296" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="app_table_mempt_V_addr_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="app_table_ackd_V_addr_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="1"/>
<pin id="301" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="app_table_ackd_V_addr_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="app_table_min_window_V_addr_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="1"/>
<pin id="306" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="app_table_min_window_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="60" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="50" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="50" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="97" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="50" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="50" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="136" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="151"><net_src comp="143" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="163"><net_src comp="70" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="70" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="70" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="70" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="84" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="84" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="206"><net_src comp="196" pin="4"/><net_sink comp="117" pin=1"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="84" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="192" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="225"><net_src comp="222" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="233"><net_src comp="228" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="130" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="117" pin="3"/><net_sink comp="234" pin=3"/></net>

<net id="248"><net_src comp="56" pin="0"/><net_sink comp="234" pin=4"/></net>

<net id="249"><net_src comp="111" pin="3"/><net_sink comp="234" pin=5"/></net>

<net id="250"><net_src comp="58" pin="0"/><net_sink comp="234" pin=6"/></net>

<net id="254"><net_src comp="234" pin="8"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="259"><net_src comp="62" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="160" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="268"><net_src comp="164" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="275"><net_src comp="174" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="280"><net_src comp="184" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="76" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="192" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="234" pin=7"/></net>

<net id="293"><net_src comp="207" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="97" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="302"><net_src comp="104" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="307"><net_src comp="123" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="130" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: txSar2txApp_ack_push | {}
	Port: app_table_ackd_V | {2 }
	Port: app_table_mempt_V | {2 }
	Port: app_table_min_window_V | {2 }
	Port: txApp2txSar_upd_req | {}
	Port: txSar2txApp_upd_rsp | {3 }
 - Input state : 
	Port: tx_app_table : txSar2txApp_ack_push | {1 }
	Port: tx_app_table : app_table_ackd_V | {2 3 }
	Port: tx_app_table : app_table_mempt_V | {2 3 }
	Port: tx_app_table : app_table_min_window_V | {2 3 }
	Port: tx_app_table : txApp2txSar_upd_req | {2 }
	Port: tx_app_table : txSar2txApp_upd_rsp | {}
  - Chain level:
	State 1
		br_ln150 : 1
	State 2
		zext_ln534_3 : 1
		app_table_mempt_V_addr_1 : 2
		br_ln171 : 1
		app_table_ackd_V_addr_1 : 2
		app_table_ackd_V_load : 3
		app_table_mempt_V_load : 3
		app_table_min_window_V_addr_1 : 2
		app_table_min_window_V_load : 3
		store_ln173 : 3
		app_table_ackd_V_addr : 1
		app_table_min_window_V_addr : 1
		store_ln161 : 2
		store_ln163 : 2
		store_ln153 : 2
		app_table_mempt_V_addr : 1
		store_ln154 : 2
		store_ln156 : 2
	State 3
		tmp_13_i : 1
		zext_ln174 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |           add_ln213_fu_228           |    0    |    25   |
|----------|--------------------------------------|---------|---------|
| nbreadreq|         tmp_i_nbreadreq_fu_62        |    0    |    0    |
|          |       tmp_i_106_nbreadreq_fu_76      |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   read   | txSar2txApp_ack_push_read_read_fu_70 |    0    |    0    |
|          |  txApp2txSar_upd_req_read_read_fu_84 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |        write_ln174_write_fu_90       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   trunc  |      ackPush_sessionID_V_fu_160      |    0    |    0    |
|          |    txAppUpdate_sessionID_V_fu_192    |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |         ackPush_ackd_V_fu_164        |    0    |    0    |
|partselect|      ackPush_min_window_V_fu_174     |    0    |    0    |
|          |      txAppUpdate_mempt_V_fu_196      |    0    |    0    |
|----------|--------------------------------------|---------|---------|
| bitselect|         ackPush_init_V_fu_184        |    0    |    0    |
|          |       txAppUpdate_write_fu_207       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |          zext_ln534_3_fu_215         |    0    |    0    |
|   zext   |           zext_ln534_fu_222          |    0    |    0    |
|          |           zext_ln174_fu_251          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|bitconcatenate|            tmp_13_i_fu_234           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    25   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|        ackPush_ackd_V_reg_265       |   18   |
|        ackPush_init_V_reg_277       |    1   |
|     ackPush_min_window_V_reg_272    |   18   |
|     ackPush_sessionID_V_reg_260     |   10   |
|   app_table_ackd_V_addr_1_reg_299   |   10   |
|   app_table_mempt_V_addr_1_reg_294  |   10   |
|app_table_min_window_V_addr_1_reg_304|   10   |
|          tmp_i_106_reg_281          |    1   |
|            tmp_i_reg_256            |    1   |
|   txAppUpdate_sessionID_V_reg_285   |   16   |
|      txAppUpdate_write_reg_290      |    1   |
+-------------------------------------+--------+
|                Total                |   96   |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_111 |  p1  |   2  |  18  |   36   ||    9    |
| grp_access_fu_117 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_117 |  p1  |   2  |  18  |   36   ||    9    |
| grp_access_fu_130 |  p0  |   3  |  10  |   30   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   162  || 2.03357 ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   25   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   60   |
|  Register |    -   |   96   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   96   |   85   |
+-----------+--------+--------+--------+
