{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1412620107771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412620107772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 06 13:28:27 2014 " "Processing started: Mon Oct 06 13:28:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412620107772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1412620107772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_counter -c DE2_115_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_counter -c DE2_115_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1412620107772 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1412620108531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_7segment-behavioral " "Found design unit 1: Display_7segment-behavioral" {  } { { "Display_7segment.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/Display_7segment.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412620109089 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_7segment " "Found entity 1: Display_7segment" {  } { { "Display_7segment.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/Display_7segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412620109089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412620109089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115_TOP-structural " "Found design unit 1: DE2_115_TOP-structural" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412620109094 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_TOP " "Found entity 1: DE2_115_TOP" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412620109094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412620109094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_1Hz-behv " "Found design unit 1: counter_1Hz-behv" {  } { { "counter_1Hz.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/counter_1Hz.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412620109099 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_1Hz " "Found entity 1: counter_1Hz" {  } { { "counter_1Hz.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/counter_1Hz.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412620109099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412620109099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_3-behv " "Found design unit 1: BCD_3-behv" {  } { { "BCD_3.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/BCD_3.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412620109104 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_3 " "Found entity 1: BCD_3" {  } { { "BCD_3.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/BCD_3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412620109104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412620109104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_TOP " "Elaborating entity \"DE2_115_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1412620109156 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q0_out DE2_115_TOP.vhd(100) " "VHDL Process Statement warning at DE2_115_TOP.vhd(100): signal \"q0_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1412620109158 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q1_out DE2_115_TOP.vhd(101) " "VHDL Process Statement warning at DE2_115_TOP.vhd(101): signal \"q1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1412620109158 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q2_out DE2_115_TOP.vhd(102) " "VHDL Process Statement warning at DE2_115_TOP.vhd(102): signal \"q2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1412620109158 "|DE2_115_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_1Hz counter_1Hz:CN1 " "Elaborating entity \"counter_1Hz\" for hierarchy \"counter_1Hz:CN1\"" {  } { { "DE2_115_TOP.vhd" "CN1" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412620109162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_3 BCD_3:BCD " "Elaborating entity \"BCD_3\" for hierarchy \"BCD_3:BCD\"" {  } { { "DE2_115_TOP.vhd" "BCD" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412620109177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_7segment Display_7segment:SEG1 " "Elaborating entity \"Display_7segment\" for hierarchy \"Display_7segment:SEG1\"" {  } { { "DE2_115_TOP.vhd" "SEG1" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412620109182 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412620109874 "|DE2_115_TOP|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1412620109874 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1412620110028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1412620110445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110445 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q4/DE2_115_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412620110496 "|DE2_115_TOP|SW[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1412620110496 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1412620110498 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1412620110498 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1412620110498 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1412620110498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412620110528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 06 13:28:30 2014 " "Processing ended: Mon Oct 06 13:28:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412620110528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412620110528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412620110528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412620110528 ""}
