{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676315179265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676315179266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 14:06:19 2023 " "Processing started: Mon Feb 13 14:06:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676315179266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676315179266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676315179266 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676315180179 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Register32.v " "Can't analyze file -- file Register32.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1676315180347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg64.v 1 1 " "Found 1 design units, including 1 entities, in source file reg64.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg64 " "Found entity 1: Reg64" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Reg64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mybusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file mybusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmux " "Found entity 1: mybusmux" {  } { { "mybusmux.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/mybusmux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180363 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bus_encoder.v(35) " "Verilog HDL warning at bus_encoder.v(35): extended using \"x\" or \"z\"" {  } { { "bus_encoder.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/bus_encoder.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676315180367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_encoder " "Found entity 1: bus_encoder" {  } { { "bus_encoder.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/bus_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.v 1 1 " "Found 1 design units, including 1 entities, in source file mdmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDMux " "Found entity 1: MDMux" {  } { { "MDMux.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/MDMux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_or.v 1 1 " "Found 1 design units, including 1 entities, in source file and_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_or " "Found entity 1: and_or" {  } { { "and_or.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_half.v 1 1 " "Found 1 design units, including 1 entities, in source file add_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_half " "Found entity 1: Add_half" {  } { { "Add_half.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_half.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_full.v 1 1 " "Found 1 design units, including 1 entities, in source file add_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_full " "Found entity 1: Add_full" {  } { { "Add_full.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_4 " "Found entity 1: Add_rca_4" {  } { { "Add_rca_4.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_16.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_16 " "Found entity 1: Add_rca_16" {  } { { "Add_rca_16.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_32 " "Found entity 1: Add_rca_32" {  } { { "Add_rca_32.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate " "Found entity 1: negate" {  } { { "negate.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub_rca_32 " "Found entity 1: Sub_rca_32" {  } { { "Sub_rca_32.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror.v 1 1 " "Found 1 design units, including 1 entities, in source file ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "ror.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ror.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol.v 1 1 " "Found 1 design units, including 1 entities, in source file rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol " "Found entity 1: rol" {  } { { "rol.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/rol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra.v 1 1 " "Found 1 design units, including 1 entities, in source file shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra " "Found entity 1: shra" {  } { { "shra.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/shra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676315180442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676315180442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676315180541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_or and_or:and_instance " "Elaborating entity \"and_or\" for hierarchy \"and_or:and_instance\"" {  } { { "ALU.v" "and_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676315180550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_32 Add_rca_32:add_instance " "Elaborating entity \"Add_rca_32\" for hierarchy \"Add_rca_32:add_instance\"" {  } { { "ALU.v" "add_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676315180557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_16 Add_rca_32:add_instance\|Add_rca_16:M1 " "Elaborating entity \"Add_rca_16\" for hierarchy \"Add_rca_32:add_instance\|Add_rca_16:M1\"" {  } { { "Add_rca_32.v" "M1" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676315180562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_4 Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1 " "Elaborating entity \"Add_rca_4\" for hierarchy \"Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\"" {  } { { "Add_rca_16.v" "M1" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_16.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676315180566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_full Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1 " "Elaborating entity \"Add_full\" for hierarchy \"Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\"" {  } { { "Add_rca_4.v" "M1" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_4.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676315180570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_half Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\|Add_half:M1 " "Elaborating entity \"Add_half\" for hierarchy \"Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\|Add_half:M1\"" {  } { { "Add_full.v" "M1" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_full.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676315180574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub_rca_32 Sub_rca_32:sub_instance " "Elaborating entity \"Sub_rca_32\" for hierarchy \"Sub_rca_32:sub_instance\"" {  } { { "ALU.v" "sub_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676315180899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate negate:negate_instance " "Elaborating entity \"negate\" for hierarchy \"negate:negate_instance\"" {  } { { "ALU.v" "negate_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676315181178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right shift_right:shift_right_instance " "Elaborating entity \"shift_right\" for hierarchy \"shift_right:shift_right_instance\"" {  } { { "ALU.v" "shift_right_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676315181182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left shift_left:shift_left_instance " "Elaborating entity \"shift_left\" for hierarchy \"shift_left:shift_left_instance\"" {  } { { "ALU.v" "shift_left_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676315181186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror ror:ror_instance " "Elaborating entity \"ror\" for hierarchy \"ror:ror_instance\"" {  } { { "ALU.v" "ror_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676315181190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol rol:rol_instance " "Elaborating entity \"rol\" for hierarchy \"rol:rol_instance\"" {  } { { "ALU.v" "rol_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676315181194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra shra:shra_instance " "Elaborating entity \"shra\" for hierarchy \"shra:shra_instance\"" {  } { { "ALU.v" "shra_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676315181198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:mult_instance " "Elaborating entity \"mult\" for hierarchy \"mult:mult_instance\"" {  } { { "ALU.v" "mult_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676315181202 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mult.v(27) " "Verilog HDL Case Statement warning at mult.v(27): case item expression never matches the case expression" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676315181209 "|ALU|mult:mult_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mult.v(29) " "Verilog HDL Case Statement warning at mult.v(29): case item expression never matches the case expression" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676315181210 "|ALU|mult:mult_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mult.v(31) " "Verilog HDL Case Statement warning at mult.v(31): case item expression never matches the case expression" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676315181210 "|ALU|mult:mult_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:div_instance " "Elaborating entity \"div\" for hierarchy \"div:div_instance\"" {  } { { "ALU.v" "div_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676315181213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 33 div.v(37) " "Verilog HDL assignment warning at div.v(37): truncated value with size 65 to match size of target (33)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676315181216 "|ALU|div:div_instance"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1676315184494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1676315186296 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~0 " "Logic cell \"div:div_instance\|Add3~0\"" {  } { { "div.v" "Add3~0" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~2 " "Logic cell \"div:div_instance\|Add3~2\"" {  } { { "div.v" "Add3~2" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~4 " "Logic cell \"div:div_instance\|Add3~4\"" {  } { { "div.v" "Add3~4" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~6 " "Logic cell \"div:div_instance\|Add3~6\"" {  } { { "div.v" "Add3~6" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~8 " "Logic cell \"div:div_instance\|Add3~8\"" {  } { { "div.v" "Add3~8" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~10 " "Logic cell \"div:div_instance\|Add3~10\"" {  } { { "div.v" "Add3~10" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~12 " "Logic cell \"div:div_instance\|Add3~12\"" {  } { { "div.v" "Add3~12" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~14 " "Logic cell \"div:div_instance\|Add3~14\"" {  } { { "div.v" "Add3~14" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~16 " "Logic cell \"div:div_instance\|Add3~16\"" {  } { { "div.v" "Add3~16" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~18 " "Logic cell \"div:div_instance\|Add3~18\"" {  } { { "div.v" "Add3~18" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~20 " "Logic cell \"div:div_instance\|Add3~20\"" {  } { { "div.v" "Add3~20" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~22 " "Logic cell \"div:div_instance\|Add3~22\"" {  } { { "div.v" "Add3~22" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~24 " "Logic cell \"div:div_instance\|Add3~24\"" {  } { { "div.v" "Add3~24" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~26 " "Logic cell \"div:div_instance\|Add3~26\"" {  } { { "div.v" "Add3~26" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~28 " "Logic cell \"div:div_instance\|Add3~28\"" {  } { { "div.v" "Add3~28" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~30 " "Logic cell \"div:div_instance\|Add3~30\"" {  } { { "div.v" "Add3~30" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~32 " "Logic cell \"div:div_instance\|Add3~32\"" {  } { { "div.v" "Add3~32" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~34 " "Logic cell \"div:div_instance\|Add3~34\"" {  } { { "div.v" "Add3~34" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~36 " "Logic cell \"div:div_instance\|Add3~36\"" {  } { { "div.v" "Add3~36" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~38 " "Logic cell \"div:div_instance\|Add3~38\"" {  } { { "div.v" "Add3~38" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~40 " "Logic cell \"div:div_instance\|Add3~40\"" {  } { { "div.v" "Add3~40" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~42 " "Logic cell \"div:div_instance\|Add3~42\"" {  } { { "div.v" "Add3~42" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~44 " "Logic cell \"div:div_instance\|Add3~44\"" {  } { { "div.v" "Add3~44" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~46 " "Logic cell \"div:div_instance\|Add3~46\"" {  } { { "div.v" "Add3~46" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~48 " "Logic cell \"div:div_instance\|Add3~48\"" {  } { { "div.v" "Add3~48" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~50 " "Logic cell \"div:div_instance\|Add3~50\"" {  } { { "div.v" "Add3~50" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~52 " "Logic cell \"div:div_instance\|Add3~52\"" {  } { { "div.v" "Add3~52" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~54 " "Logic cell \"div:div_instance\|Add3~54\"" {  } { { "div.v" "Add3~54" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~56 " "Logic cell \"div:div_instance\|Add3~56\"" {  } { { "div.v" "Add3~56" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~58 " "Logic cell \"div:div_instance\|Add3~58\"" {  } { { "div.v" "Add3~58" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""} { "Info" "ISCL_SCL_CELL_NAME" "div:div_instance\|Add3~60 " "Logic cell \"div:div_instance\|Add3~60\"" {  } { { "div.v" "Add3~60" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315191336 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1676315191336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/elec374/RISC_Computer_Design/output_files/CPU.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/elec374/RISC_Computer_Design/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1676315191825 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676315192462 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676315192462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2843 " "Implemented 2843 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676315192900 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676315192900 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2710 " "Implemented 2710 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676315192900 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676315192900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676315192977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 14:06:32 2023 " "Processing ended: Mon Feb 13 14:06:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676315192977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676315192977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676315192977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676315192977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676315195019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676315195020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 14:06:34 2023 " "Processing started: Mon Feb 13 14:06:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676315195020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676315195020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676315195021 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676315195173 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1676315195173 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1676315195174 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1676315195342 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676315195386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676315195515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676315195516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676315195517 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676315195781 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676315195809 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676315196270 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676315196270 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676315196270 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676315196270 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 4667 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676315196280 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 4669 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676315196280 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 4671 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676315196280 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 4673 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676315196280 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 4675 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676315196280 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676315196280 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676315196283 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "133 133 " "No exact pin location assignment(s) for 133 pins of 133 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[63\] " "Pin C\[63\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[63] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[62\] " "Pin C\[62\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[62] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[61\] " "Pin C\[61\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[61] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[60\] " "Pin C\[60\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[60] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[59\] " "Pin C\[59\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[59] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[58\] " "Pin C\[58\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[58] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[57\] " "Pin C\[57\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[57] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[56\] " "Pin C\[56\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[56] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[55\] " "Pin C\[55\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[55] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[54\] " "Pin C\[54\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[54] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[53\] " "Pin C\[53\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[53] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[52\] " "Pin C\[52\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[52] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[51\] " "Pin C\[51\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[51] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[50\] " "Pin C\[50\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[50] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[49\] " "Pin C\[49\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[49] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[48\] " "Pin C\[48\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[48] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[47\] " "Pin C\[47\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[47] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[46\] " "Pin C\[46\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[46] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[45\] " "Pin C\[45\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[45] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[44\] " "Pin C\[44\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[44] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[43\] " "Pin C\[43\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[43] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[42\] " "Pin C\[42\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[42] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[41\] " "Pin C\[41\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[41] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[40\] " "Pin C\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[40] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[39\] " "Pin C\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[39] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[38\] " "Pin C\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[38] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[37\] " "Pin C\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[37] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[36\] " "Pin C\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[36] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[35\] " "Pin C\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[35] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[34\] " "Pin C\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[34] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[33\] " "Pin C\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[33] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[32\] " "Pin C\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[32] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[31\] " "Pin C\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[31] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[30\] " "Pin C\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[30] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[29\] " "Pin C\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[29] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[28\] " "Pin C\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[28] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[27\] " "Pin C\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[27] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[26\] " "Pin C\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[26] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[25\] " "Pin C\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[25] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[24\] " "Pin C\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[24] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[23\] " "Pin C\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[23] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[22\] " "Pin C\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[22] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[21\] " "Pin C\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[21] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[20\] " "Pin C\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[20] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[19\] " "Pin C\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[19] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[18\] " "Pin C\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[18] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[17\] " "Pin C\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[17] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[16\] " "Pin C\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[16] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[15\] " "Pin C\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[15] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[14\] " "Pin C\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[14] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[13\] " "Pin C\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[13] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[12\] " "Pin C\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[12] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[11\] " "Pin C\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[11] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[10\] " "Pin C\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[10] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[9\] " "Pin C\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[9] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[8\] " "Pin C\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[8] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[7\] " "Pin C\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[7] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[6\] " "Pin C\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[6] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[5\] " "Pin C\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[5] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[4\] " "Pin C\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[4] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[3\] " "Pin C\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[3] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[2\] " "Pin C\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[2] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[1\] " "Pin C\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[1] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[0\] " "Pin C\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[0] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[31\] " "Pin A\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[31] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[31\] " "Pin B\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[31] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[0\] " "Pin op\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { op[0] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[1\] " "Pin op\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { op[1] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[30\] " "Pin A\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[30] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[3\] " "Pin op\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { op[3] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[2\] " "Pin op\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { op[2] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[4\] " "Pin op\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { op[4] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[30\] " "Pin B\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[30] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[29\] " "Pin A\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[29] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[28\] " "Pin A\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[28] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[29\] " "Pin B\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[29] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[27\] " "Pin A\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[27] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[28\] " "Pin B\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[28] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[26\] " "Pin A\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[26] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[27\] " "Pin B\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[27] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[25\] " "Pin A\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[25] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[26\] " "Pin B\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[26] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[24\] " "Pin A\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[24] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[25\] " "Pin B\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[25] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[23\] " "Pin A\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[23] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[24\] " "Pin B\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[24] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[22\] " "Pin A\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[22] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[23\] " "Pin B\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[23] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[21\] " "Pin A\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[21] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[22\] " "Pin B\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[22] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[20\] " "Pin A\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[20] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[21\] " "Pin B\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[21] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[19\] " "Pin A\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[19] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[20\] " "Pin B\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[20] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[18\] " "Pin A\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[18] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[19\] " "Pin B\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[19] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[17\] " "Pin A\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[17] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[18\] " "Pin B\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[18] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[16\] " "Pin A\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[16] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[17\] " "Pin B\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[17] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[15\] " "Pin A\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[16\] " "Pin B\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[16] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[14\] " "Pin A\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[15\] " "Pin B\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[15] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[13\] " "Pin A\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[14\] " "Pin B\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[14] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[12\] " "Pin A\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[13\] " "Pin B\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[13] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[11\] " "Pin A\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[12\] " "Pin B\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[12] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[10\] " "Pin A\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[11\] " "Pin B\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[11] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[9\] " "Pin A\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[10\] " "Pin B\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[10] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[8\] " "Pin A\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[9\] " "Pin B\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[9] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[8\] " "Pin B\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[8] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[7] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[6] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[5] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[4] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676315197686 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1676315197686 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676315198561 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676315198562 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1676315198563 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1676315198570 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1676315198583 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1676315198583 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1676315198584 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676315198603 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676315198605 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676315198605 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676315198608 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676315198609 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676315198610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676315198611 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676315198612 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676315198613 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1676315198614 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676315198614 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "133 unused 2.5V 69 64 0 " "Number of I/O pins in group: 133 (unused VREF, 2.5V VCCIO, 69 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1676315198622 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1676315198622 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1676315198622 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676315198624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676315198624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676315198624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676315198624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676315198624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676315198624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676315198624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676315198624 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1676315198624 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1676315198624 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676315198857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676315201628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676315202859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676315202880 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676315205646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676315205647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676315206751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1676315208915 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676315208915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676315209506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1676315209509 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1676315209509 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676315209509 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1676315209596 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676315209740 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676315210846 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676315210913 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676315211961 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676315213087 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/elec374/RISC_Computer_Design/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/elec374/RISC_Computer_Design/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676315214963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676315216682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 14:06:56 2023 " "Processing ended: Mon Feb 13 14:06:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676315216682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676315216682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676315216682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676315216682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676315218445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676315218446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 14:06:58 2023 " "Processing started: Mon Feb 13 14:06:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676315218446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676315218446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676315218446 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1676315220362 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676315220476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676315221425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 14:07:01 2023 " "Processing ended: Mon Feb 13 14:07:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676315221425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676315221425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676315221425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676315221425 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676315222189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676315223272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676315223275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 14:07:02 2023 " "Processing started: Mon Feb 13 14:07:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676315223275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676315223275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676315223276 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1676315223470 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676315223971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676315223972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676315224096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676315224096 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1676315224912 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1676315224913 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1676315224915 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1676315224924 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1676315224931 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1676315224932 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1676315224935 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1676315224956 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1676315224959 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315224961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315224978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315224990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315224998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315225002 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315225014 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1676315225805 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1676315225893 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1676315227282 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1676315227657 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1676315227659 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1676315227665 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1676315227674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315227677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315227801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315227833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315227857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315227881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315227906 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1676315228689 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1676315229004 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1676315229005 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1676315229009 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1676315229014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315229141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315229252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315229412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315229493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676315229540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1676315232388 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1676315232403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676315233887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 14:07:13 2023 " "Processing ended: Mon Feb 13 14:07:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676315233887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676315233887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676315233887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676315233887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676315236425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676315236426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 14:07:16 2023 " "Processing started: Mon Feb 13 14:07:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676315236426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676315236426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676315236426 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1676315237720 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_6_1200mv_85c_slow.vo C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/ simulation " "Generated file CPU_6_1200mv_85c_slow.vo in folder \"C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676315238288 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1676315238365 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_6_1200mv_0c_slow.vo C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/ simulation " "Generated file CPU_6_1200mv_0c_slow.vo in folder \"C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676315238941 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1676315239086 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_fast.vo C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/ simulation " "Generated file CPU_min_1200mv_0c_fast.vo in folder \"C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676315239758 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1676315239838 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vo C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/ simulation " "Generated file CPU.vo in folder \"C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676315240507 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_6_1200mv_85c_v_slow.sdo C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/ simulation " "Generated file CPU_6_1200mv_85c_v_slow.sdo in folder \"C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676315240969 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_6_1200mv_0c_v_slow.sdo C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/ simulation " "Generated file CPU_6_1200mv_0c_v_slow.sdo in folder \"C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676315241454 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_v_fast.sdo C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/ simulation " "Generated file CPU_min_1200mv_0c_v_fast.sdo in folder \"C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676315241863 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_v.sdo C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/ simulation " "Generated file CPU_v.sdo in folder \"C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676315242591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676315242867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 14:07:22 2023 " "Processing ended: Mon Feb 13 14:07:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676315242867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676315242867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676315242867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676315242867 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676315244015 ""}
