$date
	Sun Dec 22 18:18:10 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gate_test $end
$scope module g0 $end
$var wire 1 ! in $end
$var wire 1 " out $end
$upscope $end
$upscope $end
$scope module gate_test $end
$scope module g1 $end
$var wire 1 ! a $end
$var wire 1 # b $end
$var wire 1 $ out $end
$var wire 1 % w $end
$scope module not0 $end
$var wire 1 % in $end
$var wire 1 $ out $end
$upscope $end
$upscope $end
$upscope $end
$scope module gate_test $end
$scope module g2 $end
$var wire 1 ! a $end
$var wire 1 # b $end
$var wire 1 & out $end
$var wire 1 ' w0 $end
$var wire 1 ( w1 $end
$scope module not0 $end
$var wire 1 ! in $end
$var wire 1 ' out $end
$upscope $end
$scope module not1 $end
$var wire 1 # in $end
$var wire 1 ( out $end
$upscope $end
$upscope $end
$upscope $end
$scope module gate_test $end
$scope module g3 $end
$var wire 1 ! a $end
$var wire 1 # b $end
$var wire 1 ) out $end
$var wire 1 * w0 $end
$var wire 1 + w1 $end
$var wire 1 , w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0$
0&
0)
1(
1,
1"
1%
1'
1*
1+
0#
0!
#2
1&
1)
0(
0,
1#
#3
1(
1,
0"
0'
0+
0#
1!
#4
0)
1$
1+
0%
0(
0*
1,
1#
#5
