
Thermostat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031ec  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  080032b0  080032b0  000132b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003380  08003380  00013380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003384  08003384  00013384  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  08003388  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000014a0  20000068  080033f0  00020068  2**3
                  ALLOC
  7 ._user_heap_stack 00000080  20001508  080033f0  00021508  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  9 .debug_info   00003fbb  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000d72  00000000  00000000  0002404b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000300  00000000  00000000  00024dc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000270  00000000  00000000  000250c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001821  00000000  00000000  00025330  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001127  00000000  00000000  00026b51  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00027c78  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000b08  00000000  00000000  00027cf4  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  000287fc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003294 	.word	0x08003294

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08003294 	.word	0x08003294

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cdrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	1c10      	adds	r0, r2, #0
 8000224:	4662      	mov	r2, ip
 8000226:	468c      	mov	ip, r1
 8000228:	1c19      	adds	r1, r3, #0
 800022a:	4663      	mov	r3, ip
 800022c:	e000      	b.n	8000230 <__aeabi_cdcmpeq>
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_cdcmpeq>:
 8000230:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000232:	f000 fc05 	bl	8000a40 <__ledf2>
 8000236:	2800      	cmp	r0, #0
 8000238:	d401      	bmi.n	800023e <__aeabi_cdcmpeq+0xe>
 800023a:	2100      	movs	r1, #0
 800023c:	42c8      	cmn	r0, r1
 800023e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000240 <__aeabi_dcmpeq>:
 8000240:	b510      	push	{r4, lr}
 8000242:	f000 fb5f 	bl	8000904 <__eqdf2>
 8000246:	4240      	negs	r0, r0
 8000248:	3001      	adds	r0, #1
 800024a:	bd10      	pop	{r4, pc}

0800024c <__aeabi_dcmplt>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f000 fbf7 	bl	8000a40 <__ledf2>
 8000252:	2800      	cmp	r0, #0
 8000254:	db01      	blt.n	800025a <__aeabi_dcmplt+0xe>
 8000256:	2000      	movs	r0, #0
 8000258:	bd10      	pop	{r4, pc}
 800025a:	2001      	movs	r0, #1
 800025c:	bd10      	pop	{r4, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_dcmple>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f000 fbed 	bl	8000a40 <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	dd01      	ble.n	800026e <__aeabi_dcmple+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmpgt>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f000 fb7f 	bl	8000978 <__gedf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dc01      	bgt.n	8000282 <__aeabi_dcmpgt+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpge>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f000 fb75 	bl	8000978 <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	da01      	bge.n	8000296 <__aeabi_dcmpge+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_ddiv>:
 800029c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800029e:	4657      	mov	r7, sl
 80002a0:	4645      	mov	r5, r8
 80002a2:	46de      	mov	lr, fp
 80002a4:	464e      	mov	r6, r9
 80002a6:	b5e0      	push	{r5, r6, r7, lr}
 80002a8:	004c      	lsls	r4, r1, #1
 80002aa:	030e      	lsls	r6, r1, #12
 80002ac:	b087      	sub	sp, #28
 80002ae:	4683      	mov	fp, r0
 80002b0:	4692      	mov	sl, r2
 80002b2:	001d      	movs	r5, r3
 80002b4:	4680      	mov	r8, r0
 80002b6:	0b36      	lsrs	r6, r6, #12
 80002b8:	0d64      	lsrs	r4, r4, #21
 80002ba:	0fcf      	lsrs	r7, r1, #31
 80002bc:	2c00      	cmp	r4, #0
 80002be:	d04f      	beq.n	8000360 <__aeabi_ddiv+0xc4>
 80002c0:	4b6f      	ldr	r3, [pc, #444]	; (8000480 <__aeabi_ddiv+0x1e4>)
 80002c2:	429c      	cmp	r4, r3
 80002c4:	d035      	beq.n	8000332 <__aeabi_ddiv+0x96>
 80002c6:	2380      	movs	r3, #128	; 0x80
 80002c8:	0f42      	lsrs	r2, r0, #29
 80002ca:	041b      	lsls	r3, r3, #16
 80002cc:	00f6      	lsls	r6, r6, #3
 80002ce:	4313      	orrs	r3, r2
 80002d0:	4333      	orrs	r3, r6
 80002d2:	4699      	mov	r9, r3
 80002d4:	00c3      	lsls	r3, r0, #3
 80002d6:	4698      	mov	r8, r3
 80002d8:	4b6a      	ldr	r3, [pc, #424]	; (8000484 <__aeabi_ddiv+0x1e8>)
 80002da:	2600      	movs	r6, #0
 80002dc:	469c      	mov	ip, r3
 80002de:	2300      	movs	r3, #0
 80002e0:	4464      	add	r4, ip
 80002e2:	9303      	str	r3, [sp, #12]
 80002e4:	032b      	lsls	r3, r5, #12
 80002e6:	0b1b      	lsrs	r3, r3, #12
 80002e8:	469b      	mov	fp, r3
 80002ea:	006b      	lsls	r3, r5, #1
 80002ec:	0fed      	lsrs	r5, r5, #31
 80002ee:	4650      	mov	r0, sl
 80002f0:	0d5b      	lsrs	r3, r3, #21
 80002f2:	9501      	str	r5, [sp, #4]
 80002f4:	d05e      	beq.n	80003b4 <__aeabi_ddiv+0x118>
 80002f6:	4a62      	ldr	r2, [pc, #392]	; (8000480 <__aeabi_ddiv+0x1e4>)
 80002f8:	4293      	cmp	r3, r2
 80002fa:	d053      	beq.n	80003a4 <__aeabi_ddiv+0x108>
 80002fc:	465a      	mov	r2, fp
 80002fe:	00d1      	lsls	r1, r2, #3
 8000300:	2280      	movs	r2, #128	; 0x80
 8000302:	0f40      	lsrs	r0, r0, #29
 8000304:	0412      	lsls	r2, r2, #16
 8000306:	4302      	orrs	r2, r0
 8000308:	430a      	orrs	r2, r1
 800030a:	4693      	mov	fp, r2
 800030c:	4652      	mov	r2, sl
 800030e:	00d1      	lsls	r1, r2, #3
 8000310:	4a5c      	ldr	r2, [pc, #368]	; (8000484 <__aeabi_ddiv+0x1e8>)
 8000312:	4694      	mov	ip, r2
 8000314:	2200      	movs	r2, #0
 8000316:	4463      	add	r3, ip
 8000318:	0038      	movs	r0, r7
 800031a:	4068      	eors	r0, r5
 800031c:	4684      	mov	ip, r0
 800031e:	9002      	str	r0, [sp, #8]
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	4316      	orrs	r6, r2
 8000324:	2e0f      	cmp	r6, #15
 8000326:	d900      	bls.n	800032a <__aeabi_ddiv+0x8e>
 8000328:	e0b4      	b.n	8000494 <__aeabi_ddiv+0x1f8>
 800032a:	4b57      	ldr	r3, [pc, #348]	; (8000488 <__aeabi_ddiv+0x1ec>)
 800032c:	00b6      	lsls	r6, r6, #2
 800032e:	599b      	ldr	r3, [r3, r6]
 8000330:	469f      	mov	pc, r3
 8000332:	0003      	movs	r3, r0
 8000334:	4333      	orrs	r3, r6
 8000336:	4699      	mov	r9, r3
 8000338:	d16c      	bne.n	8000414 <__aeabi_ddiv+0x178>
 800033a:	2300      	movs	r3, #0
 800033c:	4698      	mov	r8, r3
 800033e:	3302      	adds	r3, #2
 8000340:	2608      	movs	r6, #8
 8000342:	9303      	str	r3, [sp, #12]
 8000344:	e7ce      	b.n	80002e4 <__aeabi_ddiv+0x48>
 8000346:	46cb      	mov	fp, r9
 8000348:	4641      	mov	r1, r8
 800034a:	9a03      	ldr	r2, [sp, #12]
 800034c:	9701      	str	r7, [sp, #4]
 800034e:	2a02      	cmp	r2, #2
 8000350:	d165      	bne.n	800041e <__aeabi_ddiv+0x182>
 8000352:	9b01      	ldr	r3, [sp, #4]
 8000354:	4c4a      	ldr	r4, [pc, #296]	; (8000480 <__aeabi_ddiv+0x1e4>)
 8000356:	469c      	mov	ip, r3
 8000358:	2300      	movs	r3, #0
 800035a:	2200      	movs	r2, #0
 800035c:	4698      	mov	r8, r3
 800035e:	e06b      	b.n	8000438 <__aeabi_ddiv+0x19c>
 8000360:	0003      	movs	r3, r0
 8000362:	4333      	orrs	r3, r6
 8000364:	4699      	mov	r9, r3
 8000366:	d04e      	beq.n	8000406 <__aeabi_ddiv+0x16a>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d100      	bne.n	800036e <__aeabi_ddiv+0xd2>
 800036c:	e1bc      	b.n	80006e8 <__aeabi_ddiv+0x44c>
 800036e:	0030      	movs	r0, r6
 8000370:	f000 fede 	bl	8001130 <__clzsi2>
 8000374:	0003      	movs	r3, r0
 8000376:	3b0b      	subs	r3, #11
 8000378:	2b1c      	cmp	r3, #28
 800037a:	dd00      	ble.n	800037e <__aeabi_ddiv+0xe2>
 800037c:	e1ac      	b.n	80006d8 <__aeabi_ddiv+0x43c>
 800037e:	221d      	movs	r2, #29
 8000380:	1ad3      	subs	r3, r2, r3
 8000382:	465a      	mov	r2, fp
 8000384:	0001      	movs	r1, r0
 8000386:	40da      	lsrs	r2, r3
 8000388:	3908      	subs	r1, #8
 800038a:	408e      	lsls	r6, r1
 800038c:	0013      	movs	r3, r2
 800038e:	4333      	orrs	r3, r6
 8000390:	4699      	mov	r9, r3
 8000392:	465b      	mov	r3, fp
 8000394:	408b      	lsls	r3, r1
 8000396:	4698      	mov	r8, r3
 8000398:	2300      	movs	r3, #0
 800039a:	4c3c      	ldr	r4, [pc, #240]	; (800048c <__aeabi_ddiv+0x1f0>)
 800039c:	2600      	movs	r6, #0
 800039e:	1a24      	subs	r4, r4, r0
 80003a0:	9303      	str	r3, [sp, #12]
 80003a2:	e79f      	b.n	80002e4 <__aeabi_ddiv+0x48>
 80003a4:	4651      	mov	r1, sl
 80003a6:	465a      	mov	r2, fp
 80003a8:	4311      	orrs	r1, r2
 80003aa:	d129      	bne.n	8000400 <__aeabi_ddiv+0x164>
 80003ac:	2200      	movs	r2, #0
 80003ae:	4693      	mov	fp, r2
 80003b0:	3202      	adds	r2, #2
 80003b2:	e7b1      	b.n	8000318 <__aeabi_ddiv+0x7c>
 80003b4:	4659      	mov	r1, fp
 80003b6:	4301      	orrs	r1, r0
 80003b8:	d01e      	beq.n	80003f8 <__aeabi_ddiv+0x15c>
 80003ba:	465b      	mov	r3, fp
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d100      	bne.n	80003c2 <__aeabi_ddiv+0x126>
 80003c0:	e19e      	b.n	8000700 <__aeabi_ddiv+0x464>
 80003c2:	4658      	mov	r0, fp
 80003c4:	f000 feb4 	bl	8001130 <__clzsi2>
 80003c8:	0003      	movs	r3, r0
 80003ca:	3b0b      	subs	r3, #11
 80003cc:	2b1c      	cmp	r3, #28
 80003ce:	dd00      	ble.n	80003d2 <__aeabi_ddiv+0x136>
 80003d0:	e18f      	b.n	80006f2 <__aeabi_ddiv+0x456>
 80003d2:	0002      	movs	r2, r0
 80003d4:	4659      	mov	r1, fp
 80003d6:	3a08      	subs	r2, #8
 80003d8:	4091      	lsls	r1, r2
 80003da:	468b      	mov	fp, r1
 80003dc:	211d      	movs	r1, #29
 80003de:	1acb      	subs	r3, r1, r3
 80003e0:	4651      	mov	r1, sl
 80003e2:	40d9      	lsrs	r1, r3
 80003e4:	000b      	movs	r3, r1
 80003e6:	4659      	mov	r1, fp
 80003e8:	430b      	orrs	r3, r1
 80003ea:	4651      	mov	r1, sl
 80003ec:	469b      	mov	fp, r3
 80003ee:	4091      	lsls	r1, r2
 80003f0:	4b26      	ldr	r3, [pc, #152]	; (800048c <__aeabi_ddiv+0x1f0>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	1a1b      	subs	r3, r3, r0
 80003f6:	e78f      	b.n	8000318 <__aeabi_ddiv+0x7c>
 80003f8:	2300      	movs	r3, #0
 80003fa:	2201      	movs	r2, #1
 80003fc:	469b      	mov	fp, r3
 80003fe:	e78b      	b.n	8000318 <__aeabi_ddiv+0x7c>
 8000400:	4651      	mov	r1, sl
 8000402:	2203      	movs	r2, #3
 8000404:	e788      	b.n	8000318 <__aeabi_ddiv+0x7c>
 8000406:	2300      	movs	r3, #0
 8000408:	4698      	mov	r8, r3
 800040a:	3301      	adds	r3, #1
 800040c:	2604      	movs	r6, #4
 800040e:	2400      	movs	r4, #0
 8000410:	9303      	str	r3, [sp, #12]
 8000412:	e767      	b.n	80002e4 <__aeabi_ddiv+0x48>
 8000414:	2303      	movs	r3, #3
 8000416:	46b1      	mov	r9, r6
 8000418:	9303      	str	r3, [sp, #12]
 800041a:	260c      	movs	r6, #12
 800041c:	e762      	b.n	80002e4 <__aeabi_ddiv+0x48>
 800041e:	2a03      	cmp	r2, #3
 8000420:	d100      	bne.n	8000424 <__aeabi_ddiv+0x188>
 8000422:	e25c      	b.n	80008de <__aeabi_ddiv+0x642>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	2a01      	cmp	r2, #1
 8000428:	d000      	beq.n	800042c <__aeabi_ddiv+0x190>
 800042a:	e1e4      	b.n	80007f6 <__aeabi_ddiv+0x55a>
 800042c:	4013      	ands	r3, r2
 800042e:	469c      	mov	ip, r3
 8000430:	2300      	movs	r3, #0
 8000432:	2400      	movs	r4, #0
 8000434:	2200      	movs	r2, #0
 8000436:	4698      	mov	r8, r3
 8000438:	2100      	movs	r1, #0
 800043a:	0312      	lsls	r2, r2, #12
 800043c:	0b13      	lsrs	r3, r2, #12
 800043e:	0d0a      	lsrs	r2, r1, #20
 8000440:	0512      	lsls	r2, r2, #20
 8000442:	431a      	orrs	r2, r3
 8000444:	0523      	lsls	r3, r4, #20
 8000446:	4c12      	ldr	r4, [pc, #72]	; (8000490 <__aeabi_ddiv+0x1f4>)
 8000448:	4640      	mov	r0, r8
 800044a:	4022      	ands	r2, r4
 800044c:	4313      	orrs	r3, r2
 800044e:	4662      	mov	r2, ip
 8000450:	005b      	lsls	r3, r3, #1
 8000452:	07d2      	lsls	r2, r2, #31
 8000454:	085b      	lsrs	r3, r3, #1
 8000456:	4313      	orrs	r3, r2
 8000458:	0019      	movs	r1, r3
 800045a:	b007      	add	sp, #28
 800045c:	bc3c      	pop	{r2, r3, r4, r5}
 800045e:	4690      	mov	r8, r2
 8000460:	4699      	mov	r9, r3
 8000462:	46a2      	mov	sl, r4
 8000464:	46ab      	mov	fp, r5
 8000466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000468:	2300      	movs	r3, #0
 800046a:	2280      	movs	r2, #128	; 0x80
 800046c:	469c      	mov	ip, r3
 800046e:	0312      	lsls	r2, r2, #12
 8000470:	4698      	mov	r8, r3
 8000472:	4c03      	ldr	r4, [pc, #12]	; (8000480 <__aeabi_ddiv+0x1e4>)
 8000474:	e7e0      	b.n	8000438 <__aeabi_ddiv+0x19c>
 8000476:	2300      	movs	r3, #0
 8000478:	4c01      	ldr	r4, [pc, #4]	; (8000480 <__aeabi_ddiv+0x1e4>)
 800047a:	2200      	movs	r2, #0
 800047c:	4698      	mov	r8, r3
 800047e:	e7db      	b.n	8000438 <__aeabi_ddiv+0x19c>
 8000480:	000007ff 	.word	0x000007ff
 8000484:	fffffc01 	.word	0xfffffc01
 8000488:	080032b0 	.word	0x080032b0
 800048c:	fffffc0d 	.word	0xfffffc0d
 8000490:	800fffff 	.word	0x800fffff
 8000494:	45d9      	cmp	r9, fp
 8000496:	d900      	bls.n	800049a <__aeabi_ddiv+0x1fe>
 8000498:	e139      	b.n	800070e <__aeabi_ddiv+0x472>
 800049a:	d100      	bne.n	800049e <__aeabi_ddiv+0x202>
 800049c:	e134      	b.n	8000708 <__aeabi_ddiv+0x46c>
 800049e:	2300      	movs	r3, #0
 80004a0:	4646      	mov	r6, r8
 80004a2:	464d      	mov	r5, r9
 80004a4:	469a      	mov	sl, r3
 80004a6:	3c01      	subs	r4, #1
 80004a8:	465b      	mov	r3, fp
 80004aa:	0e0a      	lsrs	r2, r1, #24
 80004ac:	021b      	lsls	r3, r3, #8
 80004ae:	431a      	orrs	r2, r3
 80004b0:	020b      	lsls	r3, r1, #8
 80004b2:	0c17      	lsrs	r7, r2, #16
 80004b4:	9303      	str	r3, [sp, #12]
 80004b6:	0413      	lsls	r3, r2, #16
 80004b8:	0c1b      	lsrs	r3, r3, #16
 80004ba:	0039      	movs	r1, r7
 80004bc:	0028      	movs	r0, r5
 80004be:	4690      	mov	r8, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	f7ff fe21 	bl	8000108 <__udivsi3>
 80004c6:	0002      	movs	r2, r0
 80004c8:	9b01      	ldr	r3, [sp, #4]
 80004ca:	4683      	mov	fp, r0
 80004cc:	435a      	muls	r2, r3
 80004ce:	0028      	movs	r0, r5
 80004d0:	0039      	movs	r1, r7
 80004d2:	4691      	mov	r9, r2
 80004d4:	f7ff fe9e 	bl	8000214 <__aeabi_uidivmod>
 80004d8:	0c35      	lsrs	r5, r6, #16
 80004da:	0409      	lsls	r1, r1, #16
 80004dc:	430d      	orrs	r5, r1
 80004de:	45a9      	cmp	r9, r5
 80004e0:	d90d      	bls.n	80004fe <__aeabi_ddiv+0x262>
 80004e2:	465b      	mov	r3, fp
 80004e4:	4445      	add	r5, r8
 80004e6:	3b01      	subs	r3, #1
 80004e8:	45a8      	cmp	r8, r5
 80004ea:	d900      	bls.n	80004ee <__aeabi_ddiv+0x252>
 80004ec:	e13a      	b.n	8000764 <__aeabi_ddiv+0x4c8>
 80004ee:	45a9      	cmp	r9, r5
 80004f0:	d800      	bhi.n	80004f4 <__aeabi_ddiv+0x258>
 80004f2:	e137      	b.n	8000764 <__aeabi_ddiv+0x4c8>
 80004f4:	2302      	movs	r3, #2
 80004f6:	425b      	negs	r3, r3
 80004f8:	469c      	mov	ip, r3
 80004fa:	4445      	add	r5, r8
 80004fc:	44e3      	add	fp, ip
 80004fe:	464b      	mov	r3, r9
 8000500:	1aeb      	subs	r3, r5, r3
 8000502:	0039      	movs	r1, r7
 8000504:	0018      	movs	r0, r3
 8000506:	9304      	str	r3, [sp, #16]
 8000508:	f7ff fdfe 	bl	8000108 <__udivsi3>
 800050c:	9b01      	ldr	r3, [sp, #4]
 800050e:	0005      	movs	r5, r0
 8000510:	4343      	muls	r3, r0
 8000512:	0039      	movs	r1, r7
 8000514:	9804      	ldr	r0, [sp, #16]
 8000516:	4699      	mov	r9, r3
 8000518:	f7ff fe7c 	bl	8000214 <__aeabi_uidivmod>
 800051c:	0433      	lsls	r3, r6, #16
 800051e:	0409      	lsls	r1, r1, #16
 8000520:	0c1b      	lsrs	r3, r3, #16
 8000522:	430b      	orrs	r3, r1
 8000524:	4599      	cmp	r9, r3
 8000526:	d909      	bls.n	800053c <__aeabi_ddiv+0x2a0>
 8000528:	4443      	add	r3, r8
 800052a:	1e6a      	subs	r2, r5, #1
 800052c:	4598      	cmp	r8, r3
 800052e:	d900      	bls.n	8000532 <__aeabi_ddiv+0x296>
 8000530:	e11a      	b.n	8000768 <__aeabi_ddiv+0x4cc>
 8000532:	4599      	cmp	r9, r3
 8000534:	d800      	bhi.n	8000538 <__aeabi_ddiv+0x29c>
 8000536:	e117      	b.n	8000768 <__aeabi_ddiv+0x4cc>
 8000538:	3d02      	subs	r5, #2
 800053a:	4443      	add	r3, r8
 800053c:	464a      	mov	r2, r9
 800053e:	1a9b      	subs	r3, r3, r2
 8000540:	465a      	mov	r2, fp
 8000542:	0412      	lsls	r2, r2, #16
 8000544:	432a      	orrs	r2, r5
 8000546:	9903      	ldr	r1, [sp, #12]
 8000548:	4693      	mov	fp, r2
 800054a:	0c10      	lsrs	r0, r2, #16
 800054c:	0c0a      	lsrs	r2, r1, #16
 800054e:	4691      	mov	r9, r2
 8000550:	0409      	lsls	r1, r1, #16
 8000552:	465a      	mov	r2, fp
 8000554:	0c09      	lsrs	r1, r1, #16
 8000556:	464e      	mov	r6, r9
 8000558:	000d      	movs	r5, r1
 800055a:	0412      	lsls	r2, r2, #16
 800055c:	0c12      	lsrs	r2, r2, #16
 800055e:	4345      	muls	r5, r0
 8000560:	9105      	str	r1, [sp, #20]
 8000562:	4351      	muls	r1, r2
 8000564:	4372      	muls	r2, r6
 8000566:	4370      	muls	r0, r6
 8000568:	1952      	adds	r2, r2, r5
 800056a:	0c0e      	lsrs	r6, r1, #16
 800056c:	18b2      	adds	r2, r6, r2
 800056e:	4295      	cmp	r5, r2
 8000570:	d903      	bls.n	800057a <__aeabi_ddiv+0x2de>
 8000572:	2580      	movs	r5, #128	; 0x80
 8000574:	026d      	lsls	r5, r5, #9
 8000576:	46ac      	mov	ip, r5
 8000578:	4460      	add	r0, ip
 800057a:	0c15      	lsrs	r5, r2, #16
 800057c:	0409      	lsls	r1, r1, #16
 800057e:	0412      	lsls	r2, r2, #16
 8000580:	0c09      	lsrs	r1, r1, #16
 8000582:	1828      	adds	r0, r5, r0
 8000584:	1852      	adds	r2, r2, r1
 8000586:	4283      	cmp	r3, r0
 8000588:	d200      	bcs.n	800058c <__aeabi_ddiv+0x2f0>
 800058a:	e0ce      	b.n	800072a <__aeabi_ddiv+0x48e>
 800058c:	d100      	bne.n	8000590 <__aeabi_ddiv+0x2f4>
 800058e:	e0c8      	b.n	8000722 <__aeabi_ddiv+0x486>
 8000590:	1a1d      	subs	r5, r3, r0
 8000592:	4653      	mov	r3, sl
 8000594:	1a9e      	subs	r6, r3, r2
 8000596:	45b2      	cmp	sl, r6
 8000598:	4192      	sbcs	r2, r2
 800059a:	4252      	negs	r2, r2
 800059c:	1aab      	subs	r3, r5, r2
 800059e:	469a      	mov	sl, r3
 80005a0:	4598      	cmp	r8, r3
 80005a2:	d100      	bne.n	80005a6 <__aeabi_ddiv+0x30a>
 80005a4:	e117      	b.n	80007d6 <__aeabi_ddiv+0x53a>
 80005a6:	0039      	movs	r1, r7
 80005a8:	0018      	movs	r0, r3
 80005aa:	f7ff fdad 	bl	8000108 <__udivsi3>
 80005ae:	9b01      	ldr	r3, [sp, #4]
 80005b0:	0005      	movs	r5, r0
 80005b2:	4343      	muls	r3, r0
 80005b4:	0039      	movs	r1, r7
 80005b6:	4650      	mov	r0, sl
 80005b8:	9304      	str	r3, [sp, #16]
 80005ba:	f7ff fe2b 	bl	8000214 <__aeabi_uidivmod>
 80005be:	9804      	ldr	r0, [sp, #16]
 80005c0:	040b      	lsls	r3, r1, #16
 80005c2:	0c31      	lsrs	r1, r6, #16
 80005c4:	4319      	orrs	r1, r3
 80005c6:	4288      	cmp	r0, r1
 80005c8:	d909      	bls.n	80005de <__aeabi_ddiv+0x342>
 80005ca:	4441      	add	r1, r8
 80005cc:	1e6b      	subs	r3, r5, #1
 80005ce:	4588      	cmp	r8, r1
 80005d0:	d900      	bls.n	80005d4 <__aeabi_ddiv+0x338>
 80005d2:	e107      	b.n	80007e4 <__aeabi_ddiv+0x548>
 80005d4:	4288      	cmp	r0, r1
 80005d6:	d800      	bhi.n	80005da <__aeabi_ddiv+0x33e>
 80005d8:	e104      	b.n	80007e4 <__aeabi_ddiv+0x548>
 80005da:	3d02      	subs	r5, #2
 80005dc:	4441      	add	r1, r8
 80005de:	9b04      	ldr	r3, [sp, #16]
 80005e0:	1acb      	subs	r3, r1, r3
 80005e2:	0018      	movs	r0, r3
 80005e4:	0039      	movs	r1, r7
 80005e6:	9304      	str	r3, [sp, #16]
 80005e8:	f7ff fd8e 	bl	8000108 <__udivsi3>
 80005ec:	9b01      	ldr	r3, [sp, #4]
 80005ee:	4682      	mov	sl, r0
 80005f0:	4343      	muls	r3, r0
 80005f2:	0039      	movs	r1, r7
 80005f4:	9804      	ldr	r0, [sp, #16]
 80005f6:	9301      	str	r3, [sp, #4]
 80005f8:	f7ff fe0c 	bl	8000214 <__aeabi_uidivmod>
 80005fc:	9801      	ldr	r0, [sp, #4]
 80005fe:	040b      	lsls	r3, r1, #16
 8000600:	0431      	lsls	r1, r6, #16
 8000602:	0c09      	lsrs	r1, r1, #16
 8000604:	4319      	orrs	r1, r3
 8000606:	4288      	cmp	r0, r1
 8000608:	d90d      	bls.n	8000626 <__aeabi_ddiv+0x38a>
 800060a:	4653      	mov	r3, sl
 800060c:	4441      	add	r1, r8
 800060e:	3b01      	subs	r3, #1
 8000610:	4588      	cmp	r8, r1
 8000612:	d900      	bls.n	8000616 <__aeabi_ddiv+0x37a>
 8000614:	e0e8      	b.n	80007e8 <__aeabi_ddiv+0x54c>
 8000616:	4288      	cmp	r0, r1
 8000618:	d800      	bhi.n	800061c <__aeabi_ddiv+0x380>
 800061a:	e0e5      	b.n	80007e8 <__aeabi_ddiv+0x54c>
 800061c:	2302      	movs	r3, #2
 800061e:	425b      	negs	r3, r3
 8000620:	469c      	mov	ip, r3
 8000622:	4441      	add	r1, r8
 8000624:	44e2      	add	sl, ip
 8000626:	9b01      	ldr	r3, [sp, #4]
 8000628:	042d      	lsls	r5, r5, #16
 800062a:	1ace      	subs	r6, r1, r3
 800062c:	4651      	mov	r1, sl
 800062e:	4329      	orrs	r1, r5
 8000630:	9d05      	ldr	r5, [sp, #20]
 8000632:	464f      	mov	r7, r9
 8000634:	002a      	movs	r2, r5
 8000636:	040b      	lsls	r3, r1, #16
 8000638:	0c08      	lsrs	r0, r1, #16
 800063a:	0c1b      	lsrs	r3, r3, #16
 800063c:	435a      	muls	r2, r3
 800063e:	4345      	muls	r5, r0
 8000640:	437b      	muls	r3, r7
 8000642:	4378      	muls	r0, r7
 8000644:	195b      	adds	r3, r3, r5
 8000646:	0c17      	lsrs	r7, r2, #16
 8000648:	18fb      	adds	r3, r7, r3
 800064a:	429d      	cmp	r5, r3
 800064c:	d903      	bls.n	8000656 <__aeabi_ddiv+0x3ba>
 800064e:	2580      	movs	r5, #128	; 0x80
 8000650:	026d      	lsls	r5, r5, #9
 8000652:	46ac      	mov	ip, r5
 8000654:	4460      	add	r0, ip
 8000656:	0c1d      	lsrs	r5, r3, #16
 8000658:	0412      	lsls	r2, r2, #16
 800065a:	041b      	lsls	r3, r3, #16
 800065c:	0c12      	lsrs	r2, r2, #16
 800065e:	1828      	adds	r0, r5, r0
 8000660:	189b      	adds	r3, r3, r2
 8000662:	4286      	cmp	r6, r0
 8000664:	d200      	bcs.n	8000668 <__aeabi_ddiv+0x3cc>
 8000666:	e093      	b.n	8000790 <__aeabi_ddiv+0x4f4>
 8000668:	d100      	bne.n	800066c <__aeabi_ddiv+0x3d0>
 800066a:	e08e      	b.n	800078a <__aeabi_ddiv+0x4ee>
 800066c:	2301      	movs	r3, #1
 800066e:	4319      	orrs	r1, r3
 8000670:	4ba0      	ldr	r3, [pc, #640]	; (80008f4 <__aeabi_ddiv+0x658>)
 8000672:	18e3      	adds	r3, r4, r3
 8000674:	2b00      	cmp	r3, #0
 8000676:	dc00      	bgt.n	800067a <__aeabi_ddiv+0x3de>
 8000678:	e099      	b.n	80007ae <__aeabi_ddiv+0x512>
 800067a:	074a      	lsls	r2, r1, #29
 800067c:	d000      	beq.n	8000680 <__aeabi_ddiv+0x3e4>
 800067e:	e09e      	b.n	80007be <__aeabi_ddiv+0x522>
 8000680:	465a      	mov	r2, fp
 8000682:	01d2      	lsls	r2, r2, #7
 8000684:	d506      	bpl.n	8000694 <__aeabi_ddiv+0x3f8>
 8000686:	465a      	mov	r2, fp
 8000688:	4b9b      	ldr	r3, [pc, #620]	; (80008f8 <__aeabi_ddiv+0x65c>)
 800068a:	401a      	ands	r2, r3
 800068c:	2380      	movs	r3, #128	; 0x80
 800068e:	4693      	mov	fp, r2
 8000690:	00db      	lsls	r3, r3, #3
 8000692:	18e3      	adds	r3, r4, r3
 8000694:	4a99      	ldr	r2, [pc, #612]	; (80008fc <__aeabi_ddiv+0x660>)
 8000696:	4293      	cmp	r3, r2
 8000698:	dd68      	ble.n	800076c <__aeabi_ddiv+0x4d0>
 800069a:	2301      	movs	r3, #1
 800069c:	9a02      	ldr	r2, [sp, #8]
 800069e:	4c98      	ldr	r4, [pc, #608]	; (8000900 <__aeabi_ddiv+0x664>)
 80006a0:	401a      	ands	r2, r3
 80006a2:	2300      	movs	r3, #0
 80006a4:	4694      	mov	ip, r2
 80006a6:	4698      	mov	r8, r3
 80006a8:	2200      	movs	r2, #0
 80006aa:	e6c5      	b.n	8000438 <__aeabi_ddiv+0x19c>
 80006ac:	2280      	movs	r2, #128	; 0x80
 80006ae:	464b      	mov	r3, r9
 80006b0:	0312      	lsls	r2, r2, #12
 80006b2:	4213      	tst	r3, r2
 80006b4:	d00a      	beq.n	80006cc <__aeabi_ddiv+0x430>
 80006b6:	465b      	mov	r3, fp
 80006b8:	4213      	tst	r3, r2
 80006ba:	d106      	bne.n	80006ca <__aeabi_ddiv+0x42e>
 80006bc:	431a      	orrs	r2, r3
 80006be:	0312      	lsls	r2, r2, #12
 80006c0:	0b12      	lsrs	r2, r2, #12
 80006c2:	46ac      	mov	ip, r5
 80006c4:	4688      	mov	r8, r1
 80006c6:	4c8e      	ldr	r4, [pc, #568]	; (8000900 <__aeabi_ddiv+0x664>)
 80006c8:	e6b6      	b.n	8000438 <__aeabi_ddiv+0x19c>
 80006ca:	464b      	mov	r3, r9
 80006cc:	431a      	orrs	r2, r3
 80006ce:	0312      	lsls	r2, r2, #12
 80006d0:	0b12      	lsrs	r2, r2, #12
 80006d2:	46bc      	mov	ip, r7
 80006d4:	4c8a      	ldr	r4, [pc, #552]	; (8000900 <__aeabi_ddiv+0x664>)
 80006d6:	e6af      	b.n	8000438 <__aeabi_ddiv+0x19c>
 80006d8:	0003      	movs	r3, r0
 80006da:	465a      	mov	r2, fp
 80006dc:	3b28      	subs	r3, #40	; 0x28
 80006de:	409a      	lsls	r2, r3
 80006e0:	2300      	movs	r3, #0
 80006e2:	4691      	mov	r9, r2
 80006e4:	4698      	mov	r8, r3
 80006e6:	e657      	b.n	8000398 <__aeabi_ddiv+0xfc>
 80006e8:	4658      	mov	r0, fp
 80006ea:	f000 fd21 	bl	8001130 <__clzsi2>
 80006ee:	3020      	adds	r0, #32
 80006f0:	e640      	b.n	8000374 <__aeabi_ddiv+0xd8>
 80006f2:	0003      	movs	r3, r0
 80006f4:	4652      	mov	r2, sl
 80006f6:	3b28      	subs	r3, #40	; 0x28
 80006f8:	409a      	lsls	r2, r3
 80006fa:	2100      	movs	r1, #0
 80006fc:	4693      	mov	fp, r2
 80006fe:	e677      	b.n	80003f0 <__aeabi_ddiv+0x154>
 8000700:	f000 fd16 	bl	8001130 <__clzsi2>
 8000704:	3020      	adds	r0, #32
 8000706:	e65f      	b.n	80003c8 <__aeabi_ddiv+0x12c>
 8000708:	4588      	cmp	r8, r1
 800070a:	d200      	bcs.n	800070e <__aeabi_ddiv+0x472>
 800070c:	e6c7      	b.n	800049e <__aeabi_ddiv+0x202>
 800070e:	464b      	mov	r3, r9
 8000710:	07de      	lsls	r6, r3, #31
 8000712:	085d      	lsrs	r5, r3, #1
 8000714:	4643      	mov	r3, r8
 8000716:	085b      	lsrs	r3, r3, #1
 8000718:	431e      	orrs	r6, r3
 800071a:	4643      	mov	r3, r8
 800071c:	07db      	lsls	r3, r3, #31
 800071e:	469a      	mov	sl, r3
 8000720:	e6c2      	b.n	80004a8 <__aeabi_ddiv+0x20c>
 8000722:	2500      	movs	r5, #0
 8000724:	4592      	cmp	sl, r2
 8000726:	d300      	bcc.n	800072a <__aeabi_ddiv+0x48e>
 8000728:	e733      	b.n	8000592 <__aeabi_ddiv+0x2f6>
 800072a:	9e03      	ldr	r6, [sp, #12]
 800072c:	4659      	mov	r1, fp
 800072e:	46b4      	mov	ip, r6
 8000730:	44e2      	add	sl, ip
 8000732:	45b2      	cmp	sl, r6
 8000734:	41ad      	sbcs	r5, r5
 8000736:	426d      	negs	r5, r5
 8000738:	4445      	add	r5, r8
 800073a:	18eb      	adds	r3, r5, r3
 800073c:	3901      	subs	r1, #1
 800073e:	4598      	cmp	r8, r3
 8000740:	d207      	bcs.n	8000752 <__aeabi_ddiv+0x4b6>
 8000742:	4298      	cmp	r0, r3
 8000744:	d900      	bls.n	8000748 <__aeabi_ddiv+0x4ac>
 8000746:	e07f      	b.n	8000848 <__aeabi_ddiv+0x5ac>
 8000748:	d100      	bne.n	800074c <__aeabi_ddiv+0x4b0>
 800074a:	e0bc      	b.n	80008c6 <__aeabi_ddiv+0x62a>
 800074c:	1a1d      	subs	r5, r3, r0
 800074e:	468b      	mov	fp, r1
 8000750:	e71f      	b.n	8000592 <__aeabi_ddiv+0x2f6>
 8000752:	4598      	cmp	r8, r3
 8000754:	d1fa      	bne.n	800074c <__aeabi_ddiv+0x4b0>
 8000756:	9d03      	ldr	r5, [sp, #12]
 8000758:	4555      	cmp	r5, sl
 800075a:	d9f2      	bls.n	8000742 <__aeabi_ddiv+0x4a6>
 800075c:	4643      	mov	r3, r8
 800075e:	468b      	mov	fp, r1
 8000760:	1a1d      	subs	r5, r3, r0
 8000762:	e716      	b.n	8000592 <__aeabi_ddiv+0x2f6>
 8000764:	469b      	mov	fp, r3
 8000766:	e6ca      	b.n	80004fe <__aeabi_ddiv+0x262>
 8000768:	0015      	movs	r5, r2
 800076a:	e6e7      	b.n	800053c <__aeabi_ddiv+0x2a0>
 800076c:	465a      	mov	r2, fp
 800076e:	08c9      	lsrs	r1, r1, #3
 8000770:	0752      	lsls	r2, r2, #29
 8000772:	430a      	orrs	r2, r1
 8000774:	055b      	lsls	r3, r3, #21
 8000776:	4690      	mov	r8, r2
 8000778:	0d5c      	lsrs	r4, r3, #21
 800077a:	465a      	mov	r2, fp
 800077c:	2301      	movs	r3, #1
 800077e:	9902      	ldr	r1, [sp, #8]
 8000780:	0252      	lsls	r2, r2, #9
 8000782:	4019      	ands	r1, r3
 8000784:	0b12      	lsrs	r2, r2, #12
 8000786:	468c      	mov	ip, r1
 8000788:	e656      	b.n	8000438 <__aeabi_ddiv+0x19c>
 800078a:	2b00      	cmp	r3, #0
 800078c:	d100      	bne.n	8000790 <__aeabi_ddiv+0x4f4>
 800078e:	e76f      	b.n	8000670 <__aeabi_ddiv+0x3d4>
 8000790:	4446      	add	r6, r8
 8000792:	1e4a      	subs	r2, r1, #1
 8000794:	45b0      	cmp	r8, r6
 8000796:	d929      	bls.n	80007ec <__aeabi_ddiv+0x550>
 8000798:	0011      	movs	r1, r2
 800079a:	4286      	cmp	r6, r0
 800079c:	d000      	beq.n	80007a0 <__aeabi_ddiv+0x504>
 800079e:	e765      	b.n	800066c <__aeabi_ddiv+0x3d0>
 80007a0:	9a03      	ldr	r2, [sp, #12]
 80007a2:	4293      	cmp	r3, r2
 80007a4:	d000      	beq.n	80007a8 <__aeabi_ddiv+0x50c>
 80007a6:	e761      	b.n	800066c <__aeabi_ddiv+0x3d0>
 80007a8:	e762      	b.n	8000670 <__aeabi_ddiv+0x3d4>
 80007aa:	2101      	movs	r1, #1
 80007ac:	4249      	negs	r1, r1
 80007ae:	2001      	movs	r0, #1
 80007b0:	1ac2      	subs	r2, r0, r3
 80007b2:	2a38      	cmp	r2, #56	; 0x38
 80007b4:	dd21      	ble.n	80007fa <__aeabi_ddiv+0x55e>
 80007b6:	9b02      	ldr	r3, [sp, #8]
 80007b8:	4003      	ands	r3, r0
 80007ba:	469c      	mov	ip, r3
 80007bc:	e638      	b.n	8000430 <__aeabi_ddiv+0x194>
 80007be:	220f      	movs	r2, #15
 80007c0:	400a      	ands	r2, r1
 80007c2:	2a04      	cmp	r2, #4
 80007c4:	d100      	bne.n	80007c8 <__aeabi_ddiv+0x52c>
 80007c6:	e75b      	b.n	8000680 <__aeabi_ddiv+0x3e4>
 80007c8:	000a      	movs	r2, r1
 80007ca:	1d11      	adds	r1, r2, #4
 80007cc:	4291      	cmp	r1, r2
 80007ce:	4192      	sbcs	r2, r2
 80007d0:	4252      	negs	r2, r2
 80007d2:	4493      	add	fp, r2
 80007d4:	e754      	b.n	8000680 <__aeabi_ddiv+0x3e4>
 80007d6:	4b47      	ldr	r3, [pc, #284]	; (80008f4 <__aeabi_ddiv+0x658>)
 80007d8:	18e3      	adds	r3, r4, r3
 80007da:	2b00      	cmp	r3, #0
 80007dc:	dde5      	ble.n	80007aa <__aeabi_ddiv+0x50e>
 80007de:	2201      	movs	r2, #1
 80007e0:	4252      	negs	r2, r2
 80007e2:	e7f2      	b.n	80007ca <__aeabi_ddiv+0x52e>
 80007e4:	001d      	movs	r5, r3
 80007e6:	e6fa      	b.n	80005de <__aeabi_ddiv+0x342>
 80007e8:	469a      	mov	sl, r3
 80007ea:	e71c      	b.n	8000626 <__aeabi_ddiv+0x38a>
 80007ec:	42b0      	cmp	r0, r6
 80007ee:	d839      	bhi.n	8000864 <__aeabi_ddiv+0x5c8>
 80007f0:	d06e      	beq.n	80008d0 <__aeabi_ddiv+0x634>
 80007f2:	0011      	movs	r1, r2
 80007f4:	e73a      	b.n	800066c <__aeabi_ddiv+0x3d0>
 80007f6:	9302      	str	r3, [sp, #8]
 80007f8:	e73a      	b.n	8000670 <__aeabi_ddiv+0x3d4>
 80007fa:	2a1f      	cmp	r2, #31
 80007fc:	dc3c      	bgt.n	8000878 <__aeabi_ddiv+0x5dc>
 80007fe:	2320      	movs	r3, #32
 8000800:	1a9b      	subs	r3, r3, r2
 8000802:	000c      	movs	r4, r1
 8000804:	4658      	mov	r0, fp
 8000806:	4099      	lsls	r1, r3
 8000808:	4098      	lsls	r0, r3
 800080a:	1e4b      	subs	r3, r1, #1
 800080c:	4199      	sbcs	r1, r3
 800080e:	465b      	mov	r3, fp
 8000810:	40d4      	lsrs	r4, r2
 8000812:	40d3      	lsrs	r3, r2
 8000814:	4320      	orrs	r0, r4
 8000816:	4308      	orrs	r0, r1
 8000818:	001a      	movs	r2, r3
 800081a:	0743      	lsls	r3, r0, #29
 800081c:	d009      	beq.n	8000832 <__aeabi_ddiv+0x596>
 800081e:	230f      	movs	r3, #15
 8000820:	4003      	ands	r3, r0
 8000822:	2b04      	cmp	r3, #4
 8000824:	d005      	beq.n	8000832 <__aeabi_ddiv+0x596>
 8000826:	0001      	movs	r1, r0
 8000828:	1d08      	adds	r0, r1, #4
 800082a:	4288      	cmp	r0, r1
 800082c:	419b      	sbcs	r3, r3
 800082e:	425b      	negs	r3, r3
 8000830:	18d2      	adds	r2, r2, r3
 8000832:	0213      	lsls	r3, r2, #8
 8000834:	d53a      	bpl.n	80008ac <__aeabi_ddiv+0x610>
 8000836:	2301      	movs	r3, #1
 8000838:	9a02      	ldr	r2, [sp, #8]
 800083a:	2401      	movs	r4, #1
 800083c:	401a      	ands	r2, r3
 800083e:	2300      	movs	r3, #0
 8000840:	4694      	mov	ip, r2
 8000842:	4698      	mov	r8, r3
 8000844:	2200      	movs	r2, #0
 8000846:	e5f7      	b.n	8000438 <__aeabi_ddiv+0x19c>
 8000848:	2102      	movs	r1, #2
 800084a:	4249      	negs	r1, r1
 800084c:	468c      	mov	ip, r1
 800084e:	9d03      	ldr	r5, [sp, #12]
 8000850:	44e3      	add	fp, ip
 8000852:	46ac      	mov	ip, r5
 8000854:	44e2      	add	sl, ip
 8000856:	45aa      	cmp	sl, r5
 8000858:	41ad      	sbcs	r5, r5
 800085a:	426d      	negs	r5, r5
 800085c:	4445      	add	r5, r8
 800085e:	18ed      	adds	r5, r5, r3
 8000860:	1a2d      	subs	r5, r5, r0
 8000862:	e696      	b.n	8000592 <__aeabi_ddiv+0x2f6>
 8000864:	1e8a      	subs	r2, r1, #2
 8000866:	9903      	ldr	r1, [sp, #12]
 8000868:	004d      	lsls	r5, r1, #1
 800086a:	428d      	cmp	r5, r1
 800086c:	4189      	sbcs	r1, r1
 800086e:	4249      	negs	r1, r1
 8000870:	4441      	add	r1, r8
 8000872:	1876      	adds	r6, r6, r1
 8000874:	9503      	str	r5, [sp, #12]
 8000876:	e78f      	b.n	8000798 <__aeabi_ddiv+0x4fc>
 8000878:	201f      	movs	r0, #31
 800087a:	4240      	negs	r0, r0
 800087c:	1ac3      	subs	r3, r0, r3
 800087e:	4658      	mov	r0, fp
 8000880:	40d8      	lsrs	r0, r3
 8000882:	0003      	movs	r3, r0
 8000884:	2a20      	cmp	r2, #32
 8000886:	d028      	beq.n	80008da <__aeabi_ddiv+0x63e>
 8000888:	2040      	movs	r0, #64	; 0x40
 800088a:	465d      	mov	r5, fp
 800088c:	1a82      	subs	r2, r0, r2
 800088e:	4095      	lsls	r5, r2
 8000890:	4329      	orrs	r1, r5
 8000892:	1e4a      	subs	r2, r1, #1
 8000894:	4191      	sbcs	r1, r2
 8000896:	4319      	orrs	r1, r3
 8000898:	2307      	movs	r3, #7
 800089a:	2200      	movs	r2, #0
 800089c:	400b      	ands	r3, r1
 800089e:	d009      	beq.n	80008b4 <__aeabi_ddiv+0x618>
 80008a0:	230f      	movs	r3, #15
 80008a2:	2200      	movs	r2, #0
 80008a4:	400b      	ands	r3, r1
 80008a6:	0008      	movs	r0, r1
 80008a8:	2b04      	cmp	r3, #4
 80008aa:	d1bd      	bne.n	8000828 <__aeabi_ddiv+0x58c>
 80008ac:	0001      	movs	r1, r0
 80008ae:	0753      	lsls	r3, r2, #29
 80008b0:	0252      	lsls	r2, r2, #9
 80008b2:	0b12      	lsrs	r2, r2, #12
 80008b4:	08c9      	lsrs	r1, r1, #3
 80008b6:	4319      	orrs	r1, r3
 80008b8:	2301      	movs	r3, #1
 80008ba:	4688      	mov	r8, r1
 80008bc:	9902      	ldr	r1, [sp, #8]
 80008be:	2400      	movs	r4, #0
 80008c0:	4019      	ands	r1, r3
 80008c2:	468c      	mov	ip, r1
 80008c4:	e5b8      	b.n	8000438 <__aeabi_ddiv+0x19c>
 80008c6:	4552      	cmp	r2, sl
 80008c8:	d8be      	bhi.n	8000848 <__aeabi_ddiv+0x5ac>
 80008ca:	468b      	mov	fp, r1
 80008cc:	2500      	movs	r5, #0
 80008ce:	e660      	b.n	8000592 <__aeabi_ddiv+0x2f6>
 80008d0:	9d03      	ldr	r5, [sp, #12]
 80008d2:	429d      	cmp	r5, r3
 80008d4:	d3c6      	bcc.n	8000864 <__aeabi_ddiv+0x5c8>
 80008d6:	0011      	movs	r1, r2
 80008d8:	e762      	b.n	80007a0 <__aeabi_ddiv+0x504>
 80008da:	2500      	movs	r5, #0
 80008dc:	e7d8      	b.n	8000890 <__aeabi_ddiv+0x5f4>
 80008de:	2280      	movs	r2, #128	; 0x80
 80008e0:	465b      	mov	r3, fp
 80008e2:	0312      	lsls	r2, r2, #12
 80008e4:	431a      	orrs	r2, r3
 80008e6:	9b01      	ldr	r3, [sp, #4]
 80008e8:	0312      	lsls	r2, r2, #12
 80008ea:	0b12      	lsrs	r2, r2, #12
 80008ec:	469c      	mov	ip, r3
 80008ee:	4688      	mov	r8, r1
 80008f0:	4c03      	ldr	r4, [pc, #12]	; (8000900 <__aeabi_ddiv+0x664>)
 80008f2:	e5a1      	b.n	8000438 <__aeabi_ddiv+0x19c>
 80008f4:	000003ff 	.word	0x000003ff
 80008f8:	feffffff 	.word	0xfeffffff
 80008fc:	000007fe 	.word	0x000007fe
 8000900:	000007ff 	.word	0x000007ff

08000904 <__eqdf2>:
 8000904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000906:	464f      	mov	r7, r9
 8000908:	4646      	mov	r6, r8
 800090a:	46d6      	mov	lr, sl
 800090c:	005c      	lsls	r4, r3, #1
 800090e:	b5c0      	push	{r6, r7, lr}
 8000910:	031f      	lsls	r7, r3, #12
 8000912:	0fdb      	lsrs	r3, r3, #31
 8000914:	469a      	mov	sl, r3
 8000916:	4b17      	ldr	r3, [pc, #92]	; (8000974 <__eqdf2+0x70>)
 8000918:	030e      	lsls	r6, r1, #12
 800091a:	004d      	lsls	r5, r1, #1
 800091c:	4684      	mov	ip, r0
 800091e:	4680      	mov	r8, r0
 8000920:	0b36      	lsrs	r6, r6, #12
 8000922:	0d6d      	lsrs	r5, r5, #21
 8000924:	0fc9      	lsrs	r1, r1, #31
 8000926:	4691      	mov	r9, r2
 8000928:	0b3f      	lsrs	r7, r7, #12
 800092a:	0d64      	lsrs	r4, r4, #21
 800092c:	2001      	movs	r0, #1
 800092e:	429d      	cmp	r5, r3
 8000930:	d008      	beq.n	8000944 <__eqdf2+0x40>
 8000932:	429c      	cmp	r4, r3
 8000934:	d001      	beq.n	800093a <__eqdf2+0x36>
 8000936:	42a5      	cmp	r5, r4
 8000938:	d00b      	beq.n	8000952 <__eqdf2+0x4e>
 800093a:	bc1c      	pop	{r2, r3, r4}
 800093c:	4690      	mov	r8, r2
 800093e:	4699      	mov	r9, r3
 8000940:	46a2      	mov	sl, r4
 8000942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000944:	4663      	mov	r3, ip
 8000946:	4333      	orrs	r3, r6
 8000948:	d1f7      	bne.n	800093a <__eqdf2+0x36>
 800094a:	42ac      	cmp	r4, r5
 800094c:	d1f5      	bne.n	800093a <__eqdf2+0x36>
 800094e:	433a      	orrs	r2, r7
 8000950:	d1f3      	bne.n	800093a <__eqdf2+0x36>
 8000952:	2001      	movs	r0, #1
 8000954:	42be      	cmp	r6, r7
 8000956:	d1f0      	bne.n	800093a <__eqdf2+0x36>
 8000958:	45c8      	cmp	r8, r9
 800095a:	d1ee      	bne.n	800093a <__eqdf2+0x36>
 800095c:	4551      	cmp	r1, sl
 800095e:	d007      	beq.n	8000970 <__eqdf2+0x6c>
 8000960:	2d00      	cmp	r5, #0
 8000962:	d1ea      	bne.n	800093a <__eqdf2+0x36>
 8000964:	4663      	mov	r3, ip
 8000966:	431e      	orrs	r6, r3
 8000968:	0030      	movs	r0, r6
 800096a:	1e46      	subs	r6, r0, #1
 800096c:	41b0      	sbcs	r0, r6
 800096e:	e7e4      	b.n	800093a <__eqdf2+0x36>
 8000970:	2000      	movs	r0, #0
 8000972:	e7e2      	b.n	800093a <__eqdf2+0x36>
 8000974:	000007ff 	.word	0x000007ff

08000978 <__gedf2>:
 8000978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800097a:	4645      	mov	r5, r8
 800097c:	46de      	mov	lr, fp
 800097e:	4657      	mov	r7, sl
 8000980:	464e      	mov	r6, r9
 8000982:	b5e0      	push	{r5, r6, r7, lr}
 8000984:	031f      	lsls	r7, r3, #12
 8000986:	0b3d      	lsrs	r5, r7, #12
 8000988:	4f2c      	ldr	r7, [pc, #176]	; (8000a3c <__gedf2+0xc4>)
 800098a:	030e      	lsls	r6, r1, #12
 800098c:	004c      	lsls	r4, r1, #1
 800098e:	46ab      	mov	fp, r5
 8000990:	005d      	lsls	r5, r3, #1
 8000992:	4684      	mov	ip, r0
 8000994:	0b36      	lsrs	r6, r6, #12
 8000996:	0d64      	lsrs	r4, r4, #21
 8000998:	0fc9      	lsrs	r1, r1, #31
 800099a:	4690      	mov	r8, r2
 800099c:	0d6d      	lsrs	r5, r5, #21
 800099e:	0fdb      	lsrs	r3, r3, #31
 80009a0:	42bc      	cmp	r4, r7
 80009a2:	d02a      	beq.n	80009fa <__gedf2+0x82>
 80009a4:	4f25      	ldr	r7, [pc, #148]	; (8000a3c <__gedf2+0xc4>)
 80009a6:	42bd      	cmp	r5, r7
 80009a8:	d02d      	beq.n	8000a06 <__gedf2+0x8e>
 80009aa:	2c00      	cmp	r4, #0
 80009ac:	d10f      	bne.n	80009ce <__gedf2+0x56>
 80009ae:	4330      	orrs	r0, r6
 80009b0:	0007      	movs	r7, r0
 80009b2:	4681      	mov	r9, r0
 80009b4:	4278      	negs	r0, r7
 80009b6:	4178      	adcs	r0, r7
 80009b8:	b2c0      	uxtb	r0, r0
 80009ba:	2d00      	cmp	r5, #0
 80009bc:	d117      	bne.n	80009ee <__gedf2+0x76>
 80009be:	465f      	mov	r7, fp
 80009c0:	433a      	orrs	r2, r7
 80009c2:	d114      	bne.n	80009ee <__gedf2+0x76>
 80009c4:	464b      	mov	r3, r9
 80009c6:	2000      	movs	r0, #0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d00a      	beq.n	80009e2 <__gedf2+0x6a>
 80009cc:	e006      	b.n	80009dc <__gedf2+0x64>
 80009ce:	2d00      	cmp	r5, #0
 80009d0:	d102      	bne.n	80009d8 <__gedf2+0x60>
 80009d2:	4658      	mov	r0, fp
 80009d4:	4302      	orrs	r2, r0
 80009d6:	d001      	beq.n	80009dc <__gedf2+0x64>
 80009d8:	4299      	cmp	r1, r3
 80009da:	d018      	beq.n	8000a0e <__gedf2+0x96>
 80009dc:	4248      	negs	r0, r1
 80009de:	2101      	movs	r1, #1
 80009e0:	4308      	orrs	r0, r1
 80009e2:	bc3c      	pop	{r2, r3, r4, r5}
 80009e4:	4690      	mov	r8, r2
 80009e6:	4699      	mov	r9, r3
 80009e8:	46a2      	mov	sl, r4
 80009ea:	46ab      	mov	fp, r5
 80009ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009ee:	2800      	cmp	r0, #0
 80009f0:	d0f2      	beq.n	80009d8 <__gedf2+0x60>
 80009f2:	2001      	movs	r0, #1
 80009f4:	3b01      	subs	r3, #1
 80009f6:	4318      	orrs	r0, r3
 80009f8:	e7f3      	b.n	80009e2 <__gedf2+0x6a>
 80009fa:	0037      	movs	r7, r6
 80009fc:	4307      	orrs	r7, r0
 80009fe:	d0d1      	beq.n	80009a4 <__gedf2+0x2c>
 8000a00:	2002      	movs	r0, #2
 8000a02:	4240      	negs	r0, r0
 8000a04:	e7ed      	b.n	80009e2 <__gedf2+0x6a>
 8000a06:	465f      	mov	r7, fp
 8000a08:	4317      	orrs	r7, r2
 8000a0a:	d0ce      	beq.n	80009aa <__gedf2+0x32>
 8000a0c:	e7f8      	b.n	8000a00 <__gedf2+0x88>
 8000a0e:	42ac      	cmp	r4, r5
 8000a10:	dce4      	bgt.n	80009dc <__gedf2+0x64>
 8000a12:	da03      	bge.n	8000a1c <__gedf2+0xa4>
 8000a14:	1e48      	subs	r0, r1, #1
 8000a16:	2101      	movs	r1, #1
 8000a18:	4308      	orrs	r0, r1
 8000a1a:	e7e2      	b.n	80009e2 <__gedf2+0x6a>
 8000a1c:	455e      	cmp	r6, fp
 8000a1e:	d8dd      	bhi.n	80009dc <__gedf2+0x64>
 8000a20:	d006      	beq.n	8000a30 <__gedf2+0xb8>
 8000a22:	2000      	movs	r0, #0
 8000a24:	455e      	cmp	r6, fp
 8000a26:	d2dc      	bcs.n	80009e2 <__gedf2+0x6a>
 8000a28:	2301      	movs	r3, #1
 8000a2a:	1e48      	subs	r0, r1, #1
 8000a2c:	4318      	orrs	r0, r3
 8000a2e:	e7d8      	b.n	80009e2 <__gedf2+0x6a>
 8000a30:	45c4      	cmp	ip, r8
 8000a32:	d8d3      	bhi.n	80009dc <__gedf2+0x64>
 8000a34:	2000      	movs	r0, #0
 8000a36:	45c4      	cmp	ip, r8
 8000a38:	d3f6      	bcc.n	8000a28 <__gedf2+0xb0>
 8000a3a:	e7d2      	b.n	80009e2 <__gedf2+0x6a>
 8000a3c:	000007ff 	.word	0x000007ff

08000a40 <__ledf2>:
 8000a40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a42:	464e      	mov	r6, r9
 8000a44:	4645      	mov	r5, r8
 8000a46:	46de      	mov	lr, fp
 8000a48:	4657      	mov	r7, sl
 8000a4a:	005c      	lsls	r4, r3, #1
 8000a4c:	b5e0      	push	{r5, r6, r7, lr}
 8000a4e:	031f      	lsls	r7, r3, #12
 8000a50:	0fdb      	lsrs	r3, r3, #31
 8000a52:	4699      	mov	r9, r3
 8000a54:	4b2a      	ldr	r3, [pc, #168]	; (8000b00 <__ledf2+0xc0>)
 8000a56:	030e      	lsls	r6, r1, #12
 8000a58:	004d      	lsls	r5, r1, #1
 8000a5a:	0fc9      	lsrs	r1, r1, #31
 8000a5c:	4684      	mov	ip, r0
 8000a5e:	0b36      	lsrs	r6, r6, #12
 8000a60:	0d6d      	lsrs	r5, r5, #21
 8000a62:	468b      	mov	fp, r1
 8000a64:	4690      	mov	r8, r2
 8000a66:	0b3f      	lsrs	r7, r7, #12
 8000a68:	0d64      	lsrs	r4, r4, #21
 8000a6a:	429d      	cmp	r5, r3
 8000a6c:	d020      	beq.n	8000ab0 <__ledf2+0x70>
 8000a6e:	4b24      	ldr	r3, [pc, #144]	; (8000b00 <__ledf2+0xc0>)
 8000a70:	429c      	cmp	r4, r3
 8000a72:	d022      	beq.n	8000aba <__ledf2+0x7a>
 8000a74:	2d00      	cmp	r5, #0
 8000a76:	d112      	bne.n	8000a9e <__ledf2+0x5e>
 8000a78:	4330      	orrs	r0, r6
 8000a7a:	4243      	negs	r3, r0
 8000a7c:	4143      	adcs	r3, r0
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	2c00      	cmp	r4, #0
 8000a82:	d01f      	beq.n	8000ac4 <__ledf2+0x84>
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d00c      	beq.n	8000aa2 <__ledf2+0x62>
 8000a88:	464b      	mov	r3, r9
 8000a8a:	2001      	movs	r0, #1
 8000a8c:	3b01      	subs	r3, #1
 8000a8e:	4303      	orrs	r3, r0
 8000a90:	0018      	movs	r0, r3
 8000a92:	bc3c      	pop	{r2, r3, r4, r5}
 8000a94:	4690      	mov	r8, r2
 8000a96:	4699      	mov	r9, r3
 8000a98:	46a2      	mov	sl, r4
 8000a9a:	46ab      	mov	fp, r5
 8000a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a9e:	2c00      	cmp	r4, #0
 8000aa0:	d016      	beq.n	8000ad0 <__ledf2+0x90>
 8000aa2:	45cb      	cmp	fp, r9
 8000aa4:	d017      	beq.n	8000ad6 <__ledf2+0x96>
 8000aa6:	465b      	mov	r3, fp
 8000aa8:	4259      	negs	r1, r3
 8000aaa:	2301      	movs	r3, #1
 8000aac:	430b      	orrs	r3, r1
 8000aae:	e7ef      	b.n	8000a90 <__ledf2+0x50>
 8000ab0:	0031      	movs	r1, r6
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	4301      	orrs	r1, r0
 8000ab6:	d1eb      	bne.n	8000a90 <__ledf2+0x50>
 8000ab8:	e7d9      	b.n	8000a6e <__ledf2+0x2e>
 8000aba:	0039      	movs	r1, r7
 8000abc:	2302      	movs	r3, #2
 8000abe:	4311      	orrs	r1, r2
 8000ac0:	d1e6      	bne.n	8000a90 <__ledf2+0x50>
 8000ac2:	e7d7      	b.n	8000a74 <__ledf2+0x34>
 8000ac4:	433a      	orrs	r2, r7
 8000ac6:	d1dd      	bne.n	8000a84 <__ledf2+0x44>
 8000ac8:	2300      	movs	r3, #0
 8000aca:	2800      	cmp	r0, #0
 8000acc:	d0e0      	beq.n	8000a90 <__ledf2+0x50>
 8000ace:	e7ea      	b.n	8000aa6 <__ledf2+0x66>
 8000ad0:	433a      	orrs	r2, r7
 8000ad2:	d1e6      	bne.n	8000aa2 <__ledf2+0x62>
 8000ad4:	e7e7      	b.n	8000aa6 <__ledf2+0x66>
 8000ad6:	42a5      	cmp	r5, r4
 8000ad8:	dce5      	bgt.n	8000aa6 <__ledf2+0x66>
 8000ada:	db05      	blt.n	8000ae8 <__ledf2+0xa8>
 8000adc:	42be      	cmp	r6, r7
 8000ade:	d8e2      	bhi.n	8000aa6 <__ledf2+0x66>
 8000ae0:	d007      	beq.n	8000af2 <__ledf2+0xb2>
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	42be      	cmp	r6, r7
 8000ae6:	d2d3      	bcs.n	8000a90 <__ledf2+0x50>
 8000ae8:	4659      	mov	r1, fp
 8000aea:	2301      	movs	r3, #1
 8000aec:	3901      	subs	r1, #1
 8000aee:	430b      	orrs	r3, r1
 8000af0:	e7ce      	b.n	8000a90 <__ledf2+0x50>
 8000af2:	45c4      	cmp	ip, r8
 8000af4:	d8d7      	bhi.n	8000aa6 <__ledf2+0x66>
 8000af6:	2300      	movs	r3, #0
 8000af8:	45c4      	cmp	ip, r8
 8000afa:	d3f5      	bcc.n	8000ae8 <__ledf2+0xa8>
 8000afc:	e7c8      	b.n	8000a90 <__ledf2+0x50>
 8000afe:	46c0      	nop			; (mov r8, r8)
 8000b00:	000007ff 	.word	0x000007ff

08000b04 <__aeabi_dmul>:
 8000b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b06:	4657      	mov	r7, sl
 8000b08:	4645      	mov	r5, r8
 8000b0a:	46de      	mov	lr, fp
 8000b0c:	464e      	mov	r6, r9
 8000b0e:	b5e0      	push	{r5, r6, r7, lr}
 8000b10:	030c      	lsls	r4, r1, #12
 8000b12:	4698      	mov	r8, r3
 8000b14:	004e      	lsls	r6, r1, #1
 8000b16:	0b23      	lsrs	r3, r4, #12
 8000b18:	b087      	sub	sp, #28
 8000b1a:	0007      	movs	r7, r0
 8000b1c:	4692      	mov	sl, r2
 8000b1e:	469b      	mov	fp, r3
 8000b20:	0d76      	lsrs	r6, r6, #21
 8000b22:	0fcd      	lsrs	r5, r1, #31
 8000b24:	2e00      	cmp	r6, #0
 8000b26:	d06b      	beq.n	8000c00 <__aeabi_dmul+0xfc>
 8000b28:	4b6d      	ldr	r3, [pc, #436]	; (8000ce0 <__aeabi_dmul+0x1dc>)
 8000b2a:	429e      	cmp	r6, r3
 8000b2c:	d035      	beq.n	8000b9a <__aeabi_dmul+0x96>
 8000b2e:	2480      	movs	r4, #128	; 0x80
 8000b30:	465b      	mov	r3, fp
 8000b32:	0f42      	lsrs	r2, r0, #29
 8000b34:	0424      	lsls	r4, r4, #16
 8000b36:	00db      	lsls	r3, r3, #3
 8000b38:	4314      	orrs	r4, r2
 8000b3a:	431c      	orrs	r4, r3
 8000b3c:	00c3      	lsls	r3, r0, #3
 8000b3e:	4699      	mov	r9, r3
 8000b40:	4b68      	ldr	r3, [pc, #416]	; (8000ce4 <__aeabi_dmul+0x1e0>)
 8000b42:	46a3      	mov	fp, r4
 8000b44:	469c      	mov	ip, r3
 8000b46:	2300      	movs	r3, #0
 8000b48:	2700      	movs	r7, #0
 8000b4a:	4466      	add	r6, ip
 8000b4c:	9302      	str	r3, [sp, #8]
 8000b4e:	4643      	mov	r3, r8
 8000b50:	031c      	lsls	r4, r3, #12
 8000b52:	005a      	lsls	r2, r3, #1
 8000b54:	0fdb      	lsrs	r3, r3, #31
 8000b56:	4650      	mov	r0, sl
 8000b58:	0b24      	lsrs	r4, r4, #12
 8000b5a:	0d52      	lsrs	r2, r2, #21
 8000b5c:	4698      	mov	r8, r3
 8000b5e:	d100      	bne.n	8000b62 <__aeabi_dmul+0x5e>
 8000b60:	e076      	b.n	8000c50 <__aeabi_dmul+0x14c>
 8000b62:	4b5f      	ldr	r3, [pc, #380]	; (8000ce0 <__aeabi_dmul+0x1dc>)
 8000b64:	429a      	cmp	r2, r3
 8000b66:	d06d      	beq.n	8000c44 <__aeabi_dmul+0x140>
 8000b68:	2380      	movs	r3, #128	; 0x80
 8000b6a:	0f41      	lsrs	r1, r0, #29
 8000b6c:	041b      	lsls	r3, r3, #16
 8000b6e:	430b      	orrs	r3, r1
 8000b70:	495c      	ldr	r1, [pc, #368]	; (8000ce4 <__aeabi_dmul+0x1e0>)
 8000b72:	00e4      	lsls	r4, r4, #3
 8000b74:	468c      	mov	ip, r1
 8000b76:	431c      	orrs	r4, r3
 8000b78:	00c3      	lsls	r3, r0, #3
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	4462      	add	r2, ip
 8000b7e:	4641      	mov	r1, r8
 8000b80:	18b6      	adds	r6, r6, r2
 8000b82:	4069      	eors	r1, r5
 8000b84:	1c72      	adds	r2, r6, #1
 8000b86:	9101      	str	r1, [sp, #4]
 8000b88:	4694      	mov	ip, r2
 8000b8a:	4307      	orrs	r7, r0
 8000b8c:	2f0f      	cmp	r7, #15
 8000b8e:	d900      	bls.n	8000b92 <__aeabi_dmul+0x8e>
 8000b90:	e0b0      	b.n	8000cf4 <__aeabi_dmul+0x1f0>
 8000b92:	4a55      	ldr	r2, [pc, #340]	; (8000ce8 <__aeabi_dmul+0x1e4>)
 8000b94:	00bf      	lsls	r7, r7, #2
 8000b96:	59d2      	ldr	r2, [r2, r7]
 8000b98:	4697      	mov	pc, r2
 8000b9a:	465b      	mov	r3, fp
 8000b9c:	4303      	orrs	r3, r0
 8000b9e:	4699      	mov	r9, r3
 8000ba0:	d000      	beq.n	8000ba4 <__aeabi_dmul+0xa0>
 8000ba2:	e087      	b.n	8000cb4 <__aeabi_dmul+0x1b0>
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	469b      	mov	fp, r3
 8000ba8:	3302      	adds	r3, #2
 8000baa:	2708      	movs	r7, #8
 8000bac:	9302      	str	r3, [sp, #8]
 8000bae:	e7ce      	b.n	8000b4e <__aeabi_dmul+0x4a>
 8000bb0:	4642      	mov	r2, r8
 8000bb2:	9201      	str	r2, [sp, #4]
 8000bb4:	2802      	cmp	r0, #2
 8000bb6:	d067      	beq.n	8000c88 <__aeabi_dmul+0x184>
 8000bb8:	2803      	cmp	r0, #3
 8000bba:	d100      	bne.n	8000bbe <__aeabi_dmul+0xba>
 8000bbc:	e20e      	b.n	8000fdc <__aeabi_dmul+0x4d8>
 8000bbe:	2801      	cmp	r0, #1
 8000bc0:	d000      	beq.n	8000bc4 <__aeabi_dmul+0xc0>
 8000bc2:	e162      	b.n	8000e8a <__aeabi_dmul+0x386>
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	2400      	movs	r4, #0
 8000bc8:	2200      	movs	r2, #0
 8000bca:	4699      	mov	r9, r3
 8000bcc:	9901      	ldr	r1, [sp, #4]
 8000bce:	4001      	ands	r1, r0
 8000bd0:	b2cd      	uxtb	r5, r1
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	0312      	lsls	r2, r2, #12
 8000bd6:	0d0b      	lsrs	r3, r1, #20
 8000bd8:	0b12      	lsrs	r2, r2, #12
 8000bda:	051b      	lsls	r3, r3, #20
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	4a43      	ldr	r2, [pc, #268]	; (8000cec <__aeabi_dmul+0x1e8>)
 8000be0:	0524      	lsls	r4, r4, #20
 8000be2:	4013      	ands	r3, r2
 8000be4:	431c      	orrs	r4, r3
 8000be6:	0064      	lsls	r4, r4, #1
 8000be8:	07ed      	lsls	r5, r5, #31
 8000bea:	0864      	lsrs	r4, r4, #1
 8000bec:	432c      	orrs	r4, r5
 8000bee:	4648      	mov	r0, r9
 8000bf0:	0021      	movs	r1, r4
 8000bf2:	b007      	add	sp, #28
 8000bf4:	bc3c      	pop	{r2, r3, r4, r5}
 8000bf6:	4690      	mov	r8, r2
 8000bf8:	4699      	mov	r9, r3
 8000bfa:	46a2      	mov	sl, r4
 8000bfc:	46ab      	mov	fp, r5
 8000bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c00:	4303      	orrs	r3, r0
 8000c02:	4699      	mov	r9, r3
 8000c04:	d04f      	beq.n	8000ca6 <__aeabi_dmul+0x1a2>
 8000c06:	465b      	mov	r3, fp
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d100      	bne.n	8000c0e <__aeabi_dmul+0x10a>
 8000c0c:	e189      	b.n	8000f22 <__aeabi_dmul+0x41e>
 8000c0e:	4658      	mov	r0, fp
 8000c10:	f000 fa8e 	bl	8001130 <__clzsi2>
 8000c14:	0003      	movs	r3, r0
 8000c16:	3b0b      	subs	r3, #11
 8000c18:	2b1c      	cmp	r3, #28
 8000c1a:	dd00      	ble.n	8000c1e <__aeabi_dmul+0x11a>
 8000c1c:	e17a      	b.n	8000f14 <__aeabi_dmul+0x410>
 8000c1e:	221d      	movs	r2, #29
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	003a      	movs	r2, r7
 8000c24:	0001      	movs	r1, r0
 8000c26:	465c      	mov	r4, fp
 8000c28:	40da      	lsrs	r2, r3
 8000c2a:	3908      	subs	r1, #8
 8000c2c:	408c      	lsls	r4, r1
 8000c2e:	0013      	movs	r3, r2
 8000c30:	408f      	lsls	r7, r1
 8000c32:	4323      	orrs	r3, r4
 8000c34:	469b      	mov	fp, r3
 8000c36:	46b9      	mov	r9, r7
 8000c38:	2300      	movs	r3, #0
 8000c3a:	4e2d      	ldr	r6, [pc, #180]	; (8000cf0 <__aeabi_dmul+0x1ec>)
 8000c3c:	2700      	movs	r7, #0
 8000c3e:	1a36      	subs	r6, r6, r0
 8000c40:	9302      	str	r3, [sp, #8]
 8000c42:	e784      	b.n	8000b4e <__aeabi_dmul+0x4a>
 8000c44:	4653      	mov	r3, sl
 8000c46:	4323      	orrs	r3, r4
 8000c48:	d12a      	bne.n	8000ca0 <__aeabi_dmul+0x19c>
 8000c4a:	2400      	movs	r4, #0
 8000c4c:	2002      	movs	r0, #2
 8000c4e:	e796      	b.n	8000b7e <__aeabi_dmul+0x7a>
 8000c50:	4653      	mov	r3, sl
 8000c52:	4323      	orrs	r3, r4
 8000c54:	d020      	beq.n	8000c98 <__aeabi_dmul+0x194>
 8000c56:	2c00      	cmp	r4, #0
 8000c58:	d100      	bne.n	8000c5c <__aeabi_dmul+0x158>
 8000c5a:	e157      	b.n	8000f0c <__aeabi_dmul+0x408>
 8000c5c:	0020      	movs	r0, r4
 8000c5e:	f000 fa67 	bl	8001130 <__clzsi2>
 8000c62:	0003      	movs	r3, r0
 8000c64:	3b0b      	subs	r3, #11
 8000c66:	2b1c      	cmp	r3, #28
 8000c68:	dd00      	ble.n	8000c6c <__aeabi_dmul+0x168>
 8000c6a:	e149      	b.n	8000f00 <__aeabi_dmul+0x3fc>
 8000c6c:	211d      	movs	r1, #29
 8000c6e:	1acb      	subs	r3, r1, r3
 8000c70:	4651      	mov	r1, sl
 8000c72:	0002      	movs	r2, r0
 8000c74:	40d9      	lsrs	r1, r3
 8000c76:	4653      	mov	r3, sl
 8000c78:	3a08      	subs	r2, #8
 8000c7a:	4094      	lsls	r4, r2
 8000c7c:	4093      	lsls	r3, r2
 8000c7e:	430c      	orrs	r4, r1
 8000c80:	4a1b      	ldr	r2, [pc, #108]	; (8000cf0 <__aeabi_dmul+0x1ec>)
 8000c82:	1a12      	subs	r2, r2, r0
 8000c84:	2000      	movs	r0, #0
 8000c86:	e77a      	b.n	8000b7e <__aeabi_dmul+0x7a>
 8000c88:	2501      	movs	r5, #1
 8000c8a:	9b01      	ldr	r3, [sp, #4]
 8000c8c:	4c14      	ldr	r4, [pc, #80]	; (8000ce0 <__aeabi_dmul+0x1dc>)
 8000c8e:	401d      	ands	r5, r3
 8000c90:	2300      	movs	r3, #0
 8000c92:	2200      	movs	r2, #0
 8000c94:	4699      	mov	r9, r3
 8000c96:	e79c      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000c98:	2400      	movs	r4, #0
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	e76e      	b.n	8000b7e <__aeabi_dmul+0x7a>
 8000ca0:	4653      	mov	r3, sl
 8000ca2:	2003      	movs	r0, #3
 8000ca4:	e76b      	b.n	8000b7e <__aeabi_dmul+0x7a>
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	469b      	mov	fp, r3
 8000caa:	3301      	adds	r3, #1
 8000cac:	2704      	movs	r7, #4
 8000cae:	2600      	movs	r6, #0
 8000cb0:	9302      	str	r3, [sp, #8]
 8000cb2:	e74c      	b.n	8000b4e <__aeabi_dmul+0x4a>
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	4681      	mov	r9, r0
 8000cb8:	270c      	movs	r7, #12
 8000cba:	9302      	str	r3, [sp, #8]
 8000cbc:	e747      	b.n	8000b4e <__aeabi_dmul+0x4a>
 8000cbe:	2280      	movs	r2, #128	; 0x80
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	2500      	movs	r5, #0
 8000cc4:	0312      	lsls	r2, r2, #12
 8000cc6:	4699      	mov	r9, r3
 8000cc8:	4c05      	ldr	r4, [pc, #20]	; (8000ce0 <__aeabi_dmul+0x1dc>)
 8000cca:	e782      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000ccc:	465c      	mov	r4, fp
 8000cce:	464b      	mov	r3, r9
 8000cd0:	9802      	ldr	r0, [sp, #8]
 8000cd2:	e76f      	b.n	8000bb4 <__aeabi_dmul+0xb0>
 8000cd4:	465c      	mov	r4, fp
 8000cd6:	464b      	mov	r3, r9
 8000cd8:	9501      	str	r5, [sp, #4]
 8000cda:	9802      	ldr	r0, [sp, #8]
 8000cdc:	e76a      	b.n	8000bb4 <__aeabi_dmul+0xb0>
 8000cde:	46c0      	nop			; (mov r8, r8)
 8000ce0:	000007ff 	.word	0x000007ff
 8000ce4:	fffffc01 	.word	0xfffffc01
 8000ce8:	080032f0 	.word	0x080032f0
 8000cec:	800fffff 	.word	0x800fffff
 8000cf0:	fffffc0d 	.word	0xfffffc0d
 8000cf4:	464a      	mov	r2, r9
 8000cf6:	4649      	mov	r1, r9
 8000cf8:	0c17      	lsrs	r7, r2, #16
 8000cfa:	0c1a      	lsrs	r2, r3, #16
 8000cfc:	041b      	lsls	r3, r3, #16
 8000cfe:	0c1b      	lsrs	r3, r3, #16
 8000d00:	0408      	lsls	r0, r1, #16
 8000d02:	0019      	movs	r1, r3
 8000d04:	0c00      	lsrs	r0, r0, #16
 8000d06:	4341      	muls	r1, r0
 8000d08:	0015      	movs	r5, r2
 8000d0a:	4688      	mov	r8, r1
 8000d0c:	0019      	movs	r1, r3
 8000d0e:	437d      	muls	r5, r7
 8000d10:	4379      	muls	r1, r7
 8000d12:	9503      	str	r5, [sp, #12]
 8000d14:	4689      	mov	r9, r1
 8000d16:	0029      	movs	r1, r5
 8000d18:	0015      	movs	r5, r2
 8000d1a:	4345      	muls	r5, r0
 8000d1c:	444d      	add	r5, r9
 8000d1e:	9502      	str	r5, [sp, #8]
 8000d20:	4645      	mov	r5, r8
 8000d22:	0c2d      	lsrs	r5, r5, #16
 8000d24:	46aa      	mov	sl, r5
 8000d26:	9d02      	ldr	r5, [sp, #8]
 8000d28:	4455      	add	r5, sl
 8000d2a:	45a9      	cmp	r9, r5
 8000d2c:	d906      	bls.n	8000d3c <__aeabi_dmul+0x238>
 8000d2e:	468a      	mov	sl, r1
 8000d30:	2180      	movs	r1, #128	; 0x80
 8000d32:	0249      	lsls	r1, r1, #9
 8000d34:	4689      	mov	r9, r1
 8000d36:	44ca      	add	sl, r9
 8000d38:	4651      	mov	r1, sl
 8000d3a:	9103      	str	r1, [sp, #12]
 8000d3c:	0c29      	lsrs	r1, r5, #16
 8000d3e:	9104      	str	r1, [sp, #16]
 8000d40:	4641      	mov	r1, r8
 8000d42:	0409      	lsls	r1, r1, #16
 8000d44:	042d      	lsls	r5, r5, #16
 8000d46:	0c09      	lsrs	r1, r1, #16
 8000d48:	4688      	mov	r8, r1
 8000d4a:	0029      	movs	r1, r5
 8000d4c:	0c25      	lsrs	r5, r4, #16
 8000d4e:	0424      	lsls	r4, r4, #16
 8000d50:	4441      	add	r1, r8
 8000d52:	0c24      	lsrs	r4, r4, #16
 8000d54:	9105      	str	r1, [sp, #20]
 8000d56:	0021      	movs	r1, r4
 8000d58:	4341      	muls	r1, r0
 8000d5a:	4688      	mov	r8, r1
 8000d5c:	0021      	movs	r1, r4
 8000d5e:	4379      	muls	r1, r7
 8000d60:	468a      	mov	sl, r1
 8000d62:	4368      	muls	r0, r5
 8000d64:	4641      	mov	r1, r8
 8000d66:	4450      	add	r0, sl
 8000d68:	4681      	mov	r9, r0
 8000d6a:	0c08      	lsrs	r0, r1, #16
 8000d6c:	4448      	add	r0, r9
 8000d6e:	436f      	muls	r7, r5
 8000d70:	4582      	cmp	sl, r0
 8000d72:	d903      	bls.n	8000d7c <__aeabi_dmul+0x278>
 8000d74:	2180      	movs	r1, #128	; 0x80
 8000d76:	0249      	lsls	r1, r1, #9
 8000d78:	4689      	mov	r9, r1
 8000d7a:	444f      	add	r7, r9
 8000d7c:	0c01      	lsrs	r1, r0, #16
 8000d7e:	4689      	mov	r9, r1
 8000d80:	0039      	movs	r1, r7
 8000d82:	4449      	add	r1, r9
 8000d84:	9102      	str	r1, [sp, #8]
 8000d86:	4641      	mov	r1, r8
 8000d88:	040f      	lsls	r7, r1, #16
 8000d8a:	9904      	ldr	r1, [sp, #16]
 8000d8c:	0c3f      	lsrs	r7, r7, #16
 8000d8e:	4688      	mov	r8, r1
 8000d90:	0400      	lsls	r0, r0, #16
 8000d92:	19c0      	adds	r0, r0, r7
 8000d94:	4480      	add	r8, r0
 8000d96:	4641      	mov	r1, r8
 8000d98:	9104      	str	r1, [sp, #16]
 8000d9a:	4659      	mov	r1, fp
 8000d9c:	0c0f      	lsrs	r7, r1, #16
 8000d9e:	0409      	lsls	r1, r1, #16
 8000da0:	0c09      	lsrs	r1, r1, #16
 8000da2:	4688      	mov	r8, r1
 8000da4:	4359      	muls	r1, r3
 8000da6:	468a      	mov	sl, r1
 8000da8:	0039      	movs	r1, r7
 8000daa:	4351      	muls	r1, r2
 8000dac:	4689      	mov	r9, r1
 8000dae:	4641      	mov	r1, r8
 8000db0:	434a      	muls	r2, r1
 8000db2:	4651      	mov	r1, sl
 8000db4:	0c09      	lsrs	r1, r1, #16
 8000db6:	468b      	mov	fp, r1
 8000db8:	437b      	muls	r3, r7
 8000dba:	18d2      	adds	r2, r2, r3
 8000dbc:	445a      	add	r2, fp
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d903      	bls.n	8000dca <__aeabi_dmul+0x2c6>
 8000dc2:	2380      	movs	r3, #128	; 0x80
 8000dc4:	025b      	lsls	r3, r3, #9
 8000dc6:	469b      	mov	fp, r3
 8000dc8:	44d9      	add	r9, fp
 8000dca:	4651      	mov	r1, sl
 8000dcc:	0409      	lsls	r1, r1, #16
 8000dce:	0c09      	lsrs	r1, r1, #16
 8000dd0:	468a      	mov	sl, r1
 8000dd2:	4641      	mov	r1, r8
 8000dd4:	4361      	muls	r1, r4
 8000dd6:	437c      	muls	r4, r7
 8000dd8:	0c13      	lsrs	r3, r2, #16
 8000dda:	0412      	lsls	r2, r2, #16
 8000ddc:	444b      	add	r3, r9
 8000dde:	4452      	add	r2, sl
 8000de0:	46a1      	mov	r9, r4
 8000de2:	468a      	mov	sl, r1
 8000de4:	003c      	movs	r4, r7
 8000de6:	4641      	mov	r1, r8
 8000de8:	436c      	muls	r4, r5
 8000dea:	434d      	muls	r5, r1
 8000dec:	4651      	mov	r1, sl
 8000dee:	444d      	add	r5, r9
 8000df0:	0c0f      	lsrs	r7, r1, #16
 8000df2:	197d      	adds	r5, r7, r5
 8000df4:	45a9      	cmp	r9, r5
 8000df6:	d903      	bls.n	8000e00 <__aeabi_dmul+0x2fc>
 8000df8:	2180      	movs	r1, #128	; 0x80
 8000dfa:	0249      	lsls	r1, r1, #9
 8000dfc:	4688      	mov	r8, r1
 8000dfe:	4444      	add	r4, r8
 8000e00:	9f04      	ldr	r7, [sp, #16]
 8000e02:	9903      	ldr	r1, [sp, #12]
 8000e04:	46b8      	mov	r8, r7
 8000e06:	4441      	add	r1, r8
 8000e08:	468b      	mov	fp, r1
 8000e0a:	4583      	cmp	fp, r0
 8000e0c:	4180      	sbcs	r0, r0
 8000e0e:	4241      	negs	r1, r0
 8000e10:	4688      	mov	r8, r1
 8000e12:	4651      	mov	r1, sl
 8000e14:	0408      	lsls	r0, r1, #16
 8000e16:	042f      	lsls	r7, r5, #16
 8000e18:	0c00      	lsrs	r0, r0, #16
 8000e1a:	183f      	adds	r7, r7, r0
 8000e1c:	4658      	mov	r0, fp
 8000e1e:	9902      	ldr	r1, [sp, #8]
 8000e20:	1810      	adds	r0, r2, r0
 8000e22:	4689      	mov	r9, r1
 8000e24:	4290      	cmp	r0, r2
 8000e26:	4192      	sbcs	r2, r2
 8000e28:	444f      	add	r7, r9
 8000e2a:	46ba      	mov	sl, r7
 8000e2c:	4252      	negs	r2, r2
 8000e2e:	4699      	mov	r9, r3
 8000e30:	4693      	mov	fp, r2
 8000e32:	44c2      	add	sl, r8
 8000e34:	44d1      	add	r9, sl
 8000e36:	44cb      	add	fp, r9
 8000e38:	428f      	cmp	r7, r1
 8000e3a:	41bf      	sbcs	r7, r7
 8000e3c:	45c2      	cmp	sl, r8
 8000e3e:	4189      	sbcs	r1, r1
 8000e40:	4599      	cmp	r9, r3
 8000e42:	419b      	sbcs	r3, r3
 8000e44:	4593      	cmp	fp, r2
 8000e46:	4192      	sbcs	r2, r2
 8000e48:	427f      	negs	r7, r7
 8000e4a:	4249      	negs	r1, r1
 8000e4c:	0c2d      	lsrs	r5, r5, #16
 8000e4e:	4252      	negs	r2, r2
 8000e50:	430f      	orrs	r7, r1
 8000e52:	425b      	negs	r3, r3
 8000e54:	4313      	orrs	r3, r2
 8000e56:	197f      	adds	r7, r7, r5
 8000e58:	18ff      	adds	r7, r7, r3
 8000e5a:	465b      	mov	r3, fp
 8000e5c:	193c      	adds	r4, r7, r4
 8000e5e:	0ddb      	lsrs	r3, r3, #23
 8000e60:	9a05      	ldr	r2, [sp, #20]
 8000e62:	0264      	lsls	r4, r4, #9
 8000e64:	431c      	orrs	r4, r3
 8000e66:	0243      	lsls	r3, r0, #9
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	1e5d      	subs	r5, r3, #1
 8000e6c:	41ab      	sbcs	r3, r5
 8000e6e:	465a      	mov	r2, fp
 8000e70:	0dc0      	lsrs	r0, r0, #23
 8000e72:	4303      	orrs	r3, r0
 8000e74:	0252      	lsls	r2, r2, #9
 8000e76:	4313      	orrs	r3, r2
 8000e78:	01e2      	lsls	r2, r4, #7
 8000e7a:	d556      	bpl.n	8000f2a <__aeabi_dmul+0x426>
 8000e7c:	2001      	movs	r0, #1
 8000e7e:	085a      	lsrs	r2, r3, #1
 8000e80:	4003      	ands	r3, r0
 8000e82:	4313      	orrs	r3, r2
 8000e84:	07e2      	lsls	r2, r4, #31
 8000e86:	4313      	orrs	r3, r2
 8000e88:	0864      	lsrs	r4, r4, #1
 8000e8a:	485a      	ldr	r0, [pc, #360]	; (8000ff4 <__aeabi_dmul+0x4f0>)
 8000e8c:	4460      	add	r0, ip
 8000e8e:	2800      	cmp	r0, #0
 8000e90:	dd4d      	ble.n	8000f2e <__aeabi_dmul+0x42a>
 8000e92:	075a      	lsls	r2, r3, #29
 8000e94:	d009      	beq.n	8000eaa <__aeabi_dmul+0x3a6>
 8000e96:	220f      	movs	r2, #15
 8000e98:	401a      	ands	r2, r3
 8000e9a:	2a04      	cmp	r2, #4
 8000e9c:	d005      	beq.n	8000eaa <__aeabi_dmul+0x3a6>
 8000e9e:	1d1a      	adds	r2, r3, #4
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	419b      	sbcs	r3, r3
 8000ea4:	425b      	negs	r3, r3
 8000ea6:	18e4      	adds	r4, r4, r3
 8000ea8:	0013      	movs	r3, r2
 8000eaa:	01e2      	lsls	r2, r4, #7
 8000eac:	d504      	bpl.n	8000eb8 <__aeabi_dmul+0x3b4>
 8000eae:	2080      	movs	r0, #128	; 0x80
 8000eb0:	4a51      	ldr	r2, [pc, #324]	; (8000ff8 <__aeabi_dmul+0x4f4>)
 8000eb2:	00c0      	lsls	r0, r0, #3
 8000eb4:	4014      	ands	r4, r2
 8000eb6:	4460      	add	r0, ip
 8000eb8:	4a50      	ldr	r2, [pc, #320]	; (8000ffc <__aeabi_dmul+0x4f8>)
 8000eba:	4290      	cmp	r0, r2
 8000ebc:	dd00      	ble.n	8000ec0 <__aeabi_dmul+0x3bc>
 8000ebe:	e6e3      	b.n	8000c88 <__aeabi_dmul+0x184>
 8000ec0:	2501      	movs	r5, #1
 8000ec2:	08db      	lsrs	r3, r3, #3
 8000ec4:	0762      	lsls	r2, r4, #29
 8000ec6:	431a      	orrs	r2, r3
 8000ec8:	0264      	lsls	r4, r4, #9
 8000eca:	9b01      	ldr	r3, [sp, #4]
 8000ecc:	4691      	mov	r9, r2
 8000ece:	0b22      	lsrs	r2, r4, #12
 8000ed0:	0544      	lsls	r4, r0, #21
 8000ed2:	0d64      	lsrs	r4, r4, #21
 8000ed4:	401d      	ands	r5, r3
 8000ed6:	e67c      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000ed8:	2280      	movs	r2, #128	; 0x80
 8000eda:	4659      	mov	r1, fp
 8000edc:	0312      	lsls	r2, r2, #12
 8000ede:	4211      	tst	r1, r2
 8000ee0:	d008      	beq.n	8000ef4 <__aeabi_dmul+0x3f0>
 8000ee2:	4214      	tst	r4, r2
 8000ee4:	d106      	bne.n	8000ef4 <__aeabi_dmul+0x3f0>
 8000ee6:	4322      	orrs	r2, r4
 8000ee8:	0312      	lsls	r2, r2, #12
 8000eea:	0b12      	lsrs	r2, r2, #12
 8000eec:	4645      	mov	r5, r8
 8000eee:	4699      	mov	r9, r3
 8000ef0:	4c43      	ldr	r4, [pc, #268]	; (8001000 <__aeabi_dmul+0x4fc>)
 8000ef2:	e66e      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000ef4:	465b      	mov	r3, fp
 8000ef6:	431a      	orrs	r2, r3
 8000ef8:	0312      	lsls	r2, r2, #12
 8000efa:	0b12      	lsrs	r2, r2, #12
 8000efc:	4c40      	ldr	r4, [pc, #256]	; (8001000 <__aeabi_dmul+0x4fc>)
 8000efe:	e668      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000f00:	0003      	movs	r3, r0
 8000f02:	4654      	mov	r4, sl
 8000f04:	3b28      	subs	r3, #40	; 0x28
 8000f06:	409c      	lsls	r4, r3
 8000f08:	2300      	movs	r3, #0
 8000f0a:	e6b9      	b.n	8000c80 <__aeabi_dmul+0x17c>
 8000f0c:	f000 f910 	bl	8001130 <__clzsi2>
 8000f10:	3020      	adds	r0, #32
 8000f12:	e6a6      	b.n	8000c62 <__aeabi_dmul+0x15e>
 8000f14:	0003      	movs	r3, r0
 8000f16:	3b28      	subs	r3, #40	; 0x28
 8000f18:	409f      	lsls	r7, r3
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	46bb      	mov	fp, r7
 8000f1e:	4699      	mov	r9, r3
 8000f20:	e68a      	b.n	8000c38 <__aeabi_dmul+0x134>
 8000f22:	f000 f905 	bl	8001130 <__clzsi2>
 8000f26:	3020      	adds	r0, #32
 8000f28:	e674      	b.n	8000c14 <__aeabi_dmul+0x110>
 8000f2a:	46b4      	mov	ip, r6
 8000f2c:	e7ad      	b.n	8000e8a <__aeabi_dmul+0x386>
 8000f2e:	2501      	movs	r5, #1
 8000f30:	1a2a      	subs	r2, r5, r0
 8000f32:	2a38      	cmp	r2, #56	; 0x38
 8000f34:	dd06      	ble.n	8000f44 <__aeabi_dmul+0x440>
 8000f36:	9b01      	ldr	r3, [sp, #4]
 8000f38:	2400      	movs	r4, #0
 8000f3a:	401d      	ands	r5, r3
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	2200      	movs	r2, #0
 8000f40:	4699      	mov	r9, r3
 8000f42:	e646      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000f44:	2a1f      	cmp	r2, #31
 8000f46:	dc21      	bgt.n	8000f8c <__aeabi_dmul+0x488>
 8000f48:	2520      	movs	r5, #32
 8000f4a:	0020      	movs	r0, r4
 8000f4c:	1aad      	subs	r5, r5, r2
 8000f4e:	001e      	movs	r6, r3
 8000f50:	40ab      	lsls	r3, r5
 8000f52:	40a8      	lsls	r0, r5
 8000f54:	40d6      	lsrs	r6, r2
 8000f56:	1e5d      	subs	r5, r3, #1
 8000f58:	41ab      	sbcs	r3, r5
 8000f5a:	4330      	orrs	r0, r6
 8000f5c:	4318      	orrs	r0, r3
 8000f5e:	40d4      	lsrs	r4, r2
 8000f60:	0743      	lsls	r3, r0, #29
 8000f62:	d009      	beq.n	8000f78 <__aeabi_dmul+0x474>
 8000f64:	230f      	movs	r3, #15
 8000f66:	4003      	ands	r3, r0
 8000f68:	2b04      	cmp	r3, #4
 8000f6a:	d005      	beq.n	8000f78 <__aeabi_dmul+0x474>
 8000f6c:	0003      	movs	r3, r0
 8000f6e:	1d18      	adds	r0, r3, #4
 8000f70:	4298      	cmp	r0, r3
 8000f72:	419b      	sbcs	r3, r3
 8000f74:	425b      	negs	r3, r3
 8000f76:	18e4      	adds	r4, r4, r3
 8000f78:	0223      	lsls	r3, r4, #8
 8000f7a:	d521      	bpl.n	8000fc0 <__aeabi_dmul+0x4bc>
 8000f7c:	2501      	movs	r5, #1
 8000f7e:	9b01      	ldr	r3, [sp, #4]
 8000f80:	2401      	movs	r4, #1
 8000f82:	401d      	ands	r5, r3
 8000f84:	2300      	movs	r3, #0
 8000f86:	2200      	movs	r2, #0
 8000f88:	4699      	mov	r9, r3
 8000f8a:	e622      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000f8c:	251f      	movs	r5, #31
 8000f8e:	0021      	movs	r1, r4
 8000f90:	426d      	negs	r5, r5
 8000f92:	1a28      	subs	r0, r5, r0
 8000f94:	40c1      	lsrs	r1, r0
 8000f96:	0008      	movs	r0, r1
 8000f98:	2a20      	cmp	r2, #32
 8000f9a:	d01d      	beq.n	8000fd8 <__aeabi_dmul+0x4d4>
 8000f9c:	355f      	adds	r5, #95	; 0x5f
 8000f9e:	1aaa      	subs	r2, r5, r2
 8000fa0:	4094      	lsls	r4, r2
 8000fa2:	4323      	orrs	r3, r4
 8000fa4:	1e5c      	subs	r4, r3, #1
 8000fa6:	41a3      	sbcs	r3, r4
 8000fa8:	2507      	movs	r5, #7
 8000faa:	4303      	orrs	r3, r0
 8000fac:	401d      	ands	r5, r3
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2d00      	cmp	r5, #0
 8000fb2:	d009      	beq.n	8000fc8 <__aeabi_dmul+0x4c4>
 8000fb4:	220f      	movs	r2, #15
 8000fb6:	2400      	movs	r4, #0
 8000fb8:	401a      	ands	r2, r3
 8000fba:	0018      	movs	r0, r3
 8000fbc:	2a04      	cmp	r2, #4
 8000fbe:	d1d6      	bne.n	8000f6e <__aeabi_dmul+0x46a>
 8000fc0:	0003      	movs	r3, r0
 8000fc2:	0765      	lsls	r5, r4, #29
 8000fc4:	0264      	lsls	r4, r4, #9
 8000fc6:	0b22      	lsrs	r2, r4, #12
 8000fc8:	08db      	lsrs	r3, r3, #3
 8000fca:	432b      	orrs	r3, r5
 8000fcc:	2501      	movs	r5, #1
 8000fce:	4699      	mov	r9, r3
 8000fd0:	9b01      	ldr	r3, [sp, #4]
 8000fd2:	2400      	movs	r4, #0
 8000fd4:	401d      	ands	r5, r3
 8000fd6:	e5fc      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000fd8:	2400      	movs	r4, #0
 8000fda:	e7e2      	b.n	8000fa2 <__aeabi_dmul+0x49e>
 8000fdc:	2280      	movs	r2, #128	; 0x80
 8000fde:	2501      	movs	r5, #1
 8000fe0:	0312      	lsls	r2, r2, #12
 8000fe2:	4322      	orrs	r2, r4
 8000fe4:	9901      	ldr	r1, [sp, #4]
 8000fe6:	0312      	lsls	r2, r2, #12
 8000fe8:	0b12      	lsrs	r2, r2, #12
 8000fea:	400d      	ands	r5, r1
 8000fec:	4699      	mov	r9, r3
 8000fee:	4c04      	ldr	r4, [pc, #16]	; (8001000 <__aeabi_dmul+0x4fc>)
 8000ff0:	e5ef      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000ff2:	46c0      	nop			; (mov r8, r8)
 8000ff4:	000003ff 	.word	0x000003ff
 8000ff8:	feffffff 	.word	0xfeffffff
 8000ffc:	000007fe 	.word	0x000007fe
 8001000:	000007ff 	.word	0x000007ff

08001004 <__aeabi_dcmpun>:
 8001004:	b570      	push	{r4, r5, r6, lr}
 8001006:	4e0e      	ldr	r6, [pc, #56]	; (8001040 <__aeabi_dcmpun+0x3c>)
 8001008:	030d      	lsls	r5, r1, #12
 800100a:	031c      	lsls	r4, r3, #12
 800100c:	0049      	lsls	r1, r1, #1
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	0b2d      	lsrs	r5, r5, #12
 8001012:	0d49      	lsrs	r1, r1, #21
 8001014:	0b24      	lsrs	r4, r4, #12
 8001016:	0d5b      	lsrs	r3, r3, #21
 8001018:	42b1      	cmp	r1, r6
 800101a:	d004      	beq.n	8001026 <__aeabi_dcmpun+0x22>
 800101c:	4908      	ldr	r1, [pc, #32]	; (8001040 <__aeabi_dcmpun+0x3c>)
 800101e:	2000      	movs	r0, #0
 8001020:	428b      	cmp	r3, r1
 8001022:	d008      	beq.n	8001036 <__aeabi_dcmpun+0x32>
 8001024:	bd70      	pop	{r4, r5, r6, pc}
 8001026:	4305      	orrs	r5, r0
 8001028:	2001      	movs	r0, #1
 800102a:	2d00      	cmp	r5, #0
 800102c:	d1fa      	bne.n	8001024 <__aeabi_dcmpun+0x20>
 800102e:	4904      	ldr	r1, [pc, #16]	; (8001040 <__aeabi_dcmpun+0x3c>)
 8001030:	2000      	movs	r0, #0
 8001032:	428b      	cmp	r3, r1
 8001034:	d1f6      	bne.n	8001024 <__aeabi_dcmpun+0x20>
 8001036:	4314      	orrs	r4, r2
 8001038:	0020      	movs	r0, r4
 800103a:	1e44      	subs	r4, r0, #1
 800103c:	41a0      	sbcs	r0, r4
 800103e:	e7f1      	b.n	8001024 <__aeabi_dcmpun+0x20>
 8001040:	000007ff 	.word	0x000007ff

08001044 <__aeabi_d2iz>:
 8001044:	b530      	push	{r4, r5, lr}
 8001046:	4d13      	ldr	r5, [pc, #76]	; (8001094 <__aeabi_d2iz+0x50>)
 8001048:	030a      	lsls	r2, r1, #12
 800104a:	004b      	lsls	r3, r1, #1
 800104c:	0b12      	lsrs	r2, r2, #12
 800104e:	0d5b      	lsrs	r3, r3, #21
 8001050:	0fc9      	lsrs	r1, r1, #31
 8001052:	2400      	movs	r4, #0
 8001054:	42ab      	cmp	r3, r5
 8001056:	dd10      	ble.n	800107a <__aeabi_d2iz+0x36>
 8001058:	4c0f      	ldr	r4, [pc, #60]	; (8001098 <__aeabi_d2iz+0x54>)
 800105a:	42a3      	cmp	r3, r4
 800105c:	dc0f      	bgt.n	800107e <__aeabi_d2iz+0x3a>
 800105e:	2480      	movs	r4, #128	; 0x80
 8001060:	4d0e      	ldr	r5, [pc, #56]	; (800109c <__aeabi_d2iz+0x58>)
 8001062:	0364      	lsls	r4, r4, #13
 8001064:	4322      	orrs	r2, r4
 8001066:	1aed      	subs	r5, r5, r3
 8001068:	2d1f      	cmp	r5, #31
 800106a:	dd0b      	ble.n	8001084 <__aeabi_d2iz+0x40>
 800106c:	480c      	ldr	r0, [pc, #48]	; (80010a0 <__aeabi_d2iz+0x5c>)
 800106e:	1ac3      	subs	r3, r0, r3
 8001070:	40da      	lsrs	r2, r3
 8001072:	4254      	negs	r4, r2
 8001074:	2900      	cmp	r1, #0
 8001076:	d100      	bne.n	800107a <__aeabi_d2iz+0x36>
 8001078:	0014      	movs	r4, r2
 800107a:	0020      	movs	r0, r4
 800107c:	bd30      	pop	{r4, r5, pc}
 800107e:	4b09      	ldr	r3, [pc, #36]	; (80010a4 <__aeabi_d2iz+0x60>)
 8001080:	18cc      	adds	r4, r1, r3
 8001082:	e7fa      	b.n	800107a <__aeabi_d2iz+0x36>
 8001084:	4c08      	ldr	r4, [pc, #32]	; (80010a8 <__aeabi_d2iz+0x64>)
 8001086:	40e8      	lsrs	r0, r5
 8001088:	46a4      	mov	ip, r4
 800108a:	4463      	add	r3, ip
 800108c:	409a      	lsls	r2, r3
 800108e:	4302      	orrs	r2, r0
 8001090:	e7ef      	b.n	8001072 <__aeabi_d2iz+0x2e>
 8001092:	46c0      	nop			; (mov r8, r8)
 8001094:	000003fe 	.word	0x000003fe
 8001098:	0000041d 	.word	0x0000041d
 800109c:	00000433 	.word	0x00000433
 80010a0:	00000413 	.word	0x00000413
 80010a4:	7fffffff 	.word	0x7fffffff
 80010a8:	fffffbed 	.word	0xfffffbed

080010ac <__aeabi_i2d>:
 80010ac:	b570      	push	{r4, r5, r6, lr}
 80010ae:	2800      	cmp	r0, #0
 80010b0:	d030      	beq.n	8001114 <__aeabi_i2d+0x68>
 80010b2:	17c3      	asrs	r3, r0, #31
 80010b4:	18c4      	adds	r4, r0, r3
 80010b6:	405c      	eors	r4, r3
 80010b8:	0fc5      	lsrs	r5, r0, #31
 80010ba:	0020      	movs	r0, r4
 80010bc:	f000 f838 	bl	8001130 <__clzsi2>
 80010c0:	4b17      	ldr	r3, [pc, #92]	; (8001120 <__aeabi_i2d+0x74>)
 80010c2:	4a18      	ldr	r2, [pc, #96]	; (8001124 <__aeabi_i2d+0x78>)
 80010c4:	1a1b      	subs	r3, r3, r0
 80010c6:	1ad2      	subs	r2, r2, r3
 80010c8:	2a1f      	cmp	r2, #31
 80010ca:	dd18      	ble.n	80010fe <__aeabi_i2d+0x52>
 80010cc:	4a16      	ldr	r2, [pc, #88]	; (8001128 <__aeabi_i2d+0x7c>)
 80010ce:	1ad2      	subs	r2, r2, r3
 80010d0:	4094      	lsls	r4, r2
 80010d2:	2200      	movs	r2, #0
 80010d4:	0324      	lsls	r4, r4, #12
 80010d6:	055b      	lsls	r3, r3, #21
 80010d8:	0b24      	lsrs	r4, r4, #12
 80010da:	0d5b      	lsrs	r3, r3, #21
 80010dc:	2100      	movs	r1, #0
 80010de:	0010      	movs	r0, r2
 80010e0:	0324      	lsls	r4, r4, #12
 80010e2:	0d0a      	lsrs	r2, r1, #20
 80010e4:	0b24      	lsrs	r4, r4, #12
 80010e6:	0512      	lsls	r2, r2, #20
 80010e8:	4322      	orrs	r2, r4
 80010ea:	4c10      	ldr	r4, [pc, #64]	; (800112c <__aeabi_i2d+0x80>)
 80010ec:	051b      	lsls	r3, r3, #20
 80010ee:	4022      	ands	r2, r4
 80010f0:	4313      	orrs	r3, r2
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	07ed      	lsls	r5, r5, #31
 80010f6:	085b      	lsrs	r3, r3, #1
 80010f8:	432b      	orrs	r3, r5
 80010fa:	0019      	movs	r1, r3
 80010fc:	bd70      	pop	{r4, r5, r6, pc}
 80010fe:	0021      	movs	r1, r4
 8001100:	4091      	lsls	r1, r2
 8001102:	000a      	movs	r2, r1
 8001104:	210b      	movs	r1, #11
 8001106:	1a08      	subs	r0, r1, r0
 8001108:	40c4      	lsrs	r4, r0
 800110a:	055b      	lsls	r3, r3, #21
 800110c:	0324      	lsls	r4, r4, #12
 800110e:	0b24      	lsrs	r4, r4, #12
 8001110:	0d5b      	lsrs	r3, r3, #21
 8001112:	e7e3      	b.n	80010dc <__aeabi_i2d+0x30>
 8001114:	2500      	movs	r5, #0
 8001116:	2300      	movs	r3, #0
 8001118:	2400      	movs	r4, #0
 800111a:	2200      	movs	r2, #0
 800111c:	e7de      	b.n	80010dc <__aeabi_i2d+0x30>
 800111e:	46c0      	nop			; (mov r8, r8)
 8001120:	0000041e 	.word	0x0000041e
 8001124:	00000433 	.word	0x00000433
 8001128:	00000413 	.word	0x00000413
 800112c:	800fffff 	.word	0x800fffff

08001130 <__clzsi2>:
 8001130:	211c      	movs	r1, #28
 8001132:	2301      	movs	r3, #1
 8001134:	041b      	lsls	r3, r3, #16
 8001136:	4298      	cmp	r0, r3
 8001138:	d301      	bcc.n	800113e <__clzsi2+0xe>
 800113a:	0c00      	lsrs	r0, r0, #16
 800113c:	3910      	subs	r1, #16
 800113e:	0a1b      	lsrs	r3, r3, #8
 8001140:	4298      	cmp	r0, r3
 8001142:	d301      	bcc.n	8001148 <__clzsi2+0x18>
 8001144:	0a00      	lsrs	r0, r0, #8
 8001146:	3908      	subs	r1, #8
 8001148:	091b      	lsrs	r3, r3, #4
 800114a:	4298      	cmp	r0, r3
 800114c:	d301      	bcc.n	8001152 <__clzsi2+0x22>
 800114e:	0900      	lsrs	r0, r0, #4
 8001150:	3904      	subs	r1, #4
 8001152:	a202      	add	r2, pc, #8	; (adr r2, 800115c <__clzsi2+0x2c>)
 8001154:	5c10      	ldrb	r0, [r2, r0]
 8001156:	1840      	adds	r0, r0, r1
 8001158:	4770      	bx	lr
 800115a:	46c0      	nop			; (mov r8, r8)
 800115c:	02020304 	.word	0x02020304
 8001160:	01010101 	.word	0x01010101
	...

0800116c <ReadFromFlash>:
	FLASH->CR &= ~FLASH_CR_PG;

	Set_protection_of_flash();
}

void ReadFromFlash(uint32_t Page_adress, uint8_t* data, uint16_t data_size){
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	60b9      	str	r1, [r7, #8]
 8001176:	1dbb      	adds	r3, r7, #6
 8001178:	801a      	strh	r2, [r3, #0]
	uint16_t data_for_read = 0;
 800117a:	2312      	movs	r3, #18
 800117c:	18fb      	adds	r3, r7, r3
 800117e:	2200      	movs	r2, #0
 8001180:	801a      	strh	r2, [r3, #0]
	for(int i = 0; i < data_size / 2; i++) {
 8001182:	2300      	movs	r3, #0
 8001184:	617b      	str	r3, [r7, #20]
 8001186:	e029      	b.n	80011dc <ReadFromFlash+0x70>
	  data_for_read = *(uint16_t*)(Page_adress + i*2);
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	001a      	movs	r2, r3
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	18d3      	adds	r3, r2, r3
 8001192:	001a      	movs	r2, r3
 8001194:	2312      	movs	r3, #18
 8001196:	18fb      	adds	r3, r7, r3
 8001198:	8812      	ldrh	r2, [r2, #0]
 800119a:	801a      	strh	r2, [r3, #0]
      while( (FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY);
 800119c:	46c0      	nop			; (mov r8, r8)
 800119e:	4b15      	ldr	r3, [pc, #84]	; (80011f4 <ReadFromFlash+0x88>)
 80011a0:	68db      	ldr	r3, [r3, #12]
 80011a2:	2201      	movs	r2, #1
 80011a4:	4013      	ands	r3, r2
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d0f9      	beq.n	800119e <ReadFromFlash+0x32>
      data[i * 2] = data_for_read & 0x00FF;
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	001a      	movs	r2, r3
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	189b      	adds	r3, r3, r2
 80011b4:	2212      	movs	r2, #18
 80011b6:	18ba      	adds	r2, r7, r2
 80011b8:	8812      	ldrh	r2, [r2, #0]
 80011ba:	b2d2      	uxtb	r2, r2
 80011bc:	701a      	strb	r2, [r3, #0]
      data[i * 2 + 1] = (data_for_read >> 8) & 0x00FF;
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	3301      	adds	r3, #1
 80011c4:	68ba      	ldr	r2, [r7, #8]
 80011c6:	18d3      	adds	r3, r2, r3
 80011c8:	2212      	movs	r2, #18
 80011ca:	18ba      	adds	r2, r7, r2
 80011cc:	8812      	ldrh	r2, [r2, #0]
 80011ce:	0a12      	lsrs	r2, r2, #8
 80011d0:	b292      	uxth	r2, r2
 80011d2:	b2d2      	uxtb	r2, r2
 80011d4:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < data_size / 2; i++) {
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	3301      	adds	r3, #1
 80011da:	617b      	str	r3, [r7, #20]
 80011dc:	1dbb      	adds	r3, r7, #6
 80011de:	881b      	ldrh	r3, [r3, #0]
 80011e0:	085b      	lsrs	r3, r3, #1
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	001a      	movs	r2, r3
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	dccd      	bgt.n	8001188 <ReadFromFlash+0x1c>
	}
}
 80011ec:	46c0      	nop			; (mov r8, r8)
 80011ee:	46bd      	mov	sp, r7
 80011f0:	b006      	add	sp, #24
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40022000 	.word	0x40022000

080011f8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	0002      	movs	r2, r0
 8001200:	1dfb      	adds	r3, r7, #7
 8001202:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001204:	4b06      	ldr	r3, [pc, #24]	; (8001220 <NVIC_EnableIRQ+0x28>)
 8001206:	1dfa      	adds	r2, r7, #7
 8001208:	7812      	ldrb	r2, [r2, #0]
 800120a:	0011      	movs	r1, r2
 800120c:	221f      	movs	r2, #31
 800120e:	400a      	ands	r2, r1
 8001210:	2101      	movs	r1, #1
 8001212:	4091      	lsls	r1, r2
 8001214:	000a      	movs	r2, r1
 8001216:	601a      	str	r2, [r3, #0]
}
 8001218:	46c0      	nop			; (mov r8, r8)
 800121a:	46bd      	mov	sp, r7
 800121c:	b002      	add	sp, #8
 800121e:	bd80      	pop	{r7, pc}
 8001220:	e000e100 	.word	0xe000e100

08001224 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001224:	b5b0      	push	{r4, r5, r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	0002      	movs	r2, r0
 800122c:	6039      	str	r1, [r7, #0]
 800122e:	1dfb      	adds	r3, r7, #7
 8001230:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8001232:	1dfb      	adds	r3, r7, #7
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2b7f      	cmp	r3, #127	; 0x7f
 8001238:	d932      	bls.n	80012a0 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800123a:	4c2f      	ldr	r4, [pc, #188]	; (80012f8 <NVIC_SetPriority+0xd4>)
 800123c:	1dfb      	adds	r3, r7, #7
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	001a      	movs	r2, r3
 8001242:	230f      	movs	r3, #15
 8001244:	4013      	ands	r3, r2
 8001246:	3b08      	subs	r3, #8
 8001248:	0899      	lsrs	r1, r3, #2
 800124a:	4a2b      	ldr	r2, [pc, #172]	; (80012f8 <NVIC_SetPriority+0xd4>)
 800124c:	1dfb      	adds	r3, r7, #7
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	0018      	movs	r0, r3
 8001252:	230f      	movs	r3, #15
 8001254:	4003      	ands	r3, r0
 8001256:	3b08      	subs	r3, #8
 8001258:	089b      	lsrs	r3, r3, #2
 800125a:	3306      	adds	r3, #6
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	18d3      	adds	r3, r2, r3
 8001260:	3304      	adds	r3, #4
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	1dfa      	adds	r2, r7, #7
 8001266:	7812      	ldrb	r2, [r2, #0]
 8001268:	0010      	movs	r0, r2
 800126a:	2203      	movs	r2, #3
 800126c:	4002      	ands	r2, r0
 800126e:	00d2      	lsls	r2, r2, #3
 8001270:	20ff      	movs	r0, #255	; 0xff
 8001272:	4090      	lsls	r0, r2
 8001274:	0002      	movs	r2, r0
 8001276:	43d2      	mvns	r2, r2
 8001278:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	019b      	lsls	r3, r3, #6
 800127e:	20ff      	movs	r0, #255	; 0xff
 8001280:	4018      	ands	r0, r3
 8001282:	1dfb      	adds	r3, r7, #7
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	001d      	movs	r5, r3
 8001288:	2303      	movs	r3, #3
 800128a:	402b      	ands	r3, r5
 800128c:	00db      	lsls	r3, r3, #3
 800128e:	4098      	lsls	r0, r3
 8001290:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001292:	431a      	orrs	r2, r3
 8001294:	1d8b      	adds	r3, r1, #6
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	18e3      	adds	r3, r4, r3
 800129a:	3304      	adds	r3, #4
 800129c:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800129e:	e027      	b.n	80012f0 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012a0:	4c16      	ldr	r4, [pc, #88]	; (80012fc <NVIC_SetPriority+0xd8>)
 80012a2:	1dfb      	adds	r3, r7, #7
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	b25b      	sxtb	r3, r3
 80012a8:	089b      	lsrs	r3, r3, #2
 80012aa:	4914      	ldr	r1, [pc, #80]	; (80012fc <NVIC_SetPriority+0xd8>)
 80012ac:	1dfa      	adds	r2, r7, #7
 80012ae:	7812      	ldrb	r2, [r2, #0]
 80012b0:	b252      	sxtb	r2, r2
 80012b2:	0892      	lsrs	r2, r2, #2
 80012b4:	32c0      	adds	r2, #192	; 0xc0
 80012b6:	0092      	lsls	r2, r2, #2
 80012b8:	5852      	ldr	r2, [r2, r1]
 80012ba:	1df9      	adds	r1, r7, #7
 80012bc:	7809      	ldrb	r1, [r1, #0]
 80012be:	0008      	movs	r0, r1
 80012c0:	2103      	movs	r1, #3
 80012c2:	4001      	ands	r1, r0
 80012c4:	00c9      	lsls	r1, r1, #3
 80012c6:	20ff      	movs	r0, #255	; 0xff
 80012c8:	4088      	lsls	r0, r1
 80012ca:	0001      	movs	r1, r0
 80012cc:	43c9      	mvns	r1, r1
 80012ce:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	0192      	lsls	r2, r2, #6
 80012d4:	20ff      	movs	r0, #255	; 0xff
 80012d6:	4010      	ands	r0, r2
 80012d8:	1dfa      	adds	r2, r7, #7
 80012da:	7812      	ldrb	r2, [r2, #0]
 80012dc:	0015      	movs	r5, r2
 80012de:	2203      	movs	r2, #3
 80012e0:	402a      	ands	r2, r5
 80012e2:	00d2      	lsls	r2, r2, #3
 80012e4:	4090      	lsls	r0, r2
 80012e6:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012e8:	430a      	orrs	r2, r1
 80012ea:	33c0      	adds	r3, #192	; 0xc0
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	511a      	str	r2, [r3, r4]
}
 80012f0:	46c0      	nop			; (mov r8, r8)
 80012f2:	46bd      	mov	sp, r7
 80012f4:	b002      	add	sp, #8
 80012f6:	bdb0      	pop	{r4, r5, r7, pc}
 80012f8:	e000ed00 	.word	0xe000ed00
 80012fc:	e000e100 	.word	0xe000e100

08001300 <DMA1_Channel2_3_IRQHandler>:
 */

#include "SPI_for_TFT.h"


void DMA1_Channel2_3_IRQHandler() {
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
	if (DMA1->ISR & DMA_ISR_TCIF3) {
 8001304:	4b0d      	ldr	r3, [pc, #52]	; (800133c <DMA1_Channel2_3_IRQHandler+0x3c>)
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	2380      	movs	r3, #128	; 0x80
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	4013      	ands	r3, r2
 800130e:	d011      	beq.n	8001334 <DMA1_Channel2_3_IRQHandler+0x34>
		DMA1->IFCR |= DMA_IFCR_CTCIF3;
 8001310:	4b0a      	ldr	r3, [pc, #40]	; (800133c <DMA1_Channel2_3_IRQHandler+0x3c>)
 8001312:	4a0a      	ldr	r2, [pc, #40]	; (800133c <DMA1_Channel2_3_IRQHandler+0x3c>)
 8001314:	6852      	ldr	r2, [r2, #4]
 8001316:	2180      	movs	r1, #128	; 0x80
 8001318:	0089      	lsls	r1, r1, #2
 800131a:	430a      	orrs	r2, r1
 800131c:	605a      	str	r2, [r3, #4]
		status_dma_tx = 1;
 800131e:	4b08      	ldr	r3, [pc, #32]	; (8001340 <DMA1_Channel2_3_IRQHandler+0x40>)
 8001320:	2201      	movs	r2, #1
 8001322:	801a      	strh	r2, [r3, #0]
		SPI_cs_set();
 8001324:	f000 f8b4 	bl	8001490 <SPI_cs_set>
		DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 8001328:	4b06      	ldr	r3, [pc, #24]	; (8001344 <DMA1_Channel2_3_IRQHandler+0x44>)
 800132a:	4a06      	ldr	r2, [pc, #24]	; (8001344 <DMA1_Channel2_3_IRQHandler+0x44>)
 800132c:	6812      	ldr	r2, [r2, #0]
 800132e:	2101      	movs	r1, #1
 8001330:	438a      	bics	r2, r1
 8001332:	601a      	str	r2, [r3, #0]
	}
}
 8001334:	46c0      	nop			; (mov r8, r8)
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	46c0      	nop			; (mov r8, r8)
 800133c:	40020000 	.word	0x40020000
 8001340:	20000094 	.word	0x20000094
 8001344:	40020030 	.word	0x40020030

08001348 <init_GPIO_for_SPI>:

void init_GPIO_for_SPI() {
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 800134c:	4b12      	ldr	r3, [pc, #72]	; (8001398 <init_GPIO_for_SPI+0x50>)
 800134e:	4a12      	ldr	r2, [pc, #72]	; (8001398 <init_GPIO_for_SPI+0x50>)
 8001350:	6952      	ldr	r2, [r2, #20]
 8001352:	2180      	movs	r1, #128	; 0x80
 8001354:	0289      	lsls	r1, r1, #10
 8001356:	430a      	orrs	r2, r1
 8001358:	615a      	str	r2, [r3, #20]
	PORT_SPI->MODER |= SPI_SCK_MODER | SPI_MOSI_MODER;
 800135a:	2390      	movs	r3, #144	; 0x90
 800135c:	05db      	lsls	r3, r3, #23
 800135e:	2290      	movs	r2, #144	; 0x90
 8001360:	05d2      	lsls	r2, r2, #23
 8001362:	6812      	ldr	r2, [r2, #0]
 8001364:	2188      	movs	r1, #136	; 0x88
 8001366:	0209      	lsls	r1, r1, #8
 8001368:	430a      	orrs	r2, r1
 800136a:	601a      	str	r2, [r3, #0]
	//AF0
	GPIOA->AFR[0] &= ~(GPIO_AFRL_AFRL5 | GPIO_AFRL_AFRL7);
 800136c:	2390      	movs	r3, #144	; 0x90
 800136e:	05db      	lsls	r3, r3, #23
 8001370:	2290      	movs	r2, #144	; 0x90
 8001372:	05d2      	lsls	r2, r2, #23
 8001374:	6a12      	ldr	r2, [r2, #32]
 8001376:	4909      	ldr	r1, [pc, #36]	; (800139c <init_GPIO_for_SPI+0x54>)
 8001378:	400a      	ands	r2, r1
 800137a:	621a      	str	r2, [r3, #32]
	PORT_SPI->MODER |= TFT_DC_MODER | SPI_CS_MODER | TFT_RES_MODER;
 800137c:	2390      	movs	r3, #144	; 0x90
 800137e:	05db      	lsls	r3, r3, #23
 8001380:	2290      	movs	r2, #144	; 0x90
 8001382:	05d2      	lsls	r2, r2, #23
 8001384:	6812      	ldr	r2, [r2, #0]
 8001386:	218a      	movs	r1, #138	; 0x8a
 8001388:	0149      	lsls	r1, r1, #5
 800138a:	430a      	orrs	r2, r1
 800138c:	601a      	str	r2, [r3, #0]

	SPI_cs_set();
 800138e:	f000 f87f 	bl	8001490 <SPI_cs_set>
}
 8001392:	46c0      	nop			; (mov r8, r8)
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	40021000 	.word	0x40021000
 800139c:	0f0fffff 	.word	0x0f0fffff

080013a0 <SPI1_Master_init>:

void SPI1_Master_init(uint8_t am_bits_send) {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	0002      	movs	r2, r0
 80013a8:	1dfb      	adds	r3, r7, #7
 80013aa:	701a      	strb	r2, [r3, #0]
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 80013ac:	4b1b      	ldr	r3, [pc, #108]	; (800141c <SPI1_Master_init+0x7c>)
 80013ae:	4a1b      	ldr	r2, [pc, #108]	; (800141c <SPI1_Master_init+0x7c>)
 80013b0:	6992      	ldr	r2, [r2, #24]
 80013b2:	2180      	movs	r1, #128	; 0x80
 80013b4:	0149      	lsls	r1, r1, #5
 80013b6:	430a      	orrs	r2, r1
 80013b8:	619a      	str	r2, [r3, #24]
	SPI1->CR1 &= ~SPI_CR1_SPE;
 80013ba:	4b19      	ldr	r3, [pc, #100]	; (8001420 <SPI1_Master_init+0x80>)
 80013bc:	4a18      	ldr	r2, [pc, #96]	; (8001420 <SPI1_Master_init+0x80>)
 80013be:	6812      	ldr	r2, [r2, #0]
 80013c0:	2140      	movs	r1, #64	; 0x40
 80013c2:	438a      	bics	r2, r1
 80013c4:	601a      	str	r2, [r3, #0]
	SPI1->CR1 |= SPI_CR1_MSTR | SPI_CR1_SSM | SPI_CR1_SSI;
 80013c6:	4b16      	ldr	r3, [pc, #88]	; (8001420 <SPI1_Master_init+0x80>)
 80013c8:	4a15      	ldr	r2, [pc, #84]	; (8001420 <SPI1_Master_init+0x80>)
 80013ca:	6812      	ldr	r2, [r2, #0]
 80013cc:	21c1      	movs	r1, #193	; 0xc1
 80013ce:	0089      	lsls	r1, r1, #2
 80013d0:	430a      	orrs	r2, r1
 80013d2:	601a      	str	r2, [r3, #0]
	uint16_t DataSize = 0;
 80013d4:	230e      	movs	r3, #14
 80013d6:	18fb      	adds	r3, r7, r3
 80013d8:	2200      	movs	r2, #0
 80013da:	801a      	strh	r2, [r3, #0]
    DataSize |= ((am_bits_send - 1) << SPI_CR2_DS_Pos);
 80013dc:	1dfb      	adds	r3, r7, #7
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	3b01      	subs	r3, #1
 80013e2:	021b      	lsls	r3, r3, #8
 80013e4:	b21a      	sxth	r2, r3
 80013e6:	230e      	movs	r3, #14
 80013e8:	18fb      	adds	r3, r7, r3
 80013ea:	2100      	movs	r1, #0
 80013ec:	5e5b      	ldrsh	r3, [r3, r1]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	b21a      	sxth	r2, r3
 80013f2:	230e      	movs	r3, #14
 80013f4:	18fb      	adds	r3, r7, r3
 80013f6:	801a      	strh	r2, [r3, #0]
	SPI1->CR2 = DataSize;
 80013f8:	4b09      	ldr	r3, [pc, #36]	; (8001420 <SPI1_Master_init+0x80>)
 80013fa:	220e      	movs	r2, #14
 80013fc:	18ba      	adds	r2, r7, r2
 80013fe:	8812      	ldrh	r2, [r2, #0]
 8001400:	605a      	str	r2, [r3, #4]
	DMA_for_SPI_init();
 8001402:	f000 f85f 	bl	80014c4 <DMA_for_SPI_init>
	SPI1->CR1 |= SPI_CR1_SPE;
 8001406:	4b06      	ldr	r3, [pc, #24]	; (8001420 <SPI1_Master_init+0x80>)
 8001408:	4a05      	ldr	r2, [pc, #20]	; (8001420 <SPI1_Master_init+0x80>)
 800140a:	6812      	ldr	r2, [r2, #0]
 800140c:	2140      	movs	r1, #64	; 0x40
 800140e:	430a      	orrs	r2, r1
 8001410:	601a      	str	r2, [r3, #0]
}
 8001412:	46c0      	nop			; (mov r8, r8)
 8001414:	46bd      	mov	sp, r7
 8001416:	b004      	add	sp, #16
 8001418:	bd80      	pop	{r7, pc}
 800141a:	46c0      	nop			; (mov r8, r8)
 800141c:	40021000 	.word	0x40021000
 8001420:	40013000 	.word	0x40013000

08001424 <SPI1_setDataSize>:

void SPI1_setDataSize(uint8_t am_bits_send) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	0002      	movs	r2, r0
 800142c:	1dfb      	adds	r3, r7, #7
 800142e:	701a      	strb	r2, [r3, #0]
	SPI1->CR1 &= ~SPI_CR1_SPE;
 8001430:	4b15      	ldr	r3, [pc, #84]	; (8001488 <SPI1_setDataSize+0x64>)
 8001432:	4a15      	ldr	r2, [pc, #84]	; (8001488 <SPI1_setDataSize+0x64>)
 8001434:	6812      	ldr	r2, [r2, #0]
 8001436:	2140      	movs	r1, #64	; 0x40
 8001438:	438a      	bics	r2, r1
 800143a:	601a      	str	r2, [r3, #0]
	uint16_t DataSize = SPI1->CR2 & ~SPI_CR2_DS;
 800143c:	4b12      	ldr	r3, [pc, #72]	; (8001488 <SPI1_setDataSize+0x64>)
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	b29a      	uxth	r2, r3
 8001442:	230e      	movs	r3, #14
 8001444:	18fb      	adds	r3, r7, r3
 8001446:	4911      	ldr	r1, [pc, #68]	; (800148c <SPI1_setDataSize+0x68>)
 8001448:	400a      	ands	r2, r1
 800144a:	801a      	strh	r2, [r3, #0]
	DataSize |= (am_bits_send - 1) << 8;
 800144c:	1dfb      	adds	r3, r7, #7
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	3b01      	subs	r3, #1
 8001452:	021b      	lsls	r3, r3, #8
 8001454:	b21a      	sxth	r2, r3
 8001456:	230e      	movs	r3, #14
 8001458:	18fb      	adds	r3, r7, r3
 800145a:	2100      	movs	r1, #0
 800145c:	5e5b      	ldrsh	r3, [r3, r1]
 800145e:	4313      	orrs	r3, r2
 8001460:	b21a      	sxth	r2, r3
 8001462:	230e      	movs	r3, #14
 8001464:	18fb      	adds	r3, r7, r3
 8001466:	801a      	strh	r2, [r3, #0]
	SPI1->CR2 = DataSize;
 8001468:	4b07      	ldr	r3, [pc, #28]	; (8001488 <SPI1_setDataSize+0x64>)
 800146a:	220e      	movs	r2, #14
 800146c:	18ba      	adds	r2, r7, r2
 800146e:	8812      	ldrh	r2, [r2, #0]
 8001470:	605a      	str	r2, [r3, #4]
	SPI1->CR1 |= SPI_CR1_SPE;
 8001472:	4b05      	ldr	r3, [pc, #20]	; (8001488 <SPI1_setDataSize+0x64>)
 8001474:	4a04      	ldr	r2, [pc, #16]	; (8001488 <SPI1_setDataSize+0x64>)
 8001476:	6812      	ldr	r2, [r2, #0]
 8001478:	2140      	movs	r1, #64	; 0x40
 800147a:	430a      	orrs	r2, r1
 800147c:	601a      	str	r2, [r3, #0]
}
 800147e:	46c0      	nop			; (mov r8, r8)
 8001480:	46bd      	mov	sp, r7
 8001482:	b004      	add	sp, #16
 8001484:	bd80      	pop	{r7, pc}
 8001486:	46c0      	nop			; (mov r8, r8)
 8001488:	40013000 	.word	0x40013000
 800148c:	fffff0ff 	.word	0xfffff0ff

08001490 <SPI_cs_set>:

void SPI_cs_set() {
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
	PORT_SPI->ODR |= (1 << PA_CS);
 8001494:	2390      	movs	r3, #144	; 0x90
 8001496:	05db      	lsls	r3, r3, #23
 8001498:	2290      	movs	r2, #144	; 0x90
 800149a:	05d2      	lsls	r2, r2, #23
 800149c:	6952      	ldr	r2, [r2, #20]
 800149e:	2110      	movs	r1, #16
 80014a0:	430a      	orrs	r2, r1
 80014a2:	615a      	str	r2, [r3, #20]
}
 80014a4:	46c0      	nop			; (mov r8, r8)
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <SPI_cs_clear>:

void SPI_cs_clear() {
 80014aa:	b580      	push	{r7, lr}
 80014ac:	af00      	add	r7, sp, #0
	PORT_SPI->ODR &= ~(1 << PA_CS);
 80014ae:	2390      	movs	r3, #144	; 0x90
 80014b0:	05db      	lsls	r3, r3, #23
 80014b2:	2290      	movs	r2, #144	; 0x90
 80014b4:	05d2      	lsls	r2, r2, #23
 80014b6:	6952      	ldr	r2, [r2, #20]
 80014b8:	2110      	movs	r1, #16
 80014ba:	438a      	bics	r2, r1
 80014bc:	615a      	str	r2, [r3, #20]
}
 80014be:	46c0      	nop			; (mov r8, r8)
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <DMA_for_SPI_init>:

void DMA_for_SPI_init() {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_DMAEN;
 80014c8:	4b12      	ldr	r3, [pc, #72]	; (8001514 <DMA_for_SPI_init+0x50>)
 80014ca:	4a12      	ldr	r2, [pc, #72]	; (8001514 <DMA_for_SPI_init+0x50>)
 80014cc:	6952      	ldr	r2, [r2, #20]
 80014ce:	2101      	movs	r1, #1
 80014d0:	430a      	orrs	r2, r1
 80014d2:	615a      	str	r2, [r3, #20]
	DMA1_Channel3->CMAR = (uint32_t)(&color_mat[0]);
 80014d4:	4b10      	ldr	r3, [pc, #64]	; (8001518 <DMA_for_SPI_init+0x54>)
 80014d6:	4a11      	ldr	r2, [pc, #68]	; (800151c <DMA_for_SPI_init+0x58>)
 80014d8:	60da      	str	r2, [r3, #12]
	DMA1_Channel3->CPAR = (uint32_t)(&(SPI1->DR));
 80014da:	4b0f      	ldr	r3, [pc, #60]	; (8001518 <DMA_for_SPI_init+0x54>)
 80014dc:	4a10      	ldr	r2, [pc, #64]	; (8001520 <DMA_for_SPI_init+0x5c>)
 80014de:	609a      	str	r2, [r3, #8]
    DMA1_Channel3->CNDTR = 0;
 80014e0:	4b0d      	ldr	r3, [pc, #52]	; (8001518 <DMA_for_SPI_init+0x54>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	605a      	str	r2, [r3, #4]
	DMA1_Channel3->CCR |= DMA_CCR_MINC | DMA_CCR_DIR | DMA_CCR_TCIE;
 80014e6:	4b0c      	ldr	r3, [pc, #48]	; (8001518 <DMA_for_SPI_init+0x54>)
 80014e8:	4a0b      	ldr	r2, [pc, #44]	; (8001518 <DMA_for_SPI_init+0x54>)
 80014ea:	6812      	ldr	r2, [r2, #0]
 80014ec:	2192      	movs	r1, #146	; 0x92
 80014ee:	430a      	orrs	r2, r1
 80014f0:	601a      	str	r2, [r3, #0]

	SPI1->CR2 |= SPI_CR2_TXDMAEN;
 80014f2:	4b0c      	ldr	r3, [pc, #48]	; (8001524 <DMA_for_SPI_init+0x60>)
 80014f4:	4a0b      	ldr	r2, [pc, #44]	; (8001524 <DMA_for_SPI_init+0x60>)
 80014f6:	6852      	ldr	r2, [r2, #4]
 80014f8:	2102      	movs	r1, #2
 80014fa:	430a      	orrs	r2, r1
 80014fc:	605a      	str	r2, [r3, #4]
	NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80014fe:	200a      	movs	r0, #10
 8001500:	f7ff fe7a 	bl	80011f8 <NVIC_EnableIRQ>
	NVIC_SetPriority(DMA1_Channel2_3_IRQn, 5);
 8001504:	2105      	movs	r1, #5
 8001506:	200a      	movs	r0, #10
 8001508:	f7ff fe8c 	bl	8001224 <NVIC_SetPriority>
}
 800150c:	46c0      	nop			; (mov r8, r8)
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	46c0      	nop			; (mov r8, r8)
 8001514:	40021000 	.word	0x40021000
 8001518:	40020030 	.word	0x40020030
 800151c:	20000498 	.word	0x20000498
 8001520:	4001300c 	.word	0x4001300c
 8001524:	40013000 	.word	0x40013000

08001528 <spi1_SendDataDMA_2byteNTimes>:

uint16_t status_dma_tx;
void spi1_SendDataDMA_2byteNTimes(uint16_t data, uint16_t count_word) {
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0
 800152e:	0002      	movs	r2, r0
 8001530:	1dbb      	adds	r3, r7, #6
 8001532:	801a      	strh	r2, [r3, #0]
 8001534:	1d3b      	adds	r3, r7, #4
 8001536:	1c0a      	adds	r2, r1, #0
 8001538:	801a      	strh	r2, [r3, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 800153a:	4b1b      	ldr	r3, [pc, #108]	; (80015a8 <spi1_SendDataDMA_2byteNTimes+0x80>)
 800153c:	4a1a      	ldr	r2, [pc, #104]	; (80015a8 <spi1_SendDataDMA_2byteNTimes+0x80>)
 800153e:	6812      	ldr	r2, [r2, #0]
 8001540:	2101      	movs	r1, #1
 8001542:	438a      	bics	r2, r1
 8001544:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR |= DMA_CCR_MSIZE_0 | DMA_CCR_PSIZE_0;
 8001546:	4b18      	ldr	r3, [pc, #96]	; (80015a8 <spi1_SendDataDMA_2byteNTimes+0x80>)
 8001548:	4a17      	ldr	r2, [pc, #92]	; (80015a8 <spi1_SendDataDMA_2byteNTimes+0x80>)
 800154a:	6812      	ldr	r2, [r2, #0]
 800154c:	21a0      	movs	r1, #160	; 0xa0
 800154e:	00c9      	lsls	r1, r1, #3
 8001550:	430a      	orrs	r2, r1
 8001552:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_MINC;
 8001554:	4b14      	ldr	r3, [pc, #80]	; (80015a8 <spi1_SendDataDMA_2byteNTimes+0x80>)
 8001556:	4a14      	ldr	r2, [pc, #80]	; (80015a8 <spi1_SendDataDMA_2byteNTimes+0x80>)
 8001558:	6812      	ldr	r2, [r2, #0]
 800155a:	2180      	movs	r1, #128	; 0x80
 800155c:	438a      	bics	r2, r1
 800155e:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CMAR = (uint32_t)(&color_mat[0]);
 8001560:	4b11      	ldr	r3, [pc, #68]	; (80015a8 <spi1_SendDataDMA_2byteNTimes+0x80>)
 8001562:	4a12      	ldr	r2, [pc, #72]	; (80015ac <spi1_SendDataDMA_2byteNTimes+0x84>)
 8001564:	60da      	str	r2, [r3, #12]
	DMA1_Channel3->CNDTR = count_word;
 8001566:	4b10      	ldr	r3, [pc, #64]	; (80015a8 <spi1_SendDataDMA_2byteNTimes+0x80>)
 8001568:	1d3a      	adds	r2, r7, #4
 800156a:	8812      	ldrh	r2, [r2, #0]
 800156c:	605a      	str	r2, [r3, #4]

	SPI1_setDataSize(16);
 800156e:	2010      	movs	r0, #16
 8001570:	f7ff ff58 	bl	8001424 <SPI1_setDataSize>
	color_mat[0] = data;
 8001574:	4b0d      	ldr	r3, [pc, #52]	; (80015ac <spi1_SendDataDMA_2byteNTimes+0x84>)
 8001576:	1dba      	adds	r2, r7, #6
 8001578:	8812      	ldrh	r2, [r2, #0]
 800157a:	801a      	strh	r2, [r3, #0]

	SPI_cs_clear();
 800157c:	f7ff ff95 	bl	80014aa <SPI_cs_clear>
	for(int i = 0; i < 10; i++);
 8001580:	2300      	movs	r3, #0
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	e002      	b.n	800158c <spi1_SendDataDMA_2byteNTimes+0x64>
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	3301      	adds	r3, #1
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	2b09      	cmp	r3, #9
 8001590:	ddf9      	ble.n	8001586 <spi1_SendDataDMA_2byteNTimes+0x5e>
	DMA1_Channel3->CCR |= DMA_CCR_EN;
 8001592:	4b05      	ldr	r3, [pc, #20]	; (80015a8 <spi1_SendDataDMA_2byteNTimes+0x80>)
 8001594:	4a04      	ldr	r2, [pc, #16]	; (80015a8 <spi1_SendDataDMA_2byteNTimes+0x80>)
 8001596:	6812      	ldr	r2, [r2, #0]
 8001598:	2101      	movs	r1, #1
 800159a:	430a      	orrs	r2, r1
 800159c:	601a      	str	r2, [r3, #0]
}
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	46bd      	mov	sp, r7
 80015a2:	b004      	add	sp, #16
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	46c0      	nop			; (mov r8, r8)
 80015a8:	40020030 	.word	0x40020030
 80015ac:	20000498 	.word	0x20000498

080015b0 <spi1_SendDataDMA>:

void spi1_SendDataDMA(uint16_t* data, uint16_t count_word) {
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	000a      	movs	r2, r1
 80015ba:	1cbb      	adds	r3, r7, #2
 80015bc:	801a      	strh	r2, [r3, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 80015be:	4b19      	ldr	r3, [pc, #100]	; (8001624 <spi1_SendDataDMA+0x74>)
 80015c0:	4a18      	ldr	r2, [pc, #96]	; (8001624 <spi1_SendDataDMA+0x74>)
 80015c2:	6812      	ldr	r2, [r2, #0]
 80015c4:	2101      	movs	r1, #1
 80015c6:	438a      	bics	r2, r1
 80015c8:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR |= DMA_CCR_MSIZE_0 | DMA_CCR_PSIZE_0;
 80015ca:	4b16      	ldr	r3, [pc, #88]	; (8001624 <spi1_SendDataDMA+0x74>)
 80015cc:	4a15      	ldr	r2, [pc, #84]	; (8001624 <spi1_SendDataDMA+0x74>)
 80015ce:	6812      	ldr	r2, [r2, #0]
 80015d0:	21a0      	movs	r1, #160	; 0xa0
 80015d2:	00c9      	lsls	r1, r1, #3
 80015d4:	430a      	orrs	r2, r1
 80015d6:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR |= DMA_CCR_MINC;
 80015d8:	4b12      	ldr	r3, [pc, #72]	; (8001624 <spi1_SendDataDMA+0x74>)
 80015da:	4a12      	ldr	r2, [pc, #72]	; (8001624 <spi1_SendDataDMA+0x74>)
 80015dc:	6812      	ldr	r2, [r2, #0]
 80015de:	2180      	movs	r1, #128	; 0x80
 80015e0:	430a      	orrs	r2, r1
 80015e2:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CMAR = (uint32_t)(&color_mat[0]);
 80015e4:	4b0f      	ldr	r3, [pc, #60]	; (8001624 <spi1_SendDataDMA+0x74>)
 80015e6:	4a10      	ldr	r2, [pc, #64]	; (8001628 <spi1_SendDataDMA+0x78>)
 80015e8:	60da      	str	r2, [r3, #12]
	DMA1_Channel3->CNDTR = count_word;
 80015ea:	4b0e      	ldr	r3, [pc, #56]	; (8001624 <spi1_SendDataDMA+0x74>)
 80015ec:	1cba      	adds	r2, r7, #2
 80015ee:	8812      	ldrh	r2, [r2, #0]
 80015f0:	605a      	str	r2, [r3, #4]

	SPI1_setDataSize(16);
 80015f2:	2010      	movs	r0, #16
 80015f4:	f7ff ff16 	bl	8001424 <SPI1_setDataSize>

	SPI_cs_clear();
 80015f8:	f7ff ff57 	bl	80014aa <SPI_cs_clear>
	for(int i = 0; i < 10; i++);
 80015fc:	2300      	movs	r3, #0
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	e002      	b.n	8001608 <spi1_SendDataDMA+0x58>
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	3301      	adds	r3, #1
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	2b09      	cmp	r3, #9
 800160c:	ddf9      	ble.n	8001602 <spi1_SendDataDMA+0x52>
	DMA1_Channel3->CCR |= DMA_CCR_EN;
 800160e:	4b05      	ldr	r3, [pc, #20]	; (8001624 <spi1_SendDataDMA+0x74>)
 8001610:	4a04      	ldr	r2, [pc, #16]	; (8001624 <spi1_SendDataDMA+0x74>)
 8001612:	6812      	ldr	r2, [r2, #0]
 8001614:	2101      	movs	r1, #1
 8001616:	430a      	orrs	r2, r1
 8001618:	601a      	str	r2, [r3, #0]
}
 800161a:	46c0      	nop			; (mov r8, r8)
 800161c:	46bd      	mov	sp, r7
 800161e:	b004      	add	sp, #16
 8001620:	bd80      	pop	{r7, pc}
 8001622:	46c0      	nop			; (mov r8, r8)
 8001624:	40020030 	.word	0x40020030
 8001628:	20000498 	.word	0x20000498

0800162c <spi1_Send1byte>:

void spi1_Send1byte(uint8_t* data, uint8_t count_byte) {
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	000a      	movs	r2, r1
 8001636:	1cfb      	adds	r3, r7, #3
 8001638:	701a      	strb	r2, [r3, #0]
	SPI1_setDataSize(8);
 800163a:	2008      	movs	r0, #8
 800163c:	f7ff fef2 	bl	8001424 <SPI1_setDataSize>
	SPI_cs_clear();
 8001640:	f7ff ff33 	bl	80014aa <SPI_cs_clear>
	for(int i = 0; i < 10; i++);
 8001644:	2300      	movs	r3, #0
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	e002      	b.n	8001650 <spi1_Send1byte+0x24>
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	3301      	adds	r3, #1
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	2b09      	cmp	r3, #9
 8001654:	ddf9      	ble.n	800164a <spi1_Send1byte+0x1e>
	for( uint8_t i = 0; i < count_byte; i++) {
 8001656:	230b      	movs	r3, #11
 8001658:	18fb      	adds	r3, r7, r3
 800165a:	2200      	movs	r2, #0
 800165c:	701a      	strb	r2, [r3, #0]
 800165e:	e014      	b.n	800168a <spi1_Send1byte+0x5e>
		while (!(SPI1->SR & SPI_SR_TXE)) {};
 8001660:	46c0      	nop			; (mov r8, r8)
 8001662:	4b13      	ldr	r3, [pc, #76]	; (80016b0 <spi1_Send1byte+0x84>)
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	2202      	movs	r2, #2
 8001668:	4013      	ands	r3, r2
 800166a:	d0fa      	beq.n	8001662 <spi1_Send1byte+0x36>
		*(uint8_t*)&(SPI1->DR) = data[i];
 800166c:	4911      	ldr	r1, [pc, #68]	; (80016b4 <spi1_Send1byte+0x88>)
 800166e:	230b      	movs	r3, #11
 8001670:	18fb      	adds	r3, r7, r3
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	18d3      	adds	r3, r2, r3
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	700b      	strb	r3, [r1, #0]
	for( uint8_t i = 0; i < count_byte; i++) {
 800167c:	230b      	movs	r3, #11
 800167e:	18fb      	adds	r3, r7, r3
 8001680:	781a      	ldrb	r2, [r3, #0]
 8001682:	230b      	movs	r3, #11
 8001684:	18fb      	adds	r3, r7, r3
 8001686:	3201      	adds	r2, #1
 8001688:	701a      	strb	r2, [r3, #0]
 800168a:	230b      	movs	r3, #11
 800168c:	18fa      	adds	r2, r7, r3
 800168e:	1cfb      	adds	r3, r7, #3
 8001690:	7812      	ldrb	r2, [r2, #0]
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	429a      	cmp	r2, r3
 8001696:	d3e3      	bcc.n	8001660 <spi1_Send1byte+0x34>
	}
	while ((SPI1->SR & SPI_SR_BSY)) {};
 8001698:	46c0      	nop			; (mov r8, r8)
 800169a:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <spi1_Send1byte+0x84>)
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	2280      	movs	r2, #128	; 0x80
 80016a0:	4013      	ands	r3, r2
 80016a2:	d1fa      	bne.n	800169a <spi1_Send1byte+0x6e>
	SPI_cs_set();
 80016a4:	f7ff fef4 	bl	8001490 <SPI_cs_set>
}
 80016a8:	46c0      	nop			; (mov r8, r8)
 80016aa:	46bd      	mov	sp, r7
 80016ac:	b004      	add	sp, #16
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	40013000 	.word	0x40013000
 80016b4:	4001300c 	.word	0x4001300c

080016b8 <display_temperature>:
#include "TFT_display_temperature.h"

Symbol_Distribution symbol_distribution;
static uint8_t previous_amount = 0;

void display_temperature(double temperature) {
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6038      	str	r0, [r7, #0]
 80016c0:	6079      	str	r1, [r7, #4]
	Symbol_Distribution_clear();
 80016c2:	f000 f889 	bl	80017d8 <Symbol_Distribution_clear>
	Parse_temperature(&temperature);
 80016c6:	003b      	movs	r3, r7
 80016c8:	0018      	movs	r0, r3
 80016ca:	f000 f8e3 	bl	8001894 <Parse_temperature>

	uint8_t full_width = 0;
 80016ce:	2317      	movs	r3, #23
 80016d0:	18fb      	adds	r3, r7, r3
 80016d2:	2200      	movs	r2, #0
 80016d4:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < symbol_distribution.amout_of_symbols; i++)
 80016d6:	2316      	movs	r3, #22
 80016d8:	18fb      	adds	r3, r7, r3
 80016da:	2200      	movs	r2, #0
 80016dc:	701a      	strb	r2, [r3, #0]
 80016de:	e015      	b.n	800170c <display_temperature+0x54>
		full_width += symbol_distribution.custom_width[i];
 80016e0:	2316      	movs	r3, #22
 80016e2:	18fb      	adds	r3, r7, r3
 80016e4:	781a      	ldrb	r2, [r3, #0]
 80016e6:	4b38      	ldr	r3, [pc, #224]	; (80017c8 <display_temperature+0x110>)
 80016e8:	3204      	adds	r2, #4
 80016ea:	0052      	lsls	r2, r2, #1
 80016ec:	5ad3      	ldrh	r3, [r2, r3]
 80016ee:	b2d9      	uxtb	r1, r3
 80016f0:	2317      	movs	r3, #23
 80016f2:	18fb      	adds	r3, r7, r3
 80016f4:	2217      	movs	r2, #23
 80016f6:	18ba      	adds	r2, r7, r2
 80016f8:	7812      	ldrb	r2, [r2, #0]
 80016fa:	188a      	adds	r2, r1, r2
 80016fc:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < symbol_distribution.amout_of_symbols; i++)
 80016fe:	2316      	movs	r3, #22
 8001700:	18fb      	adds	r3, r7, r3
 8001702:	781a      	ldrb	r2, [r3, #0]
 8001704:	2316      	movs	r3, #22
 8001706:	18fb      	adds	r3, r7, r3
 8001708:	3201      	adds	r2, #1
 800170a:	701a      	strb	r2, [r3, #0]
 800170c:	4b2e      	ldr	r3, [pc, #184]	; (80017c8 <display_temperature+0x110>)
 800170e:	7d9b      	ldrb	r3, [r3, #22]
 8001710:	2216      	movs	r2, #22
 8001712:	18ba      	adds	r2, r7, r2
 8001714:	7812      	ldrb	r2, [r2, #0]
 8001716:	429a      	cmp	r2, r3
 8001718:	d3e2      	bcc.n	80016e0 <display_temperature+0x28>
	//full_width += SPACE_BEETWEN_SYMBOLS * (symbol_distribution.amout_of_symbols - 2);
	if(previous_amount != symbol_distribution.amout_of_symbols)
 800171a:	4b2b      	ldr	r3, [pc, #172]	; (80017c8 <display_temperature+0x110>)
 800171c:	7d9a      	ldrb	r2, [r3, #22]
 800171e:	4b2b      	ldr	r3, [pc, #172]	; (80017cc <display_temperature+0x114>)
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	429a      	cmp	r2, r3
 8001724:	d004      	beq.n	8001730 <display_temperature+0x78>
		TFT_clearPartDisplay(0x00, 0x00, 0x00);
 8001726:	2200      	movs	r2, #0
 8001728:	2100      	movs	r1, #0
 800172a:	2000      	movs	r0, #0
 800172c:	f000 fda4 	bl	8002278 <TFT_clearPartDisplay>
	uint8_t start_col = (TFT_WIDTH - full_width) / 2;
 8001730:	2317      	movs	r3, #23
 8001732:	18fb      	adds	r3, r7, r3
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	22f0      	movs	r2, #240	; 0xf0
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	d500      	bpl.n	800173e <display_temperature+0x86>
 800173c:	3301      	adds	r3, #1
 800173e:	105b      	asrs	r3, r3, #1
 8001740:	001a      	movs	r2, r3
 8001742:	2315      	movs	r3, #21
 8001744:	18fb      	adds	r3, r7, r3
 8001746:	701a      	strb	r2, [r3, #0]
	for(int i = symbol_distribution.amout_of_symbols - 1; i >= 0; i--) {
 8001748:	4b1f      	ldr	r3, [pc, #124]	; (80017c8 <display_temperature+0x110>)
 800174a:	7d9b      	ldrb	r3, [r3, #22]
 800174c:	3b01      	subs	r3, #1
 800174e:	613b      	str	r3, [r7, #16]
 8001750:	e02c      	b.n	80017ac <display_temperature+0xf4>
		Choose_symbol_for_draw(symbol_distribution.consequense_of_output[i], start_col);
 8001752:	4a1d      	ldr	r2, [pc, #116]	; (80017c8 <display_temperature+0x110>)
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	18d3      	adds	r3, r2, r3
 8001758:	781a      	ldrb	r2, [r3, #0]
 800175a:	2315      	movs	r3, #21
 800175c:	18fb      	adds	r3, r7, r3
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	0019      	movs	r1, r3
 8001762:	0010      	movs	r0, r2
 8001764:	f000 f9f4 	bl	8001b50 <Choose_symbol_for_draw>
		start_col += symbol_distribution.custom_width[i];
 8001768:	4b17      	ldr	r3, [pc, #92]	; (80017c8 <display_temperature+0x110>)
 800176a:	693a      	ldr	r2, [r7, #16]
 800176c:	3204      	adds	r2, #4
 800176e:	0052      	lsls	r2, r2, #1
 8001770:	5ad3      	ldrh	r3, [r2, r3]
 8001772:	b2d9      	uxtb	r1, r3
 8001774:	2315      	movs	r3, #21
 8001776:	18fb      	adds	r3, r7, r3
 8001778:	2215      	movs	r2, #21
 800177a:	18ba      	adds	r2, r7, r2
 800177c:	7812      	ldrb	r2, [r2, #0]
 800177e:	188a      	adds	r2, r1, r2
 8001780:	701a      	strb	r2, [r3, #0]
		for(uint16_t i = 0; i < 1000; i++);
 8001782:	230e      	movs	r3, #14
 8001784:	18fb      	adds	r3, r7, r3
 8001786:	2200      	movs	r2, #0
 8001788:	801a      	strh	r2, [r3, #0]
 800178a:	e006      	b.n	800179a <display_temperature+0xe2>
 800178c:	230e      	movs	r3, #14
 800178e:	18fb      	adds	r3, r7, r3
 8001790:	881a      	ldrh	r2, [r3, #0]
 8001792:	230e      	movs	r3, #14
 8001794:	18fb      	adds	r3, r7, r3
 8001796:	3201      	adds	r2, #1
 8001798:	801a      	strh	r2, [r3, #0]
 800179a:	230e      	movs	r3, #14
 800179c:	18fb      	adds	r3, r7, r3
 800179e:	881b      	ldrh	r3, [r3, #0]
 80017a0:	4a0b      	ldr	r2, [pc, #44]	; (80017d0 <display_temperature+0x118>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d9f2      	bls.n	800178c <display_temperature+0xd4>
	for(int i = symbol_distribution.amout_of_symbols - 1; i >= 0; i--) {
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	3b01      	subs	r3, #1
 80017aa:	613b      	str	r3, [r7, #16]
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	dacf      	bge.n	8001752 <display_temperature+0x9a>
	}
	previous_amount = symbol_distribution.amout_of_symbols;
 80017b2:	4b05      	ldr	r3, [pc, #20]	; (80017c8 <display_temperature+0x110>)
 80017b4:	7d9a      	ldrb	r2, [r3, #22]
 80017b6:	4b05      	ldr	r3, [pc, #20]	; (80017cc <display_temperature+0x114>)
 80017b8:	701a      	strb	r2, [r3, #0]
	program_task = WAITING;
 80017ba:	4b06      	ldr	r3, [pc, #24]	; (80017d4 <display_temperature+0x11c>)
 80017bc:	2200      	movs	r2, #0
 80017be:	701a      	strb	r2, [r3, #0]
}
 80017c0:	46c0      	nop			; (mov r8, r8)
 80017c2:	46bd      	mov	sp, r7
 80017c4:	b006      	add	sp, #24
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	200014d8 	.word	0x200014d8
 80017cc:	20000084 	.word	0x20000084
 80017d0:	000003e7 	.word	0x000003e7
 80017d4:	20000090 	.word	0x20000090

080017d8 <Symbol_Distribution_clear>:

void Symbol_Distribution_clear () {
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 80017de:	1dfb      	adds	r3, r7, #7
 80017e0:	2200      	movs	r2, #0
 80017e2:	701a      	strb	r2, [r3, #0]
 80017e4:	e009      	b.n	80017fa <Symbol_Distribution_clear+0x22>
		symbol_distribution.consequense_of_output[i] = 0;
 80017e6:	1dfb      	adds	r3, r7, #7
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	4a29      	ldr	r2, [pc, #164]	; (8001890 <Symbol_Distribution_clear+0xb8>)
 80017ec:	2100      	movs	r1, #0
 80017ee:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 80017f0:	1dfb      	adds	r3, r7, #7
 80017f2:	781a      	ldrb	r2, [r3, #0]
 80017f4:	1dfb      	adds	r3, r7, #7
 80017f6:	3201      	adds	r2, #1
 80017f8:	701a      	strb	r2, [r3, #0]
 80017fa:	1dfb      	adds	r3, r7, #7
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b06      	cmp	r3, #6
 8001800:	d9f1      	bls.n	80017e6 <Symbol_Distribution_clear+0xe>
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 8001802:	1dbb      	adds	r3, r7, #6
 8001804:	2200      	movs	r2, #0
 8001806:	701a      	strb	r2, [r3, #0]
 8001808:	e00b      	b.n	8001822 <Symbol_Distribution_clear+0x4a>
			symbol_distribution.custom_width[i] = 0;
 800180a:	1dbb      	adds	r3, r7, #6
 800180c:	781a      	ldrb	r2, [r3, #0]
 800180e:	4b20      	ldr	r3, [pc, #128]	; (8001890 <Symbol_Distribution_clear+0xb8>)
 8001810:	3204      	adds	r2, #4
 8001812:	0052      	lsls	r2, r2, #1
 8001814:	2100      	movs	r1, #0
 8001816:	52d1      	strh	r1, [r2, r3]
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 8001818:	1dbb      	adds	r3, r7, #6
 800181a:	781a      	ldrb	r2, [r3, #0]
 800181c:	1dbb      	adds	r3, r7, #6
 800181e:	3201      	adds	r2, #1
 8001820:	701a      	strb	r2, [r3, #0]
 8001822:	1dbb      	adds	r3, r7, #6
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	2b06      	cmp	r3, #6
 8001828:	d9ef      	bls.n	800180a <Symbol_Distribution_clear+0x32>
	symbol_distribution.amout_of_symbols = 0;
 800182a:	4b19      	ldr	r3, [pc, #100]	; (8001890 <Symbol_Distribution_clear+0xb8>)
 800182c:	2200      	movs	r2, #0
 800182e:	759a      	strb	r2, [r3, #22]
	symbol_distribution.amout_of_0 = 0;
 8001830:	4b17      	ldr	r3, [pc, #92]	; (8001890 <Symbol_Distribution_clear+0xb8>)
 8001832:	2200      	movs	r2, #0
 8001834:	75da      	strb	r2, [r3, #23]
	symbol_distribution.amout_of_1 = 0;
 8001836:	4b16      	ldr	r3, [pc, #88]	; (8001890 <Symbol_Distribution_clear+0xb8>)
 8001838:	2200      	movs	r2, #0
 800183a:	761a      	strb	r2, [r3, #24]
	symbol_distribution.amout_of_2 = 0;
 800183c:	4b14      	ldr	r3, [pc, #80]	; (8001890 <Symbol_Distribution_clear+0xb8>)
 800183e:	2200      	movs	r2, #0
 8001840:	765a      	strb	r2, [r3, #25]
	symbol_distribution.amout_of_3 = 0;
 8001842:	4b13      	ldr	r3, [pc, #76]	; (8001890 <Symbol_Distribution_clear+0xb8>)
 8001844:	2200      	movs	r2, #0
 8001846:	769a      	strb	r2, [r3, #26]
	symbol_distribution.amout_of_4 = 0;
 8001848:	4b11      	ldr	r3, [pc, #68]	; (8001890 <Symbol_Distribution_clear+0xb8>)
 800184a:	2200      	movs	r2, #0
 800184c:	76da      	strb	r2, [r3, #27]
	symbol_distribution.amout_of_5 = 0;
 800184e:	4b10      	ldr	r3, [pc, #64]	; (8001890 <Symbol_Distribution_clear+0xb8>)
 8001850:	2200      	movs	r2, #0
 8001852:	771a      	strb	r2, [r3, #28]
	symbol_distribution.amout_of_6 = 0;
 8001854:	4b0e      	ldr	r3, [pc, #56]	; (8001890 <Symbol_Distribution_clear+0xb8>)
 8001856:	2200      	movs	r2, #0
 8001858:	775a      	strb	r2, [r3, #29]
	symbol_distribution.amout_of_7 = 0;
 800185a:	4b0d      	ldr	r3, [pc, #52]	; (8001890 <Symbol_Distribution_clear+0xb8>)
 800185c:	2200      	movs	r2, #0
 800185e:	779a      	strb	r2, [r3, #30]
	symbol_distribution.amout_of_8 = 0;
 8001860:	4b0b      	ldr	r3, [pc, #44]	; (8001890 <Symbol_Distribution_clear+0xb8>)
 8001862:	2200      	movs	r2, #0
 8001864:	77da      	strb	r2, [r3, #31]
	symbol_distribution.amout_of_9 = 0;
 8001866:	4b0a      	ldr	r3, [pc, #40]	; (8001890 <Symbol_Distribution_clear+0xb8>)
 8001868:	2220      	movs	r2, #32
 800186a:	2100      	movs	r1, #0
 800186c:	5499      	strb	r1, [r3, r2]
	symbol_distribution.amout_of_c = 0;
 800186e:	4b08      	ldr	r3, [pc, #32]	; (8001890 <Symbol_Distribution_clear+0xb8>)
 8001870:	2221      	movs	r2, #33	; 0x21
 8001872:	2100      	movs	r1, #0
 8001874:	5499      	strb	r1, [r3, r2]
	symbol_distribution.amout_of_dot = 0;
 8001876:	4b06      	ldr	r3, [pc, #24]	; (8001890 <Symbol_Distribution_clear+0xb8>)
 8001878:	2222      	movs	r2, #34	; 0x22
 800187a:	2100      	movs	r1, #0
 800187c:	5499      	strb	r1, [r3, r2]
	symbol_distribution.amout_of_minus = 0;
 800187e:	4b04      	ldr	r3, [pc, #16]	; (8001890 <Symbol_Distribution_clear+0xb8>)
 8001880:	2223      	movs	r2, #35	; 0x23
 8001882:	2100      	movs	r1, #0
 8001884:	5499      	strb	r1, [r3, r2]
}
 8001886:	46c0      	nop			; (mov r8, r8)
 8001888:	46bd      	mov	sp, r7
 800188a:	b002      	add	sp, #8
 800188c:	bd80      	pop	{r7, pc}
 800188e:	46c0      	nop			; (mov r8, r8)
 8001890:	200014d8 	.word	0x200014d8

08001894 <Parse_temperature>:

void Parse_temperature(double* temperature) {
 8001894:	b590      	push	{r4, r7, lr}
 8001896:	b087      	sub	sp, #28
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
	double temp = *temperature;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	685c      	ldr	r4, [r3, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	613b      	str	r3, [r7, #16]
 80018a4:	617c      	str	r4, [r7, #20]

	//if temperature is negative then add minus to symbols array
	if(temp < 0){
 80018a6:	2200      	movs	r2, #0
 80018a8:	2300      	movs	r3, #0
 80018aa:	6938      	ldr	r0, [r7, #16]
 80018ac:	6979      	ldr	r1, [r7, #20]
 80018ae:	f7fe fccd 	bl	800024c <__aeabi_dcmplt>
 80018b2:	1e03      	subs	r3, r0, #0
 80018b4:	d011      	beq.n	80018da <Parse_temperature+0x46>
		symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = MINUS_WIDTH;
 80018b6:	4ba0      	ldr	r3, [pc, #640]	; (8001b38 <Parse_temperature+0x2a4>)
 80018b8:	7d9b      	ldrb	r3, [r3, #22]
 80018ba:	001a      	movs	r2, r3
 80018bc:	4b9e      	ldr	r3, [pc, #632]	; (8001b38 <Parse_temperature+0x2a4>)
 80018be:	3204      	adds	r2, #4
 80018c0:	0052      	lsls	r2, r2, #1
 80018c2:	2116      	movs	r1, #22
 80018c4:	52d1      	strh	r1, [r2, r3]
		symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols++] = Number_for_MINUS;
 80018c6:	4b9c      	ldr	r3, [pc, #624]	; (8001b38 <Parse_temperature+0x2a4>)
 80018c8:	7d9b      	ldrb	r3, [r3, #22]
 80018ca:	1c5a      	adds	r2, r3, #1
 80018cc:	b2d1      	uxtb	r1, r2
 80018ce:	4a9a      	ldr	r2, [pc, #616]	; (8001b38 <Parse_temperature+0x2a4>)
 80018d0:	7591      	strb	r1, [r2, #22]
 80018d2:	001a      	movs	r2, r3
 80018d4:	4b98      	ldr	r3, [pc, #608]	; (8001b38 <Parse_temperature+0x2a4>)
 80018d6:	210c      	movs	r1, #12
 80018d8:	5499      	strb	r1, [r3, r2]
	}

	//there is always 1 symbol before dot, so if digit < 1 then there is zero before dot
	if(abs(temp) < 1) {
 80018da:	6938      	ldr	r0, [r7, #16]
 80018dc:	6979      	ldr	r1, [r7, #20]
 80018de:	f7ff fbb1 	bl	8001044 <__aeabi_d2iz>
 80018e2:	1e03      	subs	r3, r0, #0
 80018e4:	db17      	blt.n	8001916 <Parse_temperature+0x82>
 80018e6:	6938      	ldr	r0, [r7, #16]
 80018e8:	6979      	ldr	r1, [r7, #20]
 80018ea:	f7ff fbab 	bl	8001044 <__aeabi_d2iz>
 80018ee:	1e03      	subs	r3, r0, #0
 80018f0:	dc11      	bgt.n	8001916 <Parse_temperature+0x82>
		symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = DIGIT_WIDTH;
 80018f2:	4b91      	ldr	r3, [pc, #580]	; (8001b38 <Parse_temperature+0x2a4>)
 80018f4:	7d9b      	ldrb	r3, [r3, #22]
 80018f6:	001a      	movs	r2, r3
 80018f8:	4b8f      	ldr	r3, [pc, #572]	; (8001b38 <Parse_temperature+0x2a4>)
 80018fa:	3204      	adds	r2, #4
 80018fc:	0052      	lsls	r2, r2, #1
 80018fe:	2120      	movs	r1, #32
 8001900:	52d1      	strh	r1, [r2, r3]
		symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols++] = 0;
 8001902:	4b8d      	ldr	r3, [pc, #564]	; (8001b38 <Parse_temperature+0x2a4>)
 8001904:	7d9b      	ldrb	r3, [r3, #22]
 8001906:	1c5a      	adds	r2, r3, #1
 8001908:	b2d1      	uxtb	r1, r2
 800190a:	4a8b      	ldr	r2, [pc, #556]	; (8001b38 <Parse_temperature+0x2a4>)
 800190c:	7591      	strb	r1, [r2, #22]
 800190e:	001a      	movs	r2, r3
 8001910:	4b89      	ldr	r3, [pc, #548]	; (8001b38 <Parse_temperature+0x2a4>)
 8001912:	2100      	movs	r1, #0
 8001914:	5499      	strb	r1, [r3, r2]
	}
	//find amount of tens
	if(abs(temp) >= 10 ) {
 8001916:	6938      	ldr	r0, [r7, #16]
 8001918:	6979      	ldr	r1, [r7, #20]
 800191a:	f7ff fb93 	bl	8001044 <__aeabi_d2iz>
 800191e:	0003      	movs	r3, r0
 8001920:	17da      	asrs	r2, r3, #31
 8001922:	189b      	adds	r3, r3, r2
 8001924:	4053      	eors	r3, r2
 8001926:	2b09      	cmp	r3, #9
 8001928:	dd23      	ble.n	8001972 <Parse_temperature+0xde>
		temp /= 10;
 800192a:	2200      	movs	r2, #0
 800192c:	4b83      	ldr	r3, [pc, #524]	; (8001b3c <Parse_temperature+0x2a8>)
 800192e:	6938      	ldr	r0, [r7, #16]
 8001930:	6979      	ldr	r1, [r7, #20]
 8001932:	f7fe fcb3 	bl	800029c <__aeabi_ddiv>
 8001936:	0003      	movs	r3, r0
 8001938:	000c      	movs	r4, r1
 800193a:	613b      	str	r3, [r7, #16]
 800193c:	617c      	str	r4, [r7, #20]
		symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = DIGIT_WIDTH;
 800193e:	4b7e      	ldr	r3, [pc, #504]	; (8001b38 <Parse_temperature+0x2a4>)
 8001940:	7d9b      	ldrb	r3, [r3, #22]
 8001942:	001a      	movs	r2, r3
 8001944:	4b7c      	ldr	r3, [pc, #496]	; (8001b38 <Parse_temperature+0x2a4>)
 8001946:	3204      	adds	r2, #4
 8001948:	0052      	lsls	r2, r2, #1
 800194a:	2120      	movs	r1, #32
 800194c:	52d1      	strh	r1, [r2, r3]
		symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols++] = abs(temp);
 800194e:	4b7a      	ldr	r3, [pc, #488]	; (8001b38 <Parse_temperature+0x2a4>)
 8001950:	7d9b      	ldrb	r3, [r3, #22]
 8001952:	1c5a      	adds	r2, r3, #1
 8001954:	b2d1      	uxtb	r1, r2
 8001956:	4a78      	ldr	r2, [pc, #480]	; (8001b38 <Parse_temperature+0x2a4>)
 8001958:	7591      	strb	r1, [r2, #22]
 800195a:	001c      	movs	r4, r3
 800195c:	6938      	ldr	r0, [r7, #16]
 800195e:	6979      	ldr	r1, [r7, #20]
 8001960:	f7ff fb70 	bl	8001044 <__aeabi_d2iz>
 8001964:	0003      	movs	r3, r0
 8001966:	17da      	asrs	r2, r3, #31
 8001968:	189b      	adds	r3, r3, r2
 800196a:	4053      	eors	r3, r2
 800196c:	b2da      	uxtb	r2, r3
 800196e:	4b72      	ldr	r3, [pc, #456]	; (8001b38 <Parse_temperature+0x2a4>)
 8001970:	551a      	strb	r2, [r3, r4]
	}
	//find amount of units
	if(abs(temp) >= 1 ) {
 8001972:	6938      	ldr	r0, [r7, #16]
 8001974:	6979      	ldr	r1, [r7, #20]
 8001976:	f7ff fb65 	bl	8001044 <__aeabi_d2iz>
 800197a:	0003      	movs	r3, r0
 800197c:	17da      	asrs	r2, r3, #31
 800197e:	189b      	adds	r3, r3, r2
 8001980:	4053      	eors	r3, r2
 8001982:	2b00      	cmp	r3, #0
 8001984:	dd26      	ble.n	80019d4 <Parse_temperature+0x140>
		temp = fmod(*temperature,10.0);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6818      	ldr	r0, [r3, #0]
 800198a:	6859      	ldr	r1, [r3, #4]
 800198c:	2300      	movs	r3, #0
 800198e:	4c6b      	ldr	r4, [pc, #428]	; (8001b3c <Parse_temperature+0x2a8>)
 8001990:	001a      	movs	r2, r3
 8001992:	0023      	movs	r3, r4
 8001994:	f001 fb06 	bl	8002fa4 <fmod>
 8001998:	0003      	movs	r3, r0
 800199a:	000c      	movs	r4, r1
 800199c:	613b      	str	r3, [r7, #16]
 800199e:	617c      	str	r4, [r7, #20]
		symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = DIGIT_WIDTH;
 80019a0:	4b65      	ldr	r3, [pc, #404]	; (8001b38 <Parse_temperature+0x2a4>)
 80019a2:	7d9b      	ldrb	r3, [r3, #22]
 80019a4:	001a      	movs	r2, r3
 80019a6:	4b64      	ldr	r3, [pc, #400]	; (8001b38 <Parse_temperature+0x2a4>)
 80019a8:	3204      	adds	r2, #4
 80019aa:	0052      	lsls	r2, r2, #1
 80019ac:	2120      	movs	r1, #32
 80019ae:	52d1      	strh	r1, [r2, r3]
		symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols++] = abs(temp);
 80019b0:	4b61      	ldr	r3, [pc, #388]	; (8001b38 <Parse_temperature+0x2a4>)
 80019b2:	7d9b      	ldrb	r3, [r3, #22]
 80019b4:	1c5a      	adds	r2, r3, #1
 80019b6:	b2d1      	uxtb	r1, r2
 80019b8:	4a5f      	ldr	r2, [pc, #380]	; (8001b38 <Parse_temperature+0x2a4>)
 80019ba:	7591      	strb	r1, [r2, #22]
 80019bc:	001c      	movs	r4, r3
 80019be:	6938      	ldr	r0, [r7, #16]
 80019c0:	6979      	ldr	r1, [r7, #20]
 80019c2:	f7ff fb3f 	bl	8001044 <__aeabi_d2iz>
 80019c6:	0003      	movs	r3, r0
 80019c8:	17da      	asrs	r2, r3, #31
 80019ca:	189b      	adds	r3, r3, r2
 80019cc:	4053      	eors	r3, r2
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	4b59      	ldr	r3, [pc, #356]	; (8001b38 <Parse_temperature+0x2a4>)
 80019d2:	551a      	strb	r2, [r3, r4]
	}

	temp = fmod(*temperature,1.0); //check on fractional part of digit
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6818      	ldr	r0, [r3, #0]
 80019d8:	6859      	ldr	r1, [r3, #4]
 80019da:	2300      	movs	r3, #0
 80019dc:	4c58      	ldr	r4, [pc, #352]	; (8001b40 <Parse_temperature+0x2ac>)
 80019de:	001a      	movs	r2, r3
 80019e0:	0023      	movs	r3, r4
 80019e2:	f001 fadf 	bl	8002fa4 <fmod>
 80019e6:	0003      	movs	r3, r0
 80019e8:	000c      	movs	r4, r1
 80019ea:	613b      	str	r3, [r7, #16]
 80019ec:	617c      	str	r4, [r7, #20]
	if(temp == 0) {				   //if it absent then add celsium symbol and return
 80019ee:	2200      	movs	r2, #0
 80019f0:	2300      	movs	r3, #0
 80019f2:	6938      	ldr	r0, [r7, #16]
 80019f4:	6979      	ldr	r1, [r7, #20]
 80019f6:	f7fe fc23 	bl	8000240 <__aeabi_dcmpeq>
 80019fa:	1e03      	subs	r3, r0, #0
 80019fc:	d012      	beq.n	8001a24 <Parse_temperature+0x190>
		symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = CELSIUM_WIDTH;
 80019fe:	4b4e      	ldr	r3, [pc, #312]	; (8001b38 <Parse_temperature+0x2a4>)
 8001a00:	7d9b      	ldrb	r3, [r3, #22]
 8001a02:	001a      	movs	r2, r3
 8001a04:	4b4c      	ldr	r3, [pc, #304]	; (8001b38 <Parse_temperature+0x2a4>)
 8001a06:	3204      	adds	r2, #4
 8001a08:	0052      	lsls	r2, r2, #1
 8001a0a:	2140      	movs	r1, #64	; 0x40
 8001a0c:	52d1      	strh	r1, [r2, r3]
		symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols++] = Number_for_CELSIUM;
 8001a0e:	4b4a      	ldr	r3, [pc, #296]	; (8001b38 <Parse_temperature+0x2a4>)
 8001a10:	7d9b      	ldrb	r3, [r3, #22]
 8001a12:	1c5a      	adds	r2, r3, #1
 8001a14:	b2d1      	uxtb	r1, r2
 8001a16:	4a48      	ldr	r2, [pc, #288]	; (8001b38 <Parse_temperature+0x2a4>)
 8001a18:	7591      	strb	r1, [r2, #22]
 8001a1a:	001a      	movs	r2, r3
 8001a1c:	4b46      	ldr	r3, [pc, #280]	; (8001b38 <Parse_temperature+0x2a4>)
 8001a1e:	210a      	movs	r1, #10
 8001a20:	5499      	strb	r1, [r3, r2]
		return;
 8001a22:	e085      	b.n	8001b30 <Parse_temperature+0x29c>
	}

	//else display digit with 2 digit after dot
	symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = DOT_WIDTH;
 8001a24:	4b44      	ldr	r3, [pc, #272]	; (8001b38 <Parse_temperature+0x2a4>)
 8001a26:	7d9b      	ldrb	r3, [r3, #22]
 8001a28:	001a      	movs	r2, r3
 8001a2a:	4b43      	ldr	r3, [pc, #268]	; (8001b38 <Parse_temperature+0x2a4>)
 8001a2c:	3204      	adds	r2, #4
 8001a2e:	0052      	lsls	r2, r2, #1
 8001a30:	210a      	movs	r1, #10
 8001a32:	52d1      	strh	r1, [r2, r3]
	symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols++] = Number_for_DOT;
 8001a34:	4b40      	ldr	r3, [pc, #256]	; (8001b38 <Parse_temperature+0x2a4>)
 8001a36:	7d9b      	ldrb	r3, [r3, #22]
 8001a38:	1c5a      	adds	r2, r3, #1
 8001a3a:	b2d1      	uxtb	r1, r2
 8001a3c:	4a3e      	ldr	r2, [pc, #248]	; (8001b38 <Parse_temperature+0x2a4>)
 8001a3e:	7591      	strb	r1, [r2, #22]
 8001a40:	001a      	movs	r2, r3
 8001a42:	4b3d      	ldr	r3, [pc, #244]	; (8001b38 <Parse_temperature+0x2a4>)
 8001a44:	210b      	movs	r1, #11
 8001a46:	5499      	strb	r1, [r3, r2]

	double fractionalPart = fmod(*temperature, 1.0);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6818      	ldr	r0, [r3, #0]
 8001a4c:	6859      	ldr	r1, [r3, #4]
 8001a4e:	2300      	movs	r3, #0
 8001a50:	4c3b      	ldr	r4, [pc, #236]	; (8001b40 <Parse_temperature+0x2ac>)
 8001a52:	001a      	movs	r2, r3
 8001a54:	0023      	movs	r3, r4
 8001a56:	f001 faa5 	bl	8002fa4 <fmod>
 8001a5a:	0003      	movs	r3, r0
 8001a5c:	000c      	movs	r4, r1
 8001a5e:	60bb      	str	r3, [r7, #8]
 8001a60:	60fc      	str	r4, [r7, #12]
	fractionalPart *= 10.0;
 8001a62:	2200      	movs	r2, #0
 8001a64:	4b35      	ldr	r3, [pc, #212]	; (8001b3c <Parse_temperature+0x2a8>)
 8001a66:	68b8      	ldr	r0, [r7, #8]
 8001a68:	68f9      	ldr	r1, [r7, #12]
 8001a6a:	f7ff f84b 	bl	8000b04 <__aeabi_dmul>
 8001a6e:	0003      	movs	r3, r0
 8001a70:	000c      	movs	r4, r1
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	60fc      	str	r4, [r7, #12]
	symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = DIGIT_WIDTH;
 8001a76:	4b30      	ldr	r3, [pc, #192]	; (8001b38 <Parse_temperature+0x2a4>)
 8001a78:	7d9b      	ldrb	r3, [r3, #22]
 8001a7a:	001a      	movs	r2, r3
 8001a7c:	4b2e      	ldr	r3, [pc, #184]	; (8001b38 <Parse_temperature+0x2a4>)
 8001a7e:	3204      	adds	r2, #4
 8001a80:	0052      	lsls	r2, r2, #1
 8001a82:	2120      	movs	r1, #32
 8001a84:	52d1      	strh	r1, [r2, r3]
	symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols++] = abs(fractionalPart);
 8001a86:	4b2c      	ldr	r3, [pc, #176]	; (8001b38 <Parse_temperature+0x2a4>)
 8001a88:	7d9b      	ldrb	r3, [r3, #22]
 8001a8a:	1c5a      	adds	r2, r3, #1
 8001a8c:	b2d1      	uxtb	r1, r2
 8001a8e:	4a2a      	ldr	r2, [pc, #168]	; (8001b38 <Parse_temperature+0x2a4>)
 8001a90:	7591      	strb	r1, [r2, #22]
 8001a92:	001c      	movs	r4, r3
 8001a94:	68b8      	ldr	r0, [r7, #8]
 8001a96:	68f9      	ldr	r1, [r7, #12]
 8001a98:	f7ff fad4 	bl	8001044 <__aeabi_d2iz>
 8001a9c:	0003      	movs	r3, r0
 8001a9e:	17da      	asrs	r2, r3, #31
 8001aa0:	189b      	adds	r3, r3, r2
 8001aa2:	4053      	eors	r3, r2
 8001aa4:	b2da      	uxtb	r2, r3
 8001aa6:	4b24      	ldr	r3, [pc, #144]	; (8001b38 <Parse_temperature+0x2a4>)
 8001aa8:	551a      	strb	r2, [r3, r4]

	fractionalPart = fmod(*temperature, 0.1);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6818      	ldr	r0, [r3, #0]
 8001aae:	6859      	ldr	r1, [r3, #4]
 8001ab0:	4b24      	ldr	r3, [pc, #144]	; (8001b44 <Parse_temperature+0x2b0>)
 8001ab2:	4c25      	ldr	r4, [pc, #148]	; (8001b48 <Parse_temperature+0x2b4>)
 8001ab4:	001a      	movs	r2, r3
 8001ab6:	0023      	movs	r3, r4
 8001ab8:	f001 fa74 	bl	8002fa4 <fmod>
 8001abc:	0003      	movs	r3, r0
 8001abe:	000c      	movs	r4, r1
 8001ac0:	60bb      	str	r3, [r7, #8]
 8001ac2:	60fc      	str	r4, [r7, #12]
	fractionalPart *= 100.0;
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	4b21      	ldr	r3, [pc, #132]	; (8001b4c <Parse_temperature+0x2b8>)
 8001ac8:	68b8      	ldr	r0, [r7, #8]
 8001aca:	68f9      	ldr	r1, [r7, #12]
 8001acc:	f7ff f81a 	bl	8000b04 <__aeabi_dmul>
 8001ad0:	0003      	movs	r3, r0
 8001ad2:	000c      	movs	r4, r1
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	60fc      	str	r4, [r7, #12]
	symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = DIGIT_WIDTH;
 8001ad8:	4b17      	ldr	r3, [pc, #92]	; (8001b38 <Parse_temperature+0x2a4>)
 8001ada:	7d9b      	ldrb	r3, [r3, #22]
 8001adc:	001a      	movs	r2, r3
 8001ade:	4b16      	ldr	r3, [pc, #88]	; (8001b38 <Parse_temperature+0x2a4>)
 8001ae0:	3204      	adds	r2, #4
 8001ae2:	0052      	lsls	r2, r2, #1
 8001ae4:	2120      	movs	r1, #32
 8001ae6:	52d1      	strh	r1, [r2, r3]
	symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols++] = abs(fractionalPart);
 8001ae8:	4b13      	ldr	r3, [pc, #76]	; (8001b38 <Parse_temperature+0x2a4>)
 8001aea:	7d9b      	ldrb	r3, [r3, #22]
 8001aec:	1c5a      	adds	r2, r3, #1
 8001aee:	b2d1      	uxtb	r1, r2
 8001af0:	4a11      	ldr	r2, [pc, #68]	; (8001b38 <Parse_temperature+0x2a4>)
 8001af2:	7591      	strb	r1, [r2, #22]
 8001af4:	001c      	movs	r4, r3
 8001af6:	68b8      	ldr	r0, [r7, #8]
 8001af8:	68f9      	ldr	r1, [r7, #12]
 8001afa:	f7ff faa3 	bl	8001044 <__aeabi_d2iz>
 8001afe:	0003      	movs	r3, r0
 8001b00:	17da      	asrs	r2, r3, #31
 8001b02:	189b      	adds	r3, r3, r2
 8001b04:	4053      	eors	r3, r2
 8001b06:	b2da      	uxtb	r2, r3
 8001b08:	4b0b      	ldr	r3, [pc, #44]	; (8001b38 <Parse_temperature+0x2a4>)
 8001b0a:	551a      	strb	r2, [r3, r4]

	symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = CELSIUM_WIDTH;
 8001b0c:	4b0a      	ldr	r3, [pc, #40]	; (8001b38 <Parse_temperature+0x2a4>)
 8001b0e:	7d9b      	ldrb	r3, [r3, #22]
 8001b10:	001a      	movs	r2, r3
 8001b12:	4b09      	ldr	r3, [pc, #36]	; (8001b38 <Parse_temperature+0x2a4>)
 8001b14:	3204      	adds	r2, #4
 8001b16:	0052      	lsls	r2, r2, #1
 8001b18:	2140      	movs	r1, #64	; 0x40
 8001b1a:	52d1      	strh	r1, [r2, r3]
	symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols++] = Number_for_CELSIUM;
 8001b1c:	4b06      	ldr	r3, [pc, #24]	; (8001b38 <Parse_temperature+0x2a4>)
 8001b1e:	7d9b      	ldrb	r3, [r3, #22]
 8001b20:	1c5a      	adds	r2, r3, #1
 8001b22:	b2d1      	uxtb	r1, r2
 8001b24:	4a04      	ldr	r2, [pc, #16]	; (8001b38 <Parse_temperature+0x2a4>)
 8001b26:	7591      	strb	r1, [r2, #22]
 8001b28:	001a      	movs	r2, r3
 8001b2a:	4b03      	ldr	r3, [pc, #12]	; (8001b38 <Parse_temperature+0x2a4>)
 8001b2c:	210a      	movs	r1, #10
 8001b2e:	5499      	strb	r1, [r3, r2]
}
 8001b30:	46bd      	mov	sp, r7
 8001b32:	b007      	add	sp, #28
 8001b34:	bd90      	pop	{r4, r7, pc}
 8001b36:	46c0      	nop			; (mov r8, r8)
 8001b38:	200014d8 	.word	0x200014d8
 8001b3c:	40240000 	.word	0x40240000
 8001b40:	3ff00000 	.word	0x3ff00000
 8001b44:	9999999a 	.word	0x9999999a
 8001b48:	3fb99999 	.word	0x3fb99999
 8001b4c:	40590000 	.word	0x40590000

08001b50 <Choose_symbol_for_draw>:

void Choose_symbol_for_draw(uint8_t symbol, uint8_t start_col) {
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af02      	add	r7, sp, #8
 8001b56:	0002      	movs	r2, r0
 8001b58:	1dfb      	adds	r3, r7, #7
 8001b5a:	701a      	strb	r2, [r3, #0]
 8001b5c:	1dbb      	adds	r3, r7, #6
 8001b5e:	1c0a      	adds	r2, r1, #0
 8001b60:	701a      	strb	r2, [r3, #0]
	switch(symbol) {
 8001b62:	1dfb      	adds	r3, r7, #7
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	2b0c      	cmp	r3, #12
 8001b68:	d900      	bls.n	8001b6c <Choose_symbol_for_draw+0x1c>
 8001b6a:	e10f      	b.n	8001d8c <Choose_symbol_for_draw+0x23c>
 8001b6c:	009a      	lsls	r2, r3, #2
 8001b6e:	4b89      	ldr	r3, [pc, #548]	; (8001d94 <Choose_symbol_for_draw+0x244>)
 8001b70:	18d3      	adds	r3, r2, r3
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	469f      	mov	pc, r3
	case 0:
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001b76:	2380      	movs	r3, #128	; 0x80
 8001b78:	00da      	lsls	r2, r3, #3
 8001b7a:	4b87      	ldr	r3, [pc, #540]	; (8001d98 <Choose_symbol_for_draw+0x248>)
 8001b7c:	4887      	ldr	r0, [pc, #540]	; (8001d9c <Choose_symbol_for_draw+0x24c>)
 8001b7e:	0019      	movs	r1, r3
 8001b80:	f7ff faf4 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE60_0_POSITION,PAGE60_0_POSITION + SIZE_0_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 8001b84:	2380      	movs	r3, #128	; 0x80
 8001b86:	0059      	lsls	r1, r3, #1
 8001b88:	1dbb      	adds	r3, r7, #6
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	9301      	str	r3, [sp, #4]
 8001b8e:	2380      	movs	r3, #128	; 0x80
 8001b90:	9300      	str	r3, [sp, #0]
 8001b92:	2340      	movs	r3, #64	; 0x40
 8001b94:	2220      	movs	r2, #32
 8001b96:	2000      	movs	r0, #0
 8001b98:	f000 f908 	bl	8001dac <TFT_draw_symbol>
		break;
 8001b9c:	e0f6      	b.n	8001d8c <Choose_symbol_for_draw+0x23c>
	case 1:
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001b9e:	2380      	movs	r3, #128	; 0x80
 8001ba0:	00da      	lsls	r2, r3, #3
 8001ba2:	4b7d      	ldr	r3, [pc, #500]	; (8001d98 <Choose_symbol_for_draw+0x248>)
 8001ba4:	487d      	ldr	r0, [pc, #500]	; (8001d9c <Choose_symbol_for_draw+0x24c>)
 8001ba6:	0019      	movs	r1, r3
 8001ba8:	f7ff fae0 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE60_1_POSITION,PAGE60_1_POSITION + SIZE_1_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 8001bac:	2380      	movs	r3, #128	; 0x80
 8001bae:	0099      	lsls	r1, r3, #2
 8001bb0:	2380      	movs	r3, #128	; 0x80
 8001bb2:	0058      	lsls	r0, r3, #1
 8001bb4:	1dbb      	adds	r3, r7, #6
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	9301      	str	r3, [sp, #4]
 8001bba:	2380      	movs	r3, #128	; 0x80
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	2340      	movs	r3, #64	; 0x40
 8001bc0:	2220      	movs	r2, #32
 8001bc2:	f000 f8f3 	bl	8001dac <TFT_draw_symbol>
		break;
 8001bc6:	e0e1      	b.n	8001d8c <Choose_symbol_for_draw+0x23c>
	case 2:
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001bc8:	2380      	movs	r3, #128	; 0x80
 8001bca:	00da      	lsls	r2, r3, #3
 8001bcc:	4b72      	ldr	r3, [pc, #456]	; (8001d98 <Choose_symbol_for_draw+0x248>)
 8001bce:	4873      	ldr	r0, [pc, #460]	; (8001d9c <Choose_symbol_for_draw+0x24c>)
 8001bd0:	0019      	movs	r1, r3
 8001bd2:	f7ff facb 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE60_2_POSITION,PAGE60_2_POSITION + SIZE_0_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 8001bd6:	23c0      	movs	r3, #192	; 0xc0
 8001bd8:	0099      	lsls	r1, r3, #2
 8001bda:	2380      	movs	r3, #128	; 0x80
 8001bdc:	0098      	lsls	r0, r3, #2
 8001bde:	1dbb      	adds	r3, r7, #6
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	9301      	str	r3, [sp, #4]
 8001be4:	2380      	movs	r3, #128	; 0x80
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	2340      	movs	r3, #64	; 0x40
 8001bea:	2220      	movs	r2, #32
 8001bec:	f000 f8de 	bl	8001dac <TFT_draw_symbol>
			break;
 8001bf0:	e0cc      	b.n	8001d8c <Choose_symbol_for_draw+0x23c>
	case 3:
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001bf2:	2380      	movs	r3, #128	; 0x80
 8001bf4:	00da      	lsls	r2, r3, #3
 8001bf6:	4b68      	ldr	r3, [pc, #416]	; (8001d98 <Choose_symbol_for_draw+0x248>)
 8001bf8:	4868      	ldr	r0, [pc, #416]	; (8001d9c <Choose_symbol_for_draw+0x24c>)
 8001bfa:	0019      	movs	r1, r3
 8001bfc:	f7ff fab6 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE60_3_POSITION,PAGE60_3_POSITION + SIZE_3_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 8001c00:	2380      	movs	r3, #128	; 0x80
 8001c02:	00d9      	lsls	r1, r3, #3
 8001c04:	23c0      	movs	r3, #192	; 0xc0
 8001c06:	0098      	lsls	r0, r3, #2
 8001c08:	1dbb      	adds	r3, r7, #6
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	9301      	str	r3, [sp, #4]
 8001c0e:	2380      	movs	r3, #128	; 0x80
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	2340      	movs	r3, #64	; 0x40
 8001c14:	2220      	movs	r2, #32
 8001c16:	f000 f8c9 	bl	8001dac <TFT_draw_symbol>
			break;
 8001c1a:	e0b7      	b.n	8001d8c <Choose_symbol_for_draw+0x23c>
	case 4:
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001c1c:	2380      	movs	r3, #128	; 0x80
 8001c1e:	00da      	lsls	r2, r3, #3
 8001c20:	4b5d      	ldr	r3, [pc, #372]	; (8001d98 <Choose_symbol_for_draw+0x248>)
 8001c22:	485f      	ldr	r0, [pc, #380]	; (8001da0 <Choose_symbol_for_draw+0x250>)
 8001c24:	0019      	movs	r1, r3
 8001c26:	f7ff faa1 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE61_4_POSITION,PAGE61_4_POSITION + SIZE_4_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 8001c2a:	2380      	movs	r3, #128	; 0x80
 8001c2c:	0059      	lsls	r1, r3, #1
 8001c2e:	1dbb      	adds	r3, r7, #6
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	9301      	str	r3, [sp, #4]
 8001c34:	2380      	movs	r3, #128	; 0x80
 8001c36:	9300      	str	r3, [sp, #0]
 8001c38:	2340      	movs	r3, #64	; 0x40
 8001c3a:	2220      	movs	r2, #32
 8001c3c:	2000      	movs	r0, #0
 8001c3e:	f000 f8b5 	bl	8001dac <TFT_draw_symbol>
			break;
 8001c42:	e0a3      	b.n	8001d8c <Choose_symbol_for_draw+0x23c>
	case 5:
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001c44:	2380      	movs	r3, #128	; 0x80
 8001c46:	00da      	lsls	r2, r3, #3
 8001c48:	4b53      	ldr	r3, [pc, #332]	; (8001d98 <Choose_symbol_for_draw+0x248>)
 8001c4a:	4855      	ldr	r0, [pc, #340]	; (8001da0 <Choose_symbol_for_draw+0x250>)
 8001c4c:	0019      	movs	r1, r3
 8001c4e:	f7ff fa8d 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE61_5_POSITION,PAGE61_5_POSITION + SIZE_5_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 8001c52:	2380      	movs	r3, #128	; 0x80
 8001c54:	0099      	lsls	r1, r3, #2
 8001c56:	2380      	movs	r3, #128	; 0x80
 8001c58:	0058      	lsls	r0, r3, #1
 8001c5a:	1dbb      	adds	r3, r7, #6
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	9301      	str	r3, [sp, #4]
 8001c60:	2380      	movs	r3, #128	; 0x80
 8001c62:	9300      	str	r3, [sp, #0]
 8001c64:	2340      	movs	r3, #64	; 0x40
 8001c66:	2220      	movs	r2, #32
 8001c68:	f000 f8a0 	bl	8001dac <TFT_draw_symbol>
			break;
 8001c6c:	e08e      	b.n	8001d8c <Choose_symbol_for_draw+0x23c>
	case 6:
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001c6e:	2380      	movs	r3, #128	; 0x80
 8001c70:	00da      	lsls	r2, r3, #3
 8001c72:	4b49      	ldr	r3, [pc, #292]	; (8001d98 <Choose_symbol_for_draw+0x248>)
 8001c74:	484a      	ldr	r0, [pc, #296]	; (8001da0 <Choose_symbol_for_draw+0x250>)
 8001c76:	0019      	movs	r1, r3
 8001c78:	f7ff fa78 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE61_6_POSITION,PAGE61_6_POSITION + SIZE_6_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 8001c7c:	23c0      	movs	r3, #192	; 0xc0
 8001c7e:	0099      	lsls	r1, r3, #2
 8001c80:	2380      	movs	r3, #128	; 0x80
 8001c82:	0098      	lsls	r0, r3, #2
 8001c84:	1dbb      	adds	r3, r7, #6
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	9301      	str	r3, [sp, #4]
 8001c8a:	2380      	movs	r3, #128	; 0x80
 8001c8c:	9300      	str	r3, [sp, #0]
 8001c8e:	2340      	movs	r3, #64	; 0x40
 8001c90:	2220      	movs	r2, #32
 8001c92:	f000 f88b 	bl	8001dac <TFT_draw_symbol>
			break;
 8001c96:	e079      	b.n	8001d8c <Choose_symbol_for_draw+0x23c>
	case 7:
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001c98:	2380      	movs	r3, #128	; 0x80
 8001c9a:	00da      	lsls	r2, r3, #3
 8001c9c:	4b3e      	ldr	r3, [pc, #248]	; (8001d98 <Choose_symbol_for_draw+0x248>)
 8001c9e:	4840      	ldr	r0, [pc, #256]	; (8001da0 <Choose_symbol_for_draw+0x250>)
 8001ca0:	0019      	movs	r1, r3
 8001ca2:	f7ff fa63 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE61_7_POSITION,PAGE61_7_POSITION + SIZE_7_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 8001ca6:	2380      	movs	r3, #128	; 0x80
 8001ca8:	00d9      	lsls	r1, r3, #3
 8001caa:	23c0      	movs	r3, #192	; 0xc0
 8001cac:	0098      	lsls	r0, r3, #2
 8001cae:	1dbb      	adds	r3, r7, #6
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	9301      	str	r3, [sp, #4]
 8001cb4:	2380      	movs	r3, #128	; 0x80
 8001cb6:	9300      	str	r3, [sp, #0]
 8001cb8:	2340      	movs	r3, #64	; 0x40
 8001cba:	2220      	movs	r2, #32
 8001cbc:	f000 f876 	bl	8001dac <TFT_draw_symbol>
			break;
 8001cc0:	e064      	b.n	8001d8c <Choose_symbol_for_draw+0x23c>
	case 8:
		ReadFromFlash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001cc2:	2380      	movs	r3, #128	; 0x80
 8001cc4:	00da      	lsls	r2, r3, #3
 8001cc6:	4b34      	ldr	r3, [pc, #208]	; (8001d98 <Choose_symbol_for_draw+0x248>)
 8001cc8:	4836      	ldr	r0, [pc, #216]	; (8001da4 <Choose_symbol_for_draw+0x254>)
 8001cca:	0019      	movs	r1, r3
 8001ccc:	f7ff fa4e 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE62_8_POSITION,PAGE62_8_POSITION + SIZE_8_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 8001cd0:	2380      	movs	r3, #128	; 0x80
 8001cd2:	0059      	lsls	r1, r3, #1
 8001cd4:	1dbb      	adds	r3, r7, #6
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	9301      	str	r3, [sp, #4]
 8001cda:	2380      	movs	r3, #128	; 0x80
 8001cdc:	9300      	str	r3, [sp, #0]
 8001cde:	2340      	movs	r3, #64	; 0x40
 8001ce0:	2220      	movs	r2, #32
 8001ce2:	2000      	movs	r0, #0
 8001ce4:	f000 f862 	bl	8001dac <TFT_draw_symbol>
			break;
 8001ce8:	e050      	b.n	8001d8c <Choose_symbol_for_draw+0x23c>
	case 9:
		ReadFromFlash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001cea:	2380      	movs	r3, #128	; 0x80
 8001cec:	00da      	lsls	r2, r3, #3
 8001cee:	4b2a      	ldr	r3, [pc, #168]	; (8001d98 <Choose_symbol_for_draw+0x248>)
 8001cf0:	482c      	ldr	r0, [pc, #176]	; (8001da4 <Choose_symbol_for_draw+0x254>)
 8001cf2:	0019      	movs	r1, r3
 8001cf4:	f7ff fa3a 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE62_9_POSITION,PAGE62_9_POSITION + SIZE_9_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 8001cf8:	2380      	movs	r3, #128	; 0x80
 8001cfa:	0099      	lsls	r1, r3, #2
 8001cfc:	2380      	movs	r3, #128	; 0x80
 8001cfe:	0058      	lsls	r0, r3, #1
 8001d00:	1dbb      	adds	r3, r7, #6
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	9301      	str	r3, [sp, #4]
 8001d06:	2380      	movs	r3, #128	; 0x80
 8001d08:	9300      	str	r3, [sp, #0]
 8001d0a:	2340      	movs	r3, #64	; 0x40
 8001d0c:	2220      	movs	r2, #32
 8001d0e:	f000 f84d 	bl	8001dac <TFT_draw_symbol>
			break;
 8001d12:	e03b      	b.n	8001d8c <Choose_symbol_for_draw+0x23c>
	case 10:
		ReadFromFlash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001d14:	2380      	movs	r3, #128	; 0x80
 8001d16:	00da      	lsls	r2, r3, #3
 8001d18:	4b1f      	ldr	r3, [pc, #124]	; (8001d98 <Choose_symbol_for_draw+0x248>)
 8001d1a:	4822      	ldr	r0, [pc, #136]	; (8001da4 <Choose_symbol_for_draw+0x254>)
 8001d1c:	0019      	movs	r1, r3
 8001d1e:	f7ff fa25 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE62_CELSIUM_POSITION,PAGE62_CELSIUM_POSITION + CELSIUM_SIZE_BYTE, CELSIUM_WIDTH, CELSIUM_HEIGHT, START_ROW, start_col);
 8001d22:	2380      	movs	r3, #128	; 0x80
 8001d24:	00d9      	lsls	r1, r3, #3
 8001d26:	2380      	movs	r3, #128	; 0x80
 8001d28:	0098      	lsls	r0, r3, #2
 8001d2a:	1dbb      	adds	r3, r7, #6
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	9301      	str	r3, [sp, #4]
 8001d30:	2380      	movs	r3, #128	; 0x80
 8001d32:	9300      	str	r3, [sp, #0]
 8001d34:	2340      	movs	r3, #64	; 0x40
 8001d36:	2240      	movs	r2, #64	; 0x40
 8001d38:	f000 f838 	bl	8001dac <TFT_draw_symbol>
			break;
 8001d3c:	e026      	b.n	8001d8c <Choose_symbol_for_draw+0x23c>
	case 11:
		ReadFromFlash(PAGE63_FOR_DOT_MINUS, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001d3e:	2380      	movs	r3, #128	; 0x80
 8001d40:	00da      	lsls	r2, r3, #3
 8001d42:	4b15      	ldr	r3, [pc, #84]	; (8001d98 <Choose_symbol_for_draw+0x248>)
 8001d44:	4818      	ldr	r0, [pc, #96]	; (8001da8 <Choose_symbol_for_draw+0x258>)
 8001d46:	0019      	movs	r1, r3
 8001d48:	f7ff fa10 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE63_DOT_POSITION,PAGE63_DOT_POSITION + DOT_SIZE_BYTE, DOT_WIDTH, DOT_HEIGHT, START_ROW, start_col);
 8001d4c:	1dbb      	adds	r3, r7, #6
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	9301      	str	r3, [sp, #4]
 8001d52:	2380      	movs	r3, #128	; 0x80
 8001d54:	9300      	str	r3, [sp, #0]
 8001d56:	2340      	movs	r3, #64	; 0x40
 8001d58:	220a      	movs	r2, #10
 8001d5a:	2150      	movs	r1, #80	; 0x50
 8001d5c:	2000      	movs	r0, #0
 8001d5e:	f000 f825 	bl	8001dac <TFT_draw_symbol>
				break;
 8001d62:	e013      	b.n	8001d8c <Choose_symbol_for_draw+0x23c>
	case 12:
		ReadFromFlash(PAGE63_FOR_DOT_MINUS, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001d64:	2380      	movs	r3, #128	; 0x80
 8001d66:	00da      	lsls	r2, r3, #3
 8001d68:	4b0b      	ldr	r3, [pc, #44]	; (8001d98 <Choose_symbol_for_draw+0x248>)
 8001d6a:	480f      	ldr	r0, [pc, #60]	; (8001da8 <Choose_symbol_for_draw+0x258>)
 8001d6c:	0019      	movs	r1, r3
 8001d6e:	f7ff f9fd 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE63_MINUS_POSITION,PAGE63_MINUS_POSITION + MINUSE_SIZE_BYTE, MINUS_WIDTH, MINUS_HEIGHT, START_ROW, start_col);
 8001d72:	2380      	movs	r3, #128	; 0x80
 8001d74:	0059      	lsls	r1, r3, #1
 8001d76:	1dbb      	adds	r3, r7, #6
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	9301      	str	r3, [sp, #4]
 8001d7c:	2380      	movs	r3, #128	; 0x80
 8001d7e:	9300      	str	r3, [sp, #0]
 8001d80:	2340      	movs	r3, #64	; 0x40
 8001d82:	2216      	movs	r2, #22
 8001d84:	2050      	movs	r0, #80	; 0x50
 8001d86:	f000 f811 	bl	8001dac <TFT_draw_symbol>
				break;
 8001d8a:	46c0      	nop			; (mov r8, r8)
	}
}
 8001d8c:	46c0      	nop			; (mov r8, r8)
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	b002      	add	sp, #8
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	08003330 	.word	0x08003330
 8001d98:	20000098 	.word	0x20000098
 8001d9c:	0800f000 	.word	0x0800f000
 8001da0:	0800f400 	.word	0x0800f400
 8001da4:	0800f800 	.word	0x0800f800
 8001da8:	0800fc00 	.word	0x0800fc00

08001dac <TFT_draw_symbol>:

void TFT_draw_symbol(uint16_t start_position, uint16_t end_position, uint8_t symbol_width, uint8_t symbol_height, uint8_t start_row, uint8_t start_col) {
 8001dac:	b5b0      	push	{r4, r5, r7, lr}
 8001dae:	b086      	sub	sp, #24
 8001db0:	af02      	add	r7, sp, #8
 8001db2:	0005      	movs	r5, r0
 8001db4:	000c      	movs	r4, r1
 8001db6:	0010      	movs	r0, r2
 8001db8:	0019      	movs	r1, r3
 8001dba:	1dbb      	adds	r3, r7, #6
 8001dbc:	1c2a      	adds	r2, r5, #0
 8001dbe:	801a      	strh	r2, [r3, #0]
 8001dc0:	1d3b      	adds	r3, r7, #4
 8001dc2:	1c22      	adds	r2, r4, #0
 8001dc4:	801a      	strh	r2, [r3, #0]
 8001dc6:	1cfb      	adds	r3, r7, #3
 8001dc8:	1c02      	adds	r2, r0, #0
 8001dca:	701a      	strb	r2, [r3, #0]
 8001dcc:	1cbb      	adds	r3, r7, #2
 8001dce:	1c0a      	adds	r2, r1, #0
 8001dd0:	701a      	strb	r2, [r3, #0]
	uint16_t parcel = (end_position - start_position) / AMOUNT_OF_PARCEL;
 8001dd2:	1d3b      	adds	r3, r7, #4
 8001dd4:	881a      	ldrh	r2, [r3, #0]
 8001dd6:	1dbb      	adds	r3, r7, #6
 8001dd8:	881b      	ldrh	r3, [r3, #0]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	d500      	bpl.n	8001de0 <TFT_draw_symbol+0x34>
 8001dde:	3303      	adds	r3, #3
 8001de0:	109b      	asrs	r3, r3, #2
 8001de2:	001a      	movs	r2, r3
 8001de4:	2308      	movs	r3, #8
 8001de6:	18fb      	adds	r3, r7, r3
 8001de8:	801a      	strh	r2, [r3, #0]
	for(uint8_t parcel_iter = 0; parcel_iter < AMOUNT_OF_PARCEL; parcel_iter++) {
 8001dea:	230f      	movs	r3, #15
 8001dec:	18fb      	adds	r3, r7, r3
 8001dee:	2200      	movs	r2, #0
 8001df0:	701a      	strb	r2, [r3, #0]
 8001df2:	e0cc      	b.n	8001f8e <TFT_draw_symbol+0x1e2>
		for(uint16_t i = start_position + parcel_iter * parcel; i < start_position + parcel + parcel_iter * parcel; i++) {
 8001df4:	230f      	movs	r3, #15
 8001df6:	18fb      	adds	r3, r7, r3
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	2208      	movs	r2, #8
 8001dfe:	18ba      	adds	r2, r7, r2
 8001e00:	8812      	ldrh	r2, [r2, #0]
 8001e02:	4353      	muls	r3, r2
 8001e04:	b299      	uxth	r1, r3
 8001e06:	230c      	movs	r3, #12
 8001e08:	18fb      	adds	r3, r7, r3
 8001e0a:	1dba      	adds	r2, r7, #6
 8001e0c:	8812      	ldrh	r2, [r2, #0]
 8001e0e:	188a      	adds	r2, r1, r2
 8001e10:	801a      	strh	r2, [r3, #0]
 8001e12:	e055      	b.n	8001ec0 <TFT_draw_symbol+0x114>
			for(uint16_t j = 0; j < 8; j++) {
 8001e14:	230a      	movs	r3, #10
 8001e16:	18fb      	adds	r3, r7, r3
 8001e18:	2200      	movs	r2, #0
 8001e1a:	801a      	strh	r2, [r3, #0]
 8001e1c:	e044      	b.n	8001ea8 <TFT_draw_symbol+0xfc>
				if((mat_for_symbol[i] << j) & 0x80) {
 8001e1e:	230c      	movs	r3, #12
 8001e20:	18fb      	adds	r3, r7, r3
 8001e22:	881b      	ldrh	r3, [r3, #0]
 8001e24:	4a5f      	ldr	r2, [pc, #380]	; (8001fa4 <TFT_draw_symbol+0x1f8>)
 8001e26:	5cd3      	ldrb	r3, [r2, r3]
 8001e28:	001a      	movs	r2, r3
 8001e2a:	230a      	movs	r3, #10
 8001e2c:	18fb      	adds	r3, r7, r3
 8001e2e:	881b      	ldrh	r3, [r3, #0]
 8001e30:	409a      	lsls	r2, r3
 8001e32:	0013      	movs	r3, r2
 8001e34:	2280      	movs	r2, #128	; 0x80
 8001e36:	4013      	ands	r3, r2
 8001e38:	d017      	beq.n	8001e6a <TFT_draw_symbol+0xbe>
					color_mat[8*(i - start_position - parcel_iter * parcel) + j] = 0x0000;
 8001e3a:	230c      	movs	r3, #12
 8001e3c:	18fb      	adds	r3, r7, r3
 8001e3e:	881a      	ldrh	r2, [r3, #0]
 8001e40:	1dbb      	adds	r3, r7, #6
 8001e42:	881b      	ldrh	r3, [r3, #0]
 8001e44:	1ad2      	subs	r2, r2, r3
 8001e46:	230f      	movs	r3, #15
 8001e48:	18fb      	adds	r3, r7, r3
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	2108      	movs	r1, #8
 8001e4e:	1879      	adds	r1, r7, r1
 8001e50:	8809      	ldrh	r1, [r1, #0]
 8001e52:	434b      	muls	r3, r1
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	00da      	lsls	r2, r3, #3
 8001e58:	230a      	movs	r3, #10
 8001e5a:	18fb      	adds	r3, r7, r3
 8001e5c:	881b      	ldrh	r3, [r3, #0]
 8001e5e:	18d2      	adds	r2, r2, r3
 8001e60:	4b51      	ldr	r3, [pc, #324]	; (8001fa8 <TFT_draw_symbol+0x1fc>)
 8001e62:	0052      	lsls	r2, r2, #1
 8001e64:	2100      	movs	r1, #0
 8001e66:	52d1      	strh	r1, [r2, r3]
					continue;
 8001e68:	e017      	b.n	8001e9a <TFT_draw_symbol+0xee>
				}
				color_mat[8*(i - start_position - parcel_iter * parcel) + j] = 0xFFFF;
 8001e6a:	230c      	movs	r3, #12
 8001e6c:	18fb      	adds	r3, r7, r3
 8001e6e:	881a      	ldrh	r2, [r3, #0]
 8001e70:	1dbb      	adds	r3, r7, #6
 8001e72:	881b      	ldrh	r3, [r3, #0]
 8001e74:	1ad2      	subs	r2, r2, r3
 8001e76:	230f      	movs	r3, #15
 8001e78:	18fb      	adds	r3, r7, r3
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	2108      	movs	r1, #8
 8001e7e:	1879      	adds	r1, r7, r1
 8001e80:	8809      	ldrh	r1, [r1, #0]
 8001e82:	434b      	muls	r3, r1
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	00da      	lsls	r2, r3, #3
 8001e88:	230a      	movs	r3, #10
 8001e8a:	18fb      	adds	r3, r7, r3
 8001e8c:	881b      	ldrh	r3, [r3, #0]
 8001e8e:	18d2      	adds	r2, r2, r3
 8001e90:	4b45      	ldr	r3, [pc, #276]	; (8001fa8 <TFT_draw_symbol+0x1fc>)
 8001e92:	0052      	lsls	r2, r2, #1
 8001e94:	2101      	movs	r1, #1
 8001e96:	4249      	negs	r1, r1
 8001e98:	52d1      	strh	r1, [r2, r3]
			for(uint16_t j = 0; j < 8; j++) {
 8001e9a:	230a      	movs	r3, #10
 8001e9c:	18fb      	adds	r3, r7, r3
 8001e9e:	881a      	ldrh	r2, [r3, #0]
 8001ea0:	230a      	movs	r3, #10
 8001ea2:	18fb      	adds	r3, r7, r3
 8001ea4:	3201      	adds	r2, #1
 8001ea6:	801a      	strh	r2, [r3, #0]
 8001ea8:	230a      	movs	r3, #10
 8001eaa:	18fb      	adds	r3, r7, r3
 8001eac:	881b      	ldrh	r3, [r3, #0]
 8001eae:	2b07      	cmp	r3, #7
 8001eb0:	d9b5      	bls.n	8001e1e <TFT_draw_symbol+0x72>
		for(uint16_t i = start_position + parcel_iter * parcel; i < start_position + parcel + parcel_iter * parcel; i++) {
 8001eb2:	230c      	movs	r3, #12
 8001eb4:	18fb      	adds	r3, r7, r3
 8001eb6:	881a      	ldrh	r2, [r3, #0]
 8001eb8:	230c      	movs	r3, #12
 8001eba:	18fb      	adds	r3, r7, r3
 8001ebc:	3201      	adds	r2, #1
 8001ebe:	801a      	strh	r2, [r3, #0]
 8001ec0:	230c      	movs	r3, #12
 8001ec2:	18fb      	adds	r3, r7, r3
 8001ec4:	881a      	ldrh	r2, [r3, #0]
 8001ec6:	1dbb      	adds	r3, r7, #6
 8001ec8:	8819      	ldrh	r1, [r3, #0]
 8001eca:	2308      	movs	r3, #8
 8001ecc:	18fb      	adds	r3, r7, r3
 8001ece:	881b      	ldrh	r3, [r3, #0]
 8001ed0:	18c9      	adds	r1, r1, r3
 8001ed2:	230f      	movs	r3, #15
 8001ed4:	18fb      	adds	r3, r7, r3
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	2008      	movs	r0, #8
 8001eda:	1838      	adds	r0, r7, r0
 8001edc:	8800      	ldrh	r0, [r0, #0]
 8001ede:	4343      	muls	r3, r0
 8001ee0:	18cb      	adds	r3, r1, r3
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	db96      	blt.n	8001e14 <TFT_draw_symbol+0x68>
			}
		}
		TFT_set_region(0x00, start_row + symbol_height / AMOUNT_OF_PARCEL * parcel_iter, start_row + symbol_height / AMOUNT_OF_PARCEL + symbol_height / AMOUNT_OF_PARCEL * parcel_iter - 1, start_col, start_col + symbol_width - 1);
 8001ee6:	2320      	movs	r3, #32
 8001ee8:	18fb      	adds	r3, r7, r3
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	b29a      	uxth	r2, r3
 8001eee:	1cbb      	adds	r3, r7, #2
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	089b      	lsrs	r3, r3, #2
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	210f      	movs	r1, #15
 8001efa:	1879      	adds	r1, r7, r1
 8001efc:	7809      	ldrb	r1, [r1, #0]
 8001efe:	b289      	uxth	r1, r1
 8001f00:	434b      	muls	r3, r1
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	18d3      	adds	r3, r2, r3
 8001f06:	b298      	uxth	r0, r3
 8001f08:	2320      	movs	r3, #32
 8001f0a:	18fb      	adds	r3, r7, r3
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	b29a      	uxth	r2, r3
 8001f10:	1cbb      	adds	r3, r7, #2
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	089b      	lsrs	r3, r3, #2
 8001f16:	b2db      	uxtb	r3, r3
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	18d3      	adds	r3, r2, r3
 8001f1c:	b29a      	uxth	r2, r3
 8001f1e:	1cbb      	adds	r3, r7, #2
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	089b      	lsrs	r3, r3, #2
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	210f      	movs	r1, #15
 8001f2a:	1879      	adds	r1, r7, r1
 8001f2c:	7809      	ldrb	r1, [r1, #0]
 8001f2e:	b289      	uxth	r1, r1
 8001f30:	434b      	muls	r3, r1
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	18d3      	adds	r3, r2, r3
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	3b01      	subs	r3, #1
 8001f3a:	b299      	uxth	r1, r3
 8001f3c:	2324      	movs	r3, #36	; 0x24
 8001f3e:	18fb      	adds	r3, r7, r3
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	b29c      	uxth	r4, r3
 8001f44:	2324      	movs	r3, #36	; 0x24
 8001f46:	18fb      	adds	r3, r7, r3
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	b29a      	uxth	r2, r3
 8001f4c:	1cfb      	adds	r3, r7, #3
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	18d3      	adds	r3, r2, r3
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	3b01      	subs	r3, #1
 8001f58:	b29b      	uxth	r3, r3
 8001f5a:	9300      	str	r3, [sp, #0]
 8001f5c:	0023      	movs	r3, r4
 8001f5e:	000a      	movs	r2, r1
 8001f60:	0001      	movs	r1, r0
 8001f62:	2000      	movs	r0, #0
 8001f64:	f000 f9b8 	bl	80022d8 <TFT_set_region>
		Set_DC_data();
 8001f68:	f000 f83a 	bl	8001fe0 <Set_DC_data>
		spi1_SendDataDMA(&color_mat[0], parcel*8);
 8001f6c:	2308      	movs	r3, #8
 8001f6e:	18fb      	adds	r3, r7, r3
 8001f70:	881b      	ldrh	r3, [r3, #0]
 8001f72:	00db      	lsls	r3, r3, #3
 8001f74:	b29a      	uxth	r2, r3
 8001f76:	4b0c      	ldr	r3, [pc, #48]	; (8001fa8 <TFT_draw_symbol+0x1fc>)
 8001f78:	0011      	movs	r1, r2
 8001f7a:	0018      	movs	r0, r3
 8001f7c:	f7ff fb18 	bl	80015b0 <spi1_SendDataDMA>
	for(uint8_t parcel_iter = 0; parcel_iter < AMOUNT_OF_PARCEL; parcel_iter++) {
 8001f80:	230f      	movs	r3, #15
 8001f82:	18fb      	adds	r3, r7, r3
 8001f84:	781a      	ldrb	r2, [r3, #0]
 8001f86:	230f      	movs	r3, #15
 8001f88:	18fb      	adds	r3, r7, r3
 8001f8a:	3201      	adds	r2, #1
 8001f8c:	701a      	strb	r2, [r3, #0]
 8001f8e:	230f      	movs	r3, #15
 8001f90:	18fb      	adds	r3, r7, r3
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	2b03      	cmp	r3, #3
 8001f96:	d800      	bhi.n	8001f9a <TFT_draw_symbol+0x1ee>
 8001f98:	e72c      	b.n	8001df4 <TFT_draw_symbol+0x48>
	}
}
 8001f9a:	46c0      	nop			; (mov r8, r8)
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	b004      	add	sp, #16
 8001fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8001fa2:	46c0      	nop			; (mov r8, r8)
 8001fa4:	20000098 	.word	0x20000098
 8001fa8:	20000498 	.word	0x20000498

08001fac <TFT_reset>:

void DC_clear() {
	PORT_SPI->ODR &= ~(1 << PA_DC);
}

void TFT_reset() {
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
	PORT_SPI->ODR |= (1 << PA_RST);
 8001fb0:	2390      	movs	r3, #144	; 0x90
 8001fb2:	05db      	lsls	r3, r3, #23
 8001fb4:	2290      	movs	r2, #144	; 0x90
 8001fb6:	05d2      	lsls	r2, r2, #23
 8001fb8:	6952      	ldr	r2, [r2, #20]
 8001fba:	2108      	movs	r1, #8
 8001fbc:	430a      	orrs	r2, r1
 8001fbe:	615a      	str	r2, [r3, #20]
}
 8001fc0:	46c0      	nop			; (mov r8, r8)
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <Set_DC_cmd>:

void Set_DC_cmd() {
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	af00      	add	r7, sp, #0
	PORT_SPI->ODR &= ~(1 << PA_DC);
 8001fca:	2390      	movs	r3, #144	; 0x90
 8001fcc:	05db      	lsls	r3, r3, #23
 8001fce:	2290      	movs	r2, #144	; 0x90
 8001fd0:	05d2      	lsls	r2, r2, #23
 8001fd2:	6952      	ldr	r2, [r2, #20]
 8001fd4:	2140      	movs	r1, #64	; 0x40
 8001fd6:	438a      	bics	r2, r1
 8001fd8:	615a      	str	r2, [r3, #20]
}
 8001fda:	46c0      	nop			; (mov r8, r8)
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <Set_DC_data>:

void Set_DC_data() {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
	PORT_SPI->ODR |= (1 << PA_DC);
 8001fe4:	2390      	movs	r3, #144	; 0x90
 8001fe6:	05db      	lsls	r3, r3, #23
 8001fe8:	2290      	movs	r2, #144	; 0x90
 8001fea:	05d2      	lsls	r2, r2, #23
 8001fec:	6952      	ldr	r2, [r2, #20]
 8001fee:	2140      	movs	r1, #64	; 0x40
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	615a      	str	r2, [r3, #20]
}
 8001ff4:	46c0      	nop			; (mov r8, r8)
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <TFT_send_cmd>:

void TFT_send_cmd(uint8_t cmd, uint8_t *data, uint8_t size) {
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b086      	sub	sp, #24
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6039      	str	r1, [r7, #0]
 8002002:	0011      	movs	r1, r2
 8002004:	1dfb      	adds	r3, r7, #7
 8002006:	1c02      	adds	r2, r0, #0
 8002008:	701a      	strb	r2, [r3, #0]
 800200a:	1dbb      	adds	r3, r7, #6
 800200c:	1c0a      	adds	r2, r1, #0
 800200e:	701a      	strb	r2, [r3, #0]
	Set_DC_cmd();
 8002010:	f7ff ffd9 	bl	8001fc6 <Set_DC_cmd>
	for (int i = 0; i < 10; i++);
 8002014:	2300      	movs	r3, #0
 8002016:	617b      	str	r3, [r7, #20]
 8002018:	e002      	b.n	8002020 <TFT_send_cmd+0x26>
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	3301      	adds	r3, #1
 800201e:	617b      	str	r3, [r7, #20]
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	2b09      	cmp	r3, #9
 8002024:	ddf9      	ble.n	800201a <TFT_send_cmd+0x20>
	spi1_Send1byte(&cmd, 1);
 8002026:	1dfb      	adds	r3, r7, #7
 8002028:	2101      	movs	r1, #1
 800202a:	0018      	movs	r0, r3
 800202c:	f7ff fafe 	bl	800162c <spi1_Send1byte>
	for (int i = 0; i < 10; i++);
 8002030:	2300      	movs	r3, #0
 8002032:	613b      	str	r3, [r7, #16]
 8002034:	e002      	b.n	800203c <TFT_send_cmd+0x42>
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	3301      	adds	r3, #1
 800203a:	613b      	str	r3, [r7, #16]
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	2b09      	cmp	r3, #9
 8002040:	ddf9      	ble.n	8002036 <TFT_send_cmd+0x3c>

	if (size == 0) {
 8002042:	1dbb      	adds	r3, r7, #6
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d01b      	beq.n	8002082 <TFT_send_cmd+0x88>
		return;
	}

	Set_DC_data();
 800204a:	f7ff ffc9 	bl	8001fe0 <Set_DC_data>
	for (int i = 0; i < 10; i++);
 800204e:	2300      	movs	r3, #0
 8002050:	60fb      	str	r3, [r7, #12]
 8002052:	e002      	b.n	800205a <TFT_send_cmd+0x60>
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	3301      	adds	r3, #1
 8002058:	60fb      	str	r3, [r7, #12]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2b09      	cmp	r3, #9
 800205e:	ddf9      	ble.n	8002054 <TFT_send_cmd+0x5a>
	spi1_Send1byte(&data[0], size);
 8002060:	1dbb      	adds	r3, r7, #6
 8002062:	781a      	ldrb	r2, [r3, #0]
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	0011      	movs	r1, r2
 8002068:	0018      	movs	r0, r3
 800206a:	f7ff fadf 	bl	800162c <spi1_Send1byte>
	for (int i = 0; i < 10; i++);
 800206e:	2300      	movs	r3, #0
 8002070:	60bb      	str	r3, [r7, #8]
 8002072:	e002      	b.n	800207a <TFT_send_cmd+0x80>
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	3301      	adds	r3, #1
 8002078:	60bb      	str	r3, [r7, #8]
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	2b09      	cmp	r3, #9
 800207e:	ddf9      	ble.n	8002074 <TFT_send_cmd+0x7a>
 8002080:	e000      	b.n	8002084 <TFT_send_cmd+0x8a>
		return;
 8002082:	46c0      	nop			; (mov r8, r8)
}
 8002084:	46bd      	mov	sp, r7
 8002086:	b006      	add	sp, #24
 8002088:	bd80      	pop	{r7, pc}
	...

0800208c <TFT_init>:

void TFT_init() {
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
  init_GPIO_for_SPI();
 8002092:	f7ff f959 	bl	8001348 <init_GPIO_for_SPI>
  SPI1_Master_init(8);
 8002096:	2008      	movs	r0, #8
 8002098:	f7ff f982 	bl	80013a0 <SPI1_Master_init>
  TFT_reset();
 800209c:	f7ff ff86 	bl	8001fac <TFT_reset>
  for (int i = 0; i < 150000; i++);
 80020a0:	2300      	movs	r3, #0
 80020a2:	607b      	str	r3, [r7, #4]
 80020a4:	e002      	b.n	80020ac <TFT_init+0x20>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	3301      	adds	r3, #1
 80020aa:	607b      	str	r3, [r7, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a0f      	ldr	r2, [pc, #60]	; (80020ec <TFT_init+0x60>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	ddf8      	ble.n	80020a6 <TFT_init+0x1a>

  TFT_cmd_sleep_out();
 80020b4:	f000 f81e 	bl	80020f4 <TFT_cmd_sleep_out>
  TFT_display_normal_mode();
 80020b8:	f000 f83a 	bl	8002130 <TFT_display_normal_mode>
  TFT_display_on();
 80020bc:	f000 f852 	bl	8002164 <TFT_display_on>
  TFT_pixel_format();
 80020c0:	f000 f865 	bl	800218e <TFT_pixel_format>
  TFT_clearAllDisplay(0x00, 0x00, 0x00);	//purple
 80020c4:	2200      	movs	r2, #0
 80020c6:	2100      	movs	r1, #0
 80020c8:	2000      	movs	r0, #0
 80020ca:	f000 f879 	bl	80021c0 <TFT_clearAllDisplay>
  for(int i = 0; i < 80000; i++);
 80020ce:	2300      	movs	r3, #0
 80020d0:	603b      	str	r3, [r7, #0]
 80020d2:	e002      	b.n	80020da <TFT_init+0x4e>
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	3301      	adds	r3, #1
 80020d8:	603b      	str	r3, [r7, #0]
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	4a04      	ldr	r2, [pc, #16]	; (80020f0 <TFT_init+0x64>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	ddf8      	ble.n	80020d4 <TFT_init+0x48>
}
 80020e2:	46c0      	nop			; (mov r8, r8)
 80020e4:	46bd      	mov	sp, r7
 80020e6:	b002      	add	sp, #8
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	46c0      	nop			; (mov r8, r8)
 80020ec:	000249ef 	.word	0x000249ef
 80020f0:	0001387f 	.word	0x0001387f

080020f4 <TFT_cmd_sleep_out>:

void TFT_cmd_sleep_out() {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
	uint8_t data = 0x11;
 80020fa:	1cfb      	adds	r3, r7, #3
 80020fc:	2211      	movs	r2, #17
 80020fe:	701a      	strb	r2, [r3, #0]
	TFT_send_cmd(data, 0, 0);
 8002100:	1cfb      	adds	r3, r7, #3
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	2200      	movs	r2, #0
 8002106:	2100      	movs	r1, #0
 8002108:	0018      	movs	r0, r3
 800210a:	f7ff ff76 	bl	8001ffa <TFT_send_cmd>
	for (int i = 0; i < 500000; i++);
 800210e:	2300      	movs	r3, #0
 8002110:	607b      	str	r3, [r7, #4]
 8002112:	e002      	b.n	800211a <TFT_cmd_sleep_out+0x26>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	3301      	adds	r3, #1
 8002118:	607b      	str	r3, [r7, #4]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a03      	ldr	r2, [pc, #12]	; (800212c <TFT_cmd_sleep_out+0x38>)
 800211e:	4293      	cmp	r3, r2
 8002120:	ddf8      	ble.n	8002114 <TFT_cmd_sleep_out+0x20>
}
 8002122:	46c0      	nop			; (mov r8, r8)
 8002124:	46bd      	mov	sp, r7
 8002126:	b002      	add	sp, #8
 8002128:	bd80      	pop	{r7, pc}
 800212a:	46c0      	nop			; (mov r8, r8)
 800212c:	0007a11f 	.word	0x0007a11f

08002130 <TFT_display_normal_mode>:

void TFT_display_normal_mode() {
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
	uint8_t data = 0x13;
 8002136:	1cfb      	adds	r3, r7, #3
 8002138:	2213      	movs	r2, #19
 800213a:	701a      	strb	r2, [r3, #0]
	TFT_send_cmd(data, 0, 0);
 800213c:	1cfb      	adds	r3, r7, #3
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	2200      	movs	r2, #0
 8002142:	2100      	movs	r1, #0
 8002144:	0018      	movs	r0, r3
 8002146:	f7ff ff58 	bl	8001ffa <TFT_send_cmd>
	for (int i = 0; i < 100; i++);
 800214a:	2300      	movs	r3, #0
 800214c:	607b      	str	r3, [r7, #4]
 800214e:	e002      	b.n	8002156 <TFT_display_normal_mode+0x26>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	3301      	adds	r3, #1
 8002154:	607b      	str	r3, [r7, #4]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2b63      	cmp	r3, #99	; 0x63
 800215a:	ddf9      	ble.n	8002150 <TFT_display_normal_mode+0x20>
}
 800215c:	46c0      	nop			; (mov r8, r8)
 800215e:	46bd      	mov	sp, r7
 8002160:	b002      	add	sp, #8
 8002162:	bd80      	pop	{r7, pc}

08002164 <TFT_display_on>:

void TFT_display_on() {
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
	TFT_send_cmd(0x29, 0, 0);
 800216a:	2200      	movs	r2, #0
 800216c:	2100      	movs	r1, #0
 800216e:	2029      	movs	r0, #41	; 0x29
 8002170:	f7ff ff43 	bl	8001ffa <TFT_send_cmd>
	for (int i = 0; i < 100; i++);
 8002174:	2300      	movs	r3, #0
 8002176:	607b      	str	r3, [r7, #4]
 8002178:	e002      	b.n	8002180 <TFT_display_on+0x1c>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	3301      	adds	r3, #1
 800217e:	607b      	str	r3, [r7, #4]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2b63      	cmp	r3, #99	; 0x63
 8002184:	ddf9      	ble.n	800217a <TFT_display_on+0x16>
}
 8002186:	46c0      	nop			; (mov r8, r8)
 8002188:	46bd      	mov	sp, r7
 800218a:	b002      	add	sp, #8
 800218c:	bd80      	pop	{r7, pc}

0800218e <TFT_pixel_format>:

void TFT_pixel_format() {
 800218e:	b580      	push	{r7, lr}
 8002190:	b082      	sub	sp, #8
 8002192:	af00      	add	r7, sp, #0
	uint8_t data = 0x55;	//pixel forma is 565 bit
 8002194:	1cfb      	adds	r3, r7, #3
 8002196:	2255      	movs	r2, #85	; 0x55
 8002198:	701a      	strb	r2, [r3, #0]
	TFT_send_cmd(0x3A, &data, 1);
 800219a:	1cfb      	adds	r3, r7, #3
 800219c:	2201      	movs	r2, #1
 800219e:	0019      	movs	r1, r3
 80021a0:	203a      	movs	r0, #58	; 0x3a
 80021a2:	f7ff ff2a 	bl	8001ffa <TFT_send_cmd>
	for (int i = 0; i < 100; i++);
 80021a6:	2300      	movs	r3, #0
 80021a8:	607b      	str	r3, [r7, #4]
 80021aa:	e002      	b.n	80021b2 <TFT_pixel_format+0x24>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	3301      	adds	r3, #1
 80021b0:	607b      	str	r3, [r7, #4]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2b63      	cmp	r3, #99	; 0x63
 80021b6:	ddf9      	ble.n	80021ac <TFT_pixel_format+0x1e>
}
 80021b8:	46c0      	nop			; (mov r8, r8)
 80021ba:	46bd      	mov	sp, r7
 80021bc:	b002      	add	sp, #8
 80021be:	bd80      	pop	{r7, pc}

080021c0 <TFT_clearAllDisplay>:

static uint16_t count_pixels;
void TFT_clearAllDisplay(uint8_t red, uint8_t green, uint8_t blue) {
 80021c0:	b590      	push	{r4, r7, lr}
 80021c2:	b087      	sub	sp, #28
 80021c4:	af02      	add	r7, sp, #8
 80021c6:	0004      	movs	r4, r0
 80021c8:	0008      	movs	r0, r1
 80021ca:	0011      	movs	r1, r2
 80021cc:	1dfb      	adds	r3, r7, #7
 80021ce:	1c22      	adds	r2, r4, #0
 80021d0:	701a      	strb	r2, [r3, #0]
 80021d2:	1dbb      	adds	r3, r7, #6
 80021d4:	1c02      	adds	r2, r0, #0
 80021d6:	701a      	strb	r2, [r3, #0]
 80021d8:	1d7b      	adds	r3, r7, #5
 80021da:	1c0a      	adds	r2, r1, #0
 80021dc:	701a      	strb	r2, [r3, #0]
	uint16_t row_start = 0;
 80021de:	230e      	movs	r3, #14
 80021e0:	18fb      	adds	r3, r7, r3
 80021e2:	2200      	movs	r2, #0
 80021e4:	801a      	strh	r2, [r3, #0]
	uint16_t row_end = 0x10;
 80021e6:	230c      	movs	r3, #12
 80021e8:	18fb      	adds	r3, r7, r3
 80021ea:	2210      	movs	r2, #16
 80021ec:	801a      	strh	r2, [r3, #0]

	for (;;) {
		TFT_set_region(0x00, row_start, row_end, 0, 240);
 80021ee:	230c      	movs	r3, #12
 80021f0:	18fb      	adds	r3, r7, r3
 80021f2:	881a      	ldrh	r2, [r3, #0]
 80021f4:	230e      	movs	r3, #14
 80021f6:	18fb      	adds	r3, r7, r3
 80021f8:	8819      	ldrh	r1, [r3, #0]
 80021fa:	23f0      	movs	r3, #240	; 0xf0
 80021fc:	9300      	str	r3, [sp, #0]
 80021fe:	2300      	movs	r3, #0
 8002200:	2000      	movs	r0, #0
 8002202:	f000 f869 	bl	80022d8 <TFT_set_region>
		TFT_colorise(red, green, blue);
 8002206:	1d7b      	adds	r3, r7, #5
 8002208:	781a      	ldrb	r2, [r3, #0]
 800220a:	1dbb      	adds	r3, r7, #6
 800220c:	7819      	ldrb	r1, [r3, #0]
 800220e:	1dfb      	adds	r3, r7, #7
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	0018      	movs	r0, r3
 8002214:	f000 f8ac 	bl	8002370 <TFT_colorise>
		row_start += 0x10;
 8002218:	230e      	movs	r3, #14
 800221a:	18fb      	adds	r3, r7, r3
 800221c:	220e      	movs	r2, #14
 800221e:	18ba      	adds	r2, r7, r2
 8002220:	8812      	ldrh	r2, [r2, #0]
 8002222:	3210      	adds	r2, #16
 8002224:	801a      	strh	r2, [r3, #0]
		row_end += 0x10;
 8002226:	230c      	movs	r3, #12
 8002228:	18fb      	adds	r3, r7, r3
 800222a:	220c      	movs	r2, #12
 800222c:	18ba      	adds	r2, r7, r2
 800222e:	8812      	ldrh	r2, [r2, #0]
 8002230:	3210      	adds	r2, #16
 8002232:	801a      	strh	r2, [r3, #0]

		if (row_start > 320) {
 8002234:	230e      	movs	r3, #14
 8002236:	18fb      	adds	r3, r7, r3
 8002238:	881a      	ldrh	r2, [r3, #0]
 800223a:	23a0      	movs	r3, #160	; 0xa0
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	429a      	cmp	r2, r3
 8002240:	d908      	bls.n	8002254 <TFT_clearAllDisplay+0x94>
			row_end = 0x10;
 8002242:	230c      	movs	r3, #12
 8002244:	18fb      	adds	r3, r7, r3
 8002246:	2210      	movs	r2, #16
 8002248:	801a      	strh	r2, [r3, #0]
			row_start = 0;
 800224a:	230e      	movs	r3, #14
 800224c:	18fb      	adds	r3, r7, r3
 800224e:	2200      	movs	r2, #0
 8002250:	801a      	strh	r2, [r3, #0]
			break;
 8002252:	e00a      	b.n	800226a <TFT_clearAllDisplay+0xaa>
		}

		for (int i = 0; i < 20000; i++);
 8002254:	2300      	movs	r3, #0
 8002256:	60bb      	str	r3, [r7, #8]
 8002258:	e002      	b.n	8002260 <TFT_clearAllDisplay+0xa0>
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	3301      	adds	r3, #1
 800225e:	60bb      	str	r3, [r7, #8]
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	4a04      	ldr	r2, [pc, #16]	; (8002274 <TFT_clearAllDisplay+0xb4>)
 8002264:	4293      	cmp	r3, r2
 8002266:	ddf8      	ble.n	800225a <TFT_clearAllDisplay+0x9a>
		TFT_set_region(0x00, row_start, row_end, 0, 240);
 8002268:	e7c1      	b.n	80021ee <TFT_clearAllDisplay+0x2e>
	}
}
 800226a:	46c0      	nop			; (mov r8, r8)
 800226c:	46bd      	mov	sp, r7
 800226e:	b005      	add	sp, #20
 8002270:	bd90      	pop	{r4, r7, pc}
 8002272:	46c0      	nop			; (mov r8, r8)
 8002274:	00004e1f 	.word	0x00004e1f

08002278 <TFT_clearPartDisplay>:

void TFT_clearPartDisplay(uint8_t red, uint8_t green, uint8_t blue) {
 8002278:	b590      	push	{r4, r7, lr}
 800227a:	b087      	sub	sp, #28
 800227c:	af02      	add	r7, sp, #8
 800227e:	0004      	movs	r4, r0
 8002280:	0008      	movs	r0, r1
 8002282:	0011      	movs	r1, r2
 8002284:	1dfb      	adds	r3, r7, #7
 8002286:	1c22      	adds	r2, r4, #0
 8002288:	701a      	strb	r2, [r3, #0]
 800228a:	1dbb      	adds	r3, r7, #6
 800228c:	1c02      	adds	r2, r0, #0
 800228e:	701a      	strb	r2, [r3, #0]
 8002290:	1d7b      	adds	r3, r7, #5
 8002292:	1c0a      	adds	r2, r1, #0
 8002294:	701a      	strb	r2, [r3, #0]
	TFT_set_region(0x00, 128, 192, 0, 240);
 8002296:	23f0      	movs	r3, #240	; 0xf0
 8002298:	9300      	str	r3, [sp, #0]
 800229a:	2300      	movs	r3, #0
 800229c:	22c0      	movs	r2, #192	; 0xc0
 800229e:	2180      	movs	r1, #128	; 0x80
 80022a0:	2000      	movs	r0, #0
 80022a2:	f000 f819 	bl	80022d8 <TFT_set_region>
	TFT_colorise(red, green, blue);
 80022a6:	1d7b      	adds	r3, r7, #5
 80022a8:	781a      	ldrb	r2, [r3, #0]
 80022aa:	1dbb      	adds	r3, r7, #6
 80022ac:	7819      	ldrb	r1, [r3, #0]
 80022ae:	1dfb      	adds	r3, r7, #7
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	0018      	movs	r0, r3
 80022b4:	f000 f85c 	bl	8002370 <TFT_colorise>
	for(int i = 0; i < 30000; i++);
 80022b8:	2300      	movs	r3, #0
 80022ba:	60fb      	str	r3, [r7, #12]
 80022bc:	e002      	b.n	80022c4 <TFT_clearPartDisplay+0x4c>
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	3301      	adds	r3, #1
 80022c2:	60fb      	str	r3, [r7, #12]
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	4a03      	ldr	r2, [pc, #12]	; (80022d4 <TFT_clearPartDisplay+0x5c>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	ddf8      	ble.n	80022be <TFT_clearPartDisplay+0x46>
}
 80022cc:	46c0      	nop			; (mov r8, r8)
 80022ce:	46bd      	mov	sp, r7
 80022d0:	b005      	add	sp, #20
 80022d2:	bd90      	pop	{r4, r7, pc}
 80022d4:	0000752f 	.word	0x0000752f

080022d8 <TFT_set_region>:


void TFT_set_region(uint8_t data, uint16_t row_start, uint16_t row_end, uint16_t col_start, uint16_t col_end) {
 80022d8:	b5b0      	push	{r4, r5, r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	0005      	movs	r5, r0
 80022e0:	000c      	movs	r4, r1
 80022e2:	0010      	movs	r0, r2
 80022e4:	0019      	movs	r1, r3
 80022e6:	1dfb      	adds	r3, r7, #7
 80022e8:	1c2a      	adds	r2, r5, #0
 80022ea:	701a      	strb	r2, [r3, #0]
 80022ec:	1d3b      	adds	r3, r7, #4
 80022ee:	1c22      	adds	r2, r4, #0
 80022f0:	801a      	strh	r2, [r3, #0]
 80022f2:	1cbb      	adds	r3, r7, #2
 80022f4:	1c02      	adds	r2, r0, #0
 80022f6:	801a      	strh	r2, [r3, #0]
 80022f8:	003b      	movs	r3, r7
 80022fa:	1c0a      	adds	r2, r1, #0
 80022fc:	801a      	strh	r2, [r3, #0]
	count_pixels = (row_end - row_start) * (col_end - col_start);
 80022fe:	1cba      	adds	r2, r7, #2
 8002300:	1d3b      	adds	r3, r7, #4
 8002302:	8812      	ldrh	r2, [r2, #0]
 8002304:	881b      	ldrh	r3, [r3, #0]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	b29b      	uxth	r3, r3
 800230a:	2220      	movs	r2, #32
 800230c:	18b9      	adds	r1, r7, r2
 800230e:	003a      	movs	r2, r7
 8002310:	8809      	ldrh	r1, [r1, #0]
 8002312:	8812      	ldrh	r2, [r2, #0]
 8002314:	1a8a      	subs	r2, r1, r2
 8002316:	b292      	uxth	r2, r2
 8002318:	4353      	muls	r3, r2
 800231a:	b29a      	uxth	r2, r3
 800231c:	4b13      	ldr	r3, [pc, #76]	; (800236c <TFT_set_region+0x94>)
 800231e:	801a      	strh	r2, [r3, #0]
	TFT_send_cmd(0x36, &data, 1);
 8002320:	1dfb      	adds	r3, r7, #7
 8002322:	2201      	movs	r2, #1
 8002324:	0019      	movs	r1, r3
 8002326:	2036      	movs	r0, #54	; 0x36
 8002328:	f7ff fe67 	bl	8001ffa <TFT_send_cmd>
	for (int i = 0; i < 10; i++);
 800232c:	2300      	movs	r3, #0
 800232e:	60fb      	str	r3, [r7, #12]
 8002330:	e002      	b.n	8002338 <TFT_set_region+0x60>
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	3301      	adds	r3, #1
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2b09      	cmp	r3, #9
 800233c:	ddf9      	ble.n	8002332 <TFT_set_region+0x5a>

	TFT_set_column(col_start, col_end);
 800233e:	2320      	movs	r3, #32
 8002340:	18fb      	adds	r3, r7, r3
 8002342:	881a      	ldrh	r2, [r3, #0]
 8002344:	003b      	movs	r3, r7
 8002346:	881b      	ldrh	r3, [r3, #0]
 8002348:	0011      	movs	r1, r2
 800234a:	0018      	movs	r0, r3
 800234c:	f000 f87e 	bl	800244c <TFT_set_column>
	TFT_set_row(row_start, row_end);
 8002350:	1cbb      	adds	r3, r7, #2
 8002352:	881a      	ldrh	r2, [r3, #0]
 8002354:	1d3b      	adds	r3, r7, #4
 8002356:	881b      	ldrh	r3, [r3, #0]
 8002358:	0011      	movs	r1, r2
 800235a:	0018      	movs	r0, r3
 800235c:	f000 f8af 	bl	80024be <TFT_set_row>
	TFT_ram_write();
 8002360:	f000 f858 	bl	8002414 <TFT_ram_write>
}
 8002364:	46c0      	nop			; (mov r8, r8)
 8002366:	46bd      	mov	sp, r7
 8002368:	b004      	add	sp, #16
 800236a:	bdb0      	pop	{r4, r5, r7, pc}
 800236c:	20000086 	.word	0x20000086

08002370 <TFT_colorise>:

void TFT_colorise(uint8_t red, uint8_t green, uint8_t blue) {
 8002370:	b590      	push	{r4, r7, lr}
 8002372:	b085      	sub	sp, #20
 8002374:	af00      	add	r7, sp, #0
 8002376:	0004      	movs	r4, r0
 8002378:	0008      	movs	r0, r1
 800237a:	0011      	movs	r1, r2
 800237c:	1dfb      	adds	r3, r7, #7
 800237e:	1c22      	adds	r2, r4, #0
 8002380:	701a      	strb	r2, [r3, #0]
 8002382:	1dbb      	adds	r3, r7, #6
 8002384:	1c02      	adds	r2, r0, #0
 8002386:	701a      	strb	r2, [r3, #0]
 8002388:	1d7b      	adds	r3, r7, #5
 800238a:	1c0a      	adds	r2, r1, #0
 800238c:	701a      	strb	r2, [r3, #0]
	Set_DC_data();
 800238e:	f7ff fe27 	bl	8001fe0 <Set_DC_data>
	for (int i = 0; i < 10; i++);
 8002392:	2300      	movs	r3, #0
 8002394:	60fb      	str	r3, [r7, #12]
 8002396:	e002      	b.n	800239e <TFT_colorise+0x2e>
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	3301      	adds	r3, #1
 800239c:	60fb      	str	r3, [r7, #12]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2b09      	cmp	r3, #9
 80023a2:	ddf9      	ble.n	8002398 <TFT_colorise+0x28>
	uint16_t total_color = ((blue << 11) & 0xF800) | ((green << 5) & 0x07E0) | (red & 0x001F);
 80023a4:	1d7b      	adds	r3, r7, #5
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	02db      	lsls	r3, r3, #11
 80023aa:	b21a      	sxth	r2, r3
 80023ac:	1dbb      	adds	r3, r7, #6
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	015b      	lsls	r3, r3, #5
 80023b2:	b219      	sxth	r1, r3
 80023b4:	23fc      	movs	r3, #252	; 0xfc
 80023b6:	00db      	lsls	r3, r3, #3
 80023b8:	400b      	ands	r3, r1
 80023ba:	b21b      	sxth	r3, r3
 80023bc:	4313      	orrs	r3, r2
 80023be:	b21a      	sxth	r2, r3
 80023c0:	1dfb      	adds	r3, r7, #7
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	b21b      	sxth	r3, r3
 80023c6:	211f      	movs	r1, #31
 80023c8:	400b      	ands	r3, r1
 80023ca:	b21b      	sxth	r3, r3
 80023cc:	4313      	orrs	r3, r2
 80023ce:	b21a      	sxth	r2, r3
 80023d0:	230a      	movs	r3, #10
 80023d2:	18fb      	adds	r3, r7, r3
 80023d4:	801a      	strh	r2, [r3, #0]
	total_color = (total_color << 8) | (total_color >> 8);
 80023d6:	230a      	movs	r3, #10
 80023d8:	18fb      	adds	r3, r7, r3
 80023da:	881b      	ldrh	r3, [r3, #0]
 80023dc:	021b      	lsls	r3, r3, #8
 80023de:	b21a      	sxth	r2, r3
 80023e0:	230a      	movs	r3, #10
 80023e2:	18fb      	adds	r3, r7, r3
 80023e4:	881b      	ldrh	r3, [r3, #0]
 80023e6:	0a1b      	lsrs	r3, r3, #8
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	b21b      	sxth	r3, r3
 80023ec:	4313      	orrs	r3, r2
 80023ee:	b21a      	sxth	r2, r3
 80023f0:	230a      	movs	r3, #10
 80023f2:	18fb      	adds	r3, r7, r3
 80023f4:	801a      	strh	r2, [r3, #0]
	spi1_SendDataDMA_2byteNTimes(total_color, count_pixels);
 80023f6:	4b06      	ldr	r3, [pc, #24]	; (8002410 <TFT_colorise+0xa0>)
 80023f8:	881a      	ldrh	r2, [r3, #0]
 80023fa:	230a      	movs	r3, #10
 80023fc:	18fb      	adds	r3, r7, r3
 80023fe:	881b      	ldrh	r3, [r3, #0]
 8002400:	0011      	movs	r1, r2
 8002402:	0018      	movs	r0, r3
 8002404:	f7ff f890 	bl	8001528 <spi1_SendDataDMA_2byteNTimes>
}
 8002408:	46c0      	nop			; (mov r8, r8)
 800240a:	46bd      	mov	sp, r7
 800240c:	b005      	add	sp, #20
 800240e:	bd90      	pop	{r4, r7, pc}
 8002410:	20000086 	.word	0x20000086

08002414 <TFT_ram_write>:

void TFT_ram_write() {
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
	uint8_t data_row[2] = {0x00, 0x00};
 800241a:	003b      	movs	r3, r7
 800241c:	2200      	movs	r2, #0
 800241e:	701a      	strb	r2, [r3, #0]
 8002420:	003b      	movs	r3, r7
 8002422:	2200      	movs	r2, #0
 8002424:	705a      	strb	r2, [r3, #1]
	TFT_send_cmd(0x2C, &data_row[0], 2);
 8002426:	003b      	movs	r3, r7
 8002428:	2202      	movs	r2, #2
 800242a:	0019      	movs	r1, r3
 800242c:	202c      	movs	r0, #44	; 0x2c
 800242e:	f7ff fde4 	bl	8001ffa <TFT_send_cmd>
	for (int i = 0; i < 100; i++);
 8002432:	2300      	movs	r3, #0
 8002434:	607b      	str	r3, [r7, #4]
 8002436:	e002      	b.n	800243e <TFT_ram_write+0x2a>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	3301      	adds	r3, #1
 800243c:	607b      	str	r3, [r7, #4]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2b63      	cmp	r3, #99	; 0x63
 8002442:	ddf9      	ble.n	8002438 <TFT_ram_write+0x24>
}
 8002444:	46c0      	nop			; (mov r8, r8)
 8002446:	46bd      	mov	sp, r7
 8002448:	b002      	add	sp, #8
 800244a:	bd80      	pop	{r7, pc}

0800244c <TFT_set_column>:

void TFT_set_column(uint16_t col_start, uint16_t col_end) {
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	0002      	movs	r2, r0
 8002454:	1dbb      	adds	r3, r7, #6
 8002456:	801a      	strh	r2, [r3, #0]
 8002458:	1d3b      	adds	r3, r7, #4
 800245a:	1c0a      	adds	r2, r1, #0
 800245c:	801a      	strh	r2, [r3, #0]
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 800245e:	1dbb      	adds	r3, r7, #6
 8002460:	881b      	ldrh	r3, [r3, #0]
 8002462:	0a1b      	lsrs	r3, r3, #8
 8002464:	b29b      	uxth	r3, r3
 8002466:	b2da      	uxtb	r2, r3
 8002468:	2308      	movs	r3, #8
 800246a:	18fb      	adds	r3, r7, r3
 800246c:	701a      	strb	r2, [r3, #0]
								(uint8_t)(col_start & 0xFF),
 800246e:	1dbb      	adds	r3, r7, #6
 8002470:	881b      	ldrh	r3, [r3, #0]
 8002472:	b2da      	uxtb	r2, r3
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 8002474:	2308      	movs	r3, #8
 8002476:	18fb      	adds	r3, r7, r3
 8002478:	705a      	strb	r2, [r3, #1]
								(uint8_t)((col_end >> 8) & 0xFF),
 800247a:	1d3b      	adds	r3, r7, #4
 800247c:	881b      	ldrh	r3, [r3, #0]
 800247e:	0a1b      	lsrs	r3, r3, #8
 8002480:	b29b      	uxth	r3, r3
 8002482:	b2da      	uxtb	r2, r3
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 8002484:	2308      	movs	r3, #8
 8002486:	18fb      	adds	r3, r7, r3
 8002488:	709a      	strb	r2, [r3, #2]
								(uint8_t)(col_end & 0xFF)};
 800248a:	1d3b      	adds	r3, r7, #4
 800248c:	881b      	ldrh	r3, [r3, #0]
 800248e:	b2da      	uxtb	r2, r3
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 8002490:	2308      	movs	r3, #8
 8002492:	18fb      	adds	r3, r7, r3
 8002494:	70da      	strb	r2, [r3, #3]
	TFT_send_cmd(0x2A, &data_column[0], 4);
 8002496:	2308      	movs	r3, #8
 8002498:	18fb      	adds	r3, r7, r3
 800249a:	2204      	movs	r2, #4
 800249c:	0019      	movs	r1, r3
 800249e:	202a      	movs	r0, #42	; 0x2a
 80024a0:	f7ff fdab 	bl	8001ffa <TFT_send_cmd>
	for (int i = 0; i < 100; i++);
 80024a4:	2300      	movs	r3, #0
 80024a6:	60fb      	str	r3, [r7, #12]
 80024a8:	e002      	b.n	80024b0 <TFT_set_column+0x64>
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	3301      	adds	r3, #1
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2b63      	cmp	r3, #99	; 0x63
 80024b4:	ddf9      	ble.n	80024aa <TFT_set_column+0x5e>
}
 80024b6:	46c0      	nop			; (mov r8, r8)
 80024b8:	46bd      	mov	sp, r7
 80024ba:	b004      	add	sp, #16
 80024bc:	bd80      	pop	{r7, pc}

080024be <TFT_set_row>:

void TFT_set_row(uint16_t row_start, uint16_t row_end) {
 80024be:	b580      	push	{r7, lr}
 80024c0:	b084      	sub	sp, #16
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	0002      	movs	r2, r0
 80024c6:	1dbb      	adds	r3, r7, #6
 80024c8:	801a      	strh	r2, [r3, #0]
 80024ca:	1d3b      	adds	r3, r7, #4
 80024cc:	1c0a      	adds	r2, r1, #0
 80024ce:	801a      	strh	r2, [r3, #0]
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 80024d0:	1dbb      	adds	r3, r7, #6
 80024d2:	881b      	ldrh	r3, [r3, #0]
 80024d4:	0a1b      	lsrs	r3, r3, #8
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	b2da      	uxtb	r2, r3
 80024da:	2308      	movs	r3, #8
 80024dc:	18fb      	adds	r3, r7, r3
 80024de:	701a      	strb	r2, [r3, #0]
							(uint8_t)(row_start & 0xFF),
 80024e0:	1dbb      	adds	r3, r7, #6
 80024e2:	881b      	ldrh	r3, [r3, #0]
 80024e4:	b2da      	uxtb	r2, r3
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 80024e6:	2308      	movs	r3, #8
 80024e8:	18fb      	adds	r3, r7, r3
 80024ea:	705a      	strb	r2, [r3, #1]
							(uint8_t)((row_end >> 8) & 0xFF),
 80024ec:	1d3b      	adds	r3, r7, #4
 80024ee:	881b      	ldrh	r3, [r3, #0]
 80024f0:	0a1b      	lsrs	r3, r3, #8
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	b2da      	uxtb	r2, r3
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 80024f6:	2308      	movs	r3, #8
 80024f8:	18fb      	adds	r3, r7, r3
 80024fa:	709a      	strb	r2, [r3, #2]
							(uint8_t)(row_end & 0xFF)};
 80024fc:	1d3b      	adds	r3, r7, #4
 80024fe:	881b      	ldrh	r3, [r3, #0]
 8002500:	b2da      	uxtb	r2, r3
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 8002502:	2308      	movs	r3, #8
 8002504:	18fb      	adds	r3, r7, r3
 8002506:	70da      	strb	r2, [r3, #3]
	TFT_send_cmd(0x2B, &data_row[0], 4);
 8002508:	2308      	movs	r3, #8
 800250a:	18fb      	adds	r3, r7, r3
 800250c:	2204      	movs	r2, #4
 800250e:	0019      	movs	r1, r3
 8002510:	202b      	movs	r0, #43	; 0x2b
 8002512:	f7ff fd72 	bl	8001ffa <TFT_send_cmd>
	for (int i = 0; i < 100; i++);
 8002516:	2300      	movs	r3, #0
 8002518:	60fb      	str	r3, [r7, #12]
 800251a:	e002      	b.n	8002522 <TFT_set_row+0x64>
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	3301      	adds	r3, #1
 8002520:	60fb      	str	r3, [r7, #12]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2b63      	cmp	r3, #99	; 0x63
 8002526:	ddf9      	ble.n	800251c <TFT_set_row+0x5e>
}
 8002528:	46c0      	nop			; (mov r8, r8)
 800252a:	46bd      	mov	sp, r7
 800252c:	b004      	add	sp, #16
 800252e:	bd80      	pop	{r7, pc}

08002530 <NVIC_EnableIRQ>:
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	0002      	movs	r2, r0
 8002538:	1dfb      	adds	r3, r7, #7
 800253a:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800253c:	4b06      	ldr	r3, [pc, #24]	; (8002558 <NVIC_EnableIRQ+0x28>)
 800253e:	1dfa      	adds	r2, r7, #7
 8002540:	7812      	ldrb	r2, [r2, #0]
 8002542:	0011      	movs	r1, r2
 8002544:	221f      	movs	r2, #31
 8002546:	400a      	ands	r2, r1
 8002548:	2101      	movs	r1, #1
 800254a:	4091      	lsls	r1, r2
 800254c:	000a      	movs	r2, r1
 800254e:	601a      	str	r2, [r3, #0]
}
 8002550:	46c0      	nop			; (mov r8, r8)
 8002552:	46bd      	mov	sp, r7
 8002554:	b002      	add	sp, #8
 8002556:	bd80      	pop	{r7, pc}
 8002558:	e000e100 	.word	0xe000e100

0800255c <NVIC_SetPriority>:
{
 800255c:	b5b0      	push	{r4, r5, r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	0002      	movs	r2, r0
 8002564:	6039      	str	r1, [r7, #0]
 8002566:	1dfb      	adds	r3, r7, #7
 8002568:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800256a:	1dfb      	adds	r3, r7, #7
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	2b7f      	cmp	r3, #127	; 0x7f
 8002570:	d932      	bls.n	80025d8 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002572:	4c2f      	ldr	r4, [pc, #188]	; (8002630 <NVIC_SetPriority+0xd4>)
 8002574:	1dfb      	adds	r3, r7, #7
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	001a      	movs	r2, r3
 800257a:	230f      	movs	r3, #15
 800257c:	4013      	ands	r3, r2
 800257e:	3b08      	subs	r3, #8
 8002580:	0899      	lsrs	r1, r3, #2
 8002582:	4a2b      	ldr	r2, [pc, #172]	; (8002630 <NVIC_SetPriority+0xd4>)
 8002584:	1dfb      	adds	r3, r7, #7
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	0018      	movs	r0, r3
 800258a:	230f      	movs	r3, #15
 800258c:	4003      	ands	r3, r0
 800258e:	3b08      	subs	r3, #8
 8002590:	089b      	lsrs	r3, r3, #2
 8002592:	3306      	adds	r3, #6
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	18d3      	adds	r3, r2, r3
 8002598:	3304      	adds	r3, #4
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	1dfa      	adds	r2, r7, #7
 800259e:	7812      	ldrb	r2, [r2, #0]
 80025a0:	0010      	movs	r0, r2
 80025a2:	2203      	movs	r2, #3
 80025a4:	4002      	ands	r2, r0
 80025a6:	00d2      	lsls	r2, r2, #3
 80025a8:	20ff      	movs	r0, #255	; 0xff
 80025aa:	4090      	lsls	r0, r2
 80025ac:	0002      	movs	r2, r0
 80025ae:	43d2      	mvns	r2, r2
 80025b0:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	019b      	lsls	r3, r3, #6
 80025b6:	20ff      	movs	r0, #255	; 0xff
 80025b8:	4018      	ands	r0, r3
 80025ba:	1dfb      	adds	r3, r7, #7
 80025bc:	781b      	ldrb	r3, [r3, #0]
 80025be:	001d      	movs	r5, r3
 80025c0:	2303      	movs	r3, #3
 80025c2:	402b      	ands	r3, r5
 80025c4:	00db      	lsls	r3, r3, #3
 80025c6:	4098      	lsls	r0, r3
 80025c8:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025ca:	431a      	orrs	r2, r3
 80025cc:	1d8b      	adds	r3, r1, #6
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	18e3      	adds	r3, r4, r3
 80025d2:	3304      	adds	r3, #4
 80025d4:	601a      	str	r2, [r3, #0]
}
 80025d6:	e027      	b.n	8002628 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025d8:	4c16      	ldr	r4, [pc, #88]	; (8002634 <NVIC_SetPriority+0xd8>)
 80025da:	1dfb      	adds	r3, r7, #7
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	b25b      	sxtb	r3, r3
 80025e0:	089b      	lsrs	r3, r3, #2
 80025e2:	4914      	ldr	r1, [pc, #80]	; (8002634 <NVIC_SetPriority+0xd8>)
 80025e4:	1dfa      	adds	r2, r7, #7
 80025e6:	7812      	ldrb	r2, [r2, #0]
 80025e8:	b252      	sxtb	r2, r2
 80025ea:	0892      	lsrs	r2, r2, #2
 80025ec:	32c0      	adds	r2, #192	; 0xc0
 80025ee:	0092      	lsls	r2, r2, #2
 80025f0:	5852      	ldr	r2, [r2, r1]
 80025f2:	1df9      	adds	r1, r7, #7
 80025f4:	7809      	ldrb	r1, [r1, #0]
 80025f6:	0008      	movs	r0, r1
 80025f8:	2103      	movs	r1, #3
 80025fa:	4001      	ands	r1, r0
 80025fc:	00c9      	lsls	r1, r1, #3
 80025fe:	20ff      	movs	r0, #255	; 0xff
 8002600:	4088      	lsls	r0, r1
 8002602:	0001      	movs	r1, r0
 8002604:	43c9      	mvns	r1, r1
 8002606:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002608:	683a      	ldr	r2, [r7, #0]
 800260a:	0192      	lsls	r2, r2, #6
 800260c:	20ff      	movs	r0, #255	; 0xff
 800260e:	4010      	ands	r0, r2
 8002610:	1dfa      	adds	r2, r7, #7
 8002612:	7812      	ldrb	r2, [r2, #0]
 8002614:	0015      	movs	r5, r2
 8002616:	2203      	movs	r2, #3
 8002618:	402a      	ands	r2, r5
 800261a:	00d2      	lsls	r2, r2, #3
 800261c:	4090      	lsls	r0, r2
 800261e:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002620:	430a      	orrs	r2, r1
 8002622:	33c0      	adds	r3, #192	; 0xc0
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	511a      	str	r2, [r3, r4]
}
 8002628:	46c0      	nop			; (mov r8, r8)
 800262a:	46bd      	mov	sp, r7
 800262c:	b002      	add	sp, #8
 800262e:	bdb0      	pop	{r4, r5, r7, pc}
 8002630:	e000ed00 	.word	0xe000ed00
 8002634:	e000e100 	.word	0xe000e100

08002638 <TIM2_IRQHandler>:
#include "ds18b20.h"

uint8_t ds_buff[9];
uint16_t temp;

void TIM2_IRQHandler() {
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
	TIM2->SR &= ~TIM_SR_UIF;
 800263c:	2380      	movs	r3, #128	; 0x80
 800263e:	05db      	lsls	r3, r3, #23
 8002640:	2280      	movs	r2, #128	; 0x80
 8002642:	05d2      	lsls	r2, r2, #23
 8002644:	6912      	ldr	r2, [r2, #16]
 8002646:	2101      	movs	r1, #1
 8002648:	438a      	bics	r2, r1
 800264a:	611a      	str	r2, [r3, #16]
	TIM2->CR1 &= ~TIM_CR1_CEN;
 800264c:	2380      	movs	r3, #128	; 0x80
 800264e:	05db      	lsls	r3, r3, #23
 8002650:	2280      	movs	r2, #128	; 0x80
 8002652:	05d2      	lsls	r2, r2, #23
 8002654:	6812      	ldr	r2, [r2, #0]
 8002656:	2101      	movs	r1, #1
 8002658:	438a      	bics	r2, r1
 800265a:	601a      	str	r2, [r3, #0]
	if(program_task == TEMPERATURE_CONVERTING)
 800265c:	4b04      	ldr	r3, [pc, #16]	; (8002670 <TIM2_IRQHandler+0x38>)
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	2b01      	cmp	r3, #1
 8002662:	d102      	bne.n	800266a <TIM2_IRQHandler+0x32>
		program_task = TEMPERATURE_READING;
 8002664:	4b02      	ldr	r3, [pc, #8]	; (8002670 <TIM2_IRQHandler+0x38>)
 8002666:	2202      	movs	r2, #2
 8002668:	701a      	strb	r2, [r3, #0]
}
 800266a:	46c0      	nop			; (mov r8, r8)
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	20000090 	.word	0x20000090

08002674 <init_ds>:

void init_ds() {
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
	init_Gpio_for_ds();
 8002678:	f000 f808 	bl	800268c <init_Gpio_for_ds>
	init_tim3_for_us();
 800267c:	f000 f82c 	bl	80026d8 <init_tim3_for_us>
	init_tim2_for_delay();
 8002680:	f000 f844 	bl	800270c <init_tim2_for_delay>
}
 8002684:	46c0      	nop			; (mov r8, r8)
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
	...

0800268c <init_Gpio_for_ds>:

void init_Gpio_for_ds() {
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 8002690:	4b0f      	ldr	r3, [pc, #60]	; (80026d0 <init_Gpio_for_ds+0x44>)
 8002692:	4a0f      	ldr	r2, [pc, #60]	; (80026d0 <init_Gpio_for_ds+0x44>)
 8002694:	6952      	ldr	r2, [r2, #20]
 8002696:	2180      	movs	r1, #128	; 0x80
 8002698:	02c9      	lsls	r1, r1, #11
 800269a:	430a      	orrs	r2, r1
 800269c:	615a      	str	r2, [r3, #20]
	GPIOB->MODER |= GPIO_MODER_MODER9_0;
 800269e:	4b0d      	ldr	r3, [pc, #52]	; (80026d4 <init_Gpio_for_ds+0x48>)
 80026a0:	4a0c      	ldr	r2, [pc, #48]	; (80026d4 <init_Gpio_for_ds+0x48>)
 80026a2:	6812      	ldr	r2, [r2, #0]
 80026a4:	2180      	movs	r1, #128	; 0x80
 80026a6:	02c9      	lsls	r1, r1, #11
 80026a8:	430a      	orrs	r2, r1
 80026aa:	601a      	str	r2, [r3, #0]
	GPIOB->OTYPER |= GPIO_OTYPER_OT_9;
 80026ac:	4b09      	ldr	r3, [pc, #36]	; (80026d4 <init_Gpio_for_ds+0x48>)
 80026ae:	4a09      	ldr	r2, [pc, #36]	; (80026d4 <init_Gpio_for_ds+0x48>)
 80026b0:	6852      	ldr	r2, [r2, #4]
 80026b2:	2180      	movs	r1, #128	; 0x80
 80026b4:	0089      	lsls	r1, r1, #2
 80026b6:	430a      	orrs	r2, r1
 80026b8:	605a      	str	r2, [r3, #4]
	PORT->ODR |= GPIO_ODR_9;
 80026ba:	4b06      	ldr	r3, [pc, #24]	; (80026d4 <init_Gpio_for_ds+0x48>)
 80026bc:	4a05      	ldr	r2, [pc, #20]	; (80026d4 <init_Gpio_for_ds+0x48>)
 80026be:	6952      	ldr	r2, [r2, #20]
 80026c0:	2180      	movs	r1, #128	; 0x80
 80026c2:	0089      	lsls	r1, r1, #2
 80026c4:	430a      	orrs	r2, r1
 80026c6:	615a      	str	r2, [r3, #20]
}
 80026c8:	46c0      	nop			; (mov r8, r8)
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	46c0      	nop			; (mov r8, r8)
 80026d0:	40021000 	.word	0x40021000
 80026d4:	48000400 	.word	0x48000400

080026d8 <init_tim3_for_us>:

void init_tim3_for_us() {
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 80026dc:	4b09      	ldr	r3, [pc, #36]	; (8002704 <init_tim3_for_us+0x2c>)
 80026de:	4a09      	ldr	r2, [pc, #36]	; (8002704 <init_tim3_for_us+0x2c>)
 80026e0:	69d2      	ldr	r2, [r2, #28]
 80026e2:	2102      	movs	r1, #2
 80026e4:	430a      	orrs	r2, r1
 80026e6:	61da      	str	r2, [r3, #28]
	TIM3->ARR = 1000;
 80026e8:	4b07      	ldr	r3, [pc, #28]	; (8002708 <init_tim3_for_us+0x30>)
 80026ea:	22fa      	movs	r2, #250	; 0xfa
 80026ec:	0092      	lsls	r2, r2, #2
 80026ee:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->PSC = 8 * FREQ_MULTIPLIER_COEF;
 80026f0:	4b05      	ldr	r3, [pc, #20]	; (8002708 <init_tim3_for_us+0x30>)
 80026f2:	2228      	movs	r2, #40	; 0x28
 80026f4:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->CR1 = TIM_CR1_CEN;
 80026f6:	4b04      	ldr	r3, [pc, #16]	; (8002708 <init_tim3_for_us+0x30>)
 80026f8:	2201      	movs	r2, #1
 80026fa:	601a      	str	r2, [r3, #0]
}
 80026fc:	46c0      	nop			; (mov r8, r8)
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	46c0      	nop			; (mov r8, r8)
 8002704:	40021000 	.word	0x40021000
 8002708:	40000400 	.word	0x40000400

0800270c <init_tim2_for_delay>:

void init_tim2_for_delay() {
 800270c:	b580      	push	{r7, lr}
 800270e:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8002710:	4b12      	ldr	r3, [pc, #72]	; (800275c <init_tim2_for_delay+0x50>)
 8002712:	4a12      	ldr	r2, [pc, #72]	; (800275c <init_tim2_for_delay+0x50>)
 8002714:	69d2      	ldr	r2, [r2, #28]
 8002716:	2101      	movs	r1, #1
 8002718:	430a      	orrs	r2, r1
 800271a:	61da      	str	r2, [r3, #28]
	TIM2->ARR = 8000;
 800271c:	2380      	movs	r3, #128	; 0x80
 800271e:	05db      	lsls	r3, r3, #23
 8002720:	22fa      	movs	r2, #250	; 0xfa
 8002722:	0152      	lsls	r2, r2, #5
 8002724:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->PSC = 1000 * FREQ_MULTIPLIER_COEF;
 8002726:	2380      	movs	r3, #128	; 0x80
 8002728:	05db      	lsls	r3, r3, #23
 800272a:	4a0d      	ldr	r2, [pc, #52]	; (8002760 <init_tim2_for_delay+0x54>)
 800272c:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->DIER |= TIM_DIER_UIE;
 800272e:	2380      	movs	r3, #128	; 0x80
 8002730:	05db      	lsls	r3, r3, #23
 8002732:	2280      	movs	r2, #128	; 0x80
 8002734:	05d2      	lsls	r2, r2, #23
 8002736:	68d2      	ldr	r2, [r2, #12]
 8002738:	2101      	movs	r1, #1
 800273a:	430a      	orrs	r2, r1
 800273c:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(TIM2_IRQn);
 800273e:	200f      	movs	r0, #15
 8002740:	f7ff fef6 	bl	8002530 <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM2_IRQn, 1);
 8002744:	2101      	movs	r1, #1
 8002746:	200f      	movs	r0, #15
 8002748:	f7ff ff08 	bl	800255c <NVIC_SetPriority>
	TIM2->CR1 = TIM_CR1_CEN;
 800274c:	2380      	movs	r3, #128	; 0x80
 800274e:	05db      	lsls	r3, r3, #23
 8002750:	2201      	movs	r2, #1
 8002752:	601a      	str	r2, [r3, #0]
}
 8002754:	46c0      	nop			; (mov r8, r8)
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	46c0      	nop			; (mov r8, r8)
 800275c:	40021000 	.word	0x40021000
 8002760:	00001388 	.word	0x00001388

08002764 <ds_reset_pulse>:

uint8_t ds_reset_pulse(uint16_t PinMask)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	0002      	movs	r2, r0
 800276c:	1dbb      	adds	r3, r7, #6
 800276e:	801a      	strh	r2, [r3, #0]
   uint8_t result;
   if((PORT->IDR & PinMask) == 0)
 8002770:	4b1f      	ldr	r3, [pc, #124]	; (80027f0 <ds_reset_pulse+0x8c>)
 8002772:	691b      	ldr	r3, [r3, #16]
 8002774:	1dba      	adds	r2, r7, #6
 8002776:	8812      	ldrh	r2, [r2, #0]
 8002778:	4013      	ands	r3, r2
 800277a:	d101      	bne.n	8002780 <ds_reset_pulse+0x1c>
	   return 2;                     //    
 800277c:	2302      	movs	r3, #2
 800277e:	e032      	b.n	80027e6 <ds_reset_pulse+0x82>
   PORT->ODR &= ~PinMask;            //   
 8002780:	4b1b      	ldr	r3, [pc, #108]	; (80027f0 <ds_reset_pulse+0x8c>)
 8002782:	4a1b      	ldr	r2, [pc, #108]	; (80027f0 <ds_reset_pulse+0x8c>)
 8002784:	6952      	ldr	r2, [r2, #20]
 8002786:	1db9      	adds	r1, r7, #6
 8002788:	8809      	ldrh	r1, [r1, #0]
 800278a:	43c9      	mvns	r1, r1
 800278c:	400a      	ands	r2, r1
 800278e:	615a      	str	r2, [r3, #20]
   TIMER->CNT = 0;
 8002790:	4b18      	ldr	r3, [pc, #96]	; (80027f4 <ds_reset_pulse+0x90>)
 8002792:	2200      	movs	r2, #0
 8002794:	625a      	str	r2, [r3, #36]	; 0x24
   while(TIMER->CNT < 480) {};        // 480 
 8002796:	46c0      	nop			; (mov r8, r8)
 8002798:	4b16      	ldr	r3, [pc, #88]	; (80027f4 <ds_reset_pulse+0x90>)
 800279a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800279c:	23e0      	movs	r3, #224	; 0xe0
 800279e:	33ff      	adds	r3, #255	; 0xff
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d9f9      	bls.n	8002798 <ds_reset_pulse+0x34>
   PORT->ODR |= PinMask;            // 
 80027a4:	4b12      	ldr	r3, [pc, #72]	; (80027f0 <ds_reset_pulse+0x8c>)
 80027a6:	4a12      	ldr	r2, [pc, #72]	; (80027f0 <ds_reset_pulse+0x8c>)
 80027a8:	6951      	ldr	r1, [r2, #20]
 80027aa:	1dba      	adds	r2, r7, #6
 80027ac:	8812      	ldrh	r2, [r2, #0]
 80027ae:	430a      	orrs	r2, r1
 80027b0:	615a      	str	r2, [r3, #20]
   while(TIMER->CNT < 550) {};        // 70 
 80027b2:	46c0      	nop			; (mov r8, r8)
 80027b4:	4b0f      	ldr	r3, [pc, #60]	; (80027f4 <ds_reset_pulse+0x90>)
 80027b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b8:	4a0f      	ldr	r2, [pc, #60]	; (80027f8 <ds_reset_pulse+0x94>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d9fa      	bls.n	80027b4 <ds_reset_pulse+0x50>
   result = (PORT->IDR & PinMask) << PIN;     // 
 80027be:	4b0c      	ldr	r3, [pc, #48]	; (80027f0 <ds_reset_pulse+0x8c>)
 80027c0:	691b      	ldr	r3, [r3, #16]
 80027c2:	230f      	movs	r3, #15
 80027c4:	18fb      	adds	r3, r7, r3
 80027c6:	2200      	movs	r2, #0
 80027c8:	701a      	strb	r2, [r3, #0]
   while(TIMER->CNT < 960) {};        //  
 80027ca:	46c0      	nop			; (mov r8, r8)
 80027cc:	4b09      	ldr	r3, [pc, #36]	; (80027f4 <ds_reset_pulse+0x90>)
 80027ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d0:	4a0a      	ldr	r2, [pc, #40]	; (80027fc <ds_reset_pulse+0x98>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d9fa      	bls.n	80027cc <ds_reset_pulse+0x68>
   if(result)
 80027d6:	230f      	movs	r3, #15
 80027d8:	18fb      	adds	r3, r7, r3
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <ds_reset_pulse+0x80>
	   return 1;                     //  
 80027e0:	2301      	movs	r3, #1
 80027e2:	e000      	b.n	80027e6 <ds_reset_pulse+0x82>
   return 0;                         // 
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	0018      	movs	r0, r3
 80027e8:	46bd      	mov	sp, r7
 80027ea:	b004      	add	sp, #16
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	46c0      	nop			; (mov r8, r8)
 80027f0:	48000400 	.word	0x48000400
 80027f4:	40000400 	.word	0x40000400
 80027f8:	00000225 	.word	0x00000225
 80027fc:	000003bf 	.word	0x000003bf

08002800 <ds_write_bit>:


void ds_write_bit(uint8_t bit,uint16_t PinMask)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	0002      	movs	r2, r0
 8002808:	1dfb      	adds	r3, r7, #7
 800280a:	701a      	strb	r2, [r3, #0]
 800280c:	1d3b      	adds	r3, r7, #4
 800280e:	1c0a      	adds	r2, r1, #0
 8002810:	801a      	strh	r2, [r3, #0]
   TIMER->CNT = 0;
 8002812:	4b15      	ldr	r3, [pc, #84]	; (8002868 <ds_write_bit+0x68>)
 8002814:	2200      	movs	r2, #0
 8002816:	625a      	str	r2, [r3, #36]	; 0x24
   PORT->ODR &= ~PinMask;        //   
 8002818:	4b14      	ldr	r3, [pc, #80]	; (800286c <ds_write_bit+0x6c>)
 800281a:	4a14      	ldr	r2, [pc, #80]	; (800286c <ds_write_bit+0x6c>)
 800281c:	6952      	ldr	r2, [r2, #20]
 800281e:	1d39      	adds	r1, r7, #4
 8002820:	8809      	ldrh	r1, [r1, #0]
 8002822:	43c9      	mvns	r1, r1
 8002824:	400a      	ands	r2, r1
 8002826:	615a      	str	r2, [r3, #20]
   while(TIMER->CNT < 2) {};     // 1 
 8002828:	46c0      	nop			; (mov r8, r8)
 800282a:	4b0f      	ldr	r3, [pc, #60]	; (8002868 <ds_write_bit+0x68>)
 800282c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282e:	2b01      	cmp	r3, #1
 8002830:	d9fb      	bls.n	800282a <ds_write_bit+0x2a>
   if(bit)
 8002832:	1dfb      	adds	r3, r7, #7
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d006      	beq.n	8002848 <ds_write_bit+0x48>
	  PORT->ODR |=  PinMask;     //  1,   
 800283a:	4b0c      	ldr	r3, [pc, #48]	; (800286c <ds_write_bit+0x6c>)
 800283c:	4a0b      	ldr	r2, [pc, #44]	; (800286c <ds_write_bit+0x6c>)
 800283e:	6951      	ldr	r1, [r2, #20]
 8002840:	1d3a      	adds	r2, r7, #4
 8002842:	8812      	ldrh	r2, [r2, #0]
 8002844:	430a      	orrs	r2, r1
 8002846:	615a      	str	r2, [r3, #20]
   while(TIMER->CNT < 60) {};    // 60 
 8002848:	46c0      	nop			; (mov r8, r8)
 800284a:	4b07      	ldr	r3, [pc, #28]	; (8002868 <ds_write_bit+0x68>)
 800284c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284e:	2b3b      	cmp	r3, #59	; 0x3b
 8002850:	d9fb      	bls.n	800284a <ds_write_bit+0x4a>
   PORT->ODR |=  PinMask;        // 
 8002852:	4b06      	ldr	r3, [pc, #24]	; (800286c <ds_write_bit+0x6c>)
 8002854:	4a05      	ldr	r2, [pc, #20]	; (800286c <ds_write_bit+0x6c>)
 8002856:	6951      	ldr	r1, [r2, #20]
 8002858:	1d3a      	adds	r2, r7, #4
 800285a:	8812      	ldrh	r2, [r2, #0]
 800285c:	430a      	orrs	r2, r1
 800285e:	615a      	str	r2, [r3, #20]
}
 8002860:	46c0      	nop			; (mov r8, r8)
 8002862:	46bd      	mov	sp, r7
 8002864:	b002      	add	sp, #8
 8002866:	bd80      	pop	{r7, pc}
 8002868:	40000400 	.word	0x40000400
 800286c:	48000400 	.word	0x48000400

08002870 <ds_read_bit>:

uint8_t ds_read_bit(uint16_t PinMask)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	0002      	movs	r2, r0
 8002878:	1dbb      	adds	r3, r7, #6
 800287a:	801a      	strh	r2, [r3, #0]
   uint8_t result;
   TIMER->CNT=0;
 800287c:	4b18      	ldr	r3, [pc, #96]	; (80028e0 <ds_read_bit+0x70>)
 800287e:	2200      	movs	r2, #0
 8002880:	625a      	str	r2, [r3, #36]	; 0x24
   PORT->ODR &= ~PinMask;                  //   
 8002882:	4b18      	ldr	r3, [pc, #96]	; (80028e4 <ds_read_bit+0x74>)
 8002884:	4a17      	ldr	r2, [pc, #92]	; (80028e4 <ds_read_bit+0x74>)
 8002886:	6952      	ldr	r2, [r2, #20]
 8002888:	1db9      	adds	r1, r7, #6
 800288a:	8809      	ldrh	r1, [r1, #0]
 800288c:	43c9      	mvns	r1, r1
 800288e:	400a      	ands	r2, r1
 8002890:	615a      	str	r2, [r3, #20]
   while(TIMER->CNT < 2) {};
 8002892:	46c0      	nop			; (mov r8, r8)
 8002894:	4b12      	ldr	r3, [pc, #72]	; (80028e0 <ds_read_bit+0x70>)
 8002896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002898:	2b01      	cmp	r3, #1
 800289a:	d9fb      	bls.n	8002894 <ds_read_bit+0x24>
   PORT->ODR |=  PinMask;                  // 
 800289c:	4b11      	ldr	r3, [pc, #68]	; (80028e4 <ds_read_bit+0x74>)
 800289e:	4a11      	ldr	r2, [pc, #68]	; (80028e4 <ds_read_bit+0x74>)
 80028a0:	6951      	ldr	r1, [r2, #20]
 80028a2:	1dba      	adds	r2, r7, #6
 80028a4:	8812      	ldrh	r2, [r2, #0]
 80028a6:	430a      	orrs	r2, r1
 80028a8:	615a      	str	r2, [r3, #20]
   while(TIMER->CNT < 15) {};              // 15 
 80028aa:	46c0      	nop			; (mov r8, r8)
 80028ac:	4b0c      	ldr	r3, [pc, #48]	; (80028e0 <ds_read_bit+0x70>)
 80028ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b0:	2b0e      	cmp	r3, #14
 80028b2:	d9fb      	bls.n	80028ac <ds_read_bit+0x3c>
   result = (PORT->IDR & PinMask) >> PIN;  // 
 80028b4:	4b0b      	ldr	r3, [pc, #44]	; (80028e4 <ds_read_bit+0x74>)
 80028b6:	691b      	ldr	r3, [r3, #16]
 80028b8:	1dba      	adds	r2, r7, #6
 80028ba:	8812      	ldrh	r2, [r2, #0]
 80028bc:	4013      	ands	r3, r2
 80028be:	0a5a      	lsrs	r2, r3, #9
 80028c0:	230f      	movs	r3, #15
 80028c2:	18fb      	adds	r3, r7, r3
 80028c4:	701a      	strb	r2, [r3, #0]
   while(TIMER->CNT < 60 ) {};             // 
 80028c6:	46c0      	nop			; (mov r8, r8)
 80028c8:	4b05      	ldr	r3, [pc, #20]	; (80028e0 <ds_read_bit+0x70>)
 80028ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028cc:	2b3b      	cmp	r3, #59	; 0x3b
 80028ce:	d9fb      	bls.n	80028c8 <ds_read_bit+0x58>
   return result;                          // 
 80028d0:	230f      	movs	r3, #15
 80028d2:	18fb      	adds	r3, r7, r3
 80028d4:	781b      	ldrb	r3, [r3, #0]
}
 80028d6:	0018      	movs	r0, r3
 80028d8:	46bd      	mov	sp, r7
 80028da:	b004      	add	sp, #16
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	46c0      	nop			; (mov r8, r8)
 80028e0:	40000400 	.word	0x40000400
 80028e4:	48000400 	.word	0x48000400

080028e8 <ds_write_byte>:

void ds_write_byte(uint8_t byte, uint16_t PinMask)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	0002      	movs	r2, r0
 80028f0:	1dfb      	adds	r3, r7, #7
 80028f2:	701a      	strb	r2, [r3, #0]
 80028f4:	1d3b      	adds	r3, r7, #4
 80028f6:	1c0a      	adds	r2, r1, #0
 80028f8:	801a      	strh	r2, [r3, #0]
   for(uint8_t i = 0; i < 8; i++)
 80028fa:	230f      	movs	r3, #15
 80028fc:	18fb      	adds	r3, r7, r3
 80028fe:	2200      	movs	r2, #0
 8002900:	701a      	strb	r2, [r3, #0]
 8002902:	e019      	b.n	8002938 <ds_write_byte+0x50>
	   ds_write_bit( byte & (1<<i), PinMask );
 8002904:	230f      	movs	r3, #15
 8002906:	18fb      	adds	r3, r7, r3
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	2201      	movs	r2, #1
 800290c:	409a      	lsls	r2, r3
 800290e:	0013      	movs	r3, r2
 8002910:	b25b      	sxtb	r3, r3
 8002912:	1dfa      	adds	r2, r7, #7
 8002914:	7812      	ldrb	r2, [r2, #0]
 8002916:	b252      	sxtb	r2, r2
 8002918:	4013      	ands	r3, r2
 800291a:	b25b      	sxtb	r3, r3
 800291c:	b2da      	uxtb	r2, r3
 800291e:	1d3b      	adds	r3, r7, #4
 8002920:	881b      	ldrh	r3, [r3, #0]
 8002922:	0019      	movs	r1, r3
 8002924:	0010      	movs	r0, r2
 8002926:	f7ff ff6b 	bl	8002800 <ds_write_bit>
   for(uint8_t i = 0; i < 8; i++)
 800292a:	230f      	movs	r3, #15
 800292c:	18fb      	adds	r3, r7, r3
 800292e:	781a      	ldrb	r2, [r3, #0]
 8002930:	230f      	movs	r3, #15
 8002932:	18fb      	adds	r3, r7, r3
 8002934:	3201      	adds	r2, #1
 8002936:	701a      	strb	r2, [r3, #0]
 8002938:	230f      	movs	r3, #15
 800293a:	18fb      	adds	r3, r7, r3
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	2b07      	cmp	r3, #7
 8002940:	d9e0      	bls.n	8002904 <ds_write_byte+0x1c>
}
 8002942:	46c0      	nop			; (mov r8, r8)
 8002944:	46bd      	mov	sp, r7
 8002946:	b004      	add	sp, #16
 8002948:	bd80      	pop	{r7, pc}

0800294a <ds_read_byte>:

uint8_t ds_read_byte(uint16_t PinMask)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	b084      	sub	sp, #16
 800294e:	af00      	add	r7, sp, #0
 8002950:	0002      	movs	r2, r0
 8002952:	1dbb      	adds	r3, r7, #6
 8002954:	801a      	strh	r2, [r3, #0]
   uint8_t i,result = 0;
 8002956:	230e      	movs	r3, #14
 8002958:	18fb      	adds	r3, r7, r3
 800295a:	2200      	movs	r2, #0
 800295c:	701a      	strb	r2, [r3, #0]
   for(i = 0; i < 8; i++)
 800295e:	230f      	movs	r3, #15
 8002960:	18fb      	adds	r3, r7, r3
 8002962:	2200      	movs	r2, #0
 8002964:	701a      	strb	r2, [r3, #0]
 8002966:	e01c      	b.n	80029a2 <ds_read_byte+0x58>
	   result |= (ds_read_bit(PinMask) << i);
 8002968:	1dbb      	adds	r3, r7, #6
 800296a:	881b      	ldrh	r3, [r3, #0]
 800296c:	0018      	movs	r0, r3
 800296e:	f7ff ff7f 	bl	8002870 <ds_read_bit>
 8002972:	0003      	movs	r3, r0
 8002974:	001a      	movs	r2, r3
 8002976:	230f      	movs	r3, #15
 8002978:	18fb      	adds	r3, r7, r3
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	409a      	lsls	r2, r3
 800297e:	0013      	movs	r3, r2
 8002980:	b25a      	sxtb	r2, r3
 8002982:	230e      	movs	r3, #14
 8002984:	18fb      	adds	r3, r7, r3
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	b25b      	sxtb	r3, r3
 800298a:	4313      	orrs	r3, r2
 800298c:	b25a      	sxtb	r2, r3
 800298e:	230e      	movs	r3, #14
 8002990:	18fb      	adds	r3, r7, r3
 8002992:	701a      	strb	r2, [r3, #0]
   for(i = 0; i < 8; i++)
 8002994:	230f      	movs	r3, #15
 8002996:	18fb      	adds	r3, r7, r3
 8002998:	781a      	ldrb	r2, [r3, #0]
 800299a:	230f      	movs	r3, #15
 800299c:	18fb      	adds	r3, r7, r3
 800299e:	3201      	adds	r2, #1
 80029a0:	701a      	strb	r2, [r3, #0]
 80029a2:	230f      	movs	r3, #15
 80029a4:	18fb      	adds	r3, r7, r3
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	2b07      	cmp	r3, #7
 80029aa:	d9dd      	bls.n	8002968 <ds_read_byte+0x1e>
   return result;
 80029ac:	230e      	movs	r3, #14
 80029ae:	18fb      	adds	r3, r7, r3
 80029b0:	781b      	ldrb	r3, [r3, #0]
}
 80029b2:	0018      	movs	r0, r3
 80029b4:	46bd      	mov	sp, r7
 80029b6:	b004      	add	sp, #16
 80029b8:	bd80      	pop	{r7, pc}

080029ba <delay>:

void delay() {
 80029ba:	b580      	push	{r7, lr}
 80029bc:	af00      	add	r7, sp, #0
	TIM2->CNT = 0;
 80029be:	2380      	movs	r3, #128	; 0x80
 80029c0:	05db      	lsls	r3, r3, #23
 80029c2:	2200      	movs	r2, #0
 80029c4:	625a      	str	r2, [r3, #36]	; 0x24
	TIM2->CR1 = TIM_CR1_CEN;
 80029c6:	2380      	movs	r3, #128	; 0x80
 80029c8:	05db      	lsls	r3, r3, #23
 80029ca:	2201      	movs	r2, #1
 80029cc:	601a      	str	r2, [r3, #0]
}
 80029ce:	46c0      	nop			; (mov r8, r8)
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <temperature_measurment_start>:

void temperature_measurment_start() {
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
	ds_reset_pulse(1 << PIN);          //                                         /
 80029d8:	2380      	movs	r3, #128	; 0x80
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	0018      	movs	r0, r3
 80029de:	f7ff fec1 	bl	8002764 <ds_reset_pulse>
	ds_write_byte(SKIP_ROM_ADR, 1 << PIN);//      
 80029e2:	2380      	movs	r3, #128	; 0x80
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	0019      	movs	r1, r3
 80029e8:	20cc      	movs	r0, #204	; 0xcc
 80029ea:	f7ff ff7d 	bl	80028e8 <ds_write_byte>
	ds_write_byte(CONVERT_TEMP, 1 << PIN);      // 
 80029ee:	2380      	movs	r3, #128	; 0x80
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	0019      	movs	r1, r3
 80029f4:	2044      	movs	r0, #68	; 0x44
 80029f6:	f7ff ff77 	bl	80028e8 <ds_write_byte>
	delay();               //   
 80029fa:	f7ff ffde 	bl	80029ba <delay>
}
 80029fe:	46c0      	nop			; (mov r8, r8)
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <temprepature_measurment_read>:

void temprepature_measurment_read() {
 8002a04:	b590      	push	{r4, r7, lr}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
	ds_reset_pulse(1 << PIN);          //  
 8002a0a:	2380      	movs	r3, #128	; 0x80
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	0018      	movs	r0, r3
 8002a10:	f7ff fea8 	bl	8002764 <ds_reset_pulse>
	ds_write_byte(SKIP_ROM_ADR, 1 << PIN);//      
 8002a14:	2380      	movs	r3, #128	; 0x80
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	0019      	movs	r1, r3
 8002a1a:	20cc      	movs	r0, #204	; 0xcc
 8002a1c:	f7ff ff64 	bl	80028e8 <ds_write_byte>
	ds_write_byte(READ_DATA_COMAND, 1 << PIN);      //,    9   
 8002a20:	2380      	movs	r3, #128	; 0x80
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	0019      	movs	r1, r3
 8002a26:	20be      	movs	r0, #190	; 0xbe
 8002a28:	f7ff ff5e 	bl	80028e8 <ds_write_byte>
	for(int i = 0; i < 9; i++ )           // 9   
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	607b      	str	r3, [r7, #4]
 8002a30:	e00e      	b.n	8002a50 <temprepature_measurment_read+0x4c>
		ds_buff[i] = ds_read_byte(1 << PIN);
 8002a32:	2380      	movs	r3, #128	; 0x80
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	0018      	movs	r0, r3
 8002a38:	f7ff ff87 	bl	800294a <ds_read_byte>
 8002a3c:	0003      	movs	r3, r0
 8002a3e:	0019      	movs	r1, r3
 8002a40:	4a19      	ldr	r2, [pc, #100]	; (8002aa8 <temprepature_measurment_read+0xa4>)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	18d3      	adds	r3, r2, r3
 8002a46:	1c0a      	adds	r2, r1, #0
 8002a48:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 9; i++ )           // 9   
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	607b      	str	r3, [r7, #4]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2b08      	cmp	r3, #8
 8002a54:	dded      	ble.n	8002a32 <temprepature_measurment_read+0x2e>
	temp = ds_buff[1];
 8002a56:	4b14      	ldr	r3, [pc, #80]	; (8002aa8 <temprepature_measurment_read+0xa4>)
 8002a58:	785b      	ldrb	r3, [r3, #1]
 8002a5a:	b29a      	uxth	r2, r3
 8002a5c:	4b13      	ldr	r3, [pc, #76]	; (8002aac <temprepature_measurment_read+0xa8>)
 8002a5e:	801a      	strh	r2, [r3, #0]
	temp = temp << 8;
 8002a60:	4b12      	ldr	r3, [pc, #72]	; (8002aac <temprepature_measurment_read+0xa8>)
 8002a62:	881b      	ldrh	r3, [r3, #0]
 8002a64:	021b      	lsls	r3, r3, #8
 8002a66:	b29a      	uxth	r2, r3
 8002a68:	4b10      	ldr	r3, [pc, #64]	; (8002aac <temprepature_measurment_read+0xa8>)
 8002a6a:	801a      	strh	r2, [r3, #0]
	temp |= ds_buff[0];
 8002a6c:	4b0e      	ldr	r3, [pc, #56]	; (8002aa8 <temprepature_measurment_read+0xa4>)
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	4b0e      	ldr	r3, [pc, #56]	; (8002aac <temprepature_measurment_read+0xa8>)
 8002a74:	881b      	ldrh	r3, [r3, #0]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	b29a      	uxth	r2, r3
 8002a7a:	4b0c      	ldr	r3, [pc, #48]	; (8002aac <temprepature_measurment_read+0xa8>)
 8002a7c:	801a      	strh	r2, [r3, #0]
	temperature = temp * 0.0625;
 8002a7e:	4b0b      	ldr	r3, [pc, #44]	; (8002aac <temprepature_measurment_read+0xa8>)
 8002a80:	881b      	ldrh	r3, [r3, #0]
 8002a82:	0018      	movs	r0, r3
 8002a84:	f7fe fb12 	bl	80010ac <__aeabi_i2d>
 8002a88:	2200      	movs	r2, #0
 8002a8a:	4b09      	ldr	r3, [pc, #36]	; (8002ab0 <temprepature_measurment_read+0xac>)
 8002a8c:	f7fe f83a 	bl	8000b04 <__aeabi_dmul>
 8002a90:	0003      	movs	r3, r0
 8002a92:	000c      	movs	r4, r1
 8002a94:	4a07      	ldr	r2, [pc, #28]	; (8002ab4 <temprepature_measurment_read+0xb0>)
 8002a96:	6013      	str	r3, [r2, #0]
 8002a98:	6054      	str	r4, [r2, #4]
	program_task = TEMPERATURE_DISPLAYING;
 8002a9a:	4b07      	ldr	r3, [pc, #28]	; (8002ab8 <temprepature_measurment_read+0xb4>)
 8002a9c:	2203      	movs	r2, #3
 8002a9e:	701a      	strb	r2, [r3, #0]
}
 8002aa0:	46c0      	nop			; (mov r8, r8)
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	b003      	add	sp, #12
 8002aa6:	bd90      	pop	{r4, r7, pc}
 8002aa8:	200014fc 	.word	0x200014fc
 8002aac:	20001506 	.word	0x20001506
 8002ab0:	3fb00000 	.word	0x3fb00000
 8002ab4:	20000088 	.word	0x20000088
 8002ab8:	20000090 	.word	0x20000090

08002abc <NVIC_EnableIRQ>:
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b082      	sub	sp, #8
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	0002      	movs	r2, r0
 8002ac4:	1dfb      	adds	r3, r7, #7
 8002ac6:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002ac8:	4b06      	ldr	r3, [pc, #24]	; (8002ae4 <NVIC_EnableIRQ+0x28>)
 8002aca:	1dfa      	adds	r2, r7, #7
 8002acc:	7812      	ldrb	r2, [r2, #0]
 8002ace:	0011      	movs	r1, r2
 8002ad0:	221f      	movs	r2, #31
 8002ad2:	400a      	ands	r2, r1
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	4091      	lsls	r1, r2
 8002ad8:	000a      	movs	r2, r1
 8002ada:	601a      	str	r2, [r3, #0]
}
 8002adc:	46c0      	nop			; (mov r8, r8)
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	b002      	add	sp, #8
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	e000e100 	.word	0xe000e100

08002ae8 <NVIC_SetPriority>:
{
 8002ae8:	b5b0      	push	{r4, r5, r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	0002      	movs	r2, r0
 8002af0:	6039      	str	r1, [r7, #0]
 8002af2:	1dfb      	adds	r3, r7, #7
 8002af4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8002af6:	1dfb      	adds	r3, r7, #7
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	2b7f      	cmp	r3, #127	; 0x7f
 8002afc:	d932      	bls.n	8002b64 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002afe:	4c2f      	ldr	r4, [pc, #188]	; (8002bbc <NVIC_SetPriority+0xd4>)
 8002b00:	1dfb      	adds	r3, r7, #7
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	001a      	movs	r2, r3
 8002b06:	230f      	movs	r3, #15
 8002b08:	4013      	ands	r3, r2
 8002b0a:	3b08      	subs	r3, #8
 8002b0c:	0899      	lsrs	r1, r3, #2
 8002b0e:	4a2b      	ldr	r2, [pc, #172]	; (8002bbc <NVIC_SetPriority+0xd4>)
 8002b10:	1dfb      	adds	r3, r7, #7
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	0018      	movs	r0, r3
 8002b16:	230f      	movs	r3, #15
 8002b18:	4003      	ands	r3, r0
 8002b1a:	3b08      	subs	r3, #8
 8002b1c:	089b      	lsrs	r3, r3, #2
 8002b1e:	3306      	adds	r3, #6
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	18d3      	adds	r3, r2, r3
 8002b24:	3304      	adds	r3, #4
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	1dfa      	adds	r2, r7, #7
 8002b2a:	7812      	ldrb	r2, [r2, #0]
 8002b2c:	0010      	movs	r0, r2
 8002b2e:	2203      	movs	r2, #3
 8002b30:	4002      	ands	r2, r0
 8002b32:	00d2      	lsls	r2, r2, #3
 8002b34:	20ff      	movs	r0, #255	; 0xff
 8002b36:	4090      	lsls	r0, r2
 8002b38:	0002      	movs	r2, r0
 8002b3a:	43d2      	mvns	r2, r2
 8002b3c:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	019b      	lsls	r3, r3, #6
 8002b42:	20ff      	movs	r0, #255	; 0xff
 8002b44:	4018      	ands	r0, r3
 8002b46:	1dfb      	adds	r3, r7, #7
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	001d      	movs	r5, r3
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	402b      	ands	r3, r5
 8002b50:	00db      	lsls	r3, r3, #3
 8002b52:	4098      	lsls	r0, r3
 8002b54:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b56:	431a      	orrs	r2, r3
 8002b58:	1d8b      	adds	r3, r1, #6
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	18e3      	adds	r3, r4, r3
 8002b5e:	3304      	adds	r3, #4
 8002b60:	601a      	str	r2, [r3, #0]
}
 8002b62:	e027      	b.n	8002bb4 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b64:	4c16      	ldr	r4, [pc, #88]	; (8002bc0 <NVIC_SetPriority+0xd8>)
 8002b66:	1dfb      	adds	r3, r7, #7
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	b25b      	sxtb	r3, r3
 8002b6c:	089b      	lsrs	r3, r3, #2
 8002b6e:	4914      	ldr	r1, [pc, #80]	; (8002bc0 <NVIC_SetPriority+0xd8>)
 8002b70:	1dfa      	adds	r2, r7, #7
 8002b72:	7812      	ldrb	r2, [r2, #0]
 8002b74:	b252      	sxtb	r2, r2
 8002b76:	0892      	lsrs	r2, r2, #2
 8002b78:	32c0      	adds	r2, #192	; 0xc0
 8002b7a:	0092      	lsls	r2, r2, #2
 8002b7c:	5852      	ldr	r2, [r2, r1]
 8002b7e:	1df9      	adds	r1, r7, #7
 8002b80:	7809      	ldrb	r1, [r1, #0]
 8002b82:	0008      	movs	r0, r1
 8002b84:	2103      	movs	r1, #3
 8002b86:	4001      	ands	r1, r0
 8002b88:	00c9      	lsls	r1, r1, #3
 8002b8a:	20ff      	movs	r0, #255	; 0xff
 8002b8c:	4088      	lsls	r0, r1
 8002b8e:	0001      	movs	r1, r0
 8002b90:	43c9      	mvns	r1, r1
 8002b92:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002b94:	683a      	ldr	r2, [r7, #0]
 8002b96:	0192      	lsls	r2, r2, #6
 8002b98:	20ff      	movs	r0, #255	; 0xff
 8002b9a:	4010      	ands	r0, r2
 8002b9c:	1dfa      	adds	r2, r7, #7
 8002b9e:	7812      	ldrb	r2, [r2, #0]
 8002ba0:	0015      	movs	r5, r2
 8002ba2:	2203      	movs	r2, #3
 8002ba4:	402a      	ands	r2, r5
 8002ba6:	00d2      	lsls	r2, r2, #3
 8002ba8:	4090      	lsls	r0, r2
 8002baa:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002bac:	430a      	orrs	r2, r1
 8002bae:	33c0      	adds	r3, #192	; 0xc0
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	511a      	str	r2, [r3, r4]
}
 8002bb4:	46c0      	nop			; (mov r8, r8)
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	b002      	add	sp, #8
 8002bba:	bdb0      	pop	{r4, r5, r7, pc}
 8002bbc:	e000ed00 	.word	0xe000ed00
 8002bc0:	e000e100 	.word	0xe000e100

08002bc4 <process_cmd>:
#include "TFT_display_temperature.h"
#include "ds18b20.h"

void init_clock();

void process_cmd() {
 8002bc4:	b5b0      	push	{r4, r5, r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
	switch(program_task) {
 8002bc8:	4b0e      	ldr	r3, [pc, #56]	; (8002c04 <process_cmd+0x40>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d00a      	beq.n	8002be6 <process_cmd+0x22>
 8002bd0:	2b03      	cmp	r3, #3
 8002bd2:	d00b      	beq.n	8002bec <process_cmd+0x28>
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d000      	beq.n	8002bda <process_cmd+0x16>
			break;
		case TEMPERATURE_DISPLAYING:
			display_temperature(temperature);
			break;
	}
};
 8002bd8:	e010      	b.n	8002bfc <process_cmd+0x38>
			temperature_measurment_start();
 8002bda:	f7ff fefb 	bl	80029d4 <temperature_measurment_start>
			program_task = TEMPERATURE_CONVERTING;
 8002bde:	4b09      	ldr	r3, [pc, #36]	; (8002c04 <process_cmd+0x40>)
 8002be0:	2201      	movs	r2, #1
 8002be2:	701a      	strb	r2, [r3, #0]
			break;
 8002be4:	e00a      	b.n	8002bfc <process_cmd+0x38>
			temprepature_measurment_read();
 8002be6:	f7ff ff0d 	bl	8002a04 <temprepature_measurment_read>
			break;
 8002bea:	e007      	b.n	8002bfc <process_cmd+0x38>
			display_temperature(temperature);
 8002bec:	4b06      	ldr	r3, [pc, #24]	; (8002c08 <process_cmd+0x44>)
 8002bee:	685c      	ldr	r4, [r3, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	0018      	movs	r0, r3
 8002bf4:	0021      	movs	r1, r4
 8002bf6:	f7fe fd5f 	bl	80016b8 <display_temperature>
			break;
 8002bfa:	46c0      	nop			; (mov r8, r8)
};
 8002bfc:	46c0      	nop			; (mov r8, r8)
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bdb0      	pop	{r4, r5, r7, pc}
 8002c02:	46c0      	nop			; (mov r8, r8)
 8002c04:	20000090 	.word	0x20000090
 8002c08:	20000088 	.word	0x20000088

08002c0c <TIM6_DAC_IRQHandler>:

uint8_t check = 1;

void TIM6_DAC_IRQHandler(void) {
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
	TIM6->SR &= ~TIM_SR_UIF;
 8002c10:	4b08      	ldr	r3, [pc, #32]	; (8002c34 <TIM6_DAC_IRQHandler+0x28>)
 8002c12:	4a08      	ldr	r2, [pc, #32]	; (8002c34 <TIM6_DAC_IRQHandler+0x28>)
 8002c14:	6912      	ldr	r2, [r2, #16]
 8002c16:	2101      	movs	r1, #1
 8002c18:	438a      	bics	r2, r1
 8002c1a:	611a      	str	r2, [r3, #16]
	TIM6->CR1 &= ~TIM_CR1_CEN;
 8002c1c:	4b05      	ldr	r3, [pc, #20]	; (8002c34 <TIM6_DAC_IRQHandler+0x28>)
 8002c1e:	4a05      	ldr	r2, [pc, #20]	; (8002c34 <TIM6_DAC_IRQHandler+0x28>)
 8002c20:	6812      	ldr	r2, [r2, #0]
 8002c22:	2101      	movs	r1, #1
 8002c24:	438a      	bics	r2, r1
 8002c26:	601a      	str	r2, [r3, #0]
	//if the timer has counted up to 25ms then disable rattle check
	check = 1;
 8002c28:	4b03      	ldr	r3, [pc, #12]	; (8002c38 <TIM6_DAC_IRQHandler+0x2c>)
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	701a      	strb	r2, [r3, #0]
}
 8002c2e:	46c0      	nop			; (mov r8, r8)
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	40001000 	.word	0x40001000
 8002c38:	20000000 	.word	0x20000000

08002c3c <EXTI0_1_IRQHandler>:

void EXTI0_1_IRQHandler(void) {
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
	if( (EXTI->PR & EXTI_PR_PIF0) == EXTI_PR_PIF0) {
 8002c40:	4b10      	ldr	r3, [pc, #64]	; (8002c84 <EXTI0_1_IRQHandler+0x48>)
 8002c42:	695b      	ldr	r3, [r3, #20]
 8002c44:	2201      	movs	r2, #1
 8002c46:	4013      	ands	r3, r2
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d118      	bne.n	8002c7e <EXTI0_1_IRQHandler+0x42>
		EXTI->PR |= EXTI_PR_PIF0;
 8002c4c:	4b0d      	ldr	r3, [pc, #52]	; (8002c84 <EXTI0_1_IRQHandler+0x48>)
 8002c4e:	4a0d      	ldr	r2, [pc, #52]	; (8002c84 <EXTI0_1_IRQHandler+0x48>)
 8002c50:	6952      	ldr	r2, [r2, #20]
 8002c52:	2101      	movs	r1, #1
 8002c54:	430a      	orrs	r2, r1
 8002c56:	615a      	str	r2, [r3, #20]
		if(check == 1) {
 8002c58:	4b0b      	ldr	r3, [pc, #44]	; (8002c88 <EXTI0_1_IRQHandler+0x4c>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d10e      	bne.n	8002c7e <EXTI0_1_IRQHandler+0x42>
			check = 0;
 8002c60:	4b09      	ldr	r3, [pc, #36]	; (8002c88 <EXTI0_1_IRQHandler+0x4c>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	701a      	strb	r2, [r3, #0]
	//		GPIOC->ODR ^= GPIO_ODR_8;
			PORT->ODR ^= GPIO_ODR_7;
 8002c66:	4b09      	ldr	r3, [pc, #36]	; (8002c8c <EXTI0_1_IRQHandler+0x50>)
 8002c68:	4a08      	ldr	r2, [pc, #32]	; (8002c8c <EXTI0_1_IRQHandler+0x50>)
 8002c6a:	6952      	ldr	r2, [r2, #20]
 8002c6c:	2180      	movs	r1, #128	; 0x80
 8002c6e:	404a      	eors	r2, r1
 8002c70:	615a      	str	r2, [r3, #20]
			TIM6->CR1 |= TIM_CR1_CEN;
 8002c72:	4b07      	ldr	r3, [pc, #28]	; (8002c90 <EXTI0_1_IRQHandler+0x54>)
 8002c74:	4a06      	ldr	r2, [pc, #24]	; (8002c90 <EXTI0_1_IRQHandler+0x54>)
 8002c76:	6812      	ldr	r2, [r2, #0]
 8002c78:	2101      	movs	r1, #1
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	601a      	str	r2, [r3, #0]
		}
	}
}
 8002c7e:	46c0      	nop			; (mov r8, r8)
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	40010400 	.word	0x40010400
 8002c88:	20000000 	.word	0x20000000
 8002c8c:	48000400 	.word	0x48000400
 8002c90:	40001000 	.word	0x40001000

08002c94 <init_GPIO>:

void init_GPIO() {
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 8002c98:	4b0e      	ldr	r3, [pc, #56]	; (8002cd4 <init_GPIO+0x40>)
 8002c9a:	4a0e      	ldr	r2, [pc, #56]	; (8002cd4 <init_GPIO+0x40>)
 8002c9c:	6952      	ldr	r2, [r2, #20]
 8002c9e:	2180      	movs	r1, #128	; 0x80
 8002ca0:	02c9      	lsls	r1, r1, #11
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	615a      	str	r2, [r3, #20]
	GPIOB->MODER |= GPIO_MODER_MODER7_0;
 8002ca6:	4b0c      	ldr	r3, [pc, #48]	; (8002cd8 <init_GPIO+0x44>)
 8002ca8:	4a0b      	ldr	r2, [pc, #44]	; (8002cd8 <init_GPIO+0x44>)
 8002caa:	6812      	ldr	r2, [r2, #0]
 8002cac:	2180      	movs	r1, #128	; 0x80
 8002cae:	01c9      	lsls	r1, r1, #7
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	601a      	str	r2, [r3, #0]
	GPIOB->OTYPER |= GPIO_OTYPER_OT_7;
 8002cb4:	4b08      	ldr	r3, [pc, #32]	; (8002cd8 <init_GPIO+0x44>)
 8002cb6:	4a08      	ldr	r2, [pc, #32]	; (8002cd8 <init_GPIO+0x44>)
 8002cb8:	6852      	ldr	r2, [r2, #4]
 8002cba:	2180      	movs	r1, #128	; 0x80
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	605a      	str	r2, [r3, #4]
	PORT->ODR &= ~GPIO_ODR_7;
 8002cc0:	4b05      	ldr	r3, [pc, #20]	; (8002cd8 <init_GPIO+0x44>)
 8002cc2:	4a05      	ldr	r2, [pc, #20]	; (8002cd8 <init_GPIO+0x44>)
 8002cc4:	6952      	ldr	r2, [r2, #20]
 8002cc6:	2180      	movs	r1, #128	; 0x80
 8002cc8:	438a      	bics	r2, r1
 8002cca:	615a      	str	r2, [r3, #20]
}
 8002ccc:	46c0      	nop			; (mov r8, r8)
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	46c0      	nop			; (mov r8, r8)
 8002cd4:	40021000 	.word	0x40021000
 8002cd8:	48000400 	.word	0x48000400

08002cdc <init_GPIO_for_Button>:

void init_GPIO_for_Button() {
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN;
 8002ce0:	4b1c      	ldr	r3, [pc, #112]	; (8002d54 <init_GPIO_for_Button+0x78>)
 8002ce2:	4a1c      	ldr	r2, [pc, #112]	; (8002d54 <init_GPIO_for_Button+0x78>)
 8002ce4:	6952      	ldr	r2, [r2, #20]
 8002ce6:	21a0      	movs	r1, #160	; 0xa0
 8002ce8:	0309      	lsls	r1, r1, #12
 8002cea:	430a      	orrs	r2, r1
 8002cec:	615a      	str	r2, [r3, #20]
	//input mode on PA0
	GPIOA->MODER &= ~GPIO_MODER_MODER0;
 8002cee:	2390      	movs	r3, #144	; 0x90
 8002cf0:	05db      	lsls	r3, r3, #23
 8002cf2:	2290      	movs	r2, #144	; 0x90
 8002cf4:	05d2      	lsls	r2, r2, #23
 8002cf6:	6812      	ldr	r2, [r2, #0]
 8002cf8:	2103      	movs	r1, #3
 8002cfa:	438a      	bics	r2, r1
 8002cfc:	601a      	str	r2, [r3, #0]
	GPIOC->MODER |= GPIO_MODER_MODER8_0;
 8002cfe:	4b16      	ldr	r3, [pc, #88]	; (8002d58 <init_GPIO_for_Button+0x7c>)
 8002d00:	4a15      	ldr	r2, [pc, #84]	; (8002d58 <init_GPIO_for_Button+0x7c>)
 8002d02:	6812      	ldr	r2, [r2, #0]
 8002d04:	2180      	movs	r1, #128	; 0x80
 8002d06:	0249      	lsls	r1, r1, #9
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	601a      	str	r2, [r3, #0]
	GPIOC->ODR &= ~GPIO_ODR_8;
 8002d0c:	4b12      	ldr	r3, [pc, #72]	; (8002d58 <init_GPIO_for_Button+0x7c>)
 8002d0e:	4a12      	ldr	r2, [pc, #72]	; (8002d58 <init_GPIO_for_Button+0x7c>)
 8002d10:	6952      	ldr	r2, [r2, #20]
 8002d12:	4912      	ldr	r1, [pc, #72]	; (8002d5c <init_GPIO_for_Button+0x80>)
 8002d14:	400a      	ands	r2, r1
 8002d16:	615a      	str	r2, [r3, #20]
	GPIOC->PUPDR |= GPIO_PUPDR_PUPDR8_1;
 8002d18:	4b0f      	ldr	r3, [pc, #60]	; (8002d58 <init_GPIO_for_Button+0x7c>)
 8002d1a:	4a0f      	ldr	r2, [pc, #60]	; (8002d58 <init_GPIO_for_Button+0x7c>)
 8002d1c:	68d2      	ldr	r2, [r2, #12]
 8002d1e:	2180      	movs	r1, #128	; 0x80
 8002d20:	0289      	lsls	r1, r1, #10
 8002d22:	430a      	orrs	r2, r1
 8002d24:	60da      	str	r2, [r3, #12]

	EXTI->IMR |= EXTI_IMR_IM0;	 //interrupt mask register
 8002d26:	4b0e      	ldr	r3, [pc, #56]	; (8002d60 <init_GPIO_for_Button+0x84>)
 8002d28:	4a0d      	ldr	r2, [pc, #52]	; (8002d60 <init_GPIO_for_Button+0x84>)
 8002d2a:	6812      	ldr	r2, [r2, #0]
 8002d2c:	2101      	movs	r1, #1
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	601a      	str	r2, [r3, #0]
	EXTI->RTSR |= EXTI_RTSR_RT0; //rising trigger selection
 8002d32:	4b0b      	ldr	r3, [pc, #44]	; (8002d60 <init_GPIO_for_Button+0x84>)
 8002d34:	4a0a      	ldr	r2, [pc, #40]	; (8002d60 <init_GPIO_for_Button+0x84>)
 8002d36:	6892      	ldr	r2, [r2, #8]
 8002d38:	2101      	movs	r1, #1
 8002d3a:	430a      	orrs	r2, r1
 8002d3c:	609a      	str	r2, [r3, #8]

	NVIC_EnableIRQ(EXTI0_1_IRQn);//tune NVIC for EXTI0
 8002d3e:	2005      	movs	r0, #5
 8002d40:	f7ff febc 	bl	8002abc <NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI0_1_IRQn, 5);
 8002d44:	2105      	movs	r1, #5
 8002d46:	2005      	movs	r0, #5
 8002d48:	f7ff fece 	bl	8002ae8 <NVIC_SetPriority>
}
 8002d4c:	46c0      	nop			; (mov r8, r8)
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	46c0      	nop			; (mov r8, r8)
 8002d54:	40021000 	.word	0x40021000
 8002d58:	48000800 	.word	0x48000800
 8002d5c:	fffffeff 	.word	0xfffffeff
 8002d60:	40010400 	.word	0x40010400

08002d64 <init_TIM6_for_rattle_eliminating>:

void init_TIM6_for_rattle_eliminating () {
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM6EN;
 8002d68:	4b11      	ldr	r3, [pc, #68]	; (8002db0 <init_TIM6_for_rattle_eliminating+0x4c>)
 8002d6a:	4a11      	ldr	r2, [pc, #68]	; (8002db0 <init_TIM6_for_rattle_eliminating+0x4c>)
 8002d6c:	69d2      	ldr	r2, [r2, #28]
 8002d6e:	2110      	movs	r1, #16
 8002d70:	430a      	orrs	r2, r1
 8002d72:	61da      	str	r2, [r3, #28]
	TIM6->ARR = 4000; //tune TIM6 for 25ms
 8002d74:	4b0f      	ldr	r3, [pc, #60]	; (8002db4 <init_TIM6_for_rattle_eliminating+0x50>)
 8002d76:	22fa      	movs	r2, #250	; 0xfa
 8002d78:	0112      	lsls	r2, r2, #4
 8002d7a:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM6->PSC = 250;
 8002d7c:	4b0d      	ldr	r3, [pc, #52]	; (8002db4 <init_TIM6_for_rattle_eliminating+0x50>)
 8002d7e:	22fa      	movs	r2, #250	; 0xfa
 8002d80:	629a      	str	r2, [r3, #40]	; 0x28
	//interrupt on
	TIM6->DIER |= TIM_DIER_UIE;
 8002d82:	4b0c      	ldr	r3, [pc, #48]	; (8002db4 <init_TIM6_for_rattle_eliminating+0x50>)
 8002d84:	4a0b      	ldr	r2, [pc, #44]	; (8002db4 <init_TIM6_for_rattle_eliminating+0x50>)
 8002d86:	68d2      	ldr	r2, [r2, #12]
 8002d88:	2101      	movs	r1, #1
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002d8e:	2011      	movs	r0, #17
 8002d90:	f7ff fe94 	bl	8002abc <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM6_DAC_IRQn, 5);
 8002d94:	2105      	movs	r1, #5
 8002d96:	2011      	movs	r0, #17
 8002d98:	f7ff fea6 	bl	8002ae8 <NVIC_SetPriority>
	TIM6->CR1 |= TIM_CR1_CEN;
 8002d9c:	4b05      	ldr	r3, [pc, #20]	; (8002db4 <init_TIM6_for_rattle_eliminating+0x50>)
 8002d9e:	4a05      	ldr	r2, [pc, #20]	; (8002db4 <init_TIM6_for_rattle_eliminating+0x50>)
 8002da0:	6812      	ldr	r2, [r2, #0]
 8002da2:	2101      	movs	r1, #1
 8002da4:	430a      	orrs	r2, r1
 8002da6:	601a      	str	r2, [r3, #0]
}
 8002da8:	46c0      	nop			; (mov r8, r8)
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	46c0      	nop			; (mov r8, r8)
 8002db0:	40021000 	.word	0x40021000
 8002db4:	40001000 	.word	0x40001000

08002db8 <main>:

int main(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
	init_GPIO();
 8002dbc:	f7ff ff6a 	bl	8002c94 <init_GPIO>
	init_GPIO_for_Button();
 8002dc0:	f7ff ff8c 	bl	8002cdc <init_GPIO_for_Button>
	init_TIM6_for_rattle_eliminating ();
 8002dc4:	f7ff ffce 	bl	8002d64 <init_TIM6_for_rattle_eliminating>
//	Write_data_to_flash(PAGE60_FOR_0_1_2_3, &mat_for_symbol1[0], 1024);
//	Write_data_to_flash(PAGE61_FOR_4_5_6_7, &mat_for_symbol2[0], 1024);
//	Write_data_to_flash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol3[0], 1024);
//	Write_data_to_flash(PAGE63_FOR_DOT_MINUS, &mat_for_symbol4[0], 256);

	init_clock();
 8002dc8:	f000 f808 	bl	8002ddc <init_clock>
	init_ds();
 8002dcc:	f7ff fc52 	bl	8002674 <init_ds>
	TFT_init();
 8002dd0:	f7ff f95c 	bl	800208c <TFT_init>

	while (1)
	{
		process_cmd();
 8002dd4:	f7ff fef6 	bl	8002bc4 <process_cmd>
 8002dd8:	e7fc      	b.n	8002dd4 <main+0x1c>
	...

08002ddc <init_clock>:
	}
}


void init_clock() {
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
	//if PLL is SYSCLK
	if( (RCC->CFGR & RCC_CFGR_SWS) == RCC_CFGR_SWS_PLL) {
 8002de0:	4b24      	ldr	r3, [pc, #144]	; (8002e74 <init_clock+0x98>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	220c      	movs	r2, #12
 8002de6:	4013      	ands	r3, r2
 8002de8:	2b08      	cmp	r3, #8
 8002dea:	d10b      	bne.n	8002e04 <init_clock+0x28>
		//switch on HSI
		RCC->CFGR &= ~RCC_CFGR_SW;
 8002dec:	4b21      	ldr	r3, [pc, #132]	; (8002e74 <init_clock+0x98>)
 8002dee:	4a21      	ldr	r2, [pc, #132]	; (8002e74 <init_clock+0x98>)
 8002df0:	6852      	ldr	r2, [r2, #4]
 8002df2:	2103      	movs	r1, #3
 8002df4:	438a      	bics	r2, r1
 8002df6:	605a      	str	r2, [r3, #4]
		//wait until HSI isn't SYSCLK
		while( (RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI);
 8002df8:	46c0      	nop			; (mov r8, r8)
 8002dfa:	4b1e      	ldr	r3, [pc, #120]	; (8002e74 <init_clock+0x98>)
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	220c      	movs	r2, #12
 8002e00:	4013      	ands	r3, r2
 8002e02:	d1fa      	bne.n	8002dfa <init_clock+0x1e>
	}

	//1.Disable the PLL by setting PLLON to 0.
	RCC->CR &= ~RCC_CR_PLLON;
 8002e04:	4b1b      	ldr	r3, [pc, #108]	; (8002e74 <init_clock+0x98>)
 8002e06:	4a1b      	ldr	r2, [pc, #108]	; (8002e74 <init_clock+0x98>)
 8002e08:	6812      	ldr	r2, [r2, #0]
 8002e0a:	491b      	ldr	r1, [pc, #108]	; (8002e78 <init_clock+0x9c>)
 8002e0c:	400a      	ands	r2, r1
 8002e0e:	601a      	str	r2, [r3, #0]
	//2. Wait until PLLRDY is cleared. The PLL is now fully stopped.
	while( (RCC->CR & RCC_CR_PLLRDY) != 0 );
 8002e10:	46c0      	nop			; (mov r8, r8)
 8002e12:	4b18      	ldr	r3, [pc, #96]	; (8002e74 <init_clock+0x98>)
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	2380      	movs	r3, #128	; 0x80
 8002e18:	049b      	lsls	r3, r3, #18
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	d1f9      	bne.n	8002e12 <init_clock+0x36>
	//3. Change the desired parameter
	RCC->CFGR = ( RCC->CFGR & (~RCC_CFGR_PLLMUL) ) | RCC_CFGR_PLLMUL10;
 8002e1e:	4b15      	ldr	r3, [pc, #84]	; (8002e74 <init_clock+0x98>)
 8002e20:	4a14      	ldr	r2, [pc, #80]	; (8002e74 <init_clock+0x98>)
 8002e22:	6852      	ldr	r2, [r2, #4]
 8002e24:	4915      	ldr	r1, [pc, #84]	; (8002e7c <init_clock+0xa0>)
 8002e26:	400a      	ands	r2, r1
 8002e28:	2180      	movs	r1, #128	; 0x80
 8002e2a:	0389      	lsls	r1, r1, #14
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	605a      	str	r2, [r3, #4]
	//4. Enable the PLL again by setting PLLON to 1.
	RCC->CR |= RCC_CR_PLLON;
 8002e30:	4b10      	ldr	r3, [pc, #64]	; (8002e74 <init_clock+0x98>)
 8002e32:	4a10      	ldr	r2, [pc, #64]	; (8002e74 <init_clock+0x98>)
 8002e34:	6812      	ldr	r2, [r2, #0]
 8002e36:	2180      	movs	r1, #128	; 0x80
 8002e38:	0449      	lsls	r1, r1, #17
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	601a      	str	r2, [r3, #0]
	//5. Wait until PLLRDY is set.
	while( (RCC->CR & RCC_CR_PLLRDY) != RCC_CR_PLLRDY);
 8002e3e:	46c0      	nop			; (mov r8, r8)
 8002e40:	4b0c      	ldr	r3, [pc, #48]	; (8002e74 <init_clock+0x98>)
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	2380      	movs	r3, #128	; 0x80
 8002e46:	049b      	lsls	r3, r3, #18
 8002e48:	401a      	ands	r2, r3
 8002e4a:	2380      	movs	r3, #128	; 0x80
 8002e4c:	049b      	lsls	r3, r3, #18
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d1f6      	bne.n	8002e40 <init_clock+0x64>

	//switch on PLL as SYSCLK
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 8002e52:	4b08      	ldr	r3, [pc, #32]	; (8002e74 <init_clock+0x98>)
 8002e54:	4a07      	ldr	r2, [pc, #28]	; (8002e74 <init_clock+0x98>)
 8002e56:	6852      	ldr	r2, [r2, #4]
 8002e58:	2102      	movs	r1, #2
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	605a      	str	r2, [r3, #4]
	//wait until PLL isn't SYSCLK
	while( (RCC->CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 8002e5e:	46c0      	nop			; (mov r8, r8)
 8002e60:	4b04      	ldr	r3, [pc, #16]	; (8002e74 <init_clock+0x98>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	2208      	movs	r2, #8
 8002e66:	4013      	ands	r3, r2
 8002e68:	2b08      	cmp	r3, #8
 8002e6a:	d1f9      	bne.n	8002e60 <init_clock+0x84>
	//SystemCoreClockUpdate();
}
 8002e6c:	46c0      	nop			; (mov r8, r8)
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	46c0      	nop			; (mov r8, r8)
 8002e74:	40021000 	.word	0x40021000
 8002e78:	feffffff 	.word	0xfeffffff
 8002e7c:	ffc3ffff 	.word	0xffc3ffff

08002e80 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002e80:	480d      	ldr	r0, [pc, #52]	; (8002eb8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002e82:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002e84:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002e86:	e003      	b.n	8002e90 <LoopCopyDataInit>

08002e88 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002e88:	4b0c      	ldr	r3, [pc, #48]	; (8002ebc <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8002e8a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002e8c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002e8e:	3104      	adds	r1, #4

08002e90 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002e90:	480b      	ldr	r0, [pc, #44]	; (8002ec0 <LoopForever+0xa>)
  ldr r3, =_edata
 8002e92:	4b0c      	ldr	r3, [pc, #48]	; (8002ec4 <LoopForever+0xe>)
  adds r2, r0, r1
 8002e94:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002e96:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002e98:	d3f6      	bcc.n	8002e88 <CopyDataInit>
  ldr r2, =_sbss
 8002e9a:	4a0b      	ldr	r2, [pc, #44]	; (8002ec8 <LoopForever+0x12>)
  b LoopFillZerobss
 8002e9c:	e002      	b.n	8002ea4 <LoopFillZerobss>

08002e9e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002e9e:	2300      	movs	r3, #0
  str  r3, [r2]
 8002ea0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ea2:	3204      	adds	r2, #4

08002ea4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8002ea4:	4b09      	ldr	r3, [pc, #36]	; (8002ecc <LoopForever+0x16>)
  cmp r2, r3
 8002ea6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002ea8:	d3f9      	bcc.n	8002e9e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002eaa:	f000 f813 	bl	8002ed4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002eae:	f000 f855 	bl	8002f5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002eb2:	f7ff ff81 	bl	8002db8 <main>

08002eb6 <LoopForever>:

LoopForever:
    b LoopForever
 8002eb6:	e7fe      	b.n	8002eb6 <LoopForever>
  ldr   r0, =_estack
 8002eb8:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 8002ebc:	08003388 	.word	0x08003388
  ldr r0, =_sdata
 8002ec0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002ec4:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 8002ec8:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8002ecc:	20001508 	.word	0x20001508

08002ed0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ed0:	e7fe      	b.n	8002ed0 <ADC1_COMP_IRQHandler>
	...

08002ed4 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8002ed8:	4b1a      	ldr	r3, [pc, #104]	; (8002f44 <SystemInit+0x70>)
 8002eda:	4a1a      	ldr	r2, [pc, #104]	; (8002f44 <SystemInit+0x70>)
 8002edc:	6812      	ldr	r2, [r2, #0]
 8002ede:	2101      	movs	r1, #1
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	601a      	str	r2, [r3, #0]

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8002ee4:	4b17      	ldr	r3, [pc, #92]	; (8002f44 <SystemInit+0x70>)
 8002ee6:	4a17      	ldr	r2, [pc, #92]	; (8002f44 <SystemInit+0x70>)
 8002ee8:	6852      	ldr	r2, [r2, #4]
 8002eea:	4917      	ldr	r1, [pc, #92]	; (8002f48 <SystemInit+0x74>)
 8002eec:	400a      	ands	r2, r1
 8002eee:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8002ef0:	4b14      	ldr	r3, [pc, #80]	; (8002f44 <SystemInit+0x70>)
 8002ef2:	4a14      	ldr	r2, [pc, #80]	; (8002f44 <SystemInit+0x70>)
 8002ef4:	6812      	ldr	r2, [r2, #0]
 8002ef6:	4915      	ldr	r1, [pc, #84]	; (8002f4c <SystemInit+0x78>)
 8002ef8:	400a      	ands	r2, r1
 8002efa:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002efc:	4b11      	ldr	r3, [pc, #68]	; (8002f44 <SystemInit+0x70>)
 8002efe:	4a11      	ldr	r2, [pc, #68]	; (8002f44 <SystemInit+0x70>)
 8002f00:	6812      	ldr	r2, [r2, #0]
 8002f02:	4913      	ldr	r1, [pc, #76]	; (8002f50 <SystemInit+0x7c>)
 8002f04:	400a      	ands	r2, r1
 8002f06:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002f08:	4b0e      	ldr	r3, [pc, #56]	; (8002f44 <SystemInit+0x70>)
 8002f0a:	4a0e      	ldr	r2, [pc, #56]	; (8002f44 <SystemInit+0x70>)
 8002f0c:	6852      	ldr	r2, [r2, #4]
 8002f0e:	4911      	ldr	r1, [pc, #68]	; (8002f54 <SystemInit+0x80>)
 8002f10:	400a      	ands	r2, r1
 8002f12:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002f14:	4b0b      	ldr	r3, [pc, #44]	; (8002f44 <SystemInit+0x70>)
 8002f16:	4a0b      	ldr	r2, [pc, #44]	; (8002f44 <SystemInit+0x70>)
 8002f18:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002f1a:	210f      	movs	r1, #15
 8002f1c:	438a      	bics	r2, r1
 8002f1e:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 8002f20:	4b08      	ldr	r3, [pc, #32]	; (8002f44 <SystemInit+0x70>)
 8002f22:	4a08      	ldr	r2, [pc, #32]	; (8002f44 <SystemInit+0x70>)
 8002f24:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f26:	490c      	ldr	r1, [pc, #48]	; (8002f58 <SystemInit+0x84>)
 8002f28:	400a      	ands	r2, r1
 8002f2a:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8002f2c:	4b05      	ldr	r3, [pc, #20]	; (8002f44 <SystemInit+0x70>)
 8002f2e:	4a05      	ldr	r2, [pc, #20]	; (8002f44 <SystemInit+0x70>)
 8002f30:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002f32:	2101      	movs	r1, #1
 8002f34:	438a      	bics	r2, r1
 8002f36:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002f38:	4b02      	ldr	r3, [pc, #8]	; (8002f44 <SystemInit+0x70>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	609a      	str	r2, [r3, #8]

}
 8002f3e:	46c0      	nop			; (mov r8, r8)
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	40021000 	.word	0x40021000
 8002f48:	f8ffb80c 	.word	0xf8ffb80c
 8002f4c:	fef6ffff 	.word	0xfef6ffff
 8002f50:	fffbffff 	.word	0xfffbffff
 8002f54:	ffc0ffff 	.word	0xffc0ffff
 8002f58:	fffffeac 	.word	0xfffffeac

08002f5c <__libc_init_array>:
 8002f5c:	b570      	push	{r4, r5, r6, lr}
 8002f5e:	2600      	movs	r6, #0
 8002f60:	4d0c      	ldr	r5, [pc, #48]	; (8002f94 <__libc_init_array+0x38>)
 8002f62:	4c0d      	ldr	r4, [pc, #52]	; (8002f98 <__libc_init_array+0x3c>)
 8002f64:	1b64      	subs	r4, r4, r5
 8002f66:	10a4      	asrs	r4, r4, #2
 8002f68:	42a6      	cmp	r6, r4
 8002f6a:	d109      	bne.n	8002f80 <__libc_init_array+0x24>
 8002f6c:	2600      	movs	r6, #0
 8002f6e:	f000 f991 	bl	8003294 <_init>
 8002f72:	4d0a      	ldr	r5, [pc, #40]	; (8002f9c <__libc_init_array+0x40>)
 8002f74:	4c0a      	ldr	r4, [pc, #40]	; (8002fa0 <__libc_init_array+0x44>)
 8002f76:	1b64      	subs	r4, r4, r5
 8002f78:	10a4      	asrs	r4, r4, #2
 8002f7a:	42a6      	cmp	r6, r4
 8002f7c:	d105      	bne.n	8002f8a <__libc_init_array+0x2e>
 8002f7e:	bd70      	pop	{r4, r5, r6, pc}
 8002f80:	00b3      	lsls	r3, r6, #2
 8002f82:	58eb      	ldr	r3, [r5, r3]
 8002f84:	4798      	blx	r3
 8002f86:	3601      	adds	r6, #1
 8002f88:	e7ee      	b.n	8002f68 <__libc_init_array+0xc>
 8002f8a:	00b3      	lsls	r3, r6, #2
 8002f8c:	58eb      	ldr	r3, [r5, r3]
 8002f8e:	4798      	blx	r3
 8002f90:	3601      	adds	r6, #1
 8002f92:	e7f2      	b.n	8002f7a <__libc_init_array+0x1e>
 8002f94:	08003380 	.word	0x08003380
 8002f98:	08003380 	.word	0x08003380
 8002f9c:	08003380 	.word	0x08003380
 8002fa0:	08003384 	.word	0x08003384

08002fa4 <fmod>:
 8002fa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fa6:	b08f      	sub	sp, #60	; 0x3c
 8002fa8:	001d      	movs	r5, r3
 8002faa:	0006      	movs	r6, r0
 8002fac:	000f      	movs	r7, r1
 8002fae:	0014      	movs	r4, r2
 8002fb0:	f000 f85a 	bl	8003068 <__ieee754_fmod>
 8002fb4:	4b2a      	ldr	r3, [pc, #168]	; (8003060 <fmod+0xbc>)
 8002fb6:	9000      	str	r0, [sp, #0]
 8002fb8:	9101      	str	r1, [sp, #4]
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	b25b      	sxtb	r3, r3
 8002fbe:	9302      	str	r3, [sp, #8]
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	d039      	beq.n	8003038 <fmod+0x94>
 8002fc4:	0022      	movs	r2, r4
 8002fc6:	002b      	movs	r3, r5
 8002fc8:	0020      	movs	r0, r4
 8002fca:	0029      	movs	r1, r5
 8002fcc:	f7fe f81a 	bl	8001004 <__aeabi_dcmpun>
 8002fd0:	2800      	cmp	r0, #0
 8002fd2:	d131      	bne.n	8003038 <fmod+0x94>
 8002fd4:	0032      	movs	r2, r6
 8002fd6:	003b      	movs	r3, r7
 8002fd8:	0030      	movs	r0, r6
 8002fda:	0039      	movs	r1, r7
 8002fdc:	f7fe f812 	bl	8001004 <__aeabi_dcmpun>
 8002fe0:	9003      	str	r0, [sp, #12]
 8002fe2:	2800      	cmp	r0, #0
 8002fe4:	d128      	bne.n	8003038 <fmod+0x94>
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	2300      	movs	r3, #0
 8002fea:	0020      	movs	r0, r4
 8002fec:	0029      	movs	r1, r5
 8002fee:	f7fd f927 	bl	8000240 <__aeabi_dcmpeq>
 8002ff2:	2800      	cmp	r0, #0
 8002ff4:	d020      	beq.n	8003038 <fmod+0x94>
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	9304      	str	r3, [sp, #16]
 8002ffa:	4b1a      	ldr	r3, [pc, #104]	; (8003064 <fmod+0xc0>)
 8002ffc:	9606      	str	r6, [sp, #24]
 8002ffe:	9707      	str	r7, [sp, #28]
 8003000:	9305      	str	r3, [sp, #20]
 8003002:	9b03      	ldr	r3, [sp, #12]
 8003004:	9408      	str	r4, [sp, #32]
 8003006:	9509      	str	r5, [sp, #36]	; 0x24
 8003008:	930c      	str	r3, [sp, #48]	; 0x30
 800300a:	9b02      	ldr	r3, [sp, #8]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d117      	bne.n	8003040 <fmod+0x9c>
 8003010:	960a      	str	r6, [sp, #40]	; 0x28
 8003012:	970b      	str	r7, [sp, #44]	; 0x2c
 8003014:	a804      	add	r0, sp, #16
 8003016:	f000 f935 	bl	8003284 <matherr>
 800301a:	2800      	cmp	r0, #0
 800301c:	d01b      	beq.n	8003056 <fmod+0xb2>
 800301e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003020:	9302      	str	r3, [sp, #8]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d004      	beq.n	8003030 <fmod+0x8c>
 8003026:	f000 f92f 	bl	8003288 <__errno>
 800302a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800302c:	9302      	str	r3, [sp, #8]
 800302e:	6003      	str	r3, [r0, #0]
 8003030:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003032:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	9401      	str	r4, [sp, #4]
 8003038:	9800      	ldr	r0, [sp, #0]
 800303a:	9901      	ldr	r1, [sp, #4]
 800303c:	b00f      	add	sp, #60	; 0x3c
 800303e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003040:	2300      	movs	r3, #0
 8003042:	2200      	movs	r2, #0
 8003044:	0019      	movs	r1, r3
 8003046:	0010      	movs	r0, r2
 8003048:	f7fd f928 	bl	800029c <__aeabi_ddiv>
 800304c:	9b02      	ldr	r3, [sp, #8]
 800304e:	900a      	str	r0, [sp, #40]	; 0x28
 8003050:	910b      	str	r1, [sp, #44]	; 0x2c
 8003052:	2b02      	cmp	r3, #2
 8003054:	d1de      	bne.n	8003014 <fmod+0x70>
 8003056:	f000 f917 	bl	8003288 <__errno>
 800305a:	2321      	movs	r3, #33	; 0x21
 800305c:	6003      	str	r3, [r0, #0]
 800305e:	e7de      	b.n	800301e <fmod+0x7a>
 8003060:	20000001 	.word	0x20000001
 8003064:	08003364 	.word	0x08003364

08003068 <__ieee754_fmod>:
 8003068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800306a:	b087      	sub	sp, #28
 800306c:	9303      	str	r3, [sp, #12]
 800306e:	005b      	lsls	r3, r3, #1
 8003070:	085b      	lsrs	r3, r3, #1
 8003072:	001d      	movs	r5, r3
 8003074:	9002      	str	r0, [sp, #8]
 8003076:	9105      	str	r1, [sp, #20]
 8003078:	0004      	movs	r4, r0
 800307a:	0016      	movs	r6, r2
 800307c:	9201      	str	r2, [sp, #4]
 800307e:	4315      	orrs	r5, r2
 8003080:	d00e      	beq.n	80030a0 <__ieee754_fmod+0x38>
 8003082:	4f76      	ldr	r7, [pc, #472]	; (800325c <__ieee754_fmod+0x1f4>)
 8003084:	004d      	lsls	r5, r1, #1
 8003086:	086d      	lsrs	r5, r5, #1
 8003088:	42bd      	cmp	r5, r7
 800308a:	dc09      	bgt.n	80030a0 <__ieee754_fmod+0x38>
 800308c:	4257      	negs	r7, r2
 800308e:	4317      	orrs	r7, r2
 8003090:	0fff      	lsrs	r7, r7, #31
 8003092:	431f      	orrs	r7, r3
 8003094:	9704      	str	r7, [sp, #16]
 8003096:	4f72      	ldr	r7, [pc, #456]	; (8003260 <__ieee754_fmod+0x1f8>)
 8003098:	46bc      	mov	ip, r7
 800309a:	9f04      	ldr	r7, [sp, #16]
 800309c:	4567      	cmp	r7, ip
 800309e:	d909      	bls.n	80030b4 <__ieee754_fmod+0x4c>
 80030a0:	9d03      	ldr	r5, [sp, #12]
 80030a2:	002b      	movs	r3, r5
 80030a4:	f7fd fd2e 	bl	8000b04 <__aeabi_dmul>
 80030a8:	0002      	movs	r2, r0
 80030aa:	000b      	movs	r3, r1
 80030ac:	f7fd f8f6 	bl	800029c <__aeabi_ddiv>
 80030b0:	b007      	add	sp, #28
 80030b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030b4:	0fcf      	lsrs	r7, r1, #31
 80030b6:	07ff      	lsls	r7, r7, #31
 80030b8:	46bc      	mov	ip, r7
 80030ba:	429d      	cmp	r5, r3
 80030bc:	dc0c      	bgt.n	80030d8 <__ieee754_fmod+0x70>
 80030be:	dbf7      	blt.n	80030b0 <__ieee754_fmod+0x48>
 80030c0:	4290      	cmp	r0, r2
 80030c2:	d3f5      	bcc.n	80030b0 <__ieee754_fmod+0x48>
 80030c4:	9902      	ldr	r1, [sp, #8]
 80030c6:	4291      	cmp	r1, r2
 80030c8:	d106      	bne.n	80030d8 <__ieee754_fmod+0x70>
 80030ca:	4663      	mov	r3, ip
 80030cc:	4d65      	ldr	r5, [pc, #404]	; (8003264 <__ieee754_fmod+0x1fc>)
 80030ce:	0fdb      	lsrs	r3, r3, #31
 80030d0:	00db      	lsls	r3, r3, #3
 80030d2:	18ed      	adds	r5, r5, r3
 80030d4:	cd03      	ldmia	r5!, {r0, r1}
 80030d6:	e7eb      	b.n	80030b0 <__ieee754_fmod+0x48>
 80030d8:	4963      	ldr	r1, [pc, #396]	; (8003268 <__ieee754_fmod+0x200>)
 80030da:	428d      	cmp	r5, r1
 80030dc:	dc49      	bgt.n	8003172 <__ieee754_fmod+0x10a>
 80030de:	2d00      	cmp	r5, #0
 80030e0:	d140      	bne.n	8003164 <__ieee754_fmod+0xfc>
 80030e2:	9902      	ldr	r1, [sp, #8]
 80030e4:	4861      	ldr	r0, [pc, #388]	; (800326c <__ieee754_fmod+0x204>)
 80030e6:	2900      	cmp	r1, #0
 80030e8:	dc39      	bgt.n	800315e <__ieee754_fmod+0xf6>
 80030ea:	495f      	ldr	r1, [pc, #380]	; (8003268 <__ieee754_fmod+0x200>)
 80030ec:	428b      	cmp	r3, r1
 80030ee:	dc4e      	bgt.n	800318e <__ieee754_fmod+0x126>
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d145      	bne.n	8003180 <__ieee754_fmod+0x118>
 80030f4:	495d      	ldr	r1, [pc, #372]	; (800326c <__ieee754_fmod+0x204>)
 80030f6:	2e00      	cmp	r6, #0
 80030f8:	dc3f      	bgt.n	800317a <__ieee754_fmod+0x112>
 80030fa:	4e5d      	ldr	r6, [pc, #372]	; (8003270 <__ieee754_fmod+0x208>)
 80030fc:	42b0      	cmp	r0, r6
 80030fe:	db4a      	blt.n	8003196 <__ieee754_fmod+0x12e>
 8003100:	2780      	movs	r7, #128	; 0x80
 8003102:	9d05      	ldr	r5, [sp, #20]
 8003104:	037f      	lsls	r7, r7, #13
 8003106:	032d      	lsls	r5, r5, #12
 8003108:	0b2d      	lsrs	r5, r5, #12
 800310a:	433d      	orrs	r5, r7
 800310c:	4e58      	ldr	r6, [pc, #352]	; (8003270 <__ieee754_fmod+0x208>)
 800310e:	42b1      	cmp	r1, r6
 8003110:	db54      	blt.n	80031bc <__ieee754_fmod+0x154>
 8003112:	2280      	movs	r2, #128	; 0x80
 8003114:	9b03      	ldr	r3, [sp, #12]
 8003116:	0352      	lsls	r2, r2, #13
 8003118:	031b      	lsls	r3, r3, #12
 800311a:	0b1b      	lsrs	r3, r3, #12
 800311c:	4313      	orrs	r3, r2
 800311e:	1a40      	subs	r0, r0, r1
 8003120:	1aef      	subs	r7, r5, r3
 8003122:	2800      	cmp	r0, #0
 8003124:	d161      	bne.n	80031ea <__ieee754_fmod+0x182>
 8003126:	9b01      	ldr	r3, [sp, #4]
 8003128:	429c      	cmp	r4, r3
 800312a:	4192      	sbcs	r2, r2
 800312c:	4252      	negs	r2, r2
 800312e:	1abf      	subs	r7, r7, r2
 8003130:	d401      	bmi.n	8003136 <__ieee754_fmod+0xce>
 8003132:	003d      	movs	r5, r7
 8003134:	1ae4      	subs	r4, r4, r3
 8003136:	002b      	movs	r3, r5
 8003138:	4323      	orrs	r3, r4
 800313a:	d0c6      	beq.n	80030ca <__ieee754_fmod+0x62>
 800313c:	4b4a      	ldr	r3, [pc, #296]	; (8003268 <__ieee754_fmod+0x200>)
 800313e:	429d      	cmp	r5, r3
 8003140:	dd68      	ble.n	8003214 <__ieee754_fmod+0x1ac>
 8003142:	4b4b      	ldr	r3, [pc, #300]	; (8003270 <__ieee754_fmod+0x208>)
 8003144:	4299      	cmp	r1, r3
 8003146:	db6b      	blt.n	8003220 <__ieee754_fmod+0x1b8>
 8003148:	4b4a      	ldr	r3, [pc, #296]	; (8003274 <__ieee754_fmod+0x20c>)
 800314a:	0020      	movs	r0, r4
 800314c:	18ed      	adds	r5, r5, r3
 800314e:	4663      	mov	r3, ip
 8003150:	431d      	orrs	r5, r3
 8003152:	4b49      	ldr	r3, [pc, #292]	; (8003278 <__ieee754_fmod+0x210>)
 8003154:	18c9      	adds	r1, r1, r3
 8003156:	0509      	lsls	r1, r1, #20
 8003158:	430d      	orrs	r5, r1
 800315a:	0029      	movs	r1, r5
 800315c:	e7a8      	b.n	80030b0 <__ieee754_fmod+0x48>
 800315e:	3801      	subs	r0, #1
 8003160:	0049      	lsls	r1, r1, #1
 8003162:	e7c0      	b.n	80030e6 <__ieee754_fmod+0x7e>
 8003164:	4842      	ldr	r0, [pc, #264]	; (8003270 <__ieee754_fmod+0x208>)
 8003166:	02e9      	lsls	r1, r5, #11
 8003168:	3801      	subs	r0, #1
 800316a:	0049      	lsls	r1, r1, #1
 800316c:	2900      	cmp	r1, #0
 800316e:	dcfb      	bgt.n	8003168 <__ieee754_fmod+0x100>
 8003170:	e7bb      	b.n	80030ea <__ieee754_fmod+0x82>
 8003172:	4942      	ldr	r1, [pc, #264]	; (800327c <__ieee754_fmod+0x214>)
 8003174:	1528      	asrs	r0, r5, #20
 8003176:	1840      	adds	r0, r0, r1
 8003178:	e7b7      	b.n	80030ea <__ieee754_fmod+0x82>
 800317a:	3901      	subs	r1, #1
 800317c:	0076      	lsls	r6, r6, #1
 800317e:	e7ba      	b.n	80030f6 <__ieee754_fmod+0x8e>
 8003180:	493b      	ldr	r1, [pc, #236]	; (8003270 <__ieee754_fmod+0x208>)
 8003182:	02de      	lsls	r6, r3, #11
 8003184:	3901      	subs	r1, #1
 8003186:	0076      	lsls	r6, r6, #1
 8003188:	2e00      	cmp	r6, #0
 800318a:	dcfb      	bgt.n	8003184 <__ieee754_fmod+0x11c>
 800318c:	e7b5      	b.n	80030fa <__ieee754_fmod+0x92>
 800318e:	4e3b      	ldr	r6, [pc, #236]	; (800327c <__ieee754_fmod+0x214>)
 8003190:	1519      	asrs	r1, r3, #20
 8003192:	1989      	adds	r1, r1, r6
 8003194:	e7b1      	b.n	80030fa <__ieee754_fmod+0x92>
 8003196:	4c36      	ldr	r4, [pc, #216]	; (8003270 <__ieee754_fmod+0x208>)
 8003198:	1a27      	subs	r7, r4, r0
 800319a:	2f1f      	cmp	r7, #31
 800319c:	dc08      	bgt.n	80031b0 <__ieee754_fmod+0x148>
 800319e:	2420      	movs	r4, #32
 80031a0:	9e02      	ldr	r6, [sp, #8]
 80031a2:	1be4      	subs	r4, r4, r7
 80031a4:	40e6      	lsrs	r6, r4
 80031a6:	40bd      	lsls	r5, r7
 80031a8:	9c02      	ldr	r4, [sp, #8]
 80031aa:	4335      	orrs	r5, r6
 80031ac:	40bc      	lsls	r4, r7
 80031ae:	e7ad      	b.n	800310c <__ieee754_fmod+0xa4>
 80031b0:	4c33      	ldr	r4, [pc, #204]	; (8003280 <__ieee754_fmod+0x218>)
 80031b2:	9d02      	ldr	r5, [sp, #8]
 80031b4:	1a24      	subs	r4, r4, r0
 80031b6:	40a5      	lsls	r5, r4
 80031b8:	2400      	movs	r4, #0
 80031ba:	e7a7      	b.n	800310c <__ieee754_fmod+0xa4>
 80031bc:	4e2c      	ldr	r6, [pc, #176]	; (8003270 <__ieee754_fmod+0x208>)
 80031be:	1a76      	subs	r6, r6, r1
 80031c0:	9601      	str	r6, [sp, #4]
 80031c2:	2e1f      	cmp	r6, #31
 80031c4:	dc0b      	bgt.n	80031de <__ieee754_fmod+0x176>
 80031c6:	2620      	movs	r6, #32
 80031c8:	9f01      	ldr	r7, [sp, #4]
 80031ca:	1bf6      	subs	r6, r6, r7
 80031cc:	0037      	movs	r7, r6
 80031ce:	0016      	movs	r6, r2
 80031d0:	40fe      	lsrs	r6, r7
 80031d2:	9f01      	ldr	r7, [sp, #4]
 80031d4:	40bb      	lsls	r3, r7
 80031d6:	40ba      	lsls	r2, r7
 80031d8:	4333      	orrs	r3, r6
 80031da:	9201      	str	r2, [sp, #4]
 80031dc:	e79f      	b.n	800311e <__ieee754_fmod+0xb6>
 80031de:	4b28      	ldr	r3, [pc, #160]	; (8003280 <__ieee754_fmod+0x218>)
 80031e0:	1a5b      	subs	r3, r3, r1
 80031e2:	409a      	lsls	r2, r3
 80031e4:	0013      	movs	r3, r2
 80031e6:	2200      	movs	r2, #0
 80031e8:	e7f7      	b.n	80031da <__ieee754_fmod+0x172>
 80031ea:	9a01      	ldr	r2, [sp, #4]
 80031ec:	4294      	cmp	r4, r2
 80031ee:	4192      	sbcs	r2, r2
 80031f0:	4252      	negs	r2, r2
 80031f2:	1aba      	subs	r2, r7, r2
 80031f4:	d505      	bpl.n	8003202 <__ieee754_fmod+0x19a>
 80031f6:	006d      	lsls	r5, r5, #1
 80031f8:	0fe2      	lsrs	r2, r4, #31
 80031fa:	1955      	adds	r5, r2, r5
 80031fc:	0064      	lsls	r4, r4, #1
 80031fe:	3801      	subs	r0, #1
 8003200:	e78e      	b.n	8003120 <__ieee754_fmod+0xb8>
 8003202:	9d01      	ldr	r5, [sp, #4]
 8003204:	1b64      	subs	r4, r4, r5
 8003206:	0015      	movs	r5, r2
 8003208:	4325      	orrs	r5, r4
 800320a:	d100      	bne.n	800320e <__ieee754_fmod+0x1a6>
 800320c:	e75d      	b.n	80030ca <__ieee754_fmod+0x62>
 800320e:	0052      	lsls	r2, r2, #1
 8003210:	0fe5      	lsrs	r5, r4, #31
 8003212:	e7f2      	b.n	80031fa <__ieee754_fmod+0x192>
 8003214:	0fe3      	lsrs	r3, r4, #31
 8003216:	006d      	lsls	r5, r5, #1
 8003218:	18ed      	adds	r5, r5, r3
 800321a:	0064      	lsls	r4, r4, #1
 800321c:	3901      	subs	r1, #1
 800321e:	e78d      	b.n	800313c <__ieee754_fmod+0xd4>
 8003220:	4b13      	ldr	r3, [pc, #76]	; (8003270 <__ieee754_fmod+0x208>)
 8003222:	1a5e      	subs	r6, r3, r1
 8003224:	2e14      	cmp	r6, #20
 8003226:	dc0b      	bgt.n	8003240 <__ieee754_fmod+0x1d8>
 8003228:	2320      	movs	r3, #32
 800322a:	0022      	movs	r2, r4
 800322c:	002c      	movs	r4, r5
 800322e:	1b9b      	subs	r3, r3, r6
 8003230:	40f2      	lsrs	r2, r6
 8003232:	409c      	lsls	r4, r3
 8003234:	4135      	asrs	r5, r6
 8003236:	4314      	orrs	r4, r2
 8003238:	4661      	mov	r1, ip
 800323a:	0020      	movs	r0, r4
 800323c:	4329      	orrs	r1, r5
 800323e:	e737      	b.n	80030b0 <__ieee754_fmod+0x48>
 8003240:	2e1f      	cmp	r6, #31
 8003242:	dc06      	bgt.n	8003252 <__ieee754_fmod+0x1ea>
 8003244:	2320      	movs	r3, #32
 8003246:	40f4      	lsrs	r4, r6
 8003248:	1b9e      	subs	r6, r3, r6
 800324a:	40b5      	lsls	r5, r6
 800324c:	432c      	orrs	r4, r5
 800324e:	4665      	mov	r5, ip
 8003250:	e7f2      	b.n	8003238 <__ieee754_fmod+0x1d0>
 8003252:	002c      	movs	r4, r5
 8003254:	4b0a      	ldr	r3, [pc, #40]	; (8003280 <__ieee754_fmod+0x218>)
 8003256:	1a59      	subs	r1, r3, r1
 8003258:	410c      	asrs	r4, r1
 800325a:	e7f8      	b.n	800324e <__ieee754_fmod+0x1e6>
 800325c:	7fefffff 	.word	0x7fefffff
 8003260:	7ff00000 	.word	0x7ff00000
 8003264:	08003370 	.word	0x08003370
 8003268:	000fffff 	.word	0x000fffff
 800326c:	fffffbed 	.word	0xfffffbed
 8003270:	fffffc02 	.word	0xfffffc02
 8003274:	fff00000 	.word	0xfff00000
 8003278:	000003ff 	.word	0x000003ff
 800327c:	fffffc01 	.word	0xfffffc01
 8003280:	fffffbe2 	.word	0xfffffbe2

08003284 <matherr>:
 8003284:	2000      	movs	r0, #0
 8003286:	4770      	bx	lr

08003288 <__errno>:
 8003288:	4b01      	ldr	r3, [pc, #4]	; (8003290 <__errno+0x8>)
 800328a:	6818      	ldr	r0, [r3, #0]
 800328c:	4770      	bx	lr
 800328e:	46c0      	nop			; (mov r8, r8)
 8003290:	20000004 	.word	0x20000004

08003294 <_init>:
 8003294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003296:	46c0      	nop			; (mov r8, r8)
 8003298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800329a:	bc08      	pop	{r3}
 800329c:	469e      	mov	lr, r3
 800329e:	4770      	bx	lr

080032a0 <_fini>:
 80032a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032a2:	46c0      	nop			; (mov r8, r8)
 80032a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032a6:	bc08      	pop	{r3}
 80032a8:	469e      	mov	lr, r3
 80032aa:	4770      	bx	lr
