[{"DBLP title": "High-Throughput Convolutional Neural Network on an FPGA by Customized JPEG Compression.", "DBLP authors": ["Hiroki Nakahara", "Zhiqiang Que", "Wayne Luk"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00010", "OA papers": [{"PaperId": "https://openalex.org/W3034653380", "PaperTitle": "High-Throughput Convolutional Neural Network on an FPGA by Customized JPEG Compression", "Year": 2020, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Tokyo Institute of Technology": 1.0, "Imperial College London": 2.0}, "Authors": ["Hiroki Nakahara", "Zhiqiang Que", "Wayne Luk"]}]}, {"DBLP title": "Optimizing Reconfigurable Recurrent Neural Networks.", "DBLP authors": ["Zhiqiang Que", "Hiroki Nakahara", "Eriko Nurvitadhi", "Hongxiang Fan", "Chenglong Zeng", "Jiuxi Meng", "Xinyu Niu", "Wayne Luk"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00011", "OA papers": [{"PaperId": "https://openalex.org/W3034833480", "PaperTitle": "Optimizing Reconfigurable Recurrent Neural Networks", "Year": 2020, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Imperial College London": 4.0, "Tokyo Institute of Technology": 1.0, "Intel (United Kingdom)": 1.0, "Corerain Technologies Ltd,Shenzhen,China": 2.0}, "Authors": ["Zhiqiang Que", "Hiroki Nakahara", "Eriko Nurvitadhi", "Hongxiang Fan", "Chenglong Zeng", "Jiuxi Meng", "Xinyu Niu", "Wayne Luk"]}]}, {"DBLP title": "Accelerating Proximal Policy Optimization on CPU-FPGA Heterogeneous Platforms.", "DBLP authors": ["Yuan Meng", "Sanmukh R. Kuppannagari", "Viktor K. Prasanna"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00012", "OA papers": [{"PaperId": "https://openalex.org/W3035681682", "PaperTitle": "Accelerating Proximal Policy Optimization on CPU-FPGA Heterogeneous Platforms", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Yuan Meng", "Sanmukh R. Kuppannagari", "Viktor K. Prasanna"]}]}, {"DBLP title": "Evaluating Low-Memory GEMMs for Convolutional Neural Network Inference on FPGAs.", "DBLP authors": ["Wentai Zhang", "Ming Jiang", "Guojie Luo"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00013", "OA papers": [{"PaperId": "https://openalex.org/W3034945042", "PaperTitle": "Evaluating Low-Memory GEMMs for Convolutional Neural Network Inference on FPGAs", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Peking University": 2.0, "Peking University - School of Mathematical Sciences": 1.0}, "Authors": ["Wentai Zhang", "Ming Jiang", "Guojie Luo"]}]}, {"DBLP title": "CNN-based Feature-point Extraction for Real-time Visual SLAM on Embedded FPGA.", "DBLP authors": ["Zhilin Xu", "Jincheng Yu", "Chao Yu", "Hao Shen", "Yu Wang", "Huazhong Yang"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00014", "OA papers": [{"PaperId": "https://openalex.org/W3035708866", "PaperTitle": "CNN-based Feature-point Extraction for Real-time Visual SLAM on Embedded FPGA", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Tsinghua University": 5.0, "Meituan-Dianping Group,Beijing,China": 1.0}, "Authors": ["Zhilin Xu", "Jincheng Yu", "Chao Yu", "Hao Shen", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "Corundum: An Open-Source 100-Gbps Nic.", "DBLP authors": ["Alex Forencich", "Alex C. Snoeren", "George Porter", "George Papen"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00015", "OA papers": [{"PaperId": "https://openalex.org/W3034977853", "PaperTitle": "Corundum: An Open-Source 100-Gbps Nic", "Year": 2020, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of California,Department of Electrical and Computer Engineering,San Diego": 4.0}, "Authors": ["Alex Forencich", "Alex C. Snoeren", "George Porter", "George C. Papen"]}]}, {"DBLP title": "FFShark: A 100G FPGA Implementation of BPF Filtering for Wireshark.", "DBLP authors": ["Juan Camilo Vega", "Marco Antonio Merlini", "Paul Chow"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00016", "OA papers": [{"PaperId": "https://openalex.org/W3034297653", "PaperTitle": "FFShark: A 100G FPGA Implementation of BPF Filtering for Wireshark", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Juan Camilo Vega", "Marco Merlini", "Paul Chow"]}]}, {"DBLP title": "Hardware Architecture of a Number Theoretic Transform for a Bootstrappable RNS-based Homomorphic Encryption Scheme.", "DBLP authors": ["Sunwoong Kim", "Keewoo Lee", "Wonhee Cho", "Yujin Nam", "Jung Hee Cheon", "Rob A. Rutenbar"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00017", "OA papers": [{"PaperId": "https://openalex.org/W3035754681", "PaperTitle": "Hardware Architecture of a Number Theoretic Transform for a Bootstrappable RNS-based Homomorphic Encryption Scheme", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Washington Bothell": 1.0, "Seoul National University,Department of Mathematical Sciences,Seoul,South Korea,08826": 2.0, "Seoul National University": 2.0, "University of Pittsburgh": 1.0}, "Authors": ["Sunwoong Kim", "Keewoo Lee", "Wonhee Cho", "Yujin Nam", "Jung Hee Cheon", "Rob A. Rutenbar"]}]}, {"DBLP title": "Power-hammering through Glitch Amplification - Attacks and Mitigation.", "DBLP authors": ["Kaspar Matas", "Tuan Minh La", "Khoa Dang Pham", "Dirk Koch"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00018", "OA papers": [{"PaperId": "https://openalex.org/W3009761835", "PaperTitle": "Power-hammering through Glitch Amplification \u2013 Attacks and Mitigation", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Manchester": 4.0}, "Authors": ["Kaspar Matas", "Tuan La", "Khoa Dang Pham", "Dirk Koch"]}]}, {"DBLP title": "Exploring The Impact Of Switch Arity On Butterfly Fat Tree Fpga Nocs.", "DBLP authors": ["Ian Elmor Lang", "Ziqiang Huang", "Nachiket Kapre"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00019", "OA papers": [{"PaperId": "https://openalex.org/W3035314967", "PaperTitle": "Exploring The Impact Of Switch Arity On Butterfly Fat Tree Fpga Nocs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Ian Lang", "Ziqiang Huang", "Nachiket Kapre"]}]}, {"DBLP title": "Comparison of Arithmetic Number Formats for Inference in Sum-Product Networks on FPGAs.", "DBLP authors": ["Lukas Sommer", "Lukas Weber", "Martin Kumm", "Andreas Koch"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00020", "OA papers": [{"PaperId": "https://openalex.org/W3035103959", "PaperTitle": "Comparison of Arithmetic Number Formats for Inference in Sum-Product Networks on FPGAs", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Embedded Systems and Applications Group,TU Darmstadt,Germany": 3.0, "Fulda University of Applied Sciences": 1.0}, "Authors": ["Lukas Sommer", "Lukas M. Weber", "Martin Kumm", "Andreas Koch"]}]}, {"DBLP title": "High Density 8-Bit Multiplier Systolic Arrays For Fpga.", "DBLP authors": ["Martin Langhammer", "Sergey Gribok", "Gregg Baeckler"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00021", "OA papers": [{"PaperId": "https://openalex.org/W3035674654", "PaperTitle": "High Density 8-Bit Multiplier Systolic Arrays For Fpga", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"INTEL Corporation#TAB#": 3.0}, "Authors": ["Martin Langhammer", "Sergey Gribok", "Gregg William Baeckler"]}]}, {"DBLP title": "Low-Cost Approximate Constant Coefficient Hybrid Binary-Unary Multiplier for DSP Applications.", "DBLP authors": ["S. Rasoul Faraji", "Pierre Abillama", "Kia Bazargan"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00022", "OA papers": [{"PaperId": "https://openalex.org/W3035206319", "PaperTitle": "Low-Cost Approximate Constant Coefficient Hybrid Binary-Unary Multiplier for DSP Applications", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Twin Cities Orthopedics": 1.5, "University of Minnesota": 1.5}, "Authors": ["S. Rasoul Faraji", "Pierre Abillama", "Kia Bazargan"]}]}, {"DBLP title": "Enabling Efficient and Flexible FPGA Virtualization for Deep Learning in the Cloud.", "DBLP authors": ["Shulin Zeng", "Guohao Dai", "Hanbo Sun", "Kai Zhong", "Guangjun Ge", "Kaiyuan Guo", "Yu Wang", "Huazhong Yang"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00023", "OA papers": [{"PaperId": "https://openalex.org/W3035328498", "PaperTitle": "Enabling Efficient and Flexible FPGA Virtualization for Deep Learning in the Cloud", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Tsinghua University": 8.0}, "Authors": ["Shulin Zeng", "Guohao Dai", "Hanbo Sun", "Kai Zhong", "Guangjun Ge", "Kaiyuan Guo", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "Shuhai: Benchmarking High Bandwidth Memory On FPGAS.", "DBLP authors": ["Zeke Wang", "Hongjing Huang", "Jie Zhang", "Gustavo Alonso"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00024", "OA papers": [{"PaperId": "https://openalex.org/W3034855459", "PaperTitle": "Shuhai: Benchmarking High Bandwidth Memory On FPGAS", "Year": 2020, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Zhejiang University,Collaborative Innovation Center of Artificial Intelligence,China": 3.0, "ETH Zurich": 1.0}, "Authors": ["Zeke Wang", "Hongjing Huang", "Jie Zhang", "Gustavo Alonso"]}]}, {"DBLP title": "Exploring Writeback Designs for Efficiently Leveraging Parallel-Execution Units in FPGA-Based Soft-Processors.", "DBLP authors": ["Eric Matthews", "Yuhui Gao", "Lesley Shannon"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00025", "OA papers": [{"PaperId": "https://openalex.org/W3034772905", "PaperTitle": "Exploring Writeback Designs for Efficiently Leveraging Parallel-Execution Units in FPGA-Based Soft-Processors", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Simon Fraser University": 3.0}, "Authors": ["Eric Matthews", "Yuhui Gao", "Lesley Shannon"]}]}, {"DBLP title": "Safely Preventing Unbounded Delays During Bus Transactions in FPGA-based SoC.", "DBLP authors": ["Francesco Restuccia", "Alessandro Biondi", "Mauro Marinoni", "Giorgio C. Buttazzo"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00026", "OA papers": [{"PaperId": "https://openalex.org/W3034688542", "PaperTitle": "Safely Preventing Unbounded Delays During Bus Transactions in FPGA-based SoC", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Sant'Anna School of Advanced Studies": 4.0}, "Authors": ["Francesco Restuccia", "Alessandro Biondi", "Mauro Marinoni", "Giorgio Buttazzo"]}]}, {"DBLP title": "Grapefruit: An Open-Source, Full-Stack, and Customizable Automata Processing on FPGAs.", "DBLP authors": ["Reza Rahimi", "Elaheh Sadredini", "Mircea Stan", "Kevin Skadron"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00027", "OA papers": [{"PaperId": "https://openalex.org/W3034732732", "PaperTitle": "Grapefruit: An Open-Source, Full-Stack, and Customizable Automata Processing on FPGAs", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Virginia": 4.0}, "Authors": ["Reza Rahimi", "Elaheh Sadredini", "Mircea R. Stan", "Kevin Skadron"]}]}, {"DBLP title": "FP-AMG: FPGA-Based Acceleration Framework for Algebraic Multigrid Solvers.", "DBLP authors": ["Pouya Haghi", "Tong Geng", "Anqi Guo", "Tianqi Wang", "Martin C. Herbordt"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00028", "OA papers": [{"PaperId": "https://openalex.org/W3035154866", "PaperTitle": "FP-AMG: FPGA-Based Acceleration Framework for Algebraic Multigrid Solvers", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Boston University": 4.0, "University of Science and Technology of China": 1.0}, "Authors": ["Pouya Haghi", "Tong Geng", "Anqi Guo", "Tianqi Wang", "Martin C. Herbordt"]}]}, {"DBLP title": "Algorithm-Hardware Co-design for BQSR Acceleration in Genome Analysis ToolKit.", "DBLP authors": ["Michael Lo", "Zhenman Fang", "Jie Wang", "Peipei Zhou", "Mau-Chung Frank Chang", "Jason Cong"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00029", "OA papers": [{"PaperId": "https://openalex.org/W3035066704", "PaperTitle": "Algorithm-Hardware Co-design for BQSR Acceleration in Genome Analysis ToolKit", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California Los Angeles,  USA": 5.0, "Simon Fraser University": 1.0}, "Authors": ["Michael K. Lo", "Zhenman Fang", "Jie Jin Wang", "Peipei Zhou", "Mau-Chung Frank Chang", "Jason Cong"]}]}, {"DBLP title": "A Turbo Maximum-a-Posteriori Equalizer for Faster-than-Nyquist Applications.", "DBLP authors": ["Mohamed Omran Matar", "Mrinmoy Jana", "Jeebak Mitra", "Lutz Lampe", "Mieszko Lis"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00030", "OA papers": [{"PaperId": "https://openalex.org/W3034902843", "PaperTitle": "A Turbo Maximum-a-Posteriori Equalizer for Faster-than-Nyquist Applications", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Mohamed Omran Matar", "Mrinmoy Jana", "Jeebak Mitra", "Lutz Lampe", "Mieszko Lis"]}]}, {"DBLP title": "FPGA-accelerated Automatic Alignment for Three-dimensional Tomography.", "DBLP authors": ["Shuang Wen", "Guojie Luo"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00031", "OA papers": [{"PaperId": "https://openalex.org/W3034508728", "PaperTitle": "FPGA-accelerated Automatic Alignment for Three-dimensional Tomography", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"King University": 0.5, "Peking University": 1.5}, "Authors": ["Shuang Wen", "Guojie Luo"]}]}, {"DBLP title": "Artisan: a Meta-Programming Approach For Codifying Optimisation Strategies.", "DBLP authors": ["Jessica Vandebon", "Jos\u00e9 Gabriel F. Coutinho", "Wayne Luk", "Eriko Nurvitadhi", "Tim Todman"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00032", "OA papers": [{"PaperId": "https://openalex.org/W3034348009", "PaperTitle": "Artisan: a Meta-Programming Approach For Codifying Optimisation Strategies", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imperial College London": 4.0, "Intel (United States)": 1.0}, "Authors": ["Jessica Vandebon", "Jose G. F. Coutinho", "Wayne Luk", "Eriko Nurvitadhi", "Tim Todman"]}]}, {"DBLP title": "Hierarchical Modelling of Generators in Design-Space Exploration.", "DBLP authors": ["Charles Lo", "Paul Chow"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00033", "OA papers": [{"PaperId": "https://openalex.org/W3035653422", "PaperTitle": "Hierarchical Modelling of Generators in Design-Space Exploration", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Charles Lo", "Paul Chow"]}]}, {"DBLP title": "Investigating Performance Losses in High-Level Synthesis for Stencil Computations.", "DBLP authors": ["Wesson Altoyan", "Juan J. Alonso"], "year": 2020, "doi": "https://doi.org/10.1109/FCCM48280.2020.00034", "OA papers": [{"PaperId": "https://openalex.org/W3034743315", "PaperTitle": "Investigating Performance Losses in High-Level Synthesis for Stencil Computations", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Stanford University": 1.5, "Vaughn College of Aeronautics and Technology": 0.5}, "Authors": ["Wesson Altoyan", "Juan J. Alonso"]}]}]