C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/ValuesRAM.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/ValuesRAM.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity ValuesRAM
-- Compiling architecture SYN of valuesram

} {} {}} C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/Definitions.v {1 {vlog -work work -stats=none C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/Definitions.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}} C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/Stack.v {1 {vlog -work work -stats=none C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/Stack.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Stack

Top level modules:
	Stack

} {} {}} C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/InstructionsROM.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/InstructionsROM.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity InstructionsROM
-- Compiling architecture SYN of instructionsrom

} {} {}} C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/CPURegisters.v {1 {vlog -work work -stats=none C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/CPURegisters.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CPURegisters

Top level modules:
	CPURegisters

} {} {}} C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/ArithmeticTestbench.v {1 {vlog -work work -stats=none C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/ArithmeticTestbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ArithmeticTestbench

Top level modules:
	ArithmeticTestbench

} {} {}} C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/ALU.v {1 {vlog -work work -stats=none C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/Processador.v {1 {vlog -work work -stats=none C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/Processador.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Processador

Top level modules:
	Processador

} {} {}} C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/Datapath.v {1 {vlog -work work -stats=none C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/Datapath.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Datapath

Top level modules:
	Datapath

} {} {}} C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/DataTransferTestbench.v {1 {vlog -work work -stats=none C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/DataTransferTestbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DataTransferTestbench

Top level modules:
	DataTransferTestbench

} {} {}} C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/Testbench.v {1 {vlog -work work -stats=none C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/Testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Testbench

Top level modules:
	Testbench

} {} {}} C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/CPUControl.v {1 {vlog -work work -stats=none C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/ModelSim/CPUControl.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CPUControl

Top level modules:
	CPUControl

} {} {}}
