#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Nov 21 18:26:29 2021
# Process ID: 15468
# Current directory: E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11636 E:\Project_Lib\MySoureCode-Backup\VIVADO\Train\CLA-8bit_211115\CLA-8bit_211115.xpr
# Log file: E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115/vivado.log
# Journal file: E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.xpr
INFO: [Project 1-313] Project file moved from 'E:/Project_Lib/VIVADO/Train/CLA-8bit_211115' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.gen/sources_1', nor could it be found using path 'E:/Project_Lib/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/VIVADO/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1162.801 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add_ahead_gene_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_ahead_gene_vlg_tst_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.srcs/sources_1/new/add_ahead_gene.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_ahead_gene
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.srcs/sim_1/new/module add_ahead_gene_vlg_tst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_ahead_gene_vlg_tst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.sim/sim_1/behav/xsim'
"xelab -wto 01d94017281b45e795c279624a55d0a0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_ahead_gene_vlg_tst_behav xil_defaultlib.add_ahead_gene_vlg_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/VIVADO/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 01d94017281b45e795c279624a55d0a0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_ahead_gene_vlg_tst_behav xil_defaultlib.add_ahead_gene_vlg_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_ahead_gene_default
Compiling module xil_defaultlib.add_ahead_gene_vlg_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_ahead_gene_vlg_tst_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.sim/sim_1/behav/xsim/xsim.dir/add_ahead_gene_vlg_tst_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.sim/sim_1/behav/xsim/xsim.dir/add_ahead_gene_vlg_tst_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 21 18:27:22 2021. For additional details about this file, please refer to the WebTalk help file at E:/VIVADO/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 21 18:27:22 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1162.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_ahead_gene_vlg_tst_behav -key {Behavioral:sim_1:Functional:add_ahead_gene_vlg_tst} -tclbatch {add_ahead_gene_vlg_tst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source add_ahead_gene_vlg_tst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 640 ns : File "E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.srcs/sim_1/new/module add_ahead_gene_vlg_tst.v" Line 19
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_ahead_gene_vlg_tst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1162.801 ; gain = 0.000
