[
    {
        "age": null,
        "album": "",
        "author": "/u/Adventurous_Fox480",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-09T21:27:59.377182+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-09T20:43:22+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi, I\u2019m currently a Compiler Engineer that worked on different NPU / GPU projects at several big US companies and startups. I always had a passion for RISC-V, I studied it at university, read several books and implemented some personal projects on my free time, I event got to read some related papers for research, but I never worked on an actual RISC-V project.</p> <p>Recently I came across a few European RISC-V Compiler roles that seemed amazing (I\u2019m European). I applied to all but didn\u2019t get a single interview.</p> <p>Given that all I have is a passion for RISC-V and some personal projects, without any prior work experience, it\u2019s not that surprising.</p> <p>Do you have any advice on what I could do in my free time to improve my skills / knowledge and hopefully be able to land some interviews in the future ?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Adventurous_Fox480\"> /u/Adventurous_Fox480 </a> <br/> <sp",
        "id": 2889645,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1l7fxwi/what_kind_of_experience_is_needed_for_riscv_jobs",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "What kind of experience is needed for RISC-V jobs ?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Schroinx",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-09T12:22:50.660815+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-09T11:53:40+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Schroinx\"> /u/Schroinx </a> <br/> <span><a href=\"/r/chipdesign/comments/1l72ryu/intel_employees_left_to_from_riscv_startup_armoth/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1l72szz/intel_employees_left_to_from_riscv_startup_armoth/\">[comments]</a></span>",
        "id": 2885221,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1l72szz/intel_employees_left_to_from_riscv_startup_armoth",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Intel employees left to from RISC-V startup - Arm/oth emp should do the same - in EU",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/lxsebt",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-09T11:16:55.632972+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-09T11:08:17+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Do you know of any in the EU?</p> <p>I&#39;ve seen FPGA concepts of course, but is there any real chip being made in the EU or the US/Canada/Australia?</p> <p>I&#39;m not thinking about Linux processors, but a small replacement for 8/32 bits.</p> <p>BR,</p> <p>S</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/lxsebt\"> /u/lxsebt </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1l71z0v/riscv_processors_designed_and_produced_in_eu/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1l71z0v/riscv_processors_designed_and_produced_in_eu/\">[comments]</a></span>",
        "id": 2884795,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1l71z0v/riscv_processors_designed_and_produced_in_eu",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V processors designed and produced in EU?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Capable_Ad7236",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-09T11:16:55.782325+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-09T10:54:47+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1l71q8g/ultrahighspeed_usb30_dualcore_rsicv/\"> <img src=\"https://external-preview.redd.it/I-bFHcf8IEvHDS9LzIsGKKbFKrgVGkJu5B6gFSowj6U.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=2516f64f15d2e34510906c806e5398a209006701\" alt=\"Ultra-High-Speed USB3.0 Dual-Core RSIC-V Interconnected MCU CH32H417\" title=\"Ultra-High-Speed USB3.0 Dual-Core RSIC-V Interconnected MCU CH32H417\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Capable_Ad7236\"> /u/Capable_Ad7236 </a> <br/> <span><a href=\"https://www.pistiz.com/usb3-0-dual-core-risc-v-mcu-ch32h417/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1l71q8g/ultrahighspeed_usb30_dualcore_rsicv/\">[comments]</a></span> </td></tr></table>",
        "id": 2884796,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1l71q8g/ultrahighspeed_usb30_dualcore_rsicv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/I-bFHcf8IEvHDS9LzIsGKKbFKrgVGkJu5B6gFSowj6U.jpg?width=640&crop=smart&auto=webp&s=2516f64f15d2e34510906c806e5398a209006701",
        "title": "Ultra-High-Speed USB3.0 Dual-Core RSIC-V Interconnected MCU CH32H417",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/ConductiveInsulation",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-09T08:04:13.668169+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-09T07:47:50+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1l6yvoi/i_got_rclone_running_on_the_original_duo/\"> <img src=\"https://preview.redd.it/ibi7eq0anu5f1.png?width=640&amp;crop=smart&amp;auto=webp&amp;s=67313f051019e10337b17ccd54844258e61b0884\" alt=\"I got rclone running on the original Duo\" title=\"I got rclone running on the original Duo\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/ConductiveInsulation\"> /u/ConductiveInsulation </a> <br/> <span><a href=\"https://i.redd.it/ibi7eq0anu5f1.png\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1l6yvoi/i_got_rclone_running_on_the_original_duo/\">[comments]</a></span> </td></tr></table>",
        "id": 2883297,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1l6yvoi/i_got_rclone_running_on_the_original_duo",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/ibi7eq0anu5f1.png?width=640&crop=smart&auto=webp&s=67313f051019e10337b17ccd54844258e61b0884",
        "title": "I got rclone running on the original Duo",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/fullgrid",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-09T08:04:13.519995+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-09T05:43:04+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1l6x0a3/ch32h417_dualcore_riscv_mcu_offers_usb_ethernet/\"> <img src=\"https://external-preview.redd.it/KYiEwrKqeMkCl1DweElP4xUhdgbEYrf_O2arunp0Uyw.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=bdf5f975c03a0d925fabde09c9836dcb7473f7b5\" alt=\"CH32H417 Dual-Core RISC-V MCU Offers USB, Ethernet, and SerDes Support\" title=\"CH32H417 Dual-Core RISC-V MCU Offers USB, Ethernet, and SerDes Support\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><blockquote> <p>WCH\u2019s new CH32H417 microcontroller introduces a dual-core RISC-V architecture designed for embedded applications requiring high-speed connectivity and peripheral integration. It is built on the Qingke V5F core running at 400 MHz and the V3F core at 144 MHz. The microcontroller supports USB 3.2 Gen 1 with a 5Gbps PHY and dual-role host/device functionality, along with USB 2.0 High-Speed and Full-Speed modes.</p> </blockquote> </div><!-- SC_ON --> &#32; submitted by &#32; ",
        "id": 2883296,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1l6x0a3/ch32h417_dualcore_riscv_mcu_offers_usb_ethernet",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/KYiEwrKqeMkCl1DweElP4xUhdgbEYrf_O2arunp0Uyw.jpg?width=640&crop=smart&auto=webp&s=bdf5f975c03a0d925fabde09c9836dcb7473f7b5",
        "title": "CH32H417 Dual-Core RISC-V MCU Offers USB, Ethernet, and SerDes Support",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/NamelessVegetable",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-09T08:04:13.215870+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-09T05:34:18+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1l6wvaq/jim_keller_whatever_nvidia_does_well_do_the/\"> <img src=\"https://external-preview.redd.it/4xDR3nN7KSxhnTHkXSboEWgF3ZgXrb2opmBNIWeNIUU.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=9fde443aa964e3a2607bf28d918fa5548bde3a4b\" alt=\"Jim Keller: \u2018Whatever Nvidia Does, We'll Do The Opposite\u2019 - EE Times\" title=\"Jim Keller: \u2018Whatever Nvidia Does, We'll Do The Opposite\u2019 - EE Times\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/NamelessVegetable\"> /u/NamelessVegetable </a> <br/> <span><a href=\"https://www.eetimes.com/jim-keller-whatever-nvidia-does-well-do-the-opposite/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1l6wvaq/jim_keller_whatever_nvidia_does_well_do_the/\">[comments]</a></span> </td></tr></table>",
        "id": 2883294,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1l6wvaq/jim_keller_whatever_nvidia_does_well_do_the",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/4xDR3nN7KSxhnTHkXSboEWgF3ZgXrb2opmBNIWeNIUU.jpg?width=640&crop=smart&auto=webp&s=9fde443aa964e3a2607bf28d918fa5548bde3a4b",
        "title": "Jim Keller: \u2018Whatever Nvidia Does, We'll Do The Opposite\u2019 - EE Times",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Separate-Choice",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-09T08:04:13.372177+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-09T03:50:51+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1l6v5kv/the_stm32f4_mcu_replacement_for_learning_embedded/\"> <img src=\"https://preview.redd.it/1d2hwlbfqt5f1.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=b87437cb8755226571ed3851daec3dde5e6d0e97\" alt=\"The STM32F4 MCU Replacement. For learning Embedded RISC-V, I highly recommend WCH CH32V307VCT6. Anyone else using this?\" title=\"The STM32F4 MCU Replacement. For learning Embedded RISC-V, I highly recommend WCH CH32V307VCT6. Anyone else using this?\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>This is a great board lots of features, I&#39;m planning a series with it on my blog, just gotta run some tests first...stay tuned!! Anyone on here use this board!? </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Separate-Choice\"> /u/Separate-Choice </a> <br/> <span><a href=\"https://i.redd.it/1d2hwlbfqt5f1.jpeg\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/co",
        "id": 2883295,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1l6v5kv/the_stm32f4_mcu_replacement_for_learning_embedded",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/1d2hwlbfqt5f1.jpeg?width=640&crop=smart&auto=webp&s=b87437cb8755226571ed3851daec3dde5e6d0e97",
        "title": "The STM32F4 MCU Replacement. For learning Embedded RISC-V, I highly recommend WCH CH32V307VCT6. Anyone else using this?",
        "vote": 0
    }
]