<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file forthcpu_impl1_map.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Fri Nov 03 17:47:14 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   25.674MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 44.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           coreInst/registerFileInst/regs/registers_0_0_1(ASIC)  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[4]  (to PIN_CLK_X1_c +)

   Delay:              38.800ns  (42.2% logic, 57.8% route), 25 logic levels.

 Constraint Details:

     38.800ns physical path delay coreInst/registerFileInst/regs/registers_0_0_1 to coreInst/programCounterInst/SLICE_348 meets
     83.333ns delay constraint less
      0.150ns DIN_SET requirement (totaling 83.183ns) by 44.383ns

 Physical Path Details:

      Data path coreInst/registerFileInst/regs/registers_0_0_1 to coreInst/programCounterInst/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.739 *rs_0_0_1.CLKB to *rs_0_0_1.DOB6 coreInst/registerFileInst/regs/registers_0_0_1 (from PIN_CLK_X1_c)
ROUTE         4   e 1.030 *rs_0_0_1.DOB6 to */SLICE_910.C0 coreInst/REGB_DOUT[6]
CTOF_DEL    ---     0.452 */SLICE_910.C0 to */SLICE_910.F0 coreInst/fullALUInst/aluInst/SLICE_910
ROUTE         1   e 1.030 */SLICE_910.F0 to */SLICE_807.D1 coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_1_3
CTOF_DEL    ---     0.452 */SLICE_807.D1 to */SLICE_807.F1 coreInst/fullALUInst/SLICE_807
ROUTE         1   e 1.030 */SLICE_807.F1 to */SLICE_902.D0 coreInst/fullALUInst/aluInst/N_76_0
CTOF_DEL    ---     0.452 */SLICE_902.D0 to */SLICE_902.F0 coreInst/fullALUInst/aluInst/SLICE_902
ROUTE         1   e 1.030 */SLICE_902.F0 to */SLICE_803.C1 coreInst/fullALUInst/aluInst/N_33_1
CTOF_DEL    ---     0.452 */SLICE_803.C1 to */SLICE_803.F1 coreInst/fullALUInst/SLICE_803
ROUTE        10   e 1.030 */SLICE_803.F1 to *SLICE_1006.C1 coreInst/fullALUInst/aluInst/OVER_2
CTOF_DEL    ---     0.452 *SLICE_1006.C1 to *SLICE_1006.F1 coreInst/fullALUInst/aluInst/SLICE_1006
ROUTE         4   e 1.030 *SLICE_1006.F1 to */SLICE_827.D1 coreInst/fullALUInst/aluInst/un7_sex[15]
CTOF_DEL    ---     0.452 */SLICE_827.D1 to */SLICE_827.F1 coreInst/fullALUInst/aluInst/SLICE_827
ROUTE         1   e 1.030 */SLICE_827.F1 to */SLICE_866.A0 coreInst/fullALUInst/aluInst/sex_2_0
CTOF_DEL    ---     0.452 */SLICE_866.A0 to */SLICE_866.F0 coreInst/fullALUInst/aluInst/SLICE_866
ROUTE         9   e 1.030 */SLICE_866.F0 to */SLICE_859.A1 coreInst/fullALUInst/aluInst/sex_2_12
CTOF_DEL    ---     0.452 */SLICE_859.A1 to */SLICE_859.F1 coreInst/fullALUInst/aluInst/SLICE_859
ROUTE         8   e 0.401 */SLICE_859.F1 to */SLICE_859.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452 */SLICE_859.B0 to */SLICE_859.F0 coreInst/fullALUInst/aluInst/SLICE_859
ROUTE         1   e 1.030 */SLICE_859.F0 to */SLICE_852.B0 coreInst/fullALUInst/aluInst/N_246
CTOF_DEL    ---     0.452 */SLICE_852.B0 to */SLICE_852.F0 coreInst/fullALUInst/aluInst/SLICE_852
ROUTE         1   e 1.030 */SLICE_852.F0 to */SLICE_534.C0 coreInst/fullALUInst/aluInst/N_262
CTOOFX_DEL  ---     0.661 */SLICE_534.C0 to *LICE_534.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[5]/SLICE_534
ROUTE         1   e 1.030 *LICE_534.OFX0 to */SLICE_779.B1 coreInst/fullALUInst/aluInst/N_294
CTOF_DEL    ---     0.452 */SLICE_779.B1 to */SLICE_779.F1 coreInst/SLICE_779
ROUTE         6   e 1.030 */SLICE_779.F1 to */SLICE_670.A0 coreInst.ALU_R[5]
CTOF_DEL    ---     0.452 */SLICE_670.A0 to */SLICE_670.F0 coreInst/busControllerInst/SLICE_670
ROUTE        80   e 1.030 */SLICE_670.F0 to   SLICE_729.A0 ADDR_BUF[5]
CTOF_DEL    ---     0.452   SLICE_729.A0 to   SLICE_729.F0 SLICE_729
ROUTE         3   e 1.030   SLICE_729.F0 to */SLICE_733.C0 mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_0
CTOF_DEL    ---     0.452 */SLICE_733.C0 to */SLICE_733.F0 mcuResourcesInst/memoryMapperInst/SLICE_733
ROUTE         2   e 1.030 */SLICE_733.F0 to */SLICE_980.D0 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_0_3_s_2_x
CTOF_DEL    ---     0.452 */SLICE_980.D0 to */SLICE_980.F0 mcuResourcesInst/memoryMapperInst/SLICE_980
ROUTE         1   e 1.030 */SLICE_980.F0 to */SLICE_725.C1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_sx
CTOF_DEL    ---     0.452 */SLICE_725.C1 to */SLICE_725.F1 mcuResourcesInst/memoryMapperInst/SLICE_725
ROUTE        16   e 1.030 */SLICE_725.F1 to */SLICE_753.D0 mcuResourcesInst.memoryMapperInst.UART_MAP
CTOF_DEL    ---     0.452 */SLICE_753.D0 to */SLICE_753.F0 coreInst/programCounterInst/SLICE_753
ROUTE         1   e 0.401 */SLICE_753.F0 to */SLICE_753.B1 coreInst/programCounterInst/ARGA_0_iv_a4_0[1]
CTOF_DEL    ---     0.452 */SLICE_753.B1 to */SLICE_753.F1 coreInst/programCounterInst/SLICE_753
ROUTE         1   e 1.030 */SLICE_753.F1 to */SLICE_772.C0 coreInst/programCounterInst/ARGA_0_iv_0_2_0[1]
CTOF_DEL    ---     0.452 */SLICE_772.C0 to */SLICE_772.F0 coreInst/programCounterInst/SLICE_772
ROUTE         1   e 1.030 */SLICE_772.F0 to *t/SLICE_70.B0 coreInst/programCounterInst/ARGA_0_iv_0_2[1]
C0TOFCO_DE  ---     0.905 *t/SLICE_70.B0 to */SLICE_70.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1   e 0.001 */SLICE_70.FCO to */SLICE_69.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF1_DE  ---     0.569 */SLICE_69.FCI to *t/SLICE_69.F1 coreInst/programCounterInst/SLICE_69
ROUTE         4   e 1.030 *t/SLICE_69.F1 to */SLICE_924.D1 coreInst/programCounterInst/PC_A_NEXT[4]
CTOF_DEL    ---     0.452 */SLICE_924.D1 to */SLICE_924.F1 coreInst/programCounterInst/SLICE_924
ROUTE         1   e 1.030 */SLICE_924.F1 to */SLICE_348.C1 coreInst/programCounterInst/PC_A_RNO_0[4]
CTOF_DEL    ---     0.452 */SLICE_348.C1 to */SLICE_348.F1 coreInst/programCounterInst/SLICE_348
ROUTE         1   e 0.001 */SLICE_348.F1 to *SLICE_348.DI1 coreInst/programCounterInst/N_161_i (to PIN_CLK_X1_c)
                  --------
                   38.800   (42.2% logic, 57.8% route), 25 logic levels.

Report:   25.674MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   25.674 MHz|  25  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD   Loads: 65
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 201
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7548 connections (93.75% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Fri Nov 03 17:47:14 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1]  (to PIN_CLK_X1_c +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay mcuResourcesInst/UARTInst/uartRXInst/SLICE_428 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_428 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartRXInst/SLICE_428 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_428:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_428.CLK to */SLICE_428.Q0 mcuResourcesInst/UARTInst/uartRXInst/SLICE_428 (from PIN_CLK_X1_c)
ROUTE         9   e 0.199 */SLICE_428.Q0 to */SLICE_428.B1 mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0]
CTOF_DEL    ---     0.101 */SLICE_428.B1 to */SLICE_428.F1 mcuResourcesInst/UARTInst/uartRXInst/SLICE_428
ROUTE         1   e 0.001 */SLICE_428.F1 to *SLICE_428.DI1 mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[1] (to PIN_CLK_X1_c)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD   Loads: 65
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 201
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7722 connections (95.91% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
