// Seed: 935007837
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    input  uwire id_2
    , id_4
);
  wand id_5 = 1;
  always @* begin
    id_1 = 1;
  end
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output tri0 id_2,
    input wand id_3,
    input supply1 id_4,
    input tri id_5,
    output wand id_6
    , id_20,
    input wire id_7,
    output tri0 id_8,
    input tri1 id_9,
    output supply0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input wand id_14,
    input wand id_15
    , id_21,
    output tri1 id_16
    , id_22, id_23,
    input uwire id_17,
    output supply0 id_18
);
  assign id_10 = 1;
  module_0(
      id_0, id_10, id_13
  ); id_24(
      .id_0(id_4(1, id_4)), .id_1(id_8)
  );
endmodule
