// Seed: 2865910499
module module_0;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6 = id_6;
  always begin : LABEL_0
    id_4 <= -1'd0;
    $display(1, (id_1) == id_5, 1 - 1);
  end
  assign id_4 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0
);
  tri1 id_2;
  assign id_2 = -1;
  tri1 id_4 id_5;
  module_0 modCall_1 ();
  id_6(
      .id_0(-1), .id_1(1 == id_4)
  );
  wor id_7 = -1;
endmodule
