
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: B[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: out[7] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v B[0] (in)
                                         B[0] (net)
                  0.01    0.00    2.00 v input9/A (sky130_fd_sc_hd__clkbuf_2)
     5    0.02    0.09    0.15    2.15 v input9/X (sky130_fd_sc_hd__clkbuf_2)
                                         net9 (net)
                  0.09    0.00    2.15 v _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.08    0.22    2.37 v _234_/X (sky130_fd_sc_hd__buf_4)
                                         _165_ (net)
                  0.08    0.00    2.38 v _336_/B2 (sky130_fd_sc_hd__a22o_2)
     3    0.02    0.08    0.30    2.68 v _336_/X (sky130_fd_sc_hd__a22o_2)
                                         _029_ (net)
                  0.08    0.00    2.68 v _365_/A2 (sky130_fd_sc_hd__a21bo_1)
     2    0.01    0.07    0.25    2.93 v _365_/X (sky130_fd_sc_hd__a21bo_1)
                                         _057_ (net)
                  0.07    0.00    2.93 v _367_/B1 (sky130_fd_sc_hd__a21o_2)
     3    0.02    0.08    0.26    3.19 v _367_/X (sky130_fd_sc_hd__a21o_2)
                                         _059_ (net)
                  0.08    0.00    3.19 v _416_/A2 (sky130_fd_sc_hd__a21bo_1)
     2    0.02    0.09    0.26    3.45 v _416_/X (sky130_fd_sc_hd__a21bo_1)
                                         _107_ (net)
                  0.09    0.00    3.45 v _418_/B1 (sky130_fd_sc_hd__a21o_1)
     2    0.01    0.07    0.22    3.67 v _418_/X (sky130_fd_sc_hd__a21o_1)
                                         _109_ (net)
                  0.07    0.00    3.67 v _419_/C (sky130_fd_sc_hd__and3_1)
     3    0.02    0.09    0.25    3.92 v _419_/X (sky130_fd_sc_hd__and3_1)
                                         _110_ (net)
                  0.09    0.00    3.92 v _421_/B1 (sky130_fd_sc_hd__a211o_2)
     3    0.02    0.09    0.40    4.32 v _421_/X (sky130_fd_sc_hd__a211o_2)
                                         _112_ (net)
                  0.09    0.00    4.32 v _424_/A1 (sky130_fd_sc_hd__a21bo_1)
     2    0.01    0.07    0.23    4.55 v _424_/X (sky130_fd_sc_hd__a21bo_1)
                                         _115_ (net)
                  0.07    0.00    4.55 v _441_/A2 (sky130_fd_sc_hd__a21o_1)
     2    0.01    0.06    0.22    4.78 v _441_/X (sky130_fd_sc_hd__a21o_1)
                                         _131_ (net)
                  0.06    0.00    4.78 v _470_/A1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.07    0.24    5.01 v _470_/X (sky130_fd_sc_hd__o21a_1)
                                         _160_ (net)
                  0.07    0.00    5.01 v _474_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.01    0.07    0.23    5.25 v _474_/X (sky130_fd_sc_hd__a21o_1)
                                         _164_ (net)
                  0.07    0.00    5.25 v _475_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.01    0.05    0.18    5.43 v _475_/X (sky130_fd_sc_hd__a21o_1)
                                         net27 (net)
                  0.05    0.00    5.43 v output27/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    5.62 v output27/X (sky130_fd_sc_hd__buf_2)
                                         out[7] (net)
                  0.09    0.00    5.62 v out[7] (out)
                                  5.62   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.62   data arrival time
-----------------------------------------------------------------------------
                                  2.13   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
