git clone --depth 1 --no-tags https://github.com/YZchen3467/Topic-Instance.git f:/verilog_sva_gh_scraper/data/full_repos/650931123
git clone --depth 1 --no-tags https://github.com/JIAMAOXU/Internship_repo.git f:/verilog_sva_gh_scraper/data/full_repos/650391068
git clone --depth 1 --no-tags https://github.com/b06705001/Pipeline-CPU-with-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/650469547
git clone --depth 1 --no-tags https://github.com/ykamila/SysarchProject.git f:/verilog_sva_gh_scraper/data/full_repos/651502988
git clone --depth 1 --no-tags https://github.com/taekeee/Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/650923515
git clone --depth 1 --no-tags https://github.com/M0stafaRady/7-segment.git f:/verilog_sva_gh_scraper/data/full_repos/652569637
git clone --depth 1 --no-tags https://github.com/ianzin30/MIPS_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/654819987
git clone --depth 1 --no-tags https://github.com/iygnay123/apb_interface.git f:/verilog_sva_gh_scraper/data/full_repos/653062898
git clone --depth 1 --no-tags https://github.com/jelle-verest/caravel_test_project.git f:/verilog_sva_gh_scraper/data/full_repos/653674124
git clone --depth 1 --no-tags https://github.com/davis-hoover/opencpi.git f:/verilog_sva_gh_scraper/data/full_repos/654991889
git clone --depth 1 --no-tags https://github.com/RyanDeKoninck/256-bit_crypto_5G.git f:/verilog_sva_gh_scraper/data/full_repos/649620582
git clone --depth 1 --no-tags https://github.com/poulamiM25/Fir_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/656729212
git clone --depth 1 --no-tags https://github.com/ccgarcia99/elevator_fsm.git f:/verilog_sva_gh_scraper/data/full_repos/650588474
git clone --depth 1 --no-tags https://github.com/jamalabouhaibeh/Calculations.git f:/verilog_sva_gh_scraper/data/full_repos/652866216
git clone --depth 1 --no-tags https://github.com/joonho3020/sha3-fireaxe.git f:/verilog_sva_gh_scraper/data/full_repos/650409216
git clone --depth 1 --no-tags https://github.com/Nanthakumar2k3/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/651397813
git clone --depth 1 --no-tags https://github.com/PoChuan994/Image_Demosaicing.git f:/verilog_sva_gh_scraper/data/full_repos/655614208
git clone --depth 1 --no-tags https://github.com/0sama-Mirza/Single-Cycle-16-Bit-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/652606875
git clone --depth 1 --no-tags https://github.com/Mahima-150/exploratory_project.git f:/verilog_sva_gh_scraper/data/full_repos/655194821
git clone --depth 1 --no-tags https://github.com/ZaighamKH/FPGA-SAP-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/656537132
git clone --depth 1 --no-tags https://github.com/Sourav365/Finite-State-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/655051198
git clone --depth 1 --no-tags https://github.com/yacobUW/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/655455009
git clone --depth 1 --no-tags https://github.com/Pro890065/Processing-unit.git f:/verilog_sva_gh_scraper/data/full_repos/655779052
git clone --depth 1 --no-tags https://github.com/chelson-5665/-.git f:/verilog_sva_gh_scraper/data/full_repos/655767058
git clone --depth 1 --no-tags https://github.com/Yusufkilic-sw/cs303-ElevatorSystem.git f:/verilog_sva_gh_scraper/data/full_repos/651710922
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/One-Hot-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/650625863
git clone --depth 1 --no-tags https://github.com/Dyumnin-Interns/interfaces-BhargaviGN.git f:/verilog_sva_gh_scraper/data/full_repos/649692835
git clone --depth 1 --no-tags https://github.com/wngxirui/Drug-counter.git f:/verilog_sva_gh_scraper/data/full_repos/651393031
git clone --depth 1 --no-tags https://github.com/PradeepKrGupta/Verilog_COA--PKG.git f:/verilog_sva_gh_scraper/data/full_repos/651217703
git clone --depth 1 --no-tags https://github.com/Puneeth254/CS2310.git f:/verilog_sva_gh_scraper/data/full_repos/654412401
git clone --depth 1 --no-tags https://github.com/DaliaEl-Sayed/CSE620_Architecture_RegisterFile_Bonus_Project.git f:/verilog_sva_gh_scraper/data/full_repos/654712711
git clone --depth 1 --no-tags https://github.com/V-19/Proyecto1-Verificacion.git f:/verilog_sva_gh_scraper/data/full_repos/650763326
git clone --depth 1 --no-tags https://github.com/himanshushah05/VLSI_design_adders.git f:/verilog_sva_gh_scraper/data/full_repos/650911563
git clone --depth 1 --no-tags https://github.com/madmaxieee/bmatch-bus.git f:/verilog_sva_gh_scraper/data/full_repos/654560339
git clone --depth 1 --no-tags https://github.com/zeynepdukk/224Project.git f:/verilog_sva_gh_scraper/data/full_repos/654984229
git clone --depth 1 --no-tags https://github.com/jddjk/6_digit_DoorLock.git f:/verilog_sva_gh_scraper/data/full_repos/654986426
git clone --depth 1 --no-tags https://github.com/cmxuu/NCTU-CO-2021.git f:/verilog_sva_gh_scraper/data/full_repos/654166580
git clone --depth 1 --no-tags https://github.com/AmirEfi/3-bit-multiplier-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/650526115
git clone --depth 1 --no-tags https://github.com/Athishpranav2003/8-Bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/650491326
git clone --depth 1 --no-tags https://github.com/krystRe/Real-Time-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/650531695
git clone --depth 1 --no-tags https://github.com/inc-code-42/GIFT-128-Hardware-Design.git f:/verilog_sva_gh_scraper/data/full_repos/651967406
git clone --depth 1 --no-tags https://github.com/PieF68/effab_001.git f:/verilog_sva_gh_scraper/data/full_repos/652069732
git clone --depth 1 --no-tags https://github.com/BlitherBoom812/NSCSCC2023-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/652679705
git clone --depth 1 --no-tags https://github.com/hemu33662/ALU_8_BIT.git f:/verilog_sva_gh_scraper/data/full_repos/655522521
git clone --depth 1 --no-tags https://github.com/Kaushik0468/Light-Control-Circuit-Design-With-Clock-Division.git f:/verilog_sva_gh_scraper/data/full_repos/656118100
git clone --depth 1 --no-tags https://github.com/nuudlman/miniature-sniffle.git f:/verilog_sva_gh_scraper/data/full_repos/656301504
git clone --depth 1 --no-tags https://github.com/Kolossql/copyOF_caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/656896725
git clone --depth 1 --no-tags https://github.com/DayDayKim/aiccadproject2daehui.git f:/verilog_sva_gh_scraper/data/full_repos/649602593
git clone --depth 1 --no-tags https://github.com/kersnl/gray_shift.git f:/verilog_sva_gh_scraper/data/full_repos/649504638
git clone --depth 1 --no-tags https://github.com/negedger/ABH_Cube.git f:/verilog_sva_gh_scraper/data/full_repos/656806804
git clone --depth 1 --no-tags https://github.com/xjh2000/CipherSystem.git f:/verilog_sva_gh_scraper/data/full_repos/652212645
git clone --depth 1 --no-tags https://github.com/AmirmahdiJoudi/HIRMA-Microcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/651994122
git clone --depth 1 --no-tags https://github.com/whensungoesdown/cpu7b.git f:/verilog_sva_gh_scraper/data/full_repos/653712361
git clone --depth 1 --no-tags https://github.com/SalvaMur/SimpleMipsCPUModel.git f:/verilog_sva_gh_scraper/data/full_repos/650720382
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/802.11h.git f:/verilog_sva_gh_scraper/data/full_repos/650688107
git clone --depth 1 --no-tags https://github.com/sgabrani/CS-M152A.git f:/verilog_sva_gh_scraper/data/full_repos/650815964
git clone --depth 1 --no-tags https://github.com/itu-itis21-ilker20/BLG242E--Logic-Circuits-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/653344044
git clone --depth 1 --no-tags https://github.com/ibrahimmansur4/4-bit-Microprocessor-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/651108751
git clone --depth 1 --no-tags https://github.com/obaidmcs/4-bit-ALU-on-Spartan-3E-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/652102420
git clone --depth 1 --no-tags https://github.com/JStidham02/Systolic_Array_Plus.git f:/verilog_sva_gh_scraper/data/full_repos/652274279
git clone --depth 1 --no-tags https://github.com/YiZhi-W813/myriscv.git f:/verilog_sva_gh_scraper/data/full_repos/652079480
git clone --depth 1 --no-tags https://github.com/D1S3LPH/LabDig2023-projeto-final-projeto-12.git f:/verilog_sva_gh_scraper/data/full_repos/653876000
git clone --depth 1 --no-tags https://github.com/MaxwellLim/IntroToVLSIDesignProject.git f:/verilog_sva_gh_scraper/data/full_repos/654286893
git clone --depth 1 --no-tags https://github.com/varunmadhavam/riscv_single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/654920582
git clone --depth 1 --no-tags https://github.com/AyaHusein2001/Multipliers-MANIA.git f:/verilog_sva_gh_scraper/data/full_repos/654991985
git clone --depth 1 --no-tags https://github.com/andreili/FlexRV32_ASIC.git f:/verilog_sva_gh_scraper/data/full_repos/655266346
git clone --depth 1 --no-tags https://github.com/112101011/Computer-Architecture-5-stage-RISC-V-pipeline..git f:/verilog_sva_gh_scraper/data/full_repos/650067457
git clone --depth 1 --no-tags https://github.com/nicedayd/milk.git f:/verilog_sva_gh_scraper/data/full_repos/650170338
git clone --depth 1 --no-tags https://github.com/rajaabdullahjaved98/Traffic-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/651725670
git clone --depth 1 --no-tags https://github.com/D0745867/Sync_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/651655467
git clone --depth 1 --no-tags https://github.com/jeffdi/openframe_demo.git f:/verilog_sva_gh_scraper/data/full_repos/651660223
git clone --depth 1 --no-tags https://github.com/Prathamsahu52/CS220_IITK_2022-2023.git f:/verilog_sva_gh_scraper/data/full_repos/656584668
git clone --depth 1 --no-tags https://github.com/pottaMuniAsheesh/EE2003-Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/654592094
git clone --depth 1 --no-tags https://github.com/Ping3227/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/654379817
git clone --depth 1 --no-tags https://github.com/mAnirudh13/Basic-Verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/656549666
git clone --depth 1 --no-tags https://github.com/Birminness/FPGA-MSB-Seek.git f:/verilog_sva_gh_scraper/data/full_repos/654760032
git clone --depth 1 --no-tags https://github.com/ckt77/NYCU-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/655037715
git clone --depth 1 --no-tags https://github.com/yahiya003/Internship_2023.git f:/verilog_sva_gh_scraper/data/full_repos/655040193
git clone --depth 1 --no-tags https://github.com/ayushid543/intelunnati_techgirls.git f:/verilog_sva_gh_scraper/data/full_repos/656105467
git clone --depth 1 --no-tags https://github.com/neha-sawant03/Vending-Machine-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/652457754
git clone --depth 1 --no-tags https://github.com/SaltyfishAlpha/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/656063444
git clone --depth 1 --no-tags https://github.com/achamdudhat/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/655772911
git clone --depth 1 --no-tags https://github.com/RijulKakar/Processor-in-ARM-Assembly.git f:/verilog_sva_gh_scraper/data/full_repos/656320111
git clone --depth 1 --no-tags https://github.com/abc12354a/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/656026702
git clone --depth 1 --no-tags https://github.com/Rodrigo-Reis/pblfinal3.git f:/verilog_sva_gh_scraper/data/full_repos/656438535
git clone --depth 1 --no-tags https://github.com/bee0511/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/656049262
git clone --depth 1 --no-tags https://github.com/serkannkoc/MIPS-Datapath-Addition.git f:/verilog_sva_gh_scraper/data/full_repos/650066733
git clone --depth 1 --no-tags https://github.com/Meowcc/WhackAMole.git f:/verilog_sva_gh_scraper/data/full_repos/654923616
git clone --depth 1 --no-tags https://github.com/marishimane/FPGA-DRFA.git f:/verilog_sva_gh_scraper/data/full_repos/656345429
git clone --depth 1 --no-tags https://github.com/MostafaDorrah/Multi-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/654871717
git clone --depth 1 --no-tags https://github.com/Linnea030/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/654046829
git clone --depth 1 --no-tags https://github.com/marijaklaraodak/synthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/654603745
git clone --depth 1 --no-tags https://github.com/WHU-HZY/piplined_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/655341233
git clone --depth 1 --no-tags https://github.com/sunanda690/KGP-RISC.git f:/verilog_sva_gh_scraper/data/full_repos/649518967
git clone --depth 1 --no-tags https://github.com/usrlibzy/w5100s-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/651380992
git clone --depth 1 --no-tags https://github.com/yuuungch/CSARCH1-HDL1.git f:/verilog_sva_gh_scraper/data/full_repos/653238432
git clone --depth 1 --no-tags https://github.com/White-Sunday/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/653176739
git clone --depth 1 --no-tags https://github.com/Ricky0917/CPEN311.git f:/verilog_sva_gh_scraper/data/full_repos/651383996
git clone --depth 1 --no-tags https://github.com/Areshkew/verilog-clock_alarm.git f:/verilog_sva_gh_scraper/data/full_repos/651726700
git clone --depth 1 --no-tags https://github.com/patrickh567/hit_under_miss.git f:/verilog_sva_gh_scraper/data/full_repos/652425092
