Analysis & Synthesis report for Formex_v2
Fri Mar 27 00:13:00 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Mar 27 00:13:00 2020           ;
; Quartus Prime Version       ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name               ; Formex_v2                                   ;
; Top-level Entity Name       ; Formex_v2                                   ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Formex_v2          ; Formex_v2          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Mar 27 00:12:44 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Formex_v2 -c Formex_v2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file comparador_nbits.vhd
    Info (12022): Found design unit 1: comparador_nbits-comportamental File: /home/jose/Desktop/LabDig/Projeto3-2/comparador_nbits.vhd Line: 34
    Info (12023): Found entity 1: comparador_nbits File: /home/jose/Desktop/LabDig/Projeto3-2/comparador_nbits.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file comparador_bcd.vhd
    Info (12022): Found design unit 1: comparador_bcd-estrutural File: /home/jose/Desktop/LabDig/Projeto3-2/comparador_bcd.vhd Line: 11
    Info (12023): Found entity 1: comparador_bcd File: /home/jose/Desktop/LabDig/Projeto3-2/comparador_bcd.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file comparador_7485.vhd
    Info (12022): Found design unit 1: comparador_7485-arch File: /home/jose/Desktop/LabDig/Projeto3-2/comparador_7485.vhd Line: 23
    Info (12023): Found entity 1: comparador_7485 File: /home/jose/Desktop/LabDig/Projeto3-2/comparador_7485.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file somador_decimal_4digitos.vhd
    Info (12022): Found design unit 1: somador_decimal_4digitos-estrutural File: /home/jose/Desktop/LabDig/Projeto3-2/somador_decimal_4digitos.vhd Line: 27
    Info (12023): Found entity 1: somador_decimal_4digitos File: /home/jose/Desktop/LabDig/Projeto3-2/somador_decimal_4digitos.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file somador_decimal.vhd
    Info (12022): Found design unit 1: somador_decimal-estrutural File: /home/jose/Desktop/LabDig/Projeto3-2/somador_decimal.vhd Line: 23
    Info (12023): Found entity 1: somador_decimal File: /home/jose/Desktop/LabDig/Projeto3-2/somador_decimal.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file somador_completo.vhd
    Info (12022): Found design unit 1: somador_completo-dataflow File: /home/jose/Desktop/LabDig/Projeto3-2/somador_completo.vhd Line: 23
    Info (12023): Found entity 1: somador_completo File: /home/jose/Desktop/LabDig/Projeto3-2/somador_completo.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file somador_4bits_estrutural.vhd
    Info (12022): Found design unit 1: somador_4bits_estrutural-estrutural File: /home/jose/Desktop/LabDig/Projeto3-2/somador_4bits_estrutural.vhd Line: 25
    Info (12023): Found entity 1: somador_4bits_estrutural File: /home/jose/Desktop/LabDig/Projeto3-2/somador_4bits_estrutural.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file RNG.vhd
    Info (12022): Found design unit 1: RNG-ThreeRNG File: /home/jose/Desktop/LabDig/Projeto3-2/RNG.vhd Line: 13
    Info (12023): Found entity 1: RNG File: /home/jose/Desktop/LabDig/Projeto3-2/RNG.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file registrador16bits.vhd
    Info (12022): Found design unit 1: registrador16bits-comportamental File: /home/jose/Desktop/LabDig/Projeto3-2/registrador16bits.vhd Line: 25
    Info (12023): Found entity 1: registrador16bits File: /home/jose/Desktop/LabDig/Projeto3-2/registrador16bits.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1_nbits.vhd
    Info (12022): Found design unit 1: mux4x1_nbits-comportamental File: /home/jose/Desktop/LabDig/Projeto3-2/mux4x1_nbits.vhd Line: 32
    Info (12023): Found entity 1: mux4x1_nbits File: /home/jose/Desktop/LabDig/Projeto3-2/mux4x1_nbits.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1_nbits.vhd
    Info (12022): Found design unit 1: mux2x1_nbits-mux2x1_arch File: /home/jose/Desktop/LabDig/Projeto3-2/mux2x1_nbits.vhd Line: 32
    Info (12023): Found entity 1: mux2x1_nbits File: /home/jose/Desktop/LabDig/Projeto3-2/mux2x1_nbits.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file medidor_largura.vhd
    Info (12022): Found design unit 1: medidor_largura-medidor_largura_arch File: /home/jose/Desktop/LabDig/Projeto3-2/medidor_largura.vhd Line: 23
    Info (12023): Found entity 1: medidor_largura File: /home/jose/Desktop/LabDig/Projeto3-2/medidor_largura.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file latch_sr.vhd
    Info (12022): Found design unit 1: latch_sr-comportamental File: /home/jose/Desktop/LabDig/Projeto3-2/latch_sr.vhd Line: 23
    Info (12023): Found entity 1: latch_sr File: /home/jose/Desktop/LabDig/Projeto3-2/latch_sr.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file JogoReacao_v1.vhd
    Info (12022): Found design unit 1: JogoReacao_v1-JogoReacao_arch File: /home/jose/Desktop/LabDig/Projeto3-2/JogoReacao_v1.vhd Line: 27
    Info (12023): Found entity 1: JogoReacao_v1 File: /home/jose/Desktop/LabDig/Projeto3-2/JogoReacao_v1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file InterfaceMedidor.vhd
    Info (12022): Found design unit 1: InterfaceMedidor-a File: /home/jose/Desktop/LabDig/Projeto3-2/InterfaceMedidor.vhd Line: 25
    Info (12023): Found entity 1: InterfaceMedidor File: /home/jose/Desktop/LabDig/Projeto3-2/InterfaceMedidor.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file interface_leds_botoes_v2.vhd
    Info (12022): Found design unit 1: interface_leds_botoes_v2-arch File: /home/jose/Desktop/LabDig/Projeto3-2/interface_leds_botoes_v2.vhd Line: 24
    Info (12023): Found entity 1: interface_leds_botoes_v2 File: /home/jose/Desktop/LabDig/Projeto3-2/interface_leds_botoes_v2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file interface_FSM_v4.vhd
    Info (12022): Found design unit 1: Interface_FSM_v4-controlador_arch File: /home/jose/Desktop/LabDig/Projeto3-2/interface_FSM_v4.vhd Line: 21
    Info (12023): Found entity 1: Interface_FSM_v4 File: /home/jose/Desktop/LabDig/Projeto3-2/interface_FSM_v4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hexa7seg.vhd
    Info (12022): Found design unit 1: hexa7seg-comportamental File: /home/jose/Desktop/LabDig/Projeto3-2/hexa7seg.vhd Line: 31
    Info (12023): Found entity 1: hexa7seg File: /home/jose/Desktop/LabDig/Projeto3-2/hexa7seg.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file geraPulse.vhd
    Info (12022): Found design unit 1: geraPulse-geraPulso_arch File: /home/jose/Desktop/LabDig/Projeto3-2/geraPulse.vhd Line: 15
    Info (12023): Found entity 1: geraPulse File: /home/jose/Desktop/LabDig/Projeto3-2/geraPulse.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file gera_vaium.vhd
    Info (12022): Found design unit 1: gera_vaium-arch File: /home/jose/Desktop/LabDig/Projeto3-2/gera_vaium.vhd Line: 23
    Info (12023): Found entity 1: gera_vaium File: /home/jose/Desktop/LabDig/Projeto3-2/gera_vaium.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file Formex.vhd
    Info (12022): Found design unit 1: Formex-Formex_arch File: /home/jose/Desktop/LabDig/Projeto3-2/Formex.vhd Line: 36
    Info (12023): Found entity 1: Formex File: /home/jose/Desktop/LabDig/Projeto3-2/Formex.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file controladorJogo.vhd
    Info (12022): Found design unit 1: controladorJogo-controladorJogo_arch File: /home/jose/Desktop/LabDig/Projeto3-2/controladorJogo.vhd Line: 28
    Info (12023): Found entity 1: controladorJogo File: /home/jose/Desktop/LabDig/Projeto3-2/controladorJogo.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file controladorFinal.vhd
    Info (12022): Found design unit 1: controladorFinal-FSM File: /home/jose/Desktop/LabDig/Projeto3-2/controladorFinal.vhd Line: 26
    Info (12023): Found entity 1: controladorFinal File: /home/jose/Desktop/LabDig/Projeto3-2/controladorFinal.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file controlador.vhd
    Info (12022): Found design unit 1: controlador-controlador_arch File: /home/jose/Desktop/LabDig/Projeto3-2/controlador.vhd Line: 35
    Info (12023): Found entity 1: controlador File: /home/jose/Desktop/LabDig/Projeto3-2/controlador.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file contador_modm.vhd
    Info (12022): Found design unit 1: contador_modm-contador_modm_arch File: /home/jose/Desktop/LabDig/Projeto3-2/contador_modm.vhd Line: 40
    Info (12023): Found entity 1: contador_modm File: /home/jose/Desktop/LabDig/Projeto3-2/contador_modm.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file contador_162.vhd
    Info (12022): Found design unit 1: contador_162-comportamental File: /home/jose/Desktop/LabDig/Projeto3-2/contador_162.vhd Line: 30
    Info (12023): Found entity 1: contador_162 File: /home/jose/Desktop/LabDig/Projeto3-2/contador_162.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file contador16bits_mod10.vhd
    Info (12022): Found design unit 1: contador16bits_mod10-estrutural File: /home/jose/Desktop/LabDig/Projeto3-2/contador16bits_mod10.vhd Line: 15
    Info (12023): Found entity 1: contador16bits_mod10 File: /home/jose/Desktop/LabDig/Projeto3-2/contador16bits_mod10.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Formex_v2.vhd
    Info (12022): Found design unit 1: Formex_v2-Formex_v2_arch File: /home/jose/Desktop/LabDig/Projeto3-2/Formex_v2.vhd Line: 37
    Info (12023): Found entity 1: Formex_v2 File: /home/jose/Desktop/LabDig/Projeto3-2/Formex_v2.vhd Line: 7
Error (10482): VHDL error at Formex_v2.vhd(104): object "enable1" is used but not declared File: /home/jose/Desktop/LabDig/Projeto3-2/Formex_v2.vhd Line: 104
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 1007 megabytes
    Error: Processing ended: Fri Mar 27 00:13:00 2020
    Error: Elapsed time: 00:00:16
    Error: Total CPU time (on all processors): 00:00:37


