@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MF284 |Setting synthesis effort to medium for the design
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Found instance Murax_0.system_cpu._zz_97_[1] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Found instance Murax_0.system_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Found instance Murax_0.system_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Found instance Murax_0.system_cpu.memory_DivPlugin_accumulator[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Found instance Murax_0.system_cpu.CsrPlugin_interrupt_code[3:2] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Found instance Murax_0.system_cpu.memory_DivPlugin_div_done with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5909:2:5909:7|Found instance Murax_0.jtagBridge_1_.jtag_tap_instruction[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5909:2:5909:7|Found instance Murax_0.jtagBridge_1_.jtag_idcodeArea_shifter[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5898:2:5898:7|Found instance Murax_0.jtagBridge_1_.system_rsp_valid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MO111 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":147:8:147:52|Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":154:8:154:52|Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":161:8:161:52|Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":168:8:168:52|Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.
@N: BN115 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug_uj_jtag.v":211:44:211:51|Removing instance BUFD_TMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0(verilog)) of type view:COREJTAGDEBUG_LIB.corejtagdebug_bufd_34s_1(verilog) because it does not drive other instances.
@N: BN115 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug_uj_jtag.v":212:44:212:51|Removing instance BUFD_TDI (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0(verilog)) of type view:COREJTAGDEBUG_LIB.corejtagdebug_bufd_34s_0(verilog) because it does not drive other instances.
@N: BN115 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":390:56:390:64|Removing instance genblk2\.genblk2\[0\]\.BUFD_TRST (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) of type view:COREJTAGDEBUG_LIB.corejtagdebug_bufd_34s_2(verilog) because it does not drive other instances.
@N: BN115 :"w:\projects\security-contest\libero\contest\hdl\murax.v":6205:14:6205:24|Removing instance bufferCC_4_ (in view: work.Apb3Gpio(verilog)) of type view:work.BufferCC_2_(verilog) because it does not drive other instances.
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
@N: BN225 |Writing default property annotation file W:\projects\security-contest\libero\contest\synthesis\top.sap.
