//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_16,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_17
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<32>;
	.reg .b32 	%r<69>;
	.reg .f32 	%f<77>;
	.reg .b64 	%rd<49>;
	.loc	1 19 0                          // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_0];
	ld.param.u64 	%rd31, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_1];
$L__tmp0:
	.loc	1 21 28                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:21:33
	shl.b32 	%r54, %r1, 8;
	ld.param.u64 	%rd32, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_2];
	ld.param.u64 	%rd33, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_3];
	.loc	1 22 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:22:36
	mov.u32 	%r55, %tid.x;
	shl.b32 	%r56, %r55, 1;
	ld.param.u64 	%rd34, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_4];
	and.b32  	%r57, %r56, 254;
	ld.param.u64 	%rd35, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_5];
	.loc	1 22 23                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:22:23
	or.b32  	%r58, %r54, %r57;
	ld.param.u64 	%rd36, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_6];
	.loc	1 23 21                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:23:21
	setp.lt.s32 	%p1, %r58, 6144;
	ld.param.u64 	%rd37, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_7];
	.loc	1 25 21                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:25:21
	bfe.s32 	%r59, %r1, 23, 1;
	shr.u32 	%r60, %r59, 30;
	add.s32 	%r61, %r58, %r60;
	shr.s32 	%r62, %r61, 2;
	ld.param.u64 	%rd38, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_8];
	.loc	1 25 26                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:25:26
	mul.hi.s32 	%r63, %r62, 715827883;
	shr.u32 	%r64, %r63, 31;
	shr.u32 	%r65, %r63, 6;
	add.s32 	%r66, %r65, %r64;
	mul.lo.s32 	%r67, %r66, 384;
	sub.s32 	%r68, %r62, %r67;
	ld.param.u64 	%rd39, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_9];
	ld.param.u64 	%rd40, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_10];
	.loc	1 26 30                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:26:30
	mul.wide.s32 	%rd41, %r58, 4;
	add.s64 	%rd1, %rd31, %rd41;
	ld.param.u64 	%rd42, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_11];
	.loc	1 26 35                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:26:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd43, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_12];
	ld.param.u64 	%rd44, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_13];
	.loc	1 27 30                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:27:30
	mul.wide.s32 	%rd45, %r68, 4;
	add.s64 	%rd2, %rd32, %rd45;
	ld.param.u64 	%rd46, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_14];
	.loc	1 27 35                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:27:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd47, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_15];
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd48, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46_param_16];
	.loc	1 28 30                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:28:30
	add.s64 	%rd4, %rd33, %rd45;
	.loc	1 28 35                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:28:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r6;
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r7;
	.loc	1 29 31                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:29:31
	add.s64 	%rd6, %rd34, %rd45;
	.loc	1 29 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:29:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 30 31                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:30:31
	add.s64 	%rd8, %rd35, %rd45;
	.loc	1 30 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:30:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd8 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 31 31                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:31:31
	add.s64 	%rd10, %rd36, %rd41;
	.loc	1 31 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:31:36
	// begin inline asm
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	@%p1 ld.global.v2.b32 { %r12, %r13 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 32 31                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:32:31
	add.s64 	%rd11, %rd37, %rd45;
	.loc	1 32 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:32:36
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd11 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 33 31                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:33:31
	add.s64 	%rd13, %rd38, %rd45;
	.loc	1 33 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:33:36
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r16;
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r17;
	.loc	1 34 31                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:34:31
	add.s64 	%rd15, %rd39, %rd45;
	.loc	1 34 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:34:36
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd15 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd15 + 0 ];
	// end inline asm
	.loc	1 35 31                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:35:31
	add.s64 	%rd17, %rd40, %rd45;
	.loc	1 35 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:35:36
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd17 + 0 ];
	// end inline asm
	.loc	1 36 32                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:36:32
	add.s64 	%rd19, %rd42, %rd41;
	.loc	1 36 37                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:36:37
	// begin inline asm
	mov.u32 %r22, 0x0;
	mov.u32 %r23, 0x0;
	@%p1 ld.global.v2.b32 { %r22, %r23 }, [ %rd19 + 0 ];
	// end inline asm
	.loc	1 37 32                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:37:32
	add.s64 	%rd20, %rd43, %rd45;
	.loc	1 37 37                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:37:37
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r24 }, [ %rd20 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r25 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 38 32                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:38:32
	add.s64 	%rd22, %rd44, %rd45;
	.loc	1 38 37                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:38:37
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r26 }, [ %rd22 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r26;
	// begin inline asm
	mov.u32 %r27, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r27 }, [ %rd22 + 0 ];
	// end inline asm
	mov.b32 	%f6, %r27;
	.loc	1 39 32                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:39:32
	add.s64 	%rd24, %rd46, %rd45;
	.loc	1 39 37                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:39:37
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r28 }, [ %rd24 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r29, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r29 }, [ %rd24 + 0 ];
	// end inline asm
	.loc	1 40 32                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:40:32
	add.s64 	%rd26, %rd47, %rd45;
	.loc	1 40 37                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:40:37
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r30 }, [ %rd26 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r31 }, [ %rd26 + 0 ];
	// end inline asm
	.loc	1 41 32                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:41:32
	add.s64 	%rd28, %rd48, %rd41;
	.loc	1 41 37                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:41:37
	// begin inline asm
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	@%p1 ld.global.v2.b32 { %r32, %r33 }, [ %rd28 + 0 ];
	// end inline asm
	.loc	1 44 18                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:44:18
	add.f32 	%f7, %f1, 0f3727C5AC;
	add.f32 	%f8, %f2, 0f3727C5AC;
	.loc	1 45 26                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:45:26
	sqrt.approx.ftz.f32 	%f9, %f7;
	sqrt.approx.ftz.f32 	%f10, %f8;
	.loc	1 47 18                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:47:18
	mov.b32 	%r36, %f9;
	mov.b32 	%r35, 1065353216;
	// begin inline asm
	div.full.f32 %r34, %r35, %r36;
	// end inline asm
	mov.b32 	%f11, %r34;
	mov.b32 	%r39, %f10;
	// begin inline asm
	div.full.f32 %r37, %r35, %r39;
	// end inline asm
	mov.b32 	%f12, %r37;
	.loc	1 54 20                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:54:20
	add.f32 	%f13, %f3, 0f3727C5AC;
	add.f32 	%f14, %f4, 0f3727C5AC;
	.loc	1 55 27                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:55:27
	sqrt.approx.ftz.f32 	%f15, %f13;
	sqrt.approx.ftz.f32 	%f16, %f14;
	.loc	1 56 19                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:56:19
	mov.b32 	%r42, %f15;
	// begin inline asm
	div.full.f32 %r40, %r35, %r42;
	// end inline asm
	mov.b32 	%f17, %r40;
	mov.b32 	%r45, %f16;
	// begin inline asm
	div.full.f32 %r43, %r35, %r45;
	// end inline asm
	mov.b32 	%f18, %r43;
	.loc	1 63 20                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:63:20
	add.f32 	%f19, %f5, 0f3727C5AC;
	add.f32 	%f20, %f6, 0f3727C5AC;
	.loc	1 64 27                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:64:27
	sqrt.approx.ftz.f32 	%f21, %f19;
	sqrt.approx.ftz.f32 	%f22, %f20;
	.loc	1 27 35                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:27:35
	mov.b32 	%f23, %r5;
	mov.b32 	%f24, %r25;
	mov.b32 	%f25, %r4;
	mov.b32 	%f26, %r24;
	.loc	1 29 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:29:36
	mov.b32 	%f27, %r9;
	mov.b32 	%f28, %r29;
	.loc	1 30 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:30:36
	mov.b32 	%f29, %r11;
	mov.b32 	%f30, %r31;
	.loc	1 31 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:31:36
	mov.b32 	%f31, %r13;
	.loc	1 32 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:32:36
	mov.b32 	%f32, %r15;
	.loc	1 53 20                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:53:20
	sub.f32 	%f33, %f31, %f32;
	.loc	1 58 20                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:58:20
	mul.f32 	%f34, %f33, %f18;
	.loc	1 34 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:34:36
	mov.b32 	%f35, %r19;
	.loc	1 35 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:35:36
	mov.b32 	%f36, %r21;
	.loc	1 60 20                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:60:20
	fma.rn.f32 	%f37, %f34, %f35, %f36;
	.loc	1 29 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:29:36
	mov.b32 	%f38, %r8;
	mov.b32 	%f39, %r28;
	.loc	1 30 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:30:36
	mov.b32 	%f40, %r10;
	mov.b32 	%f41, %r30;
	.loc	1 31 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:31:36
	mov.b32 	%f42, %r12;
	.loc	1 32 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:32:36
	mov.b32 	%f43, %r14;
	.loc	1 53 20                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:53:20
	sub.f32 	%f44, %f42, %f43;
	.loc	1 58 20                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:58:20
	mul.f32 	%f45, %f44, %f17;
	.loc	1 34 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:34:36
	mov.b32 	%f46, %r18;
	.loc	1 35 36                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:35:36
	mov.b32 	%f47, %r20;
	.loc	1 60 20                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:60:20
	fma.rn.f32 	%f48, %f45, %f46, %f47;
	.loc	1 41 37                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:41:37
	mov.b32 	%f49, %r33;
	mov.b32 	%f50, %r32;
	.loc	1 65 19                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:65:19
	mov.b32 	%r48, %f21;
	// begin inline asm
	div.full.f32 %r46, %r35, %r48;
	// end inline asm
	mov.b32 	%f51, %r46;
	mov.b32 	%r51, %f22;
	// begin inline asm
	div.full.f32 %r49, %r35, %r51;
	// end inline asm
	mov.b32 	%f52, %r49;
	.loc	1 26 35                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:26:35
	mov.b32 	%f53, %r2;
	mov.b32 	%f54, %r22;
	.loc	1 42 18                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:42:18
	sub.f32 	%f55, %f54, %f26;
	sub.f32 	%f56, %f53, %f25;
	.loc	1 50 19                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:50:19
	mul.f32 	%f57, %f56, %f11;
	mul.f32 	%f58, %f55, %f51;
	.loc	1 52 20                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:52:20
	fma.rn.f32 	%f59, %f58, %f39, %f41;
	fma.rn.f32 	%f60, %f57, %f38, %f40;
	.loc	1 61 20                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:61:20
	add.f32 	%f61, %f60, %f48;
	.loc	1 26 35                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:26:35
	mov.b32 	%f62, %r3;
	mov.b32 	%f63, %r23;
	.loc	1 42 18                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:42:18
	sub.f32 	%f64, %f63, %f24;
	sub.f32 	%f65, %f62, %f23;
	.loc	1 50 19                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:50:19
	mul.f32 	%f66, %f65, %f12;
	mul.f32 	%f67, %f64, %f52;
	.loc	1 52 20                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:52:20
	fma.rn.f32 	%f68, %f67, %f28, %f30;
	fma.rn.f32 	%f69, %f66, %f27, %f29;
	.loc	1 61 20                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:61:20
	add.f32 	%f70, %f69, %f37;
	.loc	1 70 20                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:70:20
	add.f32 	%f71, %f61, %f59;
	add.f32 	%f72, %f70, %f68;
	.loc	1 71 20                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:71:20
	add.f32 	%f73, %f71, %f50;
	add.f32 	%f74, %f72, %f49;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p30, %f73, 0f00000000;
	setp.lt.f32 	%p31, %f74, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f75, 0f00000000, %f73, %p30;
	selp.f32 	%f76, 0f00000000, %f74, %p31;
$L__tmp2:
	.loc	1 74 28                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:74:28
	add.s64 	%rd29, %rd30, %rd41;
	.loc	1 74 40                         // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:74:40
	mov.b32 	%r52, %f75;
	mov.b32 	%r53, %f76;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd29 + 0 ], { %r52, %r53 };
	// end inline asm
	.loc	1 74 4                          // ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py:74:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/te/ctegwu5zcreuly4pewz6loj3ctxth7ijbdonscs4cknvhef65l4l.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 210                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xcb DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 116
.b8 101
.b8 103
.b8 119
.b8 117
.b8 53
.b8 122
.b8 99
.b8 114
.b8 101
.b8 117
.b8 108
.b8 121
.b8 52
.b8 112
.b8 101
.b8 119
.b8 122
.b8 54
.b8 108
.b8 111
.b8 106
.b8 51
.b8 99
.b8 116
.b8 120
.b8 116
.b8 104
.b8 55
.b8 105
.b8 106
.b8 98
.b8 100
.b8 111
.b8 110
.b8 115
.b8 99
.b8 115
.b8 52
.b8 99
.b8 107
.b8 110
.b8 118
.b8 104
.b8 101
.b8 102
.b8 54
.b8 53
.b8 108
.b8 52
.b8 108
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 116
.b8 101
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x44 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 52
.b8 54
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xa7:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xbc:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 73                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
