// Seed: 3507860881
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  type_6(
      id_1 / 1, 1, id_2
  );
  assign id_2 = id_0;
  assign id_2 = 1;
  logic id_3;
  logic id_4;
endmodule
