INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_full_adder/project_full_adder.srcs/sources_1/new/full adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_full_adder/project_full_adder.srcs/sim_1/new/full adder testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_testbench
