
ubuntu-preinstalled/chrt:     file format elf32-littlearm


Disassembly of section .init:

00000efc <.init>:
 efc:	push	{r3, lr}
 f00:	bl	1af0 <strspn@plt+0x860>
 f04:	pop	{r3, pc}

Disassembly of section .plt:

00000f08 <fdopen@plt-0x14>:
     f08:	push	{lr}		; (str lr, [sp, #-4]!)
     f0c:	ldr	lr, [pc, #4]	; f18 <fdopen@plt-0x4>
     f10:	add	lr, pc, lr
     f14:	ldr	pc, [lr, #8]!
     f18:	andeq	r3, r1, r4, lsl #31

00000f1c <fdopen@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #77824	; 0x13000
     f24:	ldr	pc, [ip, #3972]!	; 0xf84

00000f28 <sched_get_priority_min@plt>:
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #77824	; 0x13000
     f30:	ldr	pc, [ip, #3964]!	; 0xf7c

00000f34 <calloc@plt>:
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #77824	; 0x13000
     f3c:	ldr	pc, [ip, #3956]!	; 0xf74

00000f40 <raise@plt>:
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #77824	; 0x13000
     f48:	ldr	pc, [ip, #3948]!	; 0xf6c

00000f4c <strcmp@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #77824	; 0x13000
     f54:	ldr	pc, [ip, #3940]!	; 0xf64

00000f58 <__cxa_finalize@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #77824	; 0x13000
     f60:	ldr	pc, [ip, #3932]!	; 0xf5c

00000f64 <strtol@plt>:
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #77824	; 0x13000
     f6c:	ldr	pc, [ip, #3924]!	; 0xf54

00000f70 <strcspn@plt>:
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #77824	; 0x13000
     f78:	ldr	pc, [ip, #3916]!	; 0xf4c

00000f7c <read@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #77824	; 0x13000
     f84:	ldr	pc, [ip, #3908]!	; 0xf44

00000f88 <free@plt>:
     f88:			; <UNDEFINED> instruction: 0xe7fd4778
     f8c:	add	ip, pc, #0, 12
     f90:	add	ip, ip, #77824	; 0x13000
     f94:	ldr	pc, [ip, #3896]!	; 0xf38

00000f98 <fgets@plt>:
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #77824	; 0x13000
     fa0:	ldr	pc, [ip, #3888]!	; 0xf30

00000fa4 <nanosleep@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #77824	; 0x13000
     fac:	ldr	pc, [ip, #3880]!	; 0xf28

00000fb0 <ferror@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #77824	; 0x13000
     fb8:	ldr	pc, [ip, #3872]!	; 0xf20

00000fbc <strndup@plt>:
     fbc:			; <UNDEFINED> instruction: 0xe7fd4778
     fc0:	add	ip, pc, #0, 12
     fc4:	add	ip, ip, #77824	; 0x13000
     fc8:	ldr	pc, [ip, #3860]!	; 0xf14

00000fcc <_exit@plt>:
     fcc:	add	ip, pc, #0, 12
     fd0:	add	ip, ip, #77824	; 0x13000
     fd4:	ldr	pc, [ip, #3852]!	; 0xf0c

00000fd8 <memcpy@plt>:
     fd8:	add	ip, pc, #0, 12
     fdc:	add	ip, ip, #77824	; 0x13000
     fe0:	ldr	pc, [ip, #3844]!	; 0xf04

00000fe4 <execvp@plt>:
     fe4:	add	ip, pc, #0, 12
     fe8:	add	ip, ip, #77824	; 0x13000
     fec:	ldr	pc, [ip, #3836]!	; 0xefc

00000ff0 <__strtoull_internal@plt>:
     ff0:	add	ip, pc, #0, 12
     ff4:	add	ip, ip, #77824	; 0x13000
     ff8:	ldr	pc, [ip, #3828]!	; 0xef4

00000ffc <dcgettext@plt>:
     ffc:			; <UNDEFINED> instruction: 0xe7fd4778
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #77824	; 0x13000
    1008:	ldr	pc, [ip, #3816]!	; 0xee8

0000100c <strdup@plt>:
    100c:			; <UNDEFINED> instruction: 0xe7fd4778
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #77824	; 0x13000
    1018:	ldr	pc, [ip, #3804]!	; 0xedc

0000101c <__stack_chk_fail@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #77824	; 0x13000
    1024:	ldr	pc, [ip, #3796]!	; 0xed4

00001028 <getpriority@plt>:
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #77824	; 0x13000
    1030:	ldr	pc, [ip, #3788]!	; 0xecc

00001034 <textdomain@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #77824	; 0x13000
    103c:	ldr	pc, [ip, #3780]!	; 0xec4

00001040 <err@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #77824	; 0x13000
    1048:	ldr	pc, [ip, #3772]!	; 0xebc

0000104c <__fxstatat64@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #77824	; 0x13000
    1054:	ldr	pc, [ip, #3764]!	; 0xeb4

00001058 <sched_getscheduler@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #77824	; 0x13000
    1060:	ldr	pc, [ip, #3756]!	; 0xeac

00001064 <__fpending@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #77824	; 0x13000
    106c:	ldr	pc, [ip, #3748]!	; 0xea4

00001070 <opendir@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #77824	; 0x13000
    1078:	ldr	pc, [ip, #3740]!	; 0xe9c

0000107c <open64@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #77824	; 0x13000
    1084:	ldr	pc, [ip, #3732]!	; 0xe94

00001088 <sched_get_priority_max@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #77824	; 0x13000
    1090:	ldr	pc, [ip, #3724]!	; 0xe8c

00001094 <malloc@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #77824	; 0x13000
    109c:	ldr	pc, [ip, #3716]!	; 0xe84

000010a0 <__libc_start_main@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #77824	; 0x13000
    10a8:	ldr	pc, [ip, #3708]!	; 0xe7c

000010ac <__gmon_start__@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #77824	; 0x13000
    10b4:	ldr	pc, [ip, #3700]!	; 0xe74

000010b8 <getopt_long@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #77824	; 0x13000
    10c0:	ldr	pc, [ip, #3692]!	; 0xe6c

000010c4 <__ctype_b_loc@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #77824	; 0x13000
    10cc:	ldr	pc, [ip, #3684]!	; 0xe64

000010d0 <getpid@plt>:
    10d0:	add	ip, pc, #0, 12
    10d4:	add	ip, ip, #77824	; 0x13000
    10d8:	ldr	pc, [ip, #3676]!	; 0xe5c

000010dc <exit@plt>:
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #77824	; 0x13000
    10e4:	ldr	pc, [ip, #3668]!	; 0xe54

000010e8 <syscall@plt>:
    10e8:	add	ip, pc, #0, 12
    10ec:	add	ip, ip, #77824	; 0x13000
    10f0:	ldr	pc, [ip, #3660]!	; 0xe4c

000010f4 <strtoul@plt>:
    10f4:	add	ip, pc, #0, 12
    10f8:	add	ip, ip, #77824	; 0x13000
    10fc:	ldr	pc, [ip, #3652]!	; 0xe44

00001100 <strlen@plt>:
    1100:	add	ip, pc, #0, 12
    1104:	add	ip, ip, #77824	; 0x13000
    1108:	ldr	pc, [ip, #3644]!	; 0xe3c

0000110c <sched_getparam@plt>:
    110c:	add	ip, pc, #0, 12
    1110:	add	ip, ip, #77824	; 0x13000
    1114:	ldr	pc, [ip, #3636]!	; 0xe34

00001118 <strchr@plt>:
    1118:	add	ip, pc, #0, 12
    111c:	add	ip, ip, #77824	; 0x13000
    1120:	ldr	pc, [ip, #3628]!	; 0xe2c

00001124 <openat64@plt>:
    1124:	add	ip, pc, #0, 12
    1128:	add	ip, ip, #77824	; 0x13000
    112c:	ldr	pc, [ip, #3620]!	; 0xe24

00001130 <warnx@plt>:
    1130:	add	ip, pc, #0, 12
    1134:	add	ip, ip, #77824	; 0x13000
    1138:	ldr	pc, [ip, #3612]!	; 0xe1c

0000113c <__errno_location@plt>:
    113c:	add	ip, pc, #0, 12
    1140:	add	ip, ip, #77824	; 0x13000
    1144:	ldr	pc, [ip, #3604]!	; 0xe14

00001148 <__sprintf_chk@plt>:
    1148:	add	ip, pc, #0, 12
    114c:	add	ip, ip, #77824	; 0x13000
    1150:	ldr	pc, [ip, #3596]!	; 0xe0c

00001154 <__cxa_atexit@plt>:
    1154:			; <UNDEFINED> instruction: 0xe7fd4778
    1158:	add	ip, pc, #0, 12
    115c:	add	ip, ip, #77824	; 0x13000
    1160:	ldr	pc, [ip, #3584]!	; 0xe00

00001164 <__isoc99_sscanf@plt>:
    1164:	add	ip, pc, #0, 12
    1168:	add	ip, ip, #77824	; 0x13000
    116c:	ldr	pc, [ip, #3576]!	; 0xdf8

00001170 <__vasprintf_chk@plt>:
    1170:	add	ip, pc, #0, 12
    1174:	add	ip, ip, #77824	; 0x13000
    1178:	ldr	pc, [ip, #3568]!	; 0xdf0

0000117c <memset@plt>:
    117c:	add	ip, pc, #0, 12
    1180:	add	ip, ip, #77824	; 0x13000
    1184:	ldr	pc, [ip, #3560]!	; 0xde8

00001188 <fgetc@plt>:
    1188:	add	ip, pc, #0, 12
    118c:	add	ip, ip, #77824	; 0x13000
    1190:	ldr	pc, [ip, #3552]!	; 0xde0

00001194 <__printf_chk@plt>:
    1194:	add	ip, pc, #0, 12
    1198:	add	ip, ip, #77824	; 0x13000
    119c:	ldr	pc, [ip, #3544]!	; 0xdd8

000011a0 <strtod@plt>:
    11a0:	add	ip, pc, #0, 12
    11a4:	add	ip, ip, #77824	; 0x13000
    11a8:	ldr	pc, [ip, #3536]!	; 0xdd0

000011ac <__fprintf_chk@plt>:
    11ac:	add	ip, pc, #0, 12
    11b0:	add	ip, ip, #77824	; 0x13000
    11b4:	ldr	pc, [ip, #3528]!	; 0xdc8

000011b8 <fclose@plt>:
    11b8:	add	ip, pc, #0, 12
    11bc:	add	ip, ip, #77824	; 0x13000
    11c0:	ldr	pc, [ip, #3520]!	; 0xdc0

000011c4 <setlocale@plt>:
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #77824	; 0x13000
    11cc:	ldr	pc, [ip, #3512]!	; 0xdb8

000011d0 <errx@plt>:
    11d0:	add	ip, pc, #0, 12
    11d4:	add	ip, ip, #77824	; 0x13000
    11d8:	ldr	pc, [ip, #3504]!	; 0xdb0

000011dc <warn@plt>:
    11dc:	add	ip, pc, #0, 12
    11e0:	add	ip, ip, #77824	; 0x13000
    11e4:	ldr	pc, [ip, #3496]!	; 0xda8

000011e8 <fputc@plt>:
    11e8:	add	ip, pc, #0, 12
    11ec:	add	ip, ip, #77824	; 0x13000
    11f0:	ldr	pc, [ip, #3488]!	; 0xda0

000011f4 <localeconv@plt>:
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #77824	; 0x13000
    11fc:	ldr	pc, [ip, #3480]!	; 0xd98

00001200 <readdir64@plt>:
    1200:	add	ip, pc, #0, 12
    1204:	add	ip, ip, #77824	; 0x13000
    1208:	ldr	pc, [ip, #3472]!	; 0xd90

0000120c <putc@plt>:
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #77824	; 0x13000
    1214:	ldr	pc, [ip, #3464]!	; 0xd88

00001218 <dirfd@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #77824	; 0x13000
    1220:	ldr	pc, [ip, #3456]!	; 0xd80

00001224 <__strtoll_internal@plt>:
    1224:	add	ip, pc, #0, 12
    1228:	add	ip, ip, #77824	; 0x13000
    122c:	ldr	pc, [ip, #3448]!	; 0xd78

00001230 <bindtextdomain@plt>:
    1230:	add	ip, pc, #0, 12
    1234:	add	ip, ip, #77824	; 0x13000
    1238:	ldr	pc, [ip, #3440]!	; 0xd70

0000123c <fputs@plt>:
    123c:	add	ip, pc, #0, 12
    1240:	add	ip, ip, #77824	; 0x13000
    1244:	ldr	pc, [ip, #3432]!	; 0xd68

00001248 <strncmp@plt>:
    1248:	add	ip, pc, #0, 12
    124c:	add	ip, ip, #77824	; 0x13000
    1250:	ldr	pc, [ip, #3424]!	; 0xd60

00001254 <abort@plt>:
    1254:	add	ip, pc, #0, 12
    1258:	add	ip, ip, #77824	; 0x13000
    125c:	ldr	pc, [ip, #3416]!	; 0xd58

00001260 <close@plt>:
    1260:	add	ip, pc, #0, 12
    1264:	add	ip, ip, #77824	; 0x13000
    1268:	ldr	pc, [ip, #3408]!	; 0xd50

0000126c <closedir@plt>:
    126c:	add	ip, pc, #0, 12
    1270:	add	ip, ip, #77824	; 0x13000
    1274:	ldr	pc, [ip, #3400]!	; 0xd48

00001278 <__snprintf_chk@plt>:
    1278:	add	ip, pc, #0, 12
    127c:	add	ip, ip, #77824	; 0x13000
    1280:	ldr	pc, [ip, #3392]!	; 0xd40

00001284 <sched_setscheduler@plt>:
    1284:	add	ip, pc, #0, 12
    1288:	add	ip, ip, #77824	; 0x13000
    128c:	ldr	pc, [ip, #3384]!	; 0xd38

00001290 <strspn@plt>:
    1290:	add	ip, pc, #0, 12
    1294:	add	ip, ip, #77824	; 0x13000
    1298:	ldr	pc, [ip, #3376]!	; 0xd30

Disassembly of section .text:

000012a0 <.text>:
    12a0:	svcmi	0x00f0e92d
    12a4:			; <UNDEFINED> instruction: 0xf8dfb09b
    12a8:	strmi	r7, [r4], -r8, lsl #14
    12ac:			; <UNDEFINED> instruction: 0x3704f8df
    12b0:	ldrbtmi	r4, [pc], #-1549	; 12b8 <strspn@plt+0x28>
    12b4:	tstcs	r0, r8, lsr #4
    12b8:	ldmpl	fp!, {r3, fp, sp, pc}^
    12bc:	bmi	fe03d6d4 <strspn@plt+0xfe03c444>
    12c0:	usatvs	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    12c4:	bcc	ffffd6f4 <strspn@plt+0xffffc464>
    12c8:	tstls	r9, #1769472	; 0x1b0000
    12cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    12d0:	svc	0x0054f7ff
    12d4:	usatne	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    12d8:			; <UNDEFINED> instruction: 0xf04f2006
    12dc:	movwcs	r3, #8959	; 0x22ff
    12e0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    12e4:	ldrbtmi	r2, [lr], #-774	; 0xfffffcfa
    12e8:	svc	0x006cf7ff
    12ec:			; <UNDEFINED> instruction: 0x16d0f8df
    12f0:	beq	fe2bbf0c <strspn@plt+0xfe2bac7c>
    12f4:			; <UNDEFINED> instruction: 0xf8df4630
    12f8:	ldrbtmi	r9, [r9], #-1740	; 0xfffff934
    12fc:			; <UNDEFINED> instruction: 0x86c8f8df
    1300:	svc	0x0096f7ff
    1304:			; <UNDEFINED> instruction: 0xf7ff4630
    1308:			; <UNDEFINED> instruction: 0xf8dfee96
    130c:			; <UNDEFINED> instruction: 0xf8df06c0
    1310:	ldrbtmi	r6, [r9], #1728	; 0x6c0
    1314:			; <UNDEFINED> instruction: 0xf8df4478
    1318:			; <UNDEFINED> instruction: 0xf00276bc
    131c:	ldrbtmi	pc, [lr], #-3327	; 0xfffff301	; <UNPREDICTABLE>
    1320:	ldrbtmi	r4, [pc], #-1272	; 1328 <strspn@plt+0x98>
    1324:	strbmi	r2, [fp], -r0, lsl #4
    1328:	strtmi	r9, [r9], -r0, lsl #4
    132c:			; <UNDEFINED> instruction: 0x46204632
    1330:	mcr	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1334:			; <UNDEFINED> instruction: 0xf0001c43
    1338:	stmdacc	r4, {r2, r4, r8, pc}^
    133c:	vtst.8	d2, d0, d18
    1340:	ldm	pc, {r0, r3, r5, r6, r7, r9, pc}^	; <UNPREDICTABLE>
    1344:	rscseq	pc, sp, r0, lsl r0	; <UNPREDICTABLE>
    1348:	rsceq	r0, r7, #1879048206	; 0x7000000e
    134c:	rsceq	r0, r7, #1879048206	; 0x7000000e
    1350:	rsceq	r0, r7, #1879048206	; 0x7000000e
    1354:	rsceq	r0, r7, #1879048206	; 0x7000000e
    1358:	rsceq	r0, r7, #1879048206	; 0x7000000e
    135c:	rsceq	r0, sl, r7, ror #5
    1360:	rsceq	r0, r3, r7, ror #5
    1364:	sbcseq	r0, r0, r7, ror #5
    1368:	adcseq	r0, fp, r7, ror #5
    136c:	rsceq	r0, r7, #1879048206	; 0x7000000e
    1370:	rsceq	r0, r7, #1879048206	; 0x7000000e
    1374:	rsceq	r0, r7, #1879048206	; 0x7000000e
    1378:	rsceq	r0, r7, #1879048206	; 0x7000000e
    137c:	rsceq	r0, r7, #1879048206	; 0x7000000e
    1380:	ldrhteq	r0, [r1], r4
    1384:	adceq	r0, lr, r7, ror #5
    1388:	adceq	r0, fp, r7, ror #5
    138c:	mvneq	r0, r7, ror #5
    1390:	rsceq	r0, r7, #168	; 0xa8
    1394:	rsceq	r0, r7, #1879048206	; 0x7000000e
    1398:	rsceq	r0, r7, #83	; 0x53
    139c:	eorseq	r0, sp, r0, asr r0
    13a0:	eorseq	r0, sl, r7, ror #5
    13a4:	rsceq	r0, r7, #1879048206	; 0x7000000e
    13a8:	eorseq	r0, r3, r7, ror #5
    13ac:	umaalcc	pc, r0, sp, r8	; <UNPREDICTABLE>
    13b0:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    13b4:	subcc	pc, r0, sp, lsl #17
    13b8:	movwcs	lr, #10164	; 0x27b4
    13bc:	ldr	r9, [r1, r7, lsl #6]!
    13c0:	mrc	7, 5, APSR_nzcv, cr12, cr15, {7}
    13c4:			; <UNDEFINED> instruction: 0x1610f8df
    13c8:			; <UNDEFINED> instruction: 0xf8da2205
    13cc:	ldrbtmi	fp, [r9], #-0
    13d0:	andcs	r4, r0, r3, lsl #12
    13d4:			; <UNDEFINED> instruction: 0xf7ff6018
    13d8:			; <UNDEFINED> instruction: 0x4601ee14
    13dc:			; <UNDEFINED> instruction: 0xf0014658
    13e0:	andls	pc, r6, fp, lsr #21
    13e4:	movwcs	lr, #1950	; 0x79e
    13e8:	ldr	r9, [fp, r7, lsl #6]
    13ec:	strbpl	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    13f0:			; <UNDEFINED> instruction: 0xf8dfac13
    13f4:	svcge	0x0012a5ec
    13f8:			; <UNDEFINED> instruction: 0xf8df447d
    13fc:	ldrbtmi	r9, [sl], #1512	; 0x5e8
    1400:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1404:	ldrbtmi	ip, [r9], #3343	; 0xd0f
    1408:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
    140c:	stm	r4, {r0, r1}
    1410:	ands	r0, r1, r3
    1414:	andcs	r4, r0, r9, asr #12
    1418:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
    141c:	ldrtmi	r4, [r0], -r1, lsl #12
    1420:			; <UNDEFINED> instruction: 0xf0009103
    1424:	stmdbls	r3, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}
    1428:	strls	r4, [r0, #-1571]	; 0xfffff9dd
    142c:	andcs	r4, r1, r2, lsl #12
    1430:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
    1434:	andsle	r4, pc, r7, asr #10
    1438:	svcvs	0x0004f857
    143c:			; <UNDEFINED> instruction: 0xf7ff4630
    1440:	strmi	lr, [r5], -r4, lsr #28
    1444:			; <UNDEFINED> instruction: 0xf7ff4630
    1448:	andcs	lr, r5, #112, 26	; 0x1c00
    144c:	svclt	0x00a82800
    1450:	strmi	r2, [r4], -r0, lsl #26
    1454:	andcs	fp, r1, ip, lsr #31
    1458:	ble	ff6c9460 <strspn@plt+0xff6c81d0>
    145c:			; <UNDEFINED> instruction: 0xf7ff4651
    1460:	ldrdls	lr, [r3], -r0
    1464:			; <UNDEFINED> instruction: 0xf0004630
    1468:	stmdbls	r3, {r0, r3, sl, fp, ip, sp, lr, pc}
    146c:	andcs	r4, r1, r2, lsl #12
    1470:	mrc	7, 4, APSR_nzcv, cr0, cr15, {7}
    1474:	bicsle	r4, pc, r7, asr #10
    1478:	strbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    147c:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
    1480:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1484:	blls	65b4f4 <strspn@plt+0x65a264>
    1488:			; <UNDEFINED> instruction: 0xf040405a
    148c:	andcs	r8, r0, r4, lsl #5
    1490:	pop	{r0, r1, r3, r4, ip, sp, pc}
    1494:	movwcs	r8, #24560	; 0x5ff0
    1498:	strb	r9, [r3, -r7, lsl #6]
    149c:	movwls	r2, #29441	; 0x7301
    14a0:	movwcs	lr, #26432	; 0x6740
    14a4:	ldr	r9, [sp, -r7, lsl #6]!
    14a8:	movwls	r2, #29443	; 0x7303
    14ac:			; <UNDEFINED> instruction: 0xf89de73a
    14b0:			; <UNDEFINED> instruction: 0xf0433040
    14b4:			; <UNDEFINED> instruction: 0xf88d0301
    14b8:	ldr	r3, [r3, -r0, asr #32]!
    14bc:	strne	pc, [ip, #-2271]!	; 0xfffff721
    14c0:	andcs	r2, r0, r5, lsl #4
    14c4:			; <UNDEFINED> instruction: 0xf7ff4479
    14c8:			; <UNDEFINED> instruction: 0xf8dfed9c
    14cc:			; <UNDEFINED> instruction: 0xf8df2524
    14d0:	ldmpl	sl!, {r2, r5, r8, sl, ip, sp}
    14d4:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    14d8:	andcs	r4, r1, r1, lsl #12
    14dc:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
    14e0:			; <UNDEFINED> instruction: 0xf7ff2000
    14e4:			; <UNDEFINED> instruction: 0xf8dfedfc
    14e8:	andcs	r3, r5, #16, 10	; 0x4000000
    14ec:	strne	pc, [ip, #-2271]	; 0xfffff721
    14f0:	ldmpl	fp!, {sp}^
    14f4:			; <UNDEFINED> instruction: 0xf8d34479
    14f8:			; <UNDEFINED> instruction: 0xf7ffb000
    14fc:	strmi	lr, [r1], -r2, lsl #27
    1500:			; <UNDEFINED> instruction: 0xf0014658
    1504:	stmib	sp, {r0, r1, r2, r4, r6, r9, fp, ip, sp, lr, pc}^
    1508:	str	r0, [fp, -sl, lsl #2]
    150c:	umaalcc	pc, r0, sp, r8	; <UNPREDICTABLE>
    1510:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    1514:	subcc	pc, r0, sp, lsl #17
    1518:			; <UNDEFINED> instruction: 0xf8dfe704
    151c:	andcs	r3, r5, #220, 8	; 0xdc000000
    1520:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1524:	ldmpl	fp!, {sp}^
    1528:			; <UNDEFINED> instruction: 0xf8d34479
    152c:			; <UNDEFINED> instruction: 0xf7ffb000
    1530:	strmi	lr, [r1], -r8, ror #26
    1534:			; <UNDEFINED> instruction: 0xf0014658
    1538:	stmib	sp, {r0, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}^
    153c:	ldrbt	r0, [r1], lr, lsl #2
    1540:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1544:	strbmi	r2, [r1], -r5, lsl #4
    1548:	ldmpl	fp!, {sp}^
    154c:	ldrdlt	pc, [r0], -r3
    1550:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    1554:	ldrbmi	r4, [r8], -r1, lsl #12
    1558:	blx	b3d564 <strspn@plt+0xb3c2d4>
    155c:	smlabteq	ip, sp, r9, lr
    1560:	blls	1bb0e8 <strspn@plt+0x1b9e58>
    1564:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    1568:			; <UNDEFINED> instruction: 0xf8df80c6
    156c:	ldmpl	lr!, {r3, r4, r7, sl, ip, sp}^
    1570:	bne	ff8db644 <strspn@plt+0xff8da3b4>
    1574:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    1578:			; <UNDEFINED> instruction: 0xf89d80c8
    157c:	ldreq	r2, [r2, -r0, asr #32]
    1580:	addshi	pc, r0, r0, lsl #2
    1584:			; <UNDEFINED> instruction: 0xf0002b01
    1588:			; <UNDEFINED> instruction: 0xf7ff808d
    158c:			; <UNDEFINED> instruction: 0xf04fedd8
    1590:			; <UNDEFINED> instruction: 0xf8df0800
    1594:	andcs	r1, r5, #116, 8	; 0x74000000
    1598:			; <UNDEFINED> instruction: 0xf8c04479
    159c:	strmi	r8, [r4], -r0
    15a0:			; <UNDEFINED> instruction: 0x46406833
    15a4:	eorvc	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    15a8:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    15ac:	ldrtmi	r4, [r8], -r1, lsl #12
    15b0:			; <UNDEFINED> instruction: 0xf9c2f001
    15b4:	umaalcc	pc, r0, sp, r8	; <UNPREDICTABLE>
    15b8:			; <UNDEFINED> instruction: 0x46070799
    15bc:	stmdals	r7, {r3, ip, pc}
    15c0:	cdpne	5, 4, cr13, cr3, cr3, {0}
    15c4:	vqdmulh.s<illegal width 8>	d2, d0, d1
    15c8:	ldmib	sp, {r3, r6, r7, r8, pc}^
    15cc:	ldmib	sp, {r1, r3, r8, fp, pc}^
    15d0:	stmdbls	lr, {r2, r3, r8, r9, fp, sp, pc}
    15d4:	vmlseq.f32	s28, s20, s16
    15d8:	ldrsbtgt	pc, [ip], -sp	; <UNPREDICTABLE>
    15dc:	andeq	lr, r1, #319488	; 0x4e000
    15e0:	vmlseq.f32	s28, s22, s18
    15e4:	movweq	lr, #51790	; 0xca4e
    15e8:	cmnle	r4, r3, lsl r3
    15ec:	rsble	r2, r8, r6, lsl #16
    15f0:	movwcc	r9, #6918	; 0x1b06
    15f4:	movwcs	fp, #3844	; 0xf04
    15f8:			; <UNDEFINED> instruction: 0xf7ff9306
    15fc:	addmi	lr, r7, #38400	; 0x9600
    1600:			; <UNDEFINED> instruction: 0x81bef2c0
    1604:			; <UNDEFINED> instruction: 0xf7ff9807
    1608:	blls	23cb10 <strspn@plt+0x23b880>
    160c:	vrshr.s64	d20, d8, #64
    1610:			; <UNDEFINED> instruction: 0xf89d81b7
    1614:	stmdbls	r6, {r6, ip, sp}
    1618:	smuadeq	r1, r3, r0
    161c:			; <UNDEFINED> instruction: 0x4608d05b
    1620:			; <UNDEFINED> instruction: 0xf896f002
    1624:	stmdacs	r0, {r7, r9, sl, lr}
    1628:			; <UNDEFINED> instruction: 0x81a1f000
    162c:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    1630:	beq	63da6c <strspn@plt+0x63c7dc>
    1634:	stmdbls	r5, {r1, r2, sp, lr, pc}
    1638:			; <UNDEFINED> instruction: 0xf0004650
    163c:			; <UNDEFINED> instruction: 0x3001fabd
    1640:	orrhi	pc, r0, r0
    1644:	strbmi	r4, [r0], -r9, asr #12
    1648:			; <UNDEFINED> instruction: 0xf8d6f002
    164c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    1650:			; <UNDEFINED> instruction: 0x4640d0f1
    1654:			; <UNDEFINED> instruction: 0xf8c4f002
    1658:	umaalcc	pc, r0, sp, r8	; <UNPREDICTABLE>
    165c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    1660:	subcc	pc, r0, sp, lsl #17
    1664:			; <UNDEFINED> instruction: 0xf100071b
    1668:	svcls	0x00068169
    166c:			; <UNDEFINED> instruction: 0xf47f2f00
    1670:	ldmdavs	r6!, {r0, r1, r8, r9, sl, fp, sp, pc}
    1674:	bl	14ee80 <strspn@plt+0x14dbf0>
    1678:			; <UNDEFINED> instruction: 0xf8550186
    167c:			; <UNDEFINED> instruction: 0xf7ff0026
    1680:	stmdavs	r3!, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
    1684:	andcs	r4, r5, #3686400	; 0x384000
    1688:	ldrtmi	r2, [r8], -r2, lsl #22
    168c:	svclt	0x000c4479
    1690:	ldrbtcs	r2, [lr], #-1151	; 0xfffffb81
    1694:	ldc	7, cr15, [r4], #1020	; 0x3fc
    1698:	eorcs	pc, r6, r5, asr r8	; <UNPREDICTABLE>
    169c:	strtmi	r4, [r0], -r1, lsl #12
    16a0:	stcl	7, cr15, [lr], {255}	; 0xff
    16a4:			; <UNDEFINED> instruction: 0xf000a806
    16a8:	ldmdavs	r3!, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    16ac:			; <UNDEFINED> instruction: 0x2c011ae4
    16b0:	svcge	0x006bf47f
    16b4:	stmdacs	r6, {r5, r6, r7, r9, sl, sp, lr, pc}
    16b8:	msrhi	SPSR_fsxc, r0, asr #32
    16bc:	movweq	lr, #47706	; 0xba5a
    16c0:	stmib	sp, {r0, r8, ip, lr, pc}^
    16c4:	b	16086fc <strspn@plt+0x160746c>
    16c8:	svclt	0x00040309
    16cc:	movwcs	lr, #51677	; 0xc9dd
    16d0:	movwcs	lr, #43469	; 0xa9cd
    16d4:	stmdage	r6, {r2, r3, r7, r8, r9, sl, sp, lr, pc}
    16d8:	blx	1bbd6e0 <strspn@plt+0x1bbc450>
    16dc:			; <UNDEFINED> instruction: 0xd1bb3001
    16e0:	andcs	r4, r5, #3325952	; 0x32c000
    16e4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    16e8:	stc	7, cr15, [sl], {255}	; 0xff
    16ec:	strmi	r9, [r1], -r6, lsl #20
    16f0:			; <UNDEFINED> instruction: 0xf7ff2001
    16f4:	movwcc	lr, #7334	; 0x1ca6
    16f8:	ldmpl	lr!, {r1, r6, r7, r8, r9, fp, lr}^
    16fc:	svcge	0x0045f47f
    1700:	bne	ff8db7d4 <strspn@plt+0xff8da544>
    1704:			; <UNDEFINED> instruction: 0xf73f2b01
    1708:	stmibmi	r2, {r6, r8, r9, sl, fp, sp, pc}^
    170c:	andcs	r2, r0, r5, lsl #4
    1710:			; <UNDEFINED> instruction: 0xf7ff4479
    1714:			; <UNDEFINED> instruction: 0xf7ffec76
    1718:	ldmibmi	pc!, {r2, r3, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    171c:	andcs	r4, r5, #195584	; 0x2fc00
    1720:	rscs	r4, fp, r9, ror r4
    1724:	andcs	r4, r5, #194560	; 0x2f800
    1728:			; <UNDEFINED> instruction: 0x200049be
    172c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    1730:			; <UNDEFINED> instruction: 0xf7ff681c
    1734:	strtmi	lr, [r1], -r6, ror #24
    1738:	stc	7, cr15, [r0, #1020]	; 0x3fc
    173c:	andcs	r4, sl, r1, lsr #12
    1740:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    1744:	andcs	r4, r5, #184, 18	; 0x2e0000
    1748:	ldrbtmi	r2, [r9], #-0
    174c:	mrrc	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    1750:			; <UNDEFINED> instruction: 0xf7ff4621
    1754:			; <UNDEFINED> instruction: 0x4621ed74
    1758:			; <UNDEFINED> instruction: 0xf7ff200a
    175c:	ldmibmi	r3!, {r1, r2, r6, r8, sl, fp, sp, lr, pc}
    1760:	andcs	r2, r0, r5, lsl #4
    1764:			; <UNDEFINED> instruction: 0xf7ff4479
    1768:	strtmi	lr, [r1], -ip, asr #24
    176c:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1770:	andcs	r4, sl, r1, lsr #12
    1774:	ldc	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1778:	andcs	r4, r5, #2834432	; 0x2b4000
    177c:	ldrbtmi	r2, [r9], #-0
    1780:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
    1784:			; <UNDEFINED> instruction: 0xf7ff4621
    1788:	stmibmi	sl!, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    178c:	andcs	r2, r0, r5, lsl #4
    1790:			; <UNDEFINED> instruction: 0xf7ff4479
    1794:			; <UNDEFINED> instruction: 0x4621ec36
    1798:	ldcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    179c:	andcs	r4, r5, #2719744	; 0x298000
    17a0:	ldrbtmi	r2, [r9], #-0
    17a4:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    17a8:			; <UNDEFINED> instruction: 0xf7ff4621
    17ac:	stmibmi	r3!, {r3, r6, r8, sl, fp, sp, lr, pc}
    17b0:	andcs	r2, r0, r5, lsl #4
    17b4:			; <UNDEFINED> instruction: 0xf7ff4479
    17b8:	strtmi	lr, [r1], -r4, lsr #24
    17bc:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    17c0:	andcs	r4, r5, #2605056	; 0x27c000
    17c4:	ldrbtmi	r2, [r9], #-0
    17c8:	ldc	7, cr15, [sl], {255}	; 0xff
    17cc:			; <UNDEFINED> instruction: 0xf7ff4621
    17d0:	ldmibmi	ip, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}
    17d4:	andcs	r2, r0, r5, lsl #4
    17d8:			; <UNDEFINED> instruction: 0xf7ff4479
    17dc:			; <UNDEFINED> instruction: 0x4621ec12
    17e0:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    17e4:	andcs	r4, r5, #152, 18	; 0x260000
    17e8:	ldrbtmi	r2, [r9], #-0
    17ec:	stc	7, cr15, [r8], {255}	; 0xff
    17f0:			; <UNDEFINED> instruction: 0xf7ff4621
    17f4:	strtmi	lr, [r1], -r4, lsr #26
    17f8:			; <UNDEFINED> instruction: 0xf7ff200a
    17fc:	ldmibmi	r3, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    1800:	andcs	r2, r0, r5, lsl #4
    1804:			; <UNDEFINED> instruction: 0xf7ff4479
    1808:			; <UNDEFINED> instruction: 0x4621ebfc
    180c:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1810:	andcs	r4, r5, #2342912	; 0x23c000
    1814:	ldrbtmi	r2, [r9], #-0
    1818:	bl	ffcbf81c <strspn@plt+0xffcbe58c>
    181c:			; <UNDEFINED> instruction: 0xf7ff4621
    1820:	stmibmi	ip, {r1, r2, r3, r8, sl, fp, sp, lr, pc}
    1824:	andcs	r2, r0, r5, lsl #4
    1828:			; <UNDEFINED> instruction: 0xf7ff4479
    182c:	strtmi	lr, [r1], -sl, ror #23
    1830:	stc	7, cr15, [r4, #-1020]	; 0xfffffc04
    1834:	andcs	r4, r5, #136, 18	; 0x220000
    1838:	ldrbtmi	r2, [r9], #-0
    183c:	bl	ff83f840 <strspn@plt+0xff83e5b0>
    1840:			; <UNDEFINED> instruction: 0xf7ff4621
    1844:	stmibmi	r5, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    1848:	andcs	r2, r0, r5, lsl #4
    184c:			; <UNDEFINED> instruction: 0xf7ff4479
    1850:			; <UNDEFINED> instruction: 0x4621ebd8
    1854:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    1858:	andcs	r4, sl, r1, lsr #12
    185c:	stcl	7, cr15, [r4], {255}	; 0xff
    1860:	andcs	r4, r5, #2080768	; 0x1fc000
    1864:	ldrbtmi	r2, [r9], #-0
    1868:	bl	ff2bf86c <strspn@plt+0xff2be5dc>
    186c:			; <UNDEFINED> instruction: 0xf7ff4621
    1870:	ldmdbmi	ip!, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}^
    1874:	andcs	r2, r0, r5, lsl #4
    1878:			; <UNDEFINED> instruction: 0xf7ff4479
    187c:	strtmi	lr, [r1], -r2, asr #23
    1880:	ldcl	7, cr15, [ip], {255}	; 0xff
    1884:	andcs	r4, r5, #120, 18	; 0x1e0000
    1888:	ldrbtmi	r2, [r9], #-0
    188c:	bl	fee3f890 <strspn@plt+0xfee3e600>
    1890:			; <UNDEFINED> instruction: 0xf7ff4621
    1894:	ldmdbmi	r5!, {r2, r4, r6, r7, sl, fp, sp, lr, pc}^
    1898:	andcs	r2, r0, r5, lsl #4
    189c:			; <UNDEFINED> instruction: 0xf7ff4479
    18a0:			; <UNDEFINED> instruction: 0x4621ebb0
    18a4:	stcl	7, cr15, [sl], {255}	; 0xff
    18a8:	andcs	r4, r5, #1851392	; 0x1c4000
    18ac:	ldrbtmi	r2, [r9], #-0
    18b0:	bl	fe9bf8b4 <strspn@plt+0xfe9be624>
    18b4:			; <UNDEFINED> instruction: 0xf7ff4621
    18b8:	strtmi	lr, [r1], -r2, asr #25
    18bc:			; <UNDEFINED> instruction: 0xf7ff200a
    18c0:	stmdbmi	ip!, {r2, r4, r7, sl, fp, sp, lr, pc}^
    18c4:	andcs	r2, r0, r5, lsl #4
    18c8:			; <UNDEFINED> instruction: 0xf7ff4479
    18cc:	stmdbmi	sl!, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}^
    18d0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    18d4:	andcs	r4, r0, r3, lsl #12
    18d8:			; <UNDEFINED> instruction: 0xf7ff9303
    18dc:	stmdbmi	r7!, {r1, r4, r7, r8, r9, fp, sp, lr, pc}^
    18e0:	ldrbtmi	r4, [r9], #-2663	; 0xfffff599
    18e4:	stmdbmi	r7!, {r8, ip, pc}^
    18e8:	blls	d2ad8 <strspn@plt+0xd1848>
    18ec:	andls	r4, r1, r9, ror r4
    18f0:			; <UNDEFINED> instruction: 0xf7ff2001
    18f4:	stmdbmi	r4!, {r4, r6, sl, fp, sp, lr, pc}^
    18f8:	andcs	r2, r0, r5, lsl #4
    18fc:			; <UNDEFINED> instruction: 0xf7ff4479
    1900:	bmi	18bc708 <strspn@plt+0x18bb478>
    1904:			; <UNDEFINED> instruction: 0x4601447a
    1908:			; <UNDEFINED> instruction: 0xf7ff2001
    190c:	andcs	lr, r0, r4, asr #24
    1910:	bl	ff93f914 <strspn@plt+0xff93e684>
    1914:	andcs	r4, r5, #1540096	; 0x178000
    1918:	ldrbtmi	r4, [r9], #-2880	; 0xfffff4c0
    191c:	strdcs	r5, [r0], -fp
    1920:			; <UNDEFINED> instruction: 0xf7ff681c
    1924:	blmi	cbc6e4 <strspn@plt+0xcbb454>
    1928:	ldmpl	fp!, {r0, r8, sp}^
    192c:			; <UNDEFINED> instruction: 0x4602681b
    1930:			; <UNDEFINED> instruction: 0xf7ff4620
    1934:	andcs	lr, r1, ip, lsr ip
    1938:	bl	ff43f93c <strspn@plt+0xff43e6ac>
    193c:			; <UNDEFINED> instruction: 0xf000a806
    1940:	ldr	pc, [r2], r3, ror #21
    1944:	andcs	r4, r5, #1359872	; 0x14c000
    1948:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    194c:	bl	163f950 <strspn@plt+0x163e6c0>
    1950:	strmi	r9, [r1], -r5, lsl #20
    1954:			; <UNDEFINED> instruction: 0xf7ff2001
    1958:	stmdbmi	pc, {r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    195c:	andcs	r4, r5, #64, 12	; 0x4000000
    1960:			; <UNDEFINED> instruction: 0xf7ff4479
    1964:	strmi	lr, [r1], -lr, asr #22
    1968:			; <UNDEFINED> instruction: 0xf7ff2001
    196c:	stmdbmi	fp, {r1, r4, r5, sl, fp, sp, lr, pc}^
    1970:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1974:	bl	113f978 <strspn@plt+0x113e6e8>
    1978:	andcs	r4, r1, r1, lsl #12
    197c:	bl	183f980 <strspn@plt+0x183e6f0>
    1980:	andcs	r4, r5, #1163264	; 0x11c000
    1984:	ldrbtmi	r2, [r9], #-0
    1988:	bl	ebf98c <strspn@plt+0xebe6fc>
    198c:	strmi	r9, [r1], -r8, lsl #20
    1990:			; <UNDEFINED> instruction: 0xf7ff2001
    1994:			; <UNDEFINED> instruction: 0xf7ffec1e
    1998:	stmdbmi	r2, {r1, r6, r8, r9, fp, sp, lr, pc}^
    199c:	andcs	r2, r0, r5, lsl #4
    19a0:			; <UNDEFINED> instruction: 0xf7ff4479
    19a4:	strmi	lr, [r1], -lr, lsr #22
    19a8:			; <UNDEFINED> instruction: 0xf7ff2001
    19ac:	svclt	0x0000ec12
    19b0:	andeq	r3, r1, r6, ror #23
    19b4:	andeq	r0, r0, ip, lsr r1
    19b8:	andeq	r2, r0, r2, ror #24
    19bc:	andeq	r2, r0, r8, asr pc
    19c0:	andeq	r2, r0, sl, lsr ip
    19c4:	andeq	r3, r1, r6, ror r9
    19c8:			; <UNDEFINED> instruction: 0x00002cb4
    19cc:	andeq	r0, r0, r9, ror ip
    19d0:			; <UNDEFINED> instruction: 0x000031ba
    19d4:	andeq	r3, r1, r6, ror fp
    19d8:			; <UNDEFINED> instruction: 0x00002bba
    19dc:	strdeq	r3, [r0], -r8
    19e0:	andeq	r2, r0, r6, ror fp
    19e4:	andeq	r2, r0, lr, asr #22
    19e8:	andeq	r3, r1, r8, lsl sl
    19ec:	andeq	r2, r0, ip, lsr #22
    19f0:	andeq	r0, r0, r8, asr r1
    19f4:	andeq	r2, r0, r8, lsr #22
    19f8:	andeq	r0, r0, r0, ror #2
    19fc:	andeq	r2, r0, ip, lsr #21
    1a00:	muleq	r0, r4, sl
    1a04:	andeq	r0, r0, r0, asr #2
    1a08:	andeq	r2, r0, r8, asr pc
    1a0c:			; <UNDEFINED> instruction: 0x00002fb8
    1a10:	andeq	r2, r0, lr, lsr pc
    1a14:	strdeq	r2, [r0], -ip
    1a18:	muleq	r0, r0, sp
    1a1c:	andeq	r0, r0, r4, asr #2
    1a20:	andeq	r0, r0, r0, asr r1
    1a24:	ldrdeq	r2, [r0], -lr
    1a28:	andeq	r2, r0, r6, lsl #18
    1a2c:	andeq	r2, r0, r0, asr r9
    1a30:	andeq	r2, r0, lr, asr r9
    1a34:	andeq	r2, r0, r0, ror #18
    1a38:	andeq	r2, r0, r2, lsl #19
    1a3c:	andeq	r2, r0, r4, lsr #19
    1a40:	andeq	r2, r0, r2, asr #19
    1a44:	andeq	r2, r0, r0, ror #19
    1a48:	andeq	r2, r0, r2, lsl #20
    1a4c:	andeq	r2, r0, r0, lsr #20
    1a50:	andeq	r2, r0, r6, lsr #20
    1a54:	andeq	r2, r0, r8, asr sl
    1a58:	andeq	r2, r0, r2, lsl #21
    1a5c:	andeq	r2, r0, ip, lsr #21
    1a60:	andeq	r2, r0, lr, asr #21
    1a64:	andeq	r2, r0, ip, asr #21
    1a68:	andeq	r2, r0, r6, lsl #22
    1a6c:	andeq	r2, r0, r0, lsr fp
    1a70:	andeq	r2, r0, r6, asr fp
    1a74:	andeq	r2, r0, r0, ror fp
    1a78:	andeq	r2, r0, sl, ror fp
    1a7c:	muleq	r0, sl, fp
    1a80:	andeq	r2, r0, r4, ror fp
    1a84:	andeq	r2, r0, ip, ror fp
    1a88:	muleq	r0, r0, fp
    1a8c:	andeq	r2, r0, r4, lsr #23
    1a90:	muleq	r0, r6, fp
    1a94:			; <UNDEFINED> instruction: 0x00002cba
    1a98:			; <UNDEFINED> instruction: 0x00002bb8
    1a9c:	muleq	r0, r6, r5
    1aa0:	andeq	r2, r0, r2, lsr ip
    1aa4:	andeq	r2, r0, r8, asr #23
    1aa8:	bleq	3dbec <strspn@plt+0x3c95c>
    1aac:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1ab0:	strbtmi	fp, [sl], -r2, lsl #24
    1ab4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1ab8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1abc:	ldrmi	sl, [sl], #776	; 0x308
    1ac0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1ac4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1ac8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1acc:			; <UNDEFINED> instruction: 0xf85a4b06
    1ad0:	stmdami	r6, {r0, r1, ip, sp}
    1ad4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1ad8:	b	ff8bfadc <strspn@plt+0xff8be84c>
    1adc:	bl	feebfae0 <strspn@plt+0xfeebe850>
    1ae0:			; <UNDEFINED> instruction: 0x000133bc
    1ae4:	andeq	r0, r0, r0, lsr r1
    1ae8:	andeq	r0, r0, ip, asr #2
    1aec:	andeq	r0, r0, r4, asr r1
    1af0:	ldr	r3, [pc, #20]	; 1b0c <strspn@plt+0x87c>
    1af4:	ldr	r2, [pc, #20]	; 1b10 <strspn@plt+0x880>
    1af8:	add	r3, pc, r3
    1afc:	ldr	r2, [r3, r2]
    1b00:	cmp	r2, #0
    1b04:	bxeq	lr
    1b08:	b	10ac <__gmon_start__@plt>
    1b0c:	muleq	r1, ip, r3
    1b10:	andeq	r0, r0, r8, asr #2
    1b14:	blmi	1d3b34 <strspn@plt+0x1d28a4>
    1b18:	bmi	1d2d00 <strspn@plt+0x1d1a70>
    1b1c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1b20:	andle	r4, r3, sl, ror r4
    1b24:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1b28:	ldrmi	fp, [r8, -r3, lsl #2]
    1b2c:	svclt	0x00004770
    1b30:	strdeq	r3, [r1], -r0
    1b34:	andeq	r3, r1, ip, ror #9
    1b38:	andeq	r3, r1, r8, ror r3
    1b3c:	andeq	r0, r0, r8, lsr r1
    1b40:	stmdbmi	r9, {r3, fp, lr}
    1b44:	bmi	252d2c <strspn@plt+0x251a9c>
    1b48:	bne	252d34 <strspn@plt+0x251aa4>
    1b4c:	svceq	0x00cb447a
    1b50:			; <UNDEFINED> instruction: 0x01a1eb03
    1b54:	andle	r1, r3, r9, asr #32
    1b58:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1b5c:	ldrmi	fp, [r8, -r3, lsl #2]
    1b60:	svclt	0x00004770
    1b64:	andeq	r3, r1, r4, asr #9
    1b68:	andeq	r3, r1, r0, asr #9
    1b6c:	andeq	r3, r1, ip, asr #6
    1b70:	andeq	r0, r0, ip, asr r1
    1b74:	blmi	2aef9c <strspn@plt+0x2add0c>
    1b78:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1b7c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1b80:	blmi	270134 <strspn@plt+0x26eea4>
    1b84:	ldrdlt	r5, [r3, -r3]!
    1b88:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1b8c:			; <UNDEFINED> instruction: 0xf7ff6818
    1b90:			; <UNDEFINED> instruction: 0xf7ffe9e4
    1b94:	blmi	1c1a98 <strspn@plt+0x1c0808>
    1b98:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1b9c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1ba0:	andeq	r3, r1, lr, lsl #9
    1ba4:	andeq	r3, r1, ip, lsl r3
    1ba8:	andeq	r0, r0, r4, lsr r1
    1bac:	andeq	r3, r1, r6, ror r4
    1bb0:	andeq	r3, r1, lr, ror #8
    1bb4:	svclt	0x0000e7c4
    1bb8:	mvnsmi	lr, #737280	; 0xb4000
    1bbc:	stcmi	0, cr11, [ip, #-580]!	; 0xfffffdbc
    1bc0:	blmi	b133d8 <strspn@plt+0xb12148>
    1bc4:	ldrbtmi	r2, [sp], #-556	; 0xfffffdd4
    1bc8:	strmi	sl, [pc], -r3, lsl #16
    1bcc:	stmiapl	fp!, {r8, sp}^
    1bd0:	movwls	r6, #63515	; 0xf81b
    1bd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1bd8:	b	ff43fbdc <strspn@plt+0xff43e94c>
    1bdc:	movwls	r2, #9008	; 0x2330
    1be0:	b	feb3fbe4 <strspn@plt+0xfeb3e954>
    1be4:	cdpcs	8, 0, cr6, cr6, cr6, {3}
    1be8:	andsle	r4, r9, r5, lsl #12
    1bec:	movwcs	r6, #2210	; 0x8a2
    1bf0:	ldrtmi	r6, [r8], -r3
    1bf4:	mlacc	r8, r4, r8, pc	; <UNPREDICTABLE>
    1bf8:	ldreq	r9, [sl, r1, lsl #4]
    1bfc:	svclt	0x0048aa01
    1c00:	strmi	pc, [r0], r6, asr #32
    1c04:			; <UNDEFINED> instruction: 0xf7ff4631
    1c08:	bmi	6fc908 <strspn@plt+0x6fb678>
    1c0c:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    1c10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1c14:	subsmi	r9, sl, pc, lsl #22
    1c18:	andslt	sp, r1, r8, lsr #2
    1c1c:	mvnshi	lr, #12386304	; 0xbd0000
    1c20:	andcs	r4, r0, r9, lsr r6
    1c24:	b	3fc28 <strspn@plt+0x3e998>
    1c28:	movwcs	lr, #18900	; 0x49d4
    1c2c:	ldrdvs	lr, [r1, -r4]
    1c30:	stmdbhi	r6, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    1c34:	movwcs	lr, #35277	; 0x89cd
    1c38:			; <UNDEFINED> instruction: 0xf894aa02
    1c3c:	tstls	r7, r8, lsr #32
    1c40:			; <UNDEFINED> instruction: 0x9603079b
    1c44:	stmdbhi	sl, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1c48:	blls	131958 <strspn@plt+0x1306c8>
    1c4c:	orrmi	pc, r0, #67	; 0x43
    1c50:	movwcs	r9, #772	; 0x304
    1c54:	ldmib	r4, {r1, r2, ip, pc}^
    1c58:	eorvs	r0, fp, r8, lsl #2
    1c5c:	smlabteq	ip, sp, r9, lr
    1c60:	vst1.8	{d20-d22}, [pc :256], r9
    1c64:			; <UNDEFINED> instruction: 0xf7ff70be
    1c68:	strb	lr, [lr, r0, asr #20]
    1c6c:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c70:	ldrdeq	r3, [r1], -r2
    1c74:	andeq	r0, r0, ip, lsr r1
    1c78:	andeq	r3, r1, sl, lsl #5
    1c7c:	ldcle	8, cr2, [r2], {6}
    1c80:	blle	8cbc88 <strspn@plt+0x8ca9f8>
    1c84:	stmdale	r1!, {r1, r2, fp, sp}
    1c88:			; <UNDEFINED> instruction: 0xf000e8df
    1c8c:	strcs	r0, [r4], -sl, lsl #14
    1c90:	andseq	r2, sp, r0, lsr #18
    1c94:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    1c98:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    1c9c:			; <UNDEFINED> instruction: 0x47704478
    1ca0:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    1ca4:	movwcs	r4, #6000	; 0x1770
    1ca8:	movweq	pc, #708	; 0x2c4	; <UNPREDICTABLE>
    1cac:	mulle	r7, r8, r2
    1cb0:	vsubw.s8	q9, q2, d2
    1cb4:	addsmi	r0, r8, #0, 6
    1cb8:	stmdami	sp, {r3, r8, ip, lr, pc}
    1cbc:			; <UNDEFINED> instruction: 0x47704478
    1cc0:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    1cc4:	stmdami	ip, {r4, r5, r6, r8, r9, sl, lr}
    1cc8:			; <UNDEFINED> instruction: 0x47704478
    1ccc:	andcs	r4, r5, #180224	; 0x2c000
    1cd0:	ldrbtmi	r2, [r9], #-0
    1cd4:	ldmiblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cd8:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    1cdc:	stmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
    1ce0:			; <UNDEFINED> instruction: 0x47704478
    1ce4:	strheq	r2, [r0], -r6
    1ce8:	muleq	r0, r8, r0
    1cec:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1cf0:	muleq	r0, r0, r0
    1cf4:	andeq	r2, r0, r2, ror r0
    1cf8:	muleq	r0, ip, r0
    1cfc:	andeq	r2, r0, lr, lsr #1
    1d00:	andeq	r2, r0, lr, ror r0
    1d04:	andeq	r2, r0, r0, rrx
    1d08:	blmi	1c546d0 <strspn@plt+0x1c53440>
    1d0c:	push	{r1, r3, r4, r5, r6, sl, lr}
    1d10:			; <UNDEFINED> instruction: 0xb09b4ff0
    1d14:			; <UNDEFINED> instruction: 0x460658d3
    1d18:			; <UNDEFINED> instruction: 0x81b8f8df
    1d1c:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    1d20:			; <UNDEFINED> instruction: 0xf04f9319
    1d24:	ldrbtmi	r0, [r8], #768	; 0x300
    1d28:			; <UNDEFINED> instruction: 0xf0002900
    1d2c:			; <UNDEFINED> instruction: 0xf7ff80aa
    1d30:	strcs	lr, [r0, #-2566]	; 0xfffff5fa
    1d34:	teqcs	r0, #12, 20	; 0xc000
    1d38:	andls	r4, r7, #34603008	; 0x2100000
    1d3c:	strmi	r6, [r7], -r5
    1d40:	vrshl.s8	d25, d0, d0
    1d44:			; <UNDEFINED> instruction: 0xf7ff107d
    1d48:	bls	1fc490 <strspn@plt+0x1fb200>
    1d4c:	stmdacs	r0, {r0, r1, r3, r4, r5, fp, sp, lr}
    1d50:	blcs	9b5ed0 <strspn@plt+0x9b4c40>
    1d54:	adchi	pc, r3, r0, asr #32
    1d58:	strtmi	r4, [r9], sl, lsr #13
    1d5c:	strls	r9, [r7, #-1289]	; 0xfffffaf7
    1d60:	strls	r9, [r8, #-1290]	; 0xfffffaf6
    1d64:	andls	r4, fp, #32, 12	; 0x2000000
    1d68:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d6c:	mcrrne	10, 0, r9, r3, cr11
    1d70:			; <UNDEFINED> instruction: 0xf0004607
    1d74:	ldrmi	r8, [r1], -r1, lsr #1
    1d78:			; <UNDEFINED> instruction: 0xf7ff4620
    1d7c:	stmdacs	r0, {r3, r6, r7, r8, fp, sp, lr, pc}
    1d80:	addshi	pc, pc, r0, asr #32
    1d84:	mlaeq	r8, r6, r8, pc	; <UNPREDICTABLE>
    1d88:	movweq	pc, #8231	; 0x2027	; <UNPREDICTABLE>
    1d8c:	vsubl.s8	q9, d4, d1
    1d90:	addsmi	r0, r3, #0, 4
    1d94:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    1d98:	andeq	pc, r4, r0, lsl r0	; <UNPREDICTABLE>
    1d9c:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
    1da0:	andeq	pc, r5, #79	; 0x4f
    1da4:	stmdbmi	ip, {r2, r3, r6, r8, ip, lr, pc}^
    1da8:			; <UNDEFINED> instruction: 0xf7ff4479
    1dac:	andls	lr, fp, sl, lsr #18
    1db0:			; <UNDEFINED> instruction: 0xf7ff4638
    1db4:	stmdbls	fp, {r0, r1, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    1db8:	strmi	r4, [r3], -r2, lsr #12
    1dbc:			; <UNDEFINED> instruction: 0xf7ff2001
    1dc0:	vstrcs.16	s28, [r0, #-468]	; 0xfffffe2c	; <UNPREDICTABLE>
    1dc4:	blmi	1176350 <strspn@plt+0x11750c0>
    1dc8:			; <UNDEFINED> instruction: 0xf858200a
    1dcc:	ldmdavs	r9, {r0, r1, ip, sp}
    1dd0:	b	73fdd4 <strspn@plt+0x73eb44>
    1dd4:	mlaeq	r8, r6, r8, pc	; <UNPREDICTABLE>
    1dd8:			; <UNDEFINED> instruction: 0xf0102205
    1ddc:	eorsle	r0, r3, r4
    1de0:	andcs	r4, r0, pc, lsr r9
    1de4:			; <UNDEFINED> instruction: 0xf7ff4479
    1de8:	ldrbmi	lr, [fp], -ip, lsl #18
    1dec:	strmi	r4, [r1], -r2, lsr #12
    1df0:			; <UNDEFINED> instruction: 0xf7ff2001
    1df4:	svccs	0x0006e9d0
    1df8:	bmi	eb5ea4 <strspn@plt+0xeb4c14>
    1dfc:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
    1e00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1e04:	subsmi	r9, sl, r9, lsl fp
    1e08:	andslt	sp, fp, r4, asr r1
    1e0c:	svchi	0x00f0e8bd
    1e10:	blcs	9a8268 <strspn@plt+0x9a6fd8>
    1e14:	strvc	lr, [sp, #-2525]	; 0xfffff623
    1e18:	ldrdlt	pc, [r4], #-141	; 0xffffff73
    1e1c:			; <UNDEFINED> instruction: 0xf0059107
    1e20:	ldmdbls	r5, {r0, r8, sl}
    1e24:	ldmdbge	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    1e28:	ldmdbls	r2, {r3, r8, ip, pc}
    1e2c:	ldmdbls	r3, {r0, r3, r8, ip, pc}
    1e30:	addsle	r9, r7, sl, lsl #2
    1e34:	mlaeq	r8, r6, r8, pc	; <UNPREDICTABLE>
    1e38:			; <UNDEFINED> instruction: 0xf0102205
    1e3c:	adcsle	r0, r2, r4
    1e40:	andcs	r4, r0, r9, lsr #18
    1e44:			; <UNDEFINED> instruction: 0xe7b04479
    1e48:	ldrbtmi	r4, [r9], #-2344	; 0xfffff6d8
    1e4c:			; <UNDEFINED> instruction: 0xf896e7cb
    1e50:	andcs	r0, r5, #40	; 0x28
    1e54:	andeq	pc, r4, r0, lsl r0	; <UNPREDICTABLE>
    1e58:	stmdbmi	r5!, {r0, r2, r3, r4, r8, ip, lr, pc}
    1e5c:			; <UNDEFINED> instruction: 0xf7ff4479
    1e60:	blls	1fc1a8 <strspn@plt+0x1faf18>
    1e64:	stmib	sp, {r1, r5, r9, sl, lr}^
    1e68:	movwls	sl, #10500	; 0x2904
    1e6c:	movwls	r9, #15112	; 0x3b08
    1e70:	movwls	r9, #2825	; 0xb09
    1e74:	movwls	r9, #6922	; 0x1b0a
    1e78:	andcs	r4, r1, r1, lsl #12
    1e7c:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e80:			; <UNDEFINED> instruction: 0xf7ffe7bb
    1e84:	strmi	lr, [r4], -r6, lsr #18
    1e88:	ldmdbmi	sl, {r0, r4, r6, r8, r9, sl, sp, lr, pc}
    1e8c:	ldrbtmi	r2, [r9], #-1
    1e90:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e94:	ldmdbmi	r8, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    1e98:	ldrbtmi	r2, [r9], #-0
    1e9c:	ldmdbmi	r7, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1ea0:	andcs	r4, r5, #40, 12	; 0x2800000
    1ea4:			; <UNDEFINED> instruction: 0xf7ff4479
    1ea8:	strtmi	lr, [r2], -ip, lsr #17
    1eac:	andcs	r4, r1, r1, lsl #12
    1eb0:	stmia	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1eb4:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1eb8:	andcs	r4, r5, #278528	; 0x44000
    1ebc:	andcs	r4, r0, r9, ror r4
    1ec0:	ldmdbmi	r0, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1ec4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1ec8:	svclt	0x0000e7f9
    1ecc:	andeq	r3, r1, ip, lsl #3
    1ed0:	andeq	r0, r0, ip, lsr r1
    1ed4:	andeq	r3, r1, r2, ror r1
    1ed8:	andeq	r2, r0, r8, asr #32
    1edc:	andeq	r0, r0, r0, asr r1
    1ee0:	andeq	r2, r0, ip, asr #32
    1ee4:	muleq	r1, sl, r0
    1ee8:	andeq	r1, r0, r8, lsl #31
    1eec:	andeq	r2, r0, lr
    1ef0:	andeq	r2, r0, r8, rrx
    1ef4:	andeq	r1, r0, sl, lsl #31
    1ef8:	andeq	r1, r0, sl, ror #31
    1efc:	andeq	r1, r0, r4, ror #29
    1f00:	andeq	r1, r0, ip, asr #29
    1f04:	andeq	r1, r0, r2, ror #29
    1f08:	blmi	794784 <strspn@plt+0x7934f4>
    1f0c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1f10:	addlt	fp, r2, r0, ror r5
    1f14:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f18:			; <UNDEFINED> instruction: 0xf04f9301
    1f1c:			; <UNDEFINED> instruction: 0xf8900300
    1f20:	ldrbeq	r3, [fp, r8, lsr #32]
    1f24:			; <UNDEFINED> instruction: 0x4604d515
    1f28:			; <UNDEFINED> instruction: 0xf0014608
    1f2c:			; <UNDEFINED> instruction: 0x4605fc11
    1f30:	strbtmi	fp, [lr], -r8, ror #3
    1f34:	stmdbls	r0, {r0, r1, sp, lr, pc}
    1f38:			; <UNDEFINED> instruction: 0xf7ff4620
    1f3c:	ldrtmi	pc, [r1], -r5, ror #29	; <UNPREDICTABLE>
    1f40:			; <UNDEFINED> instruction: 0xf0014628
    1f44:	stmdacs	r0, {r0, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    1f48:			; <UNDEFINED> instruction: 0x4628d0f5
    1f4c:	mcrr2	0, 0, pc, r8, cr1	; <UNPREDICTABLE>
    1f50:			; <UNDEFINED> instruction: 0xf7ffe001
    1f54:	bmi	341ac0 <strspn@plt+0x340830>
    1f58:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    1f5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f60:	subsmi	r9, sl, r1, lsl #22
    1f64:	andlt	sp, r2, r1, lsl #2
    1f68:			; <UNDEFINED> instruction: 0xf7ffbd70
    1f6c:	stmdbmi	r7, {r3, r4, r6, fp, sp, lr, pc}
    1f70:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1f74:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f78:	andcs	r4, r1, r1, lsl #12
    1f7c:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f80:	andeq	r2, r1, ip, lsl #31
    1f84:	andeq	r0, r0, ip, lsr r1
    1f88:	andeq	r2, r1, lr, lsr pc
    1f8c:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    1f90:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1f94:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1f98:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1f9c:			; <UNDEFINED> instruction: 0xf7ff4620
    1fa0:	strmi	lr, [r7], -r2, ror #16
    1fa4:			; <UNDEFINED> instruction: 0xf7ff4620
    1fa8:	strmi	lr, [r6], -r4, lsl #16
    1fac:			; <UNDEFINED> instruction: 0xf7ff4620
    1fb0:	strmi	lr, [r4], -r4, lsl #18
    1fb4:			; <UNDEFINED> instruction: 0xb128bb66
    1fb8:	stmia	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fbc:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    1fc0:	tstle	r7, r9, lsl #22
    1fc4:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    1fc8:			; <UNDEFINED> instruction: 0x4620681c
    1fcc:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fd0:	strtmi	r4, [r0], -r6, lsl #12
    1fd4:	svc	0x00ecf7fe
    1fd8:	strtmi	r4, [r0], -r5, lsl #12
    1fdc:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fe0:	bllt	f537f8 <strspn@plt+0xf52568>
    1fe4:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1fe8:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fec:	blcs	25c000 <strspn@plt+0x25ad70>
    1ff0:	ldfltp	f5, [r8, #44]!	; 0x2c
    1ff4:	rscle	r2, r5, r0, lsr #22
    1ff8:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    1ffc:	andcs	r2, r0, r5, lsl #4
    2000:			; <UNDEFINED> instruction: 0xf7fe4479
    2004:			; <UNDEFINED> instruction: 0xf7ffeffe
    2008:	andcs	lr, r1, sl, ror #17
    200c:	svc	0x00def7fe
    2010:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2014:	stccs	8, cr6, [r0], {3}
    2018:	blcs	8367d0 <strspn@plt+0x835540>
    201c:	andvs	fp, r4, r8, lsl pc
    2020:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    2024:	andcs	r2, r0, r5, lsl #4
    2028:			; <UNDEFINED> instruction: 0xf7fe4479
    202c:			; <UNDEFINED> instruction: 0xf7ffefea
    2030:	strb	lr, [sl, r0, lsl #17]!
    2034:	mvnle	r2, r0, lsl #16
    2038:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    203c:	blcs	81c050 <strspn@plt+0x81adc0>
    2040:	andvs	fp, r4, r8, lsl pc
    2044:	svclt	0x0000e7e1
    2048:	andeq	r2, r1, r2, lsl #30
    204c:	andeq	r0, r0, r0, asr r1
    2050:	andeq	r0, r0, r4, asr #2
    2054:	andeq	r1, r0, r8, lsr #30
    2058:	andeq	r1, r0, r0, lsl #30
    205c:	andeq	r0, r0, r0
    2060:	andvs	r2, fp, r0, lsl #6
    2064:			; <UNDEFINED> instruction: 0xb328b410
    2068:	mulmi	r0, r0, r9
    206c:	tstle	ip, pc, lsr #24
    2070:	mulcc	r1, r0, r9
    2074:	andcc	r4, r1, r4, lsl #12
    2078:	rscsle	r2, r9, pc, lsr #22
    207c:	andvs	r2, fp, r1, lsl #6
    2080:	mulcc	r1, r4, r9
    2084:	svclt	0x00182b2f
    2088:	andle	r2, sl, r0, lsl #22
    208c:			; <UNDEFINED> instruction: 0xf1c04603
    2090:	ldmdane	sl, {r1}
    2094:			; <UNDEFINED> instruction: 0xf913600a
    2098:	bcs	dca4 <strspn@plt+0xca14>
    209c:	bcs	bf1d04 <strspn@plt+0xbf0a74>
    20a0:			; <UNDEFINED> instruction: 0x4620d1f7
    20a4:	blmi	140220 <strspn@plt+0x13ef90>
    20a8:	stccs	7, cr4, [r0], {112}	; 0x70
    20ac:			; <UNDEFINED> instruction: 0x4604d0f9
    20b0:	strb	r3, [r3, r1]!
    20b4:	ldrb	r4, [r4, r4, lsl #12]!
    20b8:			; <UNDEFINED> instruction: 0x460eb570
    20bc:	mulne	r0, r0, r9
    20c0:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    20c4:	cmplt	r1, r8, lsl #12
    20c8:			; <UNDEFINED> instruction: 0x4630295c
    20cc:			; <UNDEFINED> instruction: 0xf7ffd008
    20d0:	ldmdblt	r8!, {r2, r5, fp, sp, lr, pc}^
    20d4:	strpl	r3, [r9, -r1, lsl #8]!
    20d8:	stmdbcs	r0, {r5, r9, sl, lr}
    20dc:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    20e0:			; <UNDEFINED> instruction: 0xf993192b
    20e4:			; <UNDEFINED> instruction: 0xb12b3001
    20e8:	strpl	r3, [r9, -r2, lsl #8]!
    20ec:	stmdbcs	r0, {r5, r9, sl, lr}
    20f0:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    20f4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    20f8:	mvnsmi	lr, sp, lsr #18
    20fc:	bmi	8d395c <strspn@plt+0x8d26cc>
    2100:	blmi	8ee310 <strspn@plt+0x8ed080>
    2104:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    2108:	strmi	r4, [r8], r4, lsl #12
    210c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2110:			; <UNDEFINED> instruction: 0xf04f9301
    2114:	strls	r0, [r0, -r0, lsl #6]
    2118:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    211c:	tstlt	r4, r7
    2120:	mulcc	r0, r4, r9
    2124:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    2128:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    212c:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    2130:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2134:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2138:	ldrtmi	r4, [fp], -r5, lsl #12
    213c:			; <UNDEFINED> instruction: 0x46694632
    2140:			; <UNDEFINED> instruction: 0xf7fe4620
    2144:	stmdavs	fp!, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    2148:	blls	3079c <strspn@plt+0x2f50c>
    214c:	rscle	r4, sl, r3, lsr #5
    2150:			; <UNDEFINED> instruction: 0xf993b11b
    2154:	blcs	e15c <strspn@plt+0xcecc>
    2158:	bmi	4368f4 <strspn@plt+0x435664>
    215c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    2160:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2164:	subsmi	r9, sl, r1, lsl #22
    2168:	andlt	sp, r2, sp, lsl #2
    216c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2170:	blcs	8949a4 <strspn@plt+0x893714>
    2174:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2178:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    217c:	strbmi	r4, [r2], -r3, lsr #12
    2180:			; <UNDEFINED> instruction: 0xf7fe4479
    2184:			; <UNDEFINED> instruction: 0xf7feef5e
    2188:	svclt	0x0000ef4a
    218c:	muleq	r1, r2, sp
    2190:	andeq	r0, r0, ip, lsr r1
    2194:	ldrdeq	r2, [r1], -r6
    2198:	ldrdeq	r2, [r0], -r8
    219c:	andeq	r2, r1, sl, lsr sp
    21a0:	muleq	r1, r0, lr
    21a4:	andeq	r2, r0, r8, lsl #11
    21a8:	addlt	fp, r3, r0, lsl #10
    21ac:	tstls	r0, r7, lsl #24
    21b0:			; <UNDEFINED> instruction: 0xf7fe9001
    21b4:	ldrbtmi	lr, [ip], #-4036	; 0xfffff03c
    21b8:	ldmib	sp, {r1, r5, r8, sp}^
    21bc:	andvs	r2, r1, r0, lsl #6
    21c0:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    21c4:			; <UNDEFINED> instruction: 0xf7fe4479
    21c8:	svclt	0x0000ef3c
    21cc:	andeq	r2, r1, lr, asr #28
    21d0:	andeq	r2, r0, r4, asr #10
    21d4:			; <UNDEFINED> instruction: 0x4604b538
    21d8:			; <UNDEFINED> instruction: 0xf7ff460d
    21dc:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    21e0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    21e4:	lfmlt	f5, 1, [r8, #-0]
    21e8:	strtmi	r4, [r0], -r9, lsr #12
    21ec:			; <UNDEFINED> instruction: 0xffdcf7ff
    21f0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    21f4:			; <UNDEFINED> instruction: 0x47706018
    21f8:	andeq	r2, r1, r2, lsl lr
    21fc:	svcmi	0x00f0e92d
    2200:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    2204:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    2208:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    220c:			; <UNDEFINED> instruction: 0xf8df2500
    2210:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    2214:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    2218:	movwls	r6, #55323	; 0xd81b
    221c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2220:	strmi	lr, [r0, #-2505]	; 0xfffff637
    2224:	strmi	r9, [r5], -r2, lsl #4
    2228:	svc	0x0088f7fe
    222c:	stccs	6, cr4, [r0, #-16]
    2230:	adchi	pc, r9, r0
    2234:	mulvs	r0, r5, r9
    2238:			; <UNDEFINED> instruction: 0xf0002e00
    223c:			; <UNDEFINED> instruction: 0xf7fe80a4
    2240:	strtmi	lr, [sl], -r2, asr #30
    2244:	strmi	r6, [r2], r1, lsl #16
    2248:			; <UNDEFINED> instruction: 0xf912e001
    224c:	rscslt	r6, r3, #1, 30
    2250:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    2254:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    2258:	mcrcs	1, 1, sp, cr13, cr7, {7}
    225c:	addshi	pc, r3, r0
    2260:	bleq	c3e69c <strspn@plt+0xc3d40c>
    2264:	ldrmi	r4, [sl], -r8, lsr #12
    2268:	ldrbmi	r6, [r9], -r3, lsr #32
    226c:			; <UNDEFINED> instruction: 0xf7fe930c
    2270:	cdpls	14, 0, cr14, cr12, cr0, {6}
    2274:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    2278:	smlabteq	r0, sp, r9, lr
    227c:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    2280:			; <UNDEFINED> instruction: 0xf0402d00
    2284:	mcrcs	0, 0, r8, cr0, cr3, {4}
    2288:	tsthi	r6, r0	; <UNPREDICTABLE>
    228c:	mulpl	r0, r6, r9
    2290:			; <UNDEFINED> instruction: 0xf0002d00
    2294:	andcs	r8, r0, #12, 2
    2298:	cdp	3, 0, cr2, cr8, cr0, {0}
    229c:			; <UNDEFINED> instruction: 0x4657ba10
    22a0:	andsls	pc, r8, sp, asr #17
    22a4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    22a8:			; <UNDEFINED> instruction: 0x469246b1
    22ac:			; <UNDEFINED> instruction: 0xf999469b
    22b0:	bcs	1a4a2bc <strspn@plt+0x1a4902c>
    22b4:	addhi	pc, sp, r0
    22b8:	msreq	CPSR_, r2, lsr #32
    22bc:			; <UNDEFINED> instruction: 0xf0402942
    22c0:			; <UNDEFINED> instruction: 0xf99980e9
    22c4:	bcs	a2d4 <strspn@plt+0x9044>
    22c8:	bicshi	pc, r3, r0
    22cc:	svc	0x0092f7fe
    22d0:	subsle	r2, r8, r0, lsl #16
    22d4:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    22d8:			; <UNDEFINED> instruction: 0x4630d055
    22dc:	svc	0x0010f7fe
    22e0:	movweq	lr, #47706	; 0xba5a
    22e4:	cmple	lr, r5, lsl #12
    22e8:	mulne	r0, r9, r9
    22ec:	suble	r2, sl, r0, lsl #18
    22f0:			; <UNDEFINED> instruction: 0x462a4630
    22f4:			; <UNDEFINED> instruction: 0xf7fe4649
    22f8:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    22fc:			; <UNDEFINED> instruction: 0xf919d143
    2300:	strbmi	ip, [sp], #-5
    2304:	svceq	0x0030f1bc
    2308:			; <UNDEFINED> instruction: 0xf108d10a
    230c:	bl	fea04318 <strspn@plt+0xfea03088>
    2310:	bl	142f2c <strspn@plt+0x141c9c>
    2314:			; <UNDEFINED> instruction: 0xf9150803
    2318:			; <UNDEFINED> instruction: 0xf1bccf01
    231c:	rscsle	r0, r8, r0, lsr pc
    2320:			; <UNDEFINED> instruction: 0xf833683b
    2324:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    2328:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    232c:	ldrle	r4, [lr, #1705]!	; 0x6a9
    2330:	strtmi	r2, [r8], -r0, lsl #6
    2334:	bne	43db9c <strspn@plt+0x43c90c>
    2338:	eorvs	r4, r3, sl, lsl r6
    233c:			; <UNDEFINED> instruction: 0xf7fe930c
    2340:			; <UNDEFINED> instruction: 0xf8ddee58
    2344:	strmi	r9, [r9, #48]!	; 0x30
    2348:	strmi	r6, [r2], r5, lsr #16
    234c:			; <UNDEFINED> instruction: 0xf000468b
    2350:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    2354:	adchi	pc, r6, r0
    2358:	mvnscc	pc, #16, 2
    235c:			; <UNDEFINED> instruction: 0xf1419304
    2360:	movwls	r3, #21503	; 0x53ff
    2364:	ldrdeq	lr, [r4, -sp]
    2368:	mvnscc	pc, #79	; 0x4f
    236c:	andeq	pc, r2, #111	; 0x6f
    2370:	svclt	0x0008428b
    2374:			; <UNDEFINED> instruction: 0xd3274282
    2378:	svceq	0x0000f1b9
    237c:			; <UNDEFINED> instruction: 0xf999d003
    2380:	bcs	a388 <strspn@plt+0x90f8>
    2384:	tstcs	r6, #-1073741788	; 0xc0000024
    2388:	ldreq	pc, [r5, #-111]	; 0xffffff91
    238c:	bmi	ff49a420 <strspn@plt+0xff499190>
    2390:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    2394:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2398:	subsmi	r9, sl, sp, lsl #22
    239c:	orrshi	pc, r6, r0, asr #32
    23a0:	andlt	r4, pc, r8, lsr #12
    23a4:	blhi	bd6a0 <strspn@plt+0xbc410>
    23a8:	svchi	0x00f0e8bd
    23ac:			; <UNDEFINED> instruction: 0xf1109b01
    23b0:			; <UNDEFINED> instruction: 0xf04f37ff
    23b4:			; <UNDEFINED> instruction: 0xf06f31ff
    23b8:			; <UNDEFINED> instruction: 0xf1430002
    23bc:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    23c0:	adcsmi	fp, r8, #8, 30
    23c4:	svcge	0x005ff4bf
    23c8:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    23cc:	rsbmi	sp, fp, #913408	; 0xdf000
    23d0:			; <UNDEFINED> instruction: 0xf999e7dc
    23d4:			; <UNDEFINED> instruction: 0xf0222002
    23d8:	bcs	1082c60 <strspn@plt+0x10819d0>
    23dc:	svcge	0x0076f47f
    23e0:	mulcs	r3, r9, r9
    23e4:			; <UNDEFINED> instruction: 0xf47f2a00
    23e8:			; <UNDEFINED> instruction: 0x464eaf71
    23ec:	orrvs	pc, r0, #1325400064	; 0x4f000000
    23f0:			; <UNDEFINED> instruction: 0x9018f8dd
    23f4:	blge	13cb30 <strspn@plt+0x13b8a0>
    23f8:	ldcmi	3, cr9, [r8, #24]!
    23fc:	mulne	r0, r6, r9
    2400:			; <UNDEFINED> instruction: 0x4628447d
    2404:			; <UNDEFINED> instruction: 0xf7fe9109
    2408:	stmdbls	r9, {r3, r7, r9, sl, fp, sp, lr, pc}
    240c:			; <UNDEFINED> instruction: 0xf0002800
    2410:	blne	10e28fc <strspn@plt+0x10e166c>
    2414:			; <UNDEFINED> instruction: 0xf1039309
    2418:			; <UNDEFINED> instruction: 0xf1be0e01
    241c:			; <UNDEFINED> instruction: 0xf0000f00
    2420:	blls	1a2950 <strspn@plt+0x1a16c0>
    2424:	mrscs	r2, (UNDEF: 0)
    2428:	blvc	ff8fcd6c <strspn@plt+0xff8fbadc>
    242c:	blls	53e9c <strspn@plt+0x52c0c>
    2430:			; <UNDEFINED> instruction: 0xf0402b00
    2434:	b	14228fc <strspn@plt+0x142166c>
    2438:	cmple	r7, r1, lsl #6
    243c:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    2440:	rdfnee	f0, f5, f0
    2444:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    2448:	and	r4, r4, ip, lsr #13
    244c:	movweq	lr, #23124	; 0x5a54
    2450:	ldfccp	f7, [pc], #48	; 2488 <strspn@plt+0x11f8>
    2454:	blx	36936 <strspn@plt+0x356a6>
    2458:			; <UNDEFINED> instruction: 0xf1bcf20b
    245c:	blx	292462 <strspn@plt+0x2911d2>
    2460:	blx	fe80ac6e <strspn@plt+0xfe8099de>
    2464:	strmi	r0, [sl], #-266	; 0xfffffef6
    2468:			; <UNDEFINED> instruction: 0xf0004611
    246c:	strcs	r8, [r0], #-252	; 0xffffff04
    2470:	bcs	b878 <strspn@plt+0xa5e8>
    2474:	blx	fe836826 <strspn@plt+0xfe835596>
    2478:			; <UNDEFINED> instruction: 0xf04f670a
    247c:	blx	fea85c86 <strspn@plt+0xfea849f6>
    2480:	ldrtmi	r2, [lr], -r2, lsl #6
    2484:	bl	10c8ae4 <strspn@plt+0x10c7854>
    2488:	blcs	30c8 <strspn@plt+0x1e38>
    248c:	strcs	sp, [r1], #-222	; 0xffffff22
    2490:	ldrb	r2, [fp, r0, lsl #10]
    2494:			; <UNDEFINED> instruction: 0xf47f2a00
    2498:			; <UNDEFINED> instruction: 0xe7a6af19
    249c:			; <UNDEFINED> instruction: 0xf43f2d00
    24a0:			; <UNDEFINED> instruction: 0xe791af72
    24a4:	movweq	lr, #47706	; 0xba5a
    24a8:	svcge	0x0066f47f
    24ac:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    24b0:	stmib	r9, {sl, ip, sp}^
    24b4:	strb	r3, [sl, -r0, lsl #8]!
    24b8:	strcc	lr, [r0], #-2525	; 0xfffff623
    24bc:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    24c0:	strb	r3, [r4, -r0, lsl #8]!
    24c4:			; <UNDEFINED> instruction: 0x4e0ae9dd
    24c8:	smlabteq	r0, sp, r9, lr
    24cc:	streq	pc, [r1, #-111]!	; 0xffffff91
    24d0:	tstlt	r3, r2, lsl #22
    24d4:			; <UNDEFINED> instruction: 0xf8c39b02
    24d8:	ldmib	sp, {sp, lr, pc}^
    24dc:	strmi	r1, [fp], -r4, lsl #4
    24e0:	svclt	0x00144313
    24e4:	movwcs	r2, #769	; 0x301
    24e8:	svceq	0x0000f1be
    24ec:	movwcs	fp, #3848	; 0xf08
    24f0:			; <UNDEFINED> instruction: 0xf0002b00
    24f4:	blls	2627c8 <strspn@plt+0x261538>
    24f8:			; <UNDEFINED> instruction: 0xf8cd2001
    24fc:	tstcs	r0, r4, lsr #32
    2500:	ldfccp	f7, [pc], #12	; 2514 <strspn@plt+0x1284>
    2504:	strtmi	r9, [r8], r6, lsl #22
    2508:	b	13e7518 <strspn@plt+0x13e6288>
    250c:	ldrmi	r7, [sl], r3, ror #23
    2510:	b	153a528 <strspn@plt+0x1539298>
    2514:			; <UNDEFINED> instruction: 0xf10c0305
    2518:			; <UNDEFINED> instruction: 0xd11d3cff
    251c:	vqdmulh.s<illegal width 8>	d15, d11, d0
    2520:	svccc	0x00fff1bc
    2524:	andcs	pc, r1, #10240	; 0x2800
    2528:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    252c:	ldrmi	r4, [r1], -sl, lsl #8
    2530:	strcs	sp, [r0], #-18	; 0xffffffee
    2534:	bcs	b93c <strspn@plt+0xa6ac>
    2538:	blx	fe8368ee <strspn@plt+0xfe83565e>
    253c:			; <UNDEFINED> instruction: 0xf04f670a
    2540:	blx	fea85d4a <strspn@plt+0xfea84aba>
    2544:	ldrtmi	r2, [lr], -r2, lsl #6
    2548:	bl	10c8ba8 <strspn@plt+0x10c7918>
    254c:	blcs	318c <strspn@plt+0x1efc>
    2550:	strcs	sp, [r1], #-223	; 0xffffff21
    2554:	ldrb	r2, [ip, r0, lsl #10]
    2558:	smlabteq	r6, sp, r9, lr
    255c:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    2560:			; <UNDEFINED> instruction: 0xf04f0104
    2564:			; <UNDEFINED> instruction: 0x9c020a0a
    2568:	bleq	3e6ac <strspn@plt+0x3d41c>
    256c:			; <UNDEFINED> instruction: 0xf8dd2900
    2570:	svclt	0x00088024
    2574:	tstle	r1, #720896	; 0xb0000
    2578:	movweq	lr, #43802	; 0xab1a
    257c:	andeq	lr, fp, #76800	; 0x12c00
    2580:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2584:	movweq	lr, #43795	; 0xab13
    2588:	andeq	lr, fp, #67584	; 0x10800
    258c:	beq	fd1e0 <strspn@plt+0xfbf50>
    2590:	bleq	bd2a0 <strspn@plt+0xbc010>
    2594:	svclt	0x0008458b
    2598:	mvnle	r4, #545259520	; 0x20800000
    259c:	svceq	0x0000f1b8
    25a0:	tstcs	r0, r2, lsl r0
    25a4:	movweq	lr, #43802	; 0xab1a
    25a8:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    25ac:	andeq	lr, fp, #76800	; 0x12c00
    25b0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    25b4:	movweq	lr, #43795	; 0xab13
    25b8:	andeq	lr, fp, #67584	; 0x10800
    25bc:	beq	fd210 <strspn@plt+0xfbf80>
    25c0:	bleq	bd2d0 <strspn@plt+0xbc040>
    25c4:	mvnle	r4, r8, lsl #11
    25c8:	strcs	r2, [r0, -r1, lsl #12]
    25cc:	strmi	lr, [r9, #-2509]	; 0xfffff633
    25d0:	strmi	lr, [r4, #-2525]	; 0xfffff623
    25d4:	andsls	pc, r0, sp, asr #17
    25d8:	strtmi	r4, [r9], -r0, lsr #12
    25dc:	movwcs	r2, #522	; 0x20a
    25e0:	blx	ff3be5ec <strspn@plt+0xff3bd35c>
    25e4:	strtmi	r4, [r9], -r0, lsr #12
    25e8:	strmi	lr, [r2, #-2509]	; 0xfffff633
    25ec:			; <UNDEFINED> instruction: 0x46994690
    25f0:	movwcs	r2, #522	; 0x20a
    25f4:	blx	ff13e600 <strspn@plt+0xff13d370>
    25f8:	bl	11c8ccc <strspn@plt+0x11c7a3c>
    25fc:	ldmne	fp, {r0, r1, r2, sl, fp}^
    2600:			; <UNDEFINED> instruction: 0x0c0ceb4c
    2604:	bl	1308c78 <strspn@plt+0x13079e8>
    2608:	ldrtmi	r0, [r2], -r7, lsl #24
    260c:			; <UNDEFINED> instruction: 0x463b18de
    2610:	streq	lr, [ip, -ip, asr #22]
    2614:	strmi	r4, [sp], -r4, lsl #12
    2618:	svceq	0x0000f1b8
    261c:			; <UNDEFINED> instruction: 0x4650d014
    2620:			; <UNDEFINED> instruction: 0xf0014659
    2624:	strbmi	pc, [r2], -sp, lsr #21	; <UNPREDICTABLE>
    2628:			; <UNDEFINED> instruction: 0xf001464b
    262c:	strmi	pc, [fp], -r9, lsr #21
    2630:	ldmib	sp, {r1, r9, sl, lr}^
    2634:			; <UNDEFINED> instruction: 0xf0010106
    2638:	blls	410cc <strspn@plt+0x3fe3c>
    263c:	movwls	r1, #2075	; 0x81b
    2640:	bl	106924c <strspn@plt+0x1067fbc>
    2644:	movwls	r0, #4867	; 0x1303
    2648:	movwcs	lr, #10717	; 0x29dd
    264c:	svclt	0x00082b00
    2650:	sbcle	r2, r1, #40960	; 0xa000
    2654:	strmi	lr, [r9, #-2525]	; 0xfffff623
    2658:			; <UNDEFINED> instruction: 0x9010f8dd
    265c:	movwcs	lr, #2525	; 0x9dd
    2660:	movwcs	lr, #2505	; 0x9c9
    2664:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    2668:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    266c:	smlabteq	r0, sp, r9, lr
    2670:	strbmi	lr, [lr], -lr, lsr #14
    2674:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2678:			; <UNDEFINED> instruction: 0x9018f8dd
    267c:	blge	13cdb8 <strspn@plt+0x13bb28>
    2680:	ldrt	r9, [sl], r6, lsl #6
    2684:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    2688:			; <UNDEFINED> instruction: 0xf7fe4628
    268c:	stmdacs	r0, {r1, r2, r6, r8, sl, fp, sp, lr, pc}
    2690:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    2694:	blls	3c078 <strspn@plt+0x3ade8>
    2698:	stcls	7, cr2, [r6, #-0]
    269c:	blx	fe893f0e <strspn@plt+0xfe892c7e>
    26a0:	ldrmi	r2, [lr], -r5, lsl #6
    26a4:	blx	ff8e92b2 <strspn@plt+0xff8e8022>
    26a8:	svccs	0x00006705
    26ac:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    26b0:	tstcs	r0, r1
    26b4:	blls	bc1b8 <strspn@plt+0xbaf28>
    26b8:	blcs	14094 <strspn@plt+0x12e04>
    26bc:	svcge	0x000af47f
    26c0:	strcc	lr, [r0], #-2525	; 0xfffff623
    26c4:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    26c8:	strbt	r3, [r0], -r0, lsl #8
    26cc:	stc	7, cr15, [r6], #1016	; 0x3f8
    26d0:	andeq	r2, r1, r6, lsl #25
    26d4:	andeq	r0, r0, ip, lsr r1
    26d8:	andeq	r2, r1, r6, lsl #22
    26dc:	andeq	r2, r0, r4, lsl r3
    26e0:	muleq	r0, sl, r0
    26e4:			; <UNDEFINED> instruction: 0xf7ff2200
    26e8:	svclt	0x0000bd89
    26ec:	mvnsmi	lr, sp, lsr #18
    26f0:	strmi	r4, [r7], -r8, lsl #13
    26f4:			; <UNDEFINED> instruction: 0x4605b1d8
    26f8:			; <UNDEFINED> instruction: 0xf7fee007
    26fc:	rsclt	lr, r4, #228, 24	; 0xe400
    2700:			; <UNDEFINED> instruction: 0xf8336803
    2704:	ldreq	r3, [fp, #-20]	; 0xffffffec
    2708:	strtmi	sp, [lr], -r4, lsl #10
    270c:	blmi	80b68 <strspn@plt+0x7f8d8>
    2710:	mvnsle	r2, r0, lsl #24
    2714:	svceq	0x0000f1b8
    2718:			; <UNDEFINED> instruction: 0xf8c8d001
    271c:	adcsmi	r6, lr, #0
    2720:			; <UNDEFINED> instruction: 0xf996d908
    2724:	andcs	r3, r1, r0
    2728:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    272c:	strdlt	r8, [r9, -r0]
    2730:	andeq	pc, r0, r8, asr #17
    2734:	ldmfd	sp!, {sp}
    2738:	svclt	0x000081f0
    273c:	mvnsmi	lr, sp, lsr #18
    2740:	strmi	r4, [r7], -r8, lsl #13
    2744:			; <UNDEFINED> instruction: 0x4605b1d8
    2748:			; <UNDEFINED> instruction: 0xf7fee007
    274c:	rsclt	lr, r4, #188, 24	; 0xbc00
    2750:			; <UNDEFINED> instruction: 0xf8336803
    2754:	ldrbeq	r3, [fp], #20
    2758:	strtmi	sp, [lr], -r4, lsl #10
    275c:	blmi	80bb8 <strspn@plt+0x7f928>
    2760:	mvnsle	r2, r0, lsl #24
    2764:	svceq	0x0000f1b8
    2768:			; <UNDEFINED> instruction: 0xf8c8d001
    276c:	adcsmi	r6, lr, #0
    2770:			; <UNDEFINED> instruction: 0xf996d908
    2774:	andcs	r3, r1, r0
    2778:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    277c:	strdlt	r8, [r9, -r0]
    2780:	andeq	pc, r0, r8, asr #17
    2784:	ldmfd	sp!, {sp}
    2788:	svclt	0x000081f0
    278c:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    2790:	strdlt	fp, [r2], r0
    2794:	bmi	76d3b8 <strspn@plt+0x76c128>
    2798:	cfstrsge	mvf4, [sl], {121}	; 0x79
    279c:	blvc	1408f0 <strspn@plt+0x13f660>
    27a0:	stmpl	sl, {r1, r2, r9, sl, lr}
    27a4:	andls	r6, r1, #1179648	; 0x120000
    27a8:	andeq	pc, r0, #79	; 0x4f
    27ac:	and	r9, r5, r0, lsl #6
    27b0:	ldrtmi	r4, [r0], -r9, lsr #12
    27b4:	bl	ff2c07b4 <strspn@plt+0xff2bf524>
    27b8:	cmnlt	r0, r8, lsl #8
    27bc:	stcne	8, cr15, [r8], {84}	; 0x54
    27c0:			; <UNDEFINED> instruction: 0xf854b1b1
    27c4:	strls	r5, [r0], #-3076	; 0xfffff3fc
    27c8:			; <UNDEFINED> instruction: 0x4630b195
    27cc:	bl	fefc07cc <strspn@plt+0xfefbf53c>
    27d0:	mvnle	r2, r0, lsl #16
    27d4:	bmi	38a7e0 <strspn@plt+0x389550>
    27d8:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    27dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    27e0:	subsmi	r9, sl, r1, lsl #22
    27e4:	andlt	sp, r2, sp, lsl #2
    27e8:	ldrhtmi	lr, [r0], #141	; 0x8d
    27ec:	ldrbmi	fp, [r0, -r3]!
    27f0:	ldrtmi	r4, [r3], -r8, lsl #16
    27f4:	ldrtmi	r4, [sl], -r8, lsl #18
    27f8:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    27fc:			; <UNDEFINED> instruction: 0xf7fe6800
    2800:			; <UNDEFINED> instruction: 0xf7feece8
    2804:	svclt	0x0000ec0c
    2808:	andeq	r2, r1, r0, lsl #14
    280c:	andeq	r0, r0, ip, lsr r1
    2810:			; <UNDEFINED> instruction: 0x000126be
    2814:	andeq	r2, r1, ip, lsl #16
    2818:	andeq	r1, r0, lr, lsl #30
    281c:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    2820:	subslt	r4, r4, #16777216	; 0x1000000
    2824:	and	r4, r3, r3, lsl #12
    2828:	mulle	r8, r4, r2
    282c:	andle	r4, r5, fp, lsl #5
    2830:	mulcs	r0, r3, r9
    2834:	movwcc	r4, #5656	; 0x1618
    2838:	mvnsle	r2, r0, lsl #20
    283c:			; <UNDEFINED> instruction: 0xf85d2000
    2840:	ldrbmi	r4, [r0, -r4, lsl #22]!
    2844:	ldrbmi	r4, [r0, -r8, lsl #12]!
    2848:	andcs	fp, sl, #56, 10	; 0xe000000
    284c:	strmi	r4, [sp], -r4, lsl #12
    2850:	stc2l	7, cr15, [r0], {255}	; 0xff
    2854:	svccc	0x0080f5b0
    2858:	addlt	sp, r0, #268435456	; 0x10000000
    285c:			; <UNDEFINED> instruction: 0x4629bd38
    2860:			; <UNDEFINED> instruction: 0xf7ff4620
    2864:	svclt	0x0000fca1
    2868:	andscs	fp, r0, #56, 10	; 0xe000000
    286c:	strmi	r4, [sp], -r4, lsl #12
    2870:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    2874:	svccc	0x0080f5b0
    2878:	addlt	sp, r0, #268435456	; 0x10000000
    287c:			; <UNDEFINED> instruction: 0x4629bd38
    2880:			; <UNDEFINED> instruction: 0xf7ff4620
    2884:	svclt	0x0000fc91
    2888:	strt	r2, [r3], #522	; 0x20a
    288c:	strt	r2, [r1], #528	; 0x210
    2890:	blmi	8d5120 <strspn@plt+0x8d3e90>
    2894:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2898:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    289c:	strmi	r2, [r4], -r0, lsl #12
    28a0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    28a4:			; <UNDEFINED> instruction: 0xf04f9301
    28a8:	strls	r0, [r0], -r0, lsl #6
    28ac:	mcrr	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    28b0:	tstlt	r4, r6
    28b4:	mulcc	r0, r4, r9
    28b8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    28bc:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    28c0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    28c4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    28c8:	stc	7, cr15, [r2], {254}	; 0xfe
    28cc:	ldrtmi	r4, [r3], -r5, lsl #12
    28d0:	strbtmi	r2, [r9], -sl, lsl #4
    28d4:			; <UNDEFINED> instruction: 0xf7fe4620
    28d8:	stmdavs	fp!, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
    28dc:	blls	30f10 <strspn@plt+0x2fc80>
    28e0:	rscle	r4, sl, r3, lsr #5
    28e4:			; <UNDEFINED> instruction: 0xf993b11b
    28e8:	blcs	e8f0 <strspn@plt+0xd660>
    28ec:	bmi	3f7088 <strspn@plt+0x3f5df8>
    28f0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    28f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    28f8:	subsmi	r9, sl, r1, lsl #22
    28fc:	andlt	sp, r3, ip, lsl #2
    2900:	bmi	2f20c8 <strspn@plt+0x2f0e38>
    2904:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2908:	bicsle	r6, r6, r0, lsl r8
    290c:	strtmi	r4, [r3], -r9, lsl #18
    2910:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2914:	bl	fe540914 <strspn@plt+0xfe53f684>
    2918:	bl	fe040918 <strspn@plt+0xfe03f688>
    291c:	andeq	r2, r1, r4, lsl #12
    2920:	andeq	r0, r0, ip, lsr r1
    2924:	andeq	r2, r1, r2, asr #14
    2928:	andeq	r1, r0, r4, asr #28
    292c:	andeq	r2, r1, r6, lsr #11
    2930:	strdeq	r2, [r1], -lr
    2934:	strdeq	r1, [r0], -r6
    2938:			; <UNDEFINED> instruction: 0x4606b5f8
    293c:			; <UNDEFINED> instruction: 0xf7ff460f
    2940:			; <UNDEFINED> instruction: 0xf110ffa7
    2944:			; <UNDEFINED> instruction: 0xf1414400
    2948:	cfstr32cs	mvfx0, [r1, #-0]
    294c:	stccs	15, cr11, [r0], {8}
    2950:	lfmlt	f5, 3, [r8]
    2954:	bl	ffcc0954 <strspn@plt+0xffcbf6c4>
    2958:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    295c:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    2960:	andvs	r4, r4, sl, lsr r6
    2964:	stmdbmi	r3, {r3, fp, sp, lr}
    2968:			; <UNDEFINED> instruction: 0xf7fe4479
    296c:	svclt	0x0000eb6a
    2970:	andeq	r2, r1, r6, lsr #13
    2974:	andeq	r1, r0, r0, lsr #27
    2978:			; <UNDEFINED> instruction: 0x4605b538
    297c:			; <UNDEFINED> instruction: 0xf7ff460c
    2980:			; <UNDEFINED> instruction: 0xf500ffdb
    2984:			; <UNDEFINED> instruction: 0xf5b34300
    2988:	andle	r3, r1, #128, 30	; 0x200
    298c:	lfmlt	f3, 1, [r8, #-0]
    2990:	bl	ff540990 <strspn@plt+0xff53f700>
    2994:	strtmi	r4, [r2], -r5, lsl #18
    2998:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    299c:	andvs	r4, r4, fp, lsr #12
    29a0:	stmdbmi	r3, {r3, fp, sp, lr}
    29a4:			; <UNDEFINED> instruction: 0xf7fe4479
    29a8:	svclt	0x0000eb4c
    29ac:	andeq	r2, r1, sl, ror #12
    29b0:	andeq	r1, r0, r4, ror #26
    29b4:			; <UNDEFINED> instruction: 0xf7ff220a
    29b8:	svclt	0x0000bb9f
    29bc:			; <UNDEFINED> instruction: 0xf7ff2210
    29c0:	svclt	0x0000bb9b
    29c4:	blmi	895250 <strspn@plt+0x893fc0>
    29c8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    29cc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    29d0:	strmi	r2, [r4], -r0, lsl #12
    29d4:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    29d8:			; <UNDEFINED> instruction: 0xf04f9301
    29dc:	strls	r0, [r0], -r0, lsl #6
    29e0:	bl	feb409e0 <strspn@plt+0xfeb3f750>
    29e4:	tstlt	r4, r6
    29e8:	mulcc	r0, r4, r9
    29ec:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    29f0:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    29f4:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    29f8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    29fc:	bl	ffa409fc <strspn@plt+0xffa3f76c>
    2a00:	strbtmi	r4, [r9], -r5, lsl #12
    2a04:			; <UNDEFINED> instruction: 0xf7fe4620
    2a08:	stmdavs	fp!, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    2a0c:	blls	31040 <strspn@plt+0x2fdb0>
    2a10:	rscle	r4, ip, r3, lsr #5
    2a14:			; <UNDEFINED> instruction: 0xf993b11b
    2a18:	blcs	ea20 <strspn@plt+0xd790>
    2a1c:	bmi	3f71c0 <strspn@plt+0x3f5f30>
    2a20:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2a24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a28:	subsmi	r9, sl, r1, lsl #22
    2a2c:	andlt	sp, r3, ip, lsl #2
    2a30:	bmi	2f21f8 <strspn@plt+0x2f0f68>
    2a34:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2a38:	bicsle	r6, r8, r0, lsl r8
    2a3c:	strtmi	r4, [r3], -r9, lsl #18
    2a40:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2a44:	b	fff40a44 <strspn@plt+0xfff3f7b4>
    2a48:	b	ffa40a48 <strspn@plt+0xffa3f7b8>
    2a4c:	ldrdeq	r2, [r1], -r0
    2a50:	andeq	r0, r0, ip, lsr r1
    2a54:	andeq	r2, r1, lr, lsl #12
    2a58:	andeq	r1, r0, r0, lsl sp
    2a5c:	andeq	r2, r1, r6, ror r4
    2a60:	andeq	r2, r1, lr, asr #11
    2a64:	andeq	r1, r0, r6, asr #25
    2a68:	blmi	8d52f8 <strspn@plt+0x8d4068>
    2a6c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2a70:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2a74:	strmi	r2, [r4], -r0, lsl #12
    2a78:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2a7c:			; <UNDEFINED> instruction: 0xf04f9301
    2a80:	strls	r0, [r0], -r0, lsl #6
    2a84:	bl	16c0a84 <strspn@plt+0x16bf7f4>
    2a88:	tstlt	r4, r6
    2a8c:	mulcc	r0, r4, r9
    2a90:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2a94:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2a98:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2a9c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2aa0:	bl	fe5c0aa0 <strspn@plt+0xfe5bf810>
    2aa4:	andcs	r4, sl, #5242880	; 0x500000
    2aa8:	strtmi	r4, [r0], -r9, ror #12
    2aac:	b	16c0aac <strspn@plt+0x16bf81c>
    2ab0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2ab4:	adcmi	r9, r3, #0, 22
    2ab8:	tstlt	fp, fp, ror #1
    2abc:	mulcc	r0, r3, r9
    2ac0:	mvnle	r2, r0, lsl #22
    2ac4:	blmi	315308 <strspn@plt+0x314078>
    2ac8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2acc:	blls	5cb3c <strspn@plt+0x5b8ac>
    2ad0:	qaddle	r4, sl, ip
    2ad4:	ldcllt	0, cr11, [r0, #12]!
    2ad8:	blcs	89530c <strspn@plt+0x89407c>
    2adc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2ae0:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2ae4:	ldrtmi	r4, [sl], -r3, lsr #12
    2ae8:			; <UNDEFINED> instruction: 0xf7fe4479
    2aec:			; <UNDEFINED> instruction: 0xf7feeaaa
    2af0:	svclt	0x0000ea96
    2af4:	andeq	r2, r1, ip, lsr #8
    2af8:	andeq	r0, r0, ip, lsr r1
    2afc:	andeq	r2, r1, sl, ror #10
    2b00:	andeq	r1, r0, ip, ror #24
    2b04:	ldrdeq	r2, [r1], -r0
    2b08:	andeq	r2, r1, r8, lsr #10
    2b0c:	andeq	r1, r0, r0, lsr #24
    2b10:	blmi	8d53a0 <strspn@plt+0x8d4110>
    2b14:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2b18:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2b1c:	strmi	r2, [r4], -r0, lsl #12
    2b20:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2b24:			; <UNDEFINED> instruction: 0xf04f9301
    2b28:	strls	r0, [r0], -r0, lsl #6
    2b2c:	bl	1c0b2c <strspn@plt+0x1bf89c>
    2b30:	tstlt	r4, r6
    2b34:	mulcc	r0, r4, r9
    2b38:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2b3c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2b40:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2b44:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2b48:	bl	10c0b48 <strspn@plt+0x10bf8b8>
    2b4c:	andcs	r4, sl, #5242880	; 0x500000
    2b50:	strtmi	r4, [r0], -r9, ror #12
    2b54:	b	ff3c0b54 <strspn@plt+0xff3bf8c4>
    2b58:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2b5c:	adcmi	r9, r3, #0, 22
    2b60:	tstlt	fp, fp, ror #1
    2b64:	mulcc	r0, r3, r9
    2b68:	mvnle	r2, r0, lsl #22
    2b6c:	blmi	3153b0 <strspn@plt+0x314120>
    2b70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2b74:	blls	5cbe4 <strspn@plt+0x5b954>
    2b78:	qaddle	r4, sl, ip
    2b7c:	ldcllt	0, cr11, [r0, #12]!
    2b80:	blcs	8953b4 <strspn@plt+0x894124>
    2b84:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2b88:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2b8c:	ldrtmi	r4, [sl], -r3, lsr #12
    2b90:			; <UNDEFINED> instruction: 0xf7fe4479
    2b94:			; <UNDEFINED> instruction: 0xf7feea56
    2b98:	svclt	0x0000ea42
    2b9c:	andeq	r2, r1, r4, lsl #7
    2ba0:	andeq	r0, r0, ip, lsr r1
    2ba4:	andeq	r2, r1, r2, asr #9
    2ba8:	andeq	r1, r0, r4, asr #23
    2bac:	andeq	r2, r1, r8, lsr #6
    2bb0:	andeq	r2, r1, r0, lsl #9
    2bb4:	andeq	r1, r0, r8, ror fp
    2bb8:	blmi	655420 <strspn@plt+0x654190>
    2bbc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2bc0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    2bc4:	strbtmi	r4, [r9], -ip, lsl #12
    2bc8:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    2bcc:			; <UNDEFINED> instruction: 0xf04f9303
    2bd0:			; <UNDEFINED> instruction: 0xf7ff0300
    2bd4:	orrslt	pc, r0, r7, lsl #27
    2bd8:	b	fec40bd8 <strspn@plt+0xfec3f948>
    2bdc:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    2be0:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    2be4:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    2be8:	strtmi	r4, [r2], -fp, lsr #12
    2bec:			; <UNDEFINED> instruction: 0xf7fe4479
    2bf0:	stmdbmi	lr, {r3, r5, r9, fp, sp, lr, pc}
    2bf4:	strtmi	r4, [r2], -fp, lsr #12
    2bf8:			; <UNDEFINED> instruction: 0xf7fe4479
    2bfc:	bmi	33d7ac <strspn@plt+0x33c51c>
    2c00:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2c04:	ldrdeq	lr, [r0, -sp]
    2c08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c0c:	subsmi	r9, sl, r3, lsl #22
    2c10:	andlt	sp, r5, r1, lsl #2
    2c14:			; <UNDEFINED> instruction: 0xf7febd30
    2c18:	svclt	0x0000ea02
    2c1c:	ldrdeq	r2, [r1], -ip
    2c20:	andeq	r0, r0, ip, lsr r1
    2c24:	andeq	r2, r1, r6, lsr #8
    2c28:	andeq	r1, r0, ip, lsl fp
    2c2c:	andeq	r1, r0, r0, lsl fp
    2c30:	muleq	r1, r6, r2
    2c34:			; <UNDEFINED> instruction: 0x460cb510
    2c38:			; <UNDEFINED> instruction: 0xf7ff4611
    2c3c:	ldc	14, cr15, [pc, #780]	; 2f50 <strspn@plt+0x1cc0>
    2c40:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    2c44:	vcvt.f64.s32	d7, s0
    2c48:	vstr	d21, [r4, #924]	; 0x39c
    2c4c:	vadd.f32	s14, s0, s0
    2c50:	vnmul.f64	d0, d0, d5
    2c54:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    2c58:	vstr	d0, [r4, #768]	; 0x300
    2c5c:	vldrlt	s0, [r0, #-4]
    2c60:	andeq	r0, r0, r0
    2c64:	smlawbmi	lr, r0, r4, r8
    2c68:	rsbsmi	pc, r0, #0, 8
    2c6c:			; <UNDEFINED> instruction: 0xf5b24603
    2c70:			; <UNDEFINED> instruction: 0xf1014f80
    2c74:	push	{r2, sl, fp}
    2c78:	svclt	0x00044ff0
    2c7c:			; <UNDEFINED> instruction: 0xf04f460a
    2c80:			; <UNDEFINED> instruction: 0xf1010a64
    2c84:			; <UNDEFINED> instruction: 0xf1010901
    2c88:			; <UNDEFINED> instruction: 0xf1010802
    2c8c:			; <UNDEFINED> instruction: 0xf1010e03
    2c90:			; <UNDEFINED> instruction: 0xf1010705
    2c94:			; <UNDEFINED> instruction: 0xf1010606
    2c98:			; <UNDEFINED> instruction: 0xf1010507
    2c9c:			; <UNDEFINED> instruction: 0xf1010408
    2ca0:	svclt	0x00080009
    2ca4:	blge	2c0cb4 <strspn@plt+0x2bfa24>
    2ca8:			; <UNDEFINED> instruction: 0xf5b2d03f
    2cac:	svclt	0x00024f20
    2cb0:			; <UNDEFINED> instruction: 0xf04f460a
    2cb4:			; <UNDEFINED> instruction: 0xf8020a6c
    2cb8:	eorsle	sl, r6, sl, lsl #22
    2cbc:	svcpl	0x0000f5b2
    2cc0:	strmi	fp, [sl], -r2, lsl #30
    2cc4:	beq	18fee08 <strspn@plt+0x18fdb78>
    2cc8:	blge	2c0cd8 <strspn@plt+0x2bfa48>
    2ccc:			; <UNDEFINED> instruction: 0xf5b2d02d
    2cd0:	svclt	0x00024fc0
    2cd4:			; <UNDEFINED> instruction: 0xf04f460a
    2cd8:			; <UNDEFINED> instruction: 0xf8020a62
    2cdc:	eorle	sl, r4, sl, lsl #22
    2ce0:	svcmi	0x0040f5b2
    2ce4:	strmi	fp, [sl], -r2, lsl #30
    2ce8:	beq	1cfee2c <strspn@plt+0x1cfdb9c>
    2cec:	blge	2c0cfc <strspn@plt+0x2bfa6c>
    2cf0:			; <UNDEFINED> instruction: 0xf5b2d01b
    2cf4:	svclt	0x00025f80
    2cf8:			; <UNDEFINED> instruction: 0xf04f460a
    2cfc:			; <UNDEFINED> instruction: 0xf8020a70
    2d00:	andsle	sl, r2, sl, lsl #22
    2d04:	svcmi	0x0000f5b2
    2d08:	strmi	fp, [sl], -r2, lsl #30
    2d0c:	beq	b7ee50 <strspn@plt+0xb7dbc0>
    2d10:	blge	2c0d20 <strspn@plt+0x2bfa90>
    2d14:	strmi	sp, [r2], -r9
    2d18:	strtmi	r4, [ip], -r0, lsr #12
    2d1c:			; <UNDEFINED> instruction: 0x463e4635
    2d20:	ldrbtmi	r4, [r4], r7, ror #12
    2d24:	strbmi	r4, [r8], r6, asr #13
    2d28:			; <UNDEFINED> instruction: 0xf4134689
    2d2c:			; <UNDEFINED> instruction: 0xf0037f80
    2d30:	svclt	0x00140a40
    2d34:	bleq	1cbee78 <strspn@plt+0x1cbdbe8>
    2d38:	bleq	b7ee7c <strspn@plt+0xb7dbec>
    2d3c:	svceq	0x0080f013
    2d40:	andlt	pc, r0, r9, lsl #17
    2d44:			; <UNDEFINED> instruction: 0xf04fbf14
    2d48:			; <UNDEFINED> instruction: 0xf04f0977
    2d4c:			; <UNDEFINED> instruction: 0xf413092d
    2d50:			; <UNDEFINED> instruction: 0xf8886f00
    2d54:	eorsle	r9, pc, r0
    2d58:	svceq	0x0000f1ba
    2d5c:			; <UNDEFINED> instruction: 0xf04fbf14
    2d60:			; <UNDEFINED> instruction: 0xf04f0873
    2d64:			; <UNDEFINED> instruction: 0xf0130853
    2d68:			; <UNDEFINED> instruction: 0xf88e0f20
    2d6c:	svclt	0x00148000
    2d70:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    2d74:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    2d78:	svceq	0x0010f013
    2d7c:	and	pc, r0, ip, lsl #17
    2d80:	stceq	0, cr15, [r8], {3}
    2d84:			; <UNDEFINED> instruction: 0xf04fbf14
    2d88:			; <UNDEFINED> instruction: 0xf04f0e77
    2d8c:			; <UNDEFINED> instruction: 0xf4130e2d
    2d90:			; <UNDEFINED> instruction: 0xf8876f80
    2d94:	eorsle	lr, r1, r0
    2d98:	svceq	0x0000f1bc
    2d9c:			; <UNDEFINED> instruction: 0x2773bf14
    2da0:			; <UNDEFINED> instruction: 0xf0132753
    2da4:	eorsvc	r0, r7, r4, lsl #30
    2da8:	uhadd16cs	fp, r2, r4
    2dac:			; <UNDEFINED> instruction: 0xf013262d
    2db0:	eorvc	r0, lr, r2, lsl #30
    2db4:	streq	pc, [r1, #-3]
    2db8:	uhadd16cs	fp, r7, r4
    2dbc:	eorvc	r2, r6, sp, lsr #12
    2dc0:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    2dc4:	svclt	0x00142d00
    2dc8:	cmpcs	r4, #116, 6	; 0xd0000001
    2dcc:	movwcs	r7, #3
    2dd0:	andsvc	r4, r3, r8, lsl #12
    2dd4:	svchi	0x00f0e8bd
    2dd8:	svceq	0x0000f1ba
    2ddc:			; <UNDEFINED> instruction: 0xf04fbf14
    2de0:			; <UNDEFINED> instruction: 0xf04f0878
    2de4:	ldr	r0, [lr, sp, lsr #16]!
    2de8:	svclt	0x00142d00
    2dec:			; <UNDEFINED> instruction: 0x232d2378
    2df0:	movwcs	r7, #3
    2df4:	andsvc	r4, r3, r8, lsl #12
    2df8:	svchi	0x00f0e8bd
    2dfc:	svceq	0x0000f1bc
    2e00:			; <UNDEFINED> instruction: 0x2778bf14
    2e04:	strb	r2, [ip, sp, lsr #14]
    2e08:	svcmi	0x00f0e92d
    2e0c:			; <UNDEFINED> instruction: 0xf04fb097
    2e10:	stmib	sp, {r0, sl, fp}^
    2e14:	bmi	1f8ba3c <strspn@plt+0x1f8a7ac>
    2e18:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    2e1c:			; <UNDEFINED> instruction: 0x078258d3
    2e20:			; <UNDEFINED> instruction: 0xf10dbf54
    2e24:			; <UNDEFINED> instruction: 0xf10d082c
    2e28:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    2e2c:			; <UNDEFINED> instruction: 0xf04f9315
    2e30:	svclt	0x00450300
    2e34:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2e38:	strbmi	r2, [r6], r0, lsr #6
    2e3c:	eorcc	pc, ip, sp, lsl #17
    2e40:			; <UNDEFINED> instruction: 0xf1a3230a
    2e44:			; <UNDEFINED> instruction: 0xf1c30120
    2e48:	blx	b036d0 <strspn@plt+0xb02440>
    2e4c:	blx	33f65c <strspn@plt+0x33e3cc>
    2e50:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    2e54:	andne	lr, r8, #3620864	; 0x374000
    2e58:	vst1.8	{d15-d16}, [r3], ip
    2e5c:	svclt	0x000842aa
    2e60:			; <UNDEFINED> instruction: 0xf0c042a1
    2e64:	movwcc	r8, #41099	; 0xa08b
    2e68:	mvnle	r2, r6, asr #22
    2e6c:			; <UNDEFINED> instruction: 0xf64c223c
    2e70:			; <UNDEFINED> instruction: 0xf6cc45cd
    2e74:			; <UNDEFINED> instruction: 0xf04f45cc
    2e78:			; <UNDEFINED> instruction: 0xf1a231ff
    2e7c:	blx	fe945306 <strspn@plt+0xfe944076>
    2e80:	blx	5c290 <strspn@plt+0x5b000>
    2e84:	blx	81e94 <strspn@plt+0x80c04>
    2e88:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    2e8c:			; <UNDEFINED> instruction: 0x0c09ea4c
    2e90:			; <UNDEFINED> instruction: 0xf1c24c61
    2e94:	svcls	0x00090920
    2e98:			; <UNDEFINED> instruction: 0xf909fa21
    2e9c:	b	1314094 <strspn@plt+0x1312e04>
    2ea0:	stmiaeq	sp!, {r0, r3, sl, fp}^
    2ea4:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    2ea8:	blx	1930f4 <strspn@plt+0x191e64>
    2eac:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    2eb0:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    2eb4:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    2eb8:	streq	lr, [r1], #-2598	; 0xfffff5da
    2ebc:			; <UNDEFINED> instruction: 0xf1ba40d6
    2ec0:	svclt	0x000c0f42
    2ec4:			; <UNDEFINED> instruction: 0xf0002100
    2ec8:	bcc	8032d4 <strspn@plt+0x802044>
    2ecc:	streq	lr, [r9], -r6, asr #20
    2ed0:	vpmax.s8	d15, d2, d23
    2ed4:	andge	pc, r0, lr, lsl #17
    2ed8:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    2edc:	addhi	pc, r4, r0
    2ee0:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    2ee4:			; <UNDEFINED> instruction: 0xf88e2269
    2ee8:	subcs	r2, r2, #1
    2eec:	andcs	pc, r2, lr, lsl #17
    2ef0:	andvc	r2, sl, r0, lsl #4
    2ef4:	andeq	lr, r5, #84, 20	; 0x54000
    2ef8:			; <UNDEFINED> instruction: 0xf1a3d04a
    2efc:			; <UNDEFINED> instruction: 0xf1c30114
    2f00:	blx	904bd8 <strspn@plt+0x903948>
    2f04:	blx	17f710 <strspn@plt+0x17e480>
    2f08:	blcc	d40b2c <strspn@plt+0xd3f89c>
    2f0c:	blx	953bfc <strspn@plt+0x95296c>
    2f10:	blx	97fb24 <strspn@plt+0x97e894>
    2f14:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    2f18:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    2f1c:			; <UNDEFINED> instruction: 0xf04f1d50
    2f20:			; <UNDEFINED> instruction: 0xf1410300
    2f24:	andcs	r0, sl, #0, 2
    2f28:	cdp2	0, 2, cr15, cr10, cr0, {0}
    2f2c:	movwcs	r2, #522	; 0x20a
    2f30:	strmi	r4, [fp], r2, lsl #13
    2f34:	cdp2	0, 2, cr15, cr4, cr0, {0}
    2f38:	subsle	r4, r8, r3, lsl r3
    2f3c:	movweq	lr, #47706	; 0xba5a
    2f40:			; <UNDEFINED> instruction: 0xf7fed026
    2f44:	stmdacs	r0, {r3, r4, r6, r8, fp, sp, lr, pc}
    2f48:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    2f4c:	subsle	r2, r7, r0, lsl #20
    2f50:	mulcc	r0, r2, r9
    2f54:	bmi	c71388 <strspn@plt+0xc700f8>
    2f58:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    2f5c:			; <UNDEFINED> instruction: 0x23204d30
    2f60:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    2f64:	ldrmi	r4, [r9], -r0, lsr #12
    2f68:			; <UNDEFINED> instruction: 0xf8cd2201
    2f6c:	stmib	sp, {r3, r4, pc}^
    2f70:	strls	sl, [r1], -r4, lsl #22
    2f74:			; <UNDEFINED> instruction: 0xf7fe9500
    2f78:	ands	lr, r5, r0, lsl #19
    2f7c:	andeq	pc, sl, #-1073741780	; 0xc000002c
    2f80:	svcge	0x0075f47f
    2f84:	movtcs	r9, #11784	; 0x2e08
    2f88:	andcs	pc, r1, lr, lsl #17
    2f8c:	andcc	pc, r0, lr, lsl #17
    2f90:			; <UNDEFINED> instruction: 0xac0d4a24
    2f94:	stmib	sp, {r5, r8, r9, sp}^
    2f98:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    2f9c:	andls	r4, r0, #32, 12	; 0x2000000
    2fa0:	andcs	r4, r1, #26214400	; 0x1900000
    2fa4:	stmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2fa8:			; <UNDEFINED> instruction: 0xf7fe4620
    2fac:	bmi	7bd07c <strspn@plt+0x7bbdec>
    2fb0:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    2fb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2fb8:	subsmi	r9, sl, r5, lsl fp
    2fbc:	andslt	sp, r7, r6, lsr #2
    2fc0:	svchi	0x00f0e8bd
    2fc4:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    2fc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2fcc:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    2fd0:			; <UNDEFINED> instruction: 0xf0002264
    2fd4:	stmdbcs	r0, {r0, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    2fd8:	svclt	0x00084682
    2fdc:	strmi	r2, [fp], sl, lsl #16
    2fe0:	strcc	fp, [r1], -r8, lsl #30
    2fe4:	ldrb	sp, [r3, sl, lsr #3]
    2fe8:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    2fec:	ldrbmi	lr, [r0], -r0, lsl #15
    2ff0:	andcs	r4, sl, #93323264	; 0x5900000
    2ff4:			; <UNDEFINED> instruction: 0xf0002300
    2ff8:	strmi	pc, [r2], r3, asr #27
    2ffc:	ldr	r4, [sp, fp, lsl #13]
    3000:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    3004:	bmi	2bceb0 <strspn@plt+0x2bbc20>
    3008:			; <UNDEFINED> instruction: 0xe7a6447a
    300c:	stmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3010:	andeq	r2, r1, lr, ror r0
    3014:	andeq	r0, r0, ip, lsr r1
    3018:	muleq	r0, r4, r8
    301c:	ldrdeq	r1, [r0], -r4
    3020:	ldrdeq	r1, [r0], -r6
    3024:	andeq	r1, r0, sl, lsr #15
    3028:	andeq	r1, r1, r6, ror #29
    302c:	andeq	r1, r0, sl, lsr #14
    3030:	andeq	r1, r0, r4, lsr #14
    3034:	suble	r2, r5, r0, lsl #16
    3038:	mvnsmi	lr, #737280	; 0xb4000
    303c:			; <UNDEFINED> instruction: 0xf9904698
    3040:	orrlt	r3, r3, #0
    3044:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    3048:	ldrmi	r4, [r7], -r9, lsl #13
    304c:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    3050:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    3054:	svceq	0x0000f1b8
    3058:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    305c:			; <UNDEFINED> instruction: 0x4605bb1c
    3060:	strtmi	r2, [lr], -ip, lsr #22
    3064:	svccs	0x0001f915
    3068:	bllt	b70d0 <strspn@plt+0xb5e40>
    306c:	adcsmi	r4, r0, #48234496	; 0x2e00000
    3070:	bne	c778dc <strspn@plt+0xc7664c>
    3074:	mcrrne	7, 12, r4, r3, cr0
    3078:			; <UNDEFINED> instruction: 0xf849d015
    307c:	strcc	r0, [r1], #-36	; 0xffffffdc
    3080:	mulcc	r0, r6, r9
    3084:			; <UNDEFINED> instruction: 0xf995b1bb
    3088:			; <UNDEFINED> instruction: 0xb1a33000
    308c:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    3090:	strtmi	r2, [r8], -ip, lsr #22
    3094:			; <UNDEFINED> instruction: 0xf915462e
    3098:	mvnle	r2, r1, lsl #30
    309c:	svclt	0x00082a00
    30a0:	adcsmi	r4, r0, #48234496	; 0x2e00000
    30a4:			; <UNDEFINED> instruction: 0xf04fd3e5
    30a8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    30ac:	adcmi	r8, r7, #248, 6	; 0xe0000003
    30b0:	ldrmi	sp, [r3], -r4, lsl #18
    30b4:			; <UNDEFINED> instruction: 0x4620e7d4
    30b8:	mvnshi	lr, #12386304	; 0xbd0000
    30bc:	andeq	pc, r1, pc, rrx
    30c0:	mvnshi	lr, #12386304	; 0xbd0000
    30c4:	rscscc	pc, pc, pc, asr #32
    30c8:	svclt	0x00004770
    30cc:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    30d0:			; <UNDEFINED> instruction: 0xf990461c
    30d4:	blx	fed570dc <strspn@plt+0xfed55e4c>
    30d8:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    30dc:	svclt	0x00082c00
    30e0:	ldmiblt	r3, {r0, r8, r9, sp}
    30e4:	addsmi	r6, r6, #2490368	; 0x260000
    30e8:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    30ec:	eorvs	fp, r3, r1, lsl pc
    30f0:	bl	4f0fc <strspn@plt+0x4de6c>
    30f4:	blne	fe483714 <strspn@plt+0xfe482484>
    30f8:			; <UNDEFINED> instruction: 0xf7ff9b04
    30fc:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3100:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    3104:	eorvs	r4, r3, r3, lsl #8
    3108:			; <UNDEFINED> instruction: 0xf04fbd70
    310c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    3110:	rscscc	pc, pc, pc, asr #32
    3114:	svclt	0x00004770
    3118:	mvnsmi	lr, #737280	; 0xb4000
    311c:			; <UNDEFINED> instruction: 0xf381fab1
    3120:	bcs	5694 <strspn@plt+0x4404>
    3124:	movwcs	fp, #7944	; 0x1f08
    3128:	svclt	0x00082800
    312c:	blcs	bd38 <strspn@plt+0xaaa8>
    3130:			; <UNDEFINED> instruction: 0xf990d13d
    3134:	strmi	r3, [r0], r0
    3138:	pkhbtmi	r4, r9, r6, lsl #12
    313c:	strcs	r4, [r1, -r4, lsl #12]
    3140:			; <UNDEFINED> instruction: 0x4625b31b
    3144:			; <UNDEFINED> instruction: 0xf1042b2c
    3148:	strbmi	r0, [r0], -r1, lsl #8
    314c:	mulcs	r0, r4, r9
    3150:	eorle	r4, r1, r0, lsr #13
    3154:	strtmi	fp, [r5], -r2, ror #19
    3158:	bl	fe953c00 <strspn@plt+0xfe952970>
    315c:	eorle	r0, r2, #0, 2
    3160:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    3164:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    3168:	rsceq	lr, r0, #323584	; 0x4f000
    316c:	vpmax.u8	d15, d3, d7
    3170:			; <UNDEFINED> instruction: 0xf819db0c
    3174:	movwmi	r1, #45058	; 0xb002
    3178:	andcc	pc, r2, r9, lsl #16
    317c:	mulcc	r0, r5, r9
    3180:			; <UNDEFINED> instruction: 0xf994b11b
    3184:	blcs	f18c <strspn@plt+0xdefc>
    3188:	ldrdcs	sp, [r0], -fp
    318c:	mvnshi	lr, #12386304	; 0xbd0000
    3190:	ldrmi	r1, [r3], -ip, ror #24
    3194:	ldrb	r4, [r4, r0, lsl #13]
    3198:	svclt	0x00082a00
    319c:	adcmi	r4, r8, #38797312	; 0x2500000
    31a0:	smlatbeq	r0, r5, fp, lr
    31a4:			; <UNDEFINED> instruction: 0xf04fd3dc
    31a8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    31ac:			; <UNDEFINED> instruction: 0xf06f83f8
    31b0:			; <UNDEFINED> instruction: 0xe7eb0015
    31b4:			; <UNDEFINED> instruction: 0xf381fab1
    31b8:	bcs	572c <strspn@plt+0x449c>
    31bc:	movwcs	fp, #7944	; 0x1f08
    31c0:	svclt	0x00082800
    31c4:	bllt	ff0cbdd0 <strspn@plt+0xff0cab40>
    31c8:	mvnsmi	lr, sp, lsr #18
    31cc:			; <UNDEFINED> instruction: 0xf9904606
    31d0:	ldrmi	r3, [r7], -r0
    31d4:	strmi	r4, [r4], -r8, lsl #13
    31d8:	strtmi	fp, [r5], -fp, ror #3
    31dc:			; <UNDEFINED> instruction: 0xf1042b2c
    31e0:	ldrtmi	r0, [r0], -r1, lsl #8
    31e4:	mulcs	r0, r4, r9
    31e8:	andsle	r4, fp, r6, lsr #12
    31ec:			; <UNDEFINED> instruction: 0x4625b9b2
    31f0:	bl	fe953c98 <strspn@plt+0xfe952a08>
    31f4:	andsle	r0, ip, #0, 2
    31f8:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    31fc:			; <UNDEFINED> instruction: 0xf8d8db0c
    3200:	tstmi	r8, #0
    3204:	andeq	pc, r0, r8, asr #17
    3208:	mulcc	r0, r5, r9
    320c:			; <UNDEFINED> instruction: 0xf994b11b
    3210:	blcs	f218 <strspn@plt+0xdf88>
    3214:	andcs	sp, r0, r1, ror #3
    3218:	ldrhhi	lr, [r0, #141]!	; 0x8d
    321c:	ldrmi	r1, [r3], -ip, ror #24
    3220:	ldrb	r4, [sl, r6, lsl #12]
    3224:	svclt	0x00082a00
    3228:	adcmi	r4, r8, #38797312	; 0x2500000
    322c:	smlatbeq	r0, r5, fp, lr
    3230:			; <UNDEFINED> instruction: 0xf04fd3e2
    3234:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    3238:			; <UNDEFINED> instruction: 0xf06f81f0
    323c:			; <UNDEFINED> instruction: 0x47700015
    3240:	mvnsmi	lr, #737280	; 0xb4000
    3244:	bmi	f54aa0 <strspn@plt+0xf53810>
    3248:	blmi	f54ac8 <strspn@plt+0xf53838>
    324c:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    3250:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3254:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3258:			; <UNDEFINED> instruction: 0xf04f9303
    325c:			; <UNDEFINED> instruction: 0xf8cd0300
    3260:	tstlt	r8, #8
    3264:	strmi	r6, [r4], -lr
    3268:	strmi	r6, [r8], lr, lsr #32
    326c:	svc	0x0066f7fd
    3270:	andls	pc, r0, r0, asr #17
    3274:			; <UNDEFINED> instruction: 0xf9944607
    3278:	blcs	e8f280 <strspn@plt+0xe8dff0>
    327c:	stmdbge	r2, {r1, r5, ip, lr, pc}
    3280:	strtmi	r2, [r0], -sl, lsl #4
    3284:			; <UNDEFINED> instruction: 0xf7fd9101
    3288:			; <UNDEFINED> instruction: 0xf8c8ee6e
    328c:	eorvs	r0, r8, r0
    3290:	bllt	1a1d378 <strspn@plt+0x1a1c0e8>
    3294:	blcs	29ea4 <strspn@plt+0x28c14>
    3298:	adcmi	fp, r3, #24, 30	; 0x60
    329c:			; <UNDEFINED> instruction: 0xf993d028
    32a0:	stmdbls	r1, {sp}
    32a4:	eorle	r2, r6, sl, lsr sl
    32a8:	eorle	r2, r9, sp, lsr #20
    32ac:	bmi	94b2b4 <strspn@plt+0x94a024>
    32b0:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    32b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    32b8:	subsmi	r9, sl, r3, lsl #22
    32bc:	andlt	sp, r5, fp, lsr r1
    32c0:	mvnshi	lr, #12386304	; 0xbd0000
    32c4:	stmdbge	r2, {r0, sl, ip, sp}
    32c8:	strtmi	r2, [r0], -sl, lsl #4
    32cc:	mcr	7, 2, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    32d0:	ldmdavs	fp!, {r3, r5, sp, lr}
    32d4:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    32d8:			; <UNDEFINED> instruction: 0xf990b150
    32dc:	blne	f2e4 <strspn@plt+0xe054>
    32e0:			; <UNDEFINED> instruction: 0xf080fab0
    32e4:	blcs	57ec <strspn@plt+0x455c>
    32e8:	andcs	fp, r1, r8, lsl pc
    32ec:	sbcsle	r2, sp, r0, lsl #16
    32f0:	rscscc	pc, pc, pc, asr #32
    32f4:			; <UNDEFINED> instruction: 0xf993e7db
    32f8:	stmdblt	sl, {r0, sp}
    32fc:	ldrb	r6, [r6, lr, lsr #32]
    3300:	andcs	r1, sl, #92, 24	; 0x5c00
    3304:	eorsvs	r2, fp, r0, lsl #6
    3308:	movwls	r4, #9760	; 0x2620
    330c:	mcr	7, 1, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3310:	ldmdavs	fp!, {r3, r5, sp, lr}
    3314:	mvnle	r2, r0, lsl #22
    3318:	blcs	29f28 <strspn@plt+0x28c98>
    331c:			; <UNDEFINED> instruction: 0xf993d0e8
    3320:	blne	6cb328 <strspn@plt+0x6ca098>
    3324:			; <UNDEFINED> instruction: 0xf383fab3
    3328:	bcs	589c <strspn@plt+0x460c>
    332c:	movwcs	fp, #7960	; 0x1f18
    3330:	adcsle	r2, fp, r0, lsl #22
    3334:			; <UNDEFINED> instruction: 0xf7fde7dc
    3338:	svclt	0x0000ee72
    333c:	andeq	r1, r1, sl, asr #24
    3340:	andeq	r0, r0, ip, lsr r1
    3344:	andeq	r1, r1, r6, ror #23
    3348:	mvnsmi	lr, #737280	; 0xb4000
    334c:	stcmi	14, cr1, [sl], #-12
    3350:	bmi	aaf56c <strspn@plt+0xaae2dc>
    3354:	movwcs	fp, #7960	; 0x1f18
    3358:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    335c:	movwcs	fp, #3848	; 0xf08
    3360:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    3364:			; <UNDEFINED> instruction: 0xf04f9203
    3368:	blcs	3b70 <strspn@plt+0x28e0>
    336c:	svcge	0x0001d03f
    3370:	strmi	sl, [sp], -r2, lsl #28
    3374:	blx	fed7b3c8 <strspn@plt+0xfed7a138>
    3378:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    337c:	svclt	0x00082c00
    3380:	strbmi	r2, [r1, #769]	; 0x301
    3384:			; <UNDEFINED> instruction: 0xf043bf18
    3388:	bllt	8c3f94 <strspn@plt+0x8c2d04>
    338c:	strtmi	r4, [r9], -sl, asr #12
    3390:			; <UNDEFINED> instruction: 0xf7fd4620
    3394:	ldmiblt	r0!, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    3398:	andeq	lr, r9, r4, lsl #22
    339c:	ldrtmi	r4, [r9], -r5, asr #8
    33a0:	mrc2	7, 2, pc, cr14, cr14, {7}
    33a4:			; <UNDEFINED> instruction: 0x46044631
    33a8:			; <UNDEFINED> instruction: 0xf7fe4628
    33ac:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    33b0:	bl	6693bc <strspn@plt+0x66812c>
    33b4:	strmi	r0, [r5], -r8, lsl #6
    33b8:	blcs	773ec <strspn@plt+0x7615c>
    33bc:			; <UNDEFINED> instruction: 0xb11cd1db
    33c0:	mulcc	r0, r4, r9
    33c4:	andle	r2, r4, pc, lsr #22
    33c8:			; <UNDEFINED> instruction: 0xf995b12d
    33cc:	blcs	bcf3d4 <strspn@plt+0xbce144>
    33d0:	ldrdcs	sp, [r1], -r1
    33d4:	andcs	lr, r0, r0
    33d8:	blmi	215c04 <strspn@plt+0x214974>
    33dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    33e0:	blls	dd450 <strspn@plt+0xdc1c0>
    33e4:	qaddle	r4, sl, r4
    33e8:	pop	{r0, r2, ip, sp, pc}
    33ec:			; <UNDEFINED> instruction: 0x461883f0
    33f0:			; <UNDEFINED> instruction: 0xf7fde7f2
    33f4:	svclt	0x0000ee14
    33f8:	andeq	r1, r1, r0, asr #22
    33fc:	andeq	r0, r0, ip, lsr r1
    3400:			; <UNDEFINED> instruction: 0x00011abc
    3404:	mvnsmi	lr, #737280	; 0xb4000
    3408:	movweq	lr, #6736	; 0x1a50
    340c:	strmi	sp, [ip], -r5, lsr #32
    3410:			; <UNDEFINED> instruction: 0x46054616
    3414:	cmnlt	r1, #56, 6	; 0xe0000000
    3418:	mrc	7, 3, APSR_nzcv, cr2, cr13, {7}
    341c:	addsmi	r4, lr, #201326595	; 0xc000003
    3420:	svclt	0x00884607
    3424:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3428:	bl	1b9480 <strspn@plt+0x1b81f0>
    342c:			; <UNDEFINED> instruction: 0xf1090900
    3430:			; <UNDEFINED> instruction: 0xf7fd0001
    3434:			; <UNDEFINED> instruction: 0x4680ee30
    3438:	strtmi	fp, [r9], -r0, ror #2
    343c:			; <UNDEFINED> instruction: 0xf7fd463a
    3440:	bl	23eb78 <strspn@plt+0x23d8e8>
    3444:	ldrtmi	r0, [r2], -r7
    3448:			; <UNDEFINED> instruction: 0xf7fd4621
    344c:	movwcs	lr, #3526	; 0xdc6
    3450:	andcc	pc, r9, r8, lsl #16
    3454:	pop	{r6, r9, sl, lr}
    3458:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    345c:	mvnsmi	lr, #12386304	; 0xbd0000
    3460:			; <UNDEFINED> instruction: 0xf7fd4478
    3464:			; <UNDEFINED> instruction: 0x4620bdd3
    3468:	pop	{r0, r4, r9, sl, lr}
    346c:			; <UNDEFINED> instruction: 0xf7fd43f8
    3470:	pop	{r0, r2, r5, r7, r8, sl, fp, ip, sp, pc}
    3474:			; <UNDEFINED> instruction: 0xf7fd43f8
    3478:	svclt	0x0000bdc9
    347c:	ldrdeq	r0, [r0], -r8
    3480:			; <UNDEFINED> instruction: 0x460ab538
    3484:	strmi	r4, [ip], -r5, lsl #12
    3488:			; <UNDEFINED> instruction: 0x4608b119
    348c:	mrc	7, 1, APSR_nzcv, cr8, cr13, {7}
    3490:	strtmi	r4, [r1], -r2, lsl #12
    3494:	pop	{r3, r5, r9, sl, lr}
    3498:			; <UNDEFINED> instruction: 0xf7ff4038
    349c:	svclt	0x0000bfb3
    34a0:	tstcs	r1, lr, lsl #8
    34a4:	addlt	fp, r5, r0, lsl r5
    34a8:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    34ac:			; <UNDEFINED> instruction: 0xf8dfab07
    34b0:	strmi	ip, [r4], -r0, rrx
    34b4:			; <UNDEFINED> instruction: 0xf85344fe
    34b8:	stmdage	r2, {r2, r8, r9, fp, sp}
    34bc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    34c0:	ldrdgt	pc, [r0], -ip
    34c4:	andgt	pc, ip, sp, asr #17
    34c8:	stceq	0, cr15, [r0], {79}	; 0x4f
    34cc:			; <UNDEFINED> instruction: 0xf7fd9301
    34d0:	mcrne	14, 0, lr, cr2, cr0, {2}
    34d4:	strcs	fp, [r0], #-4024	; 0xfffff048
    34d8:	strtmi	sp, [r0], -r7, lsl #22
    34dc:			; <UNDEFINED> instruction: 0xf7ff9902
    34e0:			; <UNDEFINED> instruction: 0x4604ff91
    34e4:			; <UNDEFINED> instruction: 0xf7fd9802
    34e8:	bmi	2bea38 <strspn@plt+0x2bd7a8>
    34ec:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    34f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    34f4:	subsmi	r9, sl, r3, lsl #22
    34f8:	strtmi	sp, [r0], -r5, lsl #2
    34fc:	pop	{r0, r2, ip, sp, pc}
    3500:	andlt	r4, r3, r0, lsl r0
    3504:			; <UNDEFINED> instruction: 0xf7fd4770
    3508:	svclt	0x0000ed8a
    350c:	andeq	r1, r1, r4, ror #19
    3510:	andeq	r0, r0, ip, lsr r1
    3514:	andeq	r1, r1, sl, lsr #19
    3518:	mvnsmi	lr, #737280	; 0xb4000
    351c:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    3520:	bmi	d54f8c <strspn@plt+0xd53cfc>
    3524:	blmi	d6f738 <strspn@plt+0xd6e4a8>
    3528:			; <UNDEFINED> instruction: 0xf996447a
    352c:	ldmpl	r3, {lr}^
    3530:	movwls	r6, #6171	; 0x181b
    3534:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3538:	eorsle	r2, r4, r0, lsl #24
    353c:	strmi	r4, [r8], r5, lsl #12
    3540:			; <UNDEFINED> instruction: 0x46394630
    3544:	mcr	7, 5, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3548:			; <UNDEFINED> instruction: 0x56361834
    354c:	suble	r2, ip, r0, lsl #28
    3550:	svceq	0x0000f1b9
    3554:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    3558:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    355c:	ldcl	7, cr15, [ip, #1012]	; 0x3f4
    3560:	eorsle	r2, r5, r0, lsl #16
    3564:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    3568:	movwcs	r4, #1641	; 0x669
    356c:	andvs	pc, r0, sp, lsl #17
    3570:			; <UNDEFINED> instruction: 0xf88d4648
    3574:			; <UNDEFINED> instruction: 0xf7fe3001
    3578:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    357c:	andeq	pc, r0, r8, asr #17
    3580:	mulcc	r1, r3, r9
    3584:	svclt	0x00181af6
    3588:	blcs	cd94 <strspn@plt+0xbb04>
    358c:	strcs	fp, [r1], -r8, lsl #30
    3590:	andcc	fp, r2, lr, asr fp
    3594:	strtpl	r1, [r1], -r6, lsr #16
    3598:			; <UNDEFINED> instruction: 0x4638b119
    359c:	ldc	7, cr15, [ip, #1012]!	; 0x3f4
    35a0:			; <UNDEFINED> instruction: 0x464cb318
    35a4:	bmi	5db664 <strspn@plt+0x5da3d4>
    35a8:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    35ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    35b0:	subsmi	r9, sl, r1, lsl #22
    35b4:			; <UNDEFINED> instruction: 0x4620d11e
    35b8:	pop	{r0, r1, ip, sp, pc}
    35bc:			; <UNDEFINED> instruction: 0x463983f0
    35c0:			; <UNDEFINED> instruction: 0xf7fd4620
    35c4:			; <UNDEFINED> instruction: 0xf8c8ecd6
    35c8:	strtmi	r0, [r0], #-0
    35cc:	strb	r6, [sl, r8, lsr #32]!
    35d0:			; <UNDEFINED> instruction: 0x46204639
    35d4:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    35d8:	andeq	pc, r0, r8, asr #17
    35dc:	strtpl	r1, [r1], -r6, lsr #16
    35e0:			; <UNDEFINED> instruction: 0x4638b131
    35e4:	ldc	7, cr15, [r8, #1012]	; 0x3f4
    35e8:	eorvs	fp, ip, r0, lsl r9
    35ec:	ldrb	r2, [sl, r0, lsl #8]
    35f0:	ldrb	r6, [r8, lr, lsr #32]
    35f4:	ldc	7, cr15, [r2, #-1012]	; 0xfffffc0c
    35f8:	andeq	r1, r1, r0, ror r9
    35fc:	andeq	r0, r0, ip, lsr r1
    3600:	strdeq	r1, [r0], -r2
    3604:	andeq	r1, r1, lr, ror #17
    3608:			; <UNDEFINED> instruction: 0x4604b510
    360c:	stmdacs	sl, {r0, sp, lr, pc}
    3610:	strtmi	sp, [r0], -r6
    3614:	ldc	7, cr15, [r8, #1012]!	; 0x3f4
    3618:	mvnsle	r1, r3, asr #24
    361c:	ldclt	0, cr2, [r0, #-4]
    3620:	ldclt	0, cr2, [r0, #-0]
    3624:			; <UNDEFINED> instruction: 0xc118f8df
    3628:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    362c:	svcmi	0x00f0e92d
    3630:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    3634:	addlt	r4, fp, r3, asr #28
    3638:	bmi	10d4a30 <strspn@plt+0x10d37a0>
    363c:	andls	sl, r1, sl, lsl #24
    3640:	ldrbtmi	r9, [sl], #-258	; 0xfffffefe
    3644:	andls	r1, r0, #39, 30	; 0x9c
    3648:	strpl	pc, [r0, #-1293]	; 0xfffffaf3
    364c:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    3650:	andcs	r4, r1, #26214400	; 0x1900000
    3654:	rsbvs	r6, lr, #3538944	; 0x360000
    3658:	streq	pc, [r0], -pc, asr #32
    365c:			; <UNDEFINED> instruction: 0xf7fd4638
    3660:	ldrtmi	lr, [r8], -ip, lsl #28
    3664:	strcc	r2, [r4, #-256]!	; 0xffffff00
    3668:	stc	7, cr15, [r8, #-1012]	; 0xfffffc0c
    366c:	svclt	0x00b81e06
    3670:	blle	120ca78 <strspn@plt+0x120b7e8>
    3674:	vrhadd.s8	d18, d11, d0
    3678:	strmi	r2, [sp], -r0, lsl #19
    367c:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    3680:	andpl	pc, r0, #1325400064	; 0x4f000000
    3684:			; <UNDEFINED> instruction: 0x46a84638
    3688:	bpl	407cc <strspn@plt+0x3f53c>
    368c:			; <UNDEFINED> instruction: 0xf7fd46bb
    3690:			; <UNDEFINED> instruction: 0xf1a4ed76
    3694:	movwls	r0, #21260	; 0x530c
    3698:			; <UNDEFINED> instruction: 0x46594652
    369c:			; <UNDEFINED> instruction: 0xf7fd4630
    36a0:	stmdacs	r0, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
    36a4:	bl	feebaae0 <strspn@plt+0xfeeb9850>
    36a8:	strmi	r0, [r3], #2560	; 0xa00
    36ac:	andsle	r4, r4, r5, lsl #8
    36b0:			; <UNDEFINED> instruction: 0x46594652
    36b4:			; <UNDEFINED> instruction: 0xf04f4630
    36b8:			; <UNDEFINED> instruction: 0xf7fd0800
    36bc:	stmdacs	r0, {r5, r6, sl, fp, sp, lr, pc}
    36c0:	strdle	sp, [r9], -r1
    36c4:	ldc	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    36c8:	blcs	11d6dc <strspn@plt+0x11c44c>
    36cc:	blcs	2f3334 <strspn@plt+0x2f20a4>
    36d0:			; <UNDEFINED> instruction: 0xf1b8d102
    36d4:	stcle	15, cr0, [r7, #-16]!
    36d8:	svcne	0x0062b195
    36dc:	ldrmi	r2, [r3], -r0, lsr #32
    36e0:	svcne	0x0001f912
    36e4:	andsvc	fp, r0, r1, lsl #18
    36e8:	blne	ff6d02f8 <strspn@plt+0xff6cf068>
    36ec:	mvnsle	r4, #-1342177270	; 0xb000000a
    36f0:			; <UNDEFINED> instruction: 0x4638443d
    36f4:			; <UNDEFINED> instruction: 0xf8052300
    36f8:			; <UNDEFINED> instruction: 0xf7fd3c01
    36fc:	strmi	lr, [r5], -sl, lsl #25
    3700:			; <UNDEFINED> instruction: 0xf7fd4630
    3704:	ldmdbmi	r1, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    3708:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    370c:			; <UNDEFINED> instruction: 0x33244a0d
    3710:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    3714:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    3718:	qaddle	r4, r1, pc	; <UNPREDICTABLE>
    371c:			; <UNDEFINED> instruction: 0xf50d4628
    3720:	andlt	r5, fp, r0, lsl #26
    3724:	svchi	0x00f0e8bd
    3728:	tstcs	r0, r5, lsl #22
    372c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    3730:	stmib	r3, {r3, r4, r9, sl, lr}^
    3734:			; <UNDEFINED> instruction: 0xf7fd1900
    3738:			; <UNDEFINED> instruction: 0xe7adec36
    373c:	stcl	7, cr15, [lr], #-1012	; 0xfffffc0c
    3740:	andeq	r1, r1, r0, ror #16
    3744:	andeq	r0, r0, ip, lsr r1
    3748:	andeq	r1, r0, lr, lsl #2
    374c:	andeq	r1, r1, r8, lsl #15
    3750:			; <UNDEFINED> instruction: 0xf5adb530
    3754:			; <UNDEFINED> instruction: 0xf8df5d80
    3758:	addlt	lr, r5, r8, ror r0
    375c:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3760:	strpl	pc, [r0], #1293	; 0x50d
    3764:	strdls	r4, [r0], -lr
    3768:	vstrge	d4, [r3, #-108]	; 0xffffff94
    376c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3770:	addpl	pc, r0, #1325400064	; 0x4f000000
    3774:	tstcs	r1, fp, ror r4
    3778:	ldrdgt	pc, [r0], -ip
    377c:	andgt	pc, ip, r4, asr #17
    3780:	stceq	0, cr15, [r0], {79}	; 0x4f
    3784:			; <UNDEFINED> instruction: 0xf7fd4628
    3788:	andcs	lr, r4, r0, ror #25
    378c:	stc	7, cr15, [r2], {253}	; 0xfd
    3790:	strmi	r3, [r4], -ip, lsl #8
    3794:	strtmi	fp, [r8], -r0, lsr #3
    3798:	stcl	7, cr15, [sl], #-1012	; 0xfffffc0c
    379c:	cmnlt	r8, r0, lsr #32
    37a0:			; <UNDEFINED> instruction: 0xf50d490e
    37a4:	bmi	2d85ac <strspn@plt+0x2d731c>
    37a8:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    37ac:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    37b0:	subsmi	r6, r1, sl, lsl r8
    37b4:	strtmi	sp, [r0], -r9, lsl #2
    37b8:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    37bc:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    37c0:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    37c4:	bl	ff8c17c0 <strspn@plt+0xff8c0530>
    37c8:			; <UNDEFINED> instruction: 0xf7fde7ea
    37cc:	svclt	0x0000ec28
    37d0:	andeq	r1, r1, r4, lsr r7
    37d4:	andeq	r0, r0, ip, lsr r1
    37d8:	andeq	r0, r0, r8, ror #31
    37dc:	andeq	r1, r1, lr, ror #13
    37e0:			; <UNDEFINED> instruction: 0x4604b510
    37e4:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    37e8:			; <UNDEFINED> instruction: 0xf7fdb108
    37ec:	strtmi	lr, [r0], -r0, asr #26
    37f0:			; <UNDEFINED> instruction: 0x4010e8bd
    37f4:	bllt	ff2417f0 <strspn@plt+0xff240560>
    37f8:	push	{r1, r3, r5, r9, fp, lr}
    37fc:	blx	fec547c4 <strspn@plt+0xfec53534>
    3800:	blmi	a80a0c <strspn@plt+0xa7f77c>
    3804:	stmdbeq	r4!, {r1, r3, r4, r5, r6, sl, lr}^
    3808:	stmdacs	r0, {r0, r1, r7, ip, sp, pc}
    380c:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    3810:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3814:			; <UNDEFINED> instruction: 0xf04f9301
    3818:	stccs	3, cr0, [r0], {-0}
    381c:	andvs	sp, ip, sp, lsr r1
    3820:	strmi	r4, [sp], -r6, lsl #12
    3824:	stc	7, cr15, [sl], {253}	; 0xfd
    3828:	strtmi	r4, [r0], r9, ror #13
    382c:	andvs	r4, r4, r7, lsl #12
    3830:			; <UNDEFINED> instruction: 0xf7fd6830
    3834:	strmi	lr, [r4], -r6, ror #25
    3838:			; <UNDEFINED> instruction: 0xf7fdb1f8
    383c:	stclvc	12, cr14, [r2], #272	; 0x110
    3840:			; <UNDEFINED> instruction: 0xf8336803
    3844:	ldreq	r3, [fp, #-18]	; 0xffffffee
    3848:	stmdavs	r8!, {r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}
    384c:	ldrcc	sp, [r3], #-1297	; 0xfffffaef
    3850:	strbmi	r2, [r9], -sl, lsl #4
    3854:	andhi	pc, r0, r7, asr #17
    3858:			; <UNDEFINED> instruction: 0xf7fd4620
    385c:	eorvs	lr, r8, r4, lsl #23
    3860:	stmdblt	fp!, {r0, r1, r3, r4, r5, fp, sp, lr}^
    3864:	addsmi	r9, ip, #0, 22
    3868:	tstlt	r3, sl
    386c:	mulcc	r0, r3, r9
    3870:	stmdacs	r0, {r0, r1, r4, r5, r8, fp, ip, sp, pc}
    3874:	ldrdcs	sp, [r0], -ip
    3878:	ldmdavs	fp!, {r2, sp, lr, pc}
    387c:	tstlt	fp, r1
    3880:	rscscc	pc, pc, pc, asr #32
    3884:	blmi	2160b0 <strspn@plt+0x214e20>
    3888:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    388c:	blls	5d8fc <strspn@plt+0x5c66c>
    3890:	qaddle	r4, sl, r5
    3894:	pop	{r0, r1, ip, sp, pc}
    3898:			; <UNDEFINED> instruction: 0xf06f83f0
    389c:			; <UNDEFINED> instruction: 0xe7f10015
    38a0:	bl	fef4189c <strspn@plt+0xfef4060c>
    38a4:	muleq	r1, r4, r6
    38a8:	andeq	r0, r0, ip, lsr r1
    38ac:	andeq	r1, r1, r0, lsl r6
    38b0:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    38b4:	svclt	0x0000e6b6
    38b8:			; <UNDEFINED> instruction: 0x00000eba
    38bc:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    38c0:	svclt	0x0000e6b0
    38c4:			; <UNDEFINED> instruction: 0x00000eb6
    38c8:	tstcs	r0, r0, lsl r5
    38cc:			; <UNDEFINED> instruction: 0xf7fd2001
    38d0:			; <UNDEFINED> instruction: 0x4604eb32
    38d4:	stmdami	r7, {r3, r4, r5, r8, ip, sp, pc}
    38d8:			; <UNDEFINED> instruction: 0xf7fd4478
    38dc:	eorvs	lr, r0, sl, asr #23
    38e0:	strtmi	fp, [r0], -r8, lsl #2
    38e4:			; <UNDEFINED> instruction: 0x4620bd10
    38e8:			; <UNDEFINED> instruction: 0xf7fd2400
    38ec:			; <UNDEFINED> instruction: 0x4620eb50
    38f0:	svclt	0x0000bd10
    38f4:	andeq	r0, r0, r4, lsr #29
    38f8:			; <UNDEFINED> instruction: 0x4604b510
    38fc:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    3900:			; <UNDEFINED> instruction: 0xf7fdb108
    3904:			; <UNDEFINED> instruction: 0x4620ecb4
    3908:			; <UNDEFINED> instruction: 0x4010e8bd
    390c:	bllt	f41908 <strspn@plt+0xf40678>
    3910:	vmlane.f64	d7, d10, d3
    3914:	svclt	0x00186041
    3918:	vhsub.u32	d18, d2, d1
    391c:	movwvc	r0, #13056	; 0x3300
    3920:	svclt	0x00004770
    3924:	addvs	r7, r1, r3, lsl #22
    3928:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    392c:	ldrbmi	r7, [r0, -r3, lsl #6]!
    3930:	svcmi	0x00f0e92d
    3934:			; <UNDEFINED> instruction: 0xf381fab1
    3938:			; <UNDEFINED> instruction: 0xf5ad4d63
    393c:	stclmi	13, cr5, [r3], #-24	; 0xffffffe8
    3940:	ldrbtmi	fp, [sp], #-129	; 0xffffff7f
    3944:			; <UNDEFINED> instruction: 0xf50d095b
    3948:	stmdacs	r0, {r0, r2, r9, ip, lr}
    394c:	movwcs	fp, #7944	; 0x1f08
    3950:	eorscc	r5, ip, #44, 18	; 0xb0000
    3954:	andsvs	r6, r4, r4, lsr #16
    3958:	streq	pc, [r0], #-79	; 0xffffffb1
    395c:			; <UNDEFINED> instruction: 0xf0402b00
    3960:	andvs	r8, fp, sp, lsr #1
    3964:	strmi	r4, [r9], r5, lsl #12
    3968:	bl	ffa41964 <strspn@plt+0xffa406d4>
    396c:	ldrdge	pc, [r0, #-143]!	; 0xffffff71
    3970:	ldrbtmi	sl, [sl], #3935	; 0xf5f
    3974:	stmdavs	r8!, {r7, r9, sl, lr}
    3978:			; <UNDEFINED> instruction: 0xf8c82600
    397c:			; <UNDEFINED> instruction: 0xf7fd6000
    3980:	strmi	lr, [r4], -r0, asr #24
    3984:			; <UNDEFINED> instruction: 0xf0002800
    3988:			; <UNDEFINED> instruction: 0xf7fd8091
    398c:	vstmiavc	r2!, {d30-<overflow reg d43>}
    3990:			; <UNDEFINED> instruction: 0xf8336803
    3994:	ldreq	r3, [r9, #-18]	; 0xffffffee
    3998:	blvc	af9154 <strspn@plt+0xaf7ec4>
    399c:			; <UNDEFINED> instruction: 0x079a3413
    39a0:			; <UNDEFINED> instruction: 0x07dbd458
    39a4:	vst3.16	{d29,d31,d33}, [pc :128]!
    39a8:	andcs	r5, r1, #0, 6
    39ac:			; <UNDEFINED> instruction: 0x46384619
    39b0:	strge	lr, [r0], #-2509	; 0xfffff633
    39b4:	stcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    39b8:			; <UNDEFINED> instruction: 0xf7fd6828
    39bc:			; <UNDEFINED> instruction: 0xf44fec2e
    39c0:	ldrtmi	r2, [r9], -r0, lsl #4
    39c4:	bl	febc19c0 <strspn@plt+0xfebc0730>
    39c8:	blle	ff50d9d0 <strspn@plt+0xff50c740>
    39cc:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
    39d0:	b	fe9419cc <strspn@plt+0xfe94073c>
    39d4:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    39d8:	strmi	sp, [r2], -sp, asr #1
    39dc:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    39e0:	mrcge	6, 0, r4, cr0, cr8, {1}
    39e4:	b	ff6419e0 <strspn@plt+0xff640750>
    39e8:	ldrbmi	r4, [r8], -r3, lsl #12
    39ec:	ldccc	8, cr15, [r0], #-280	; 0xfffffee8
    39f0:	bl	ff8c19ec <strspn@plt+0xff8c075c>
    39f4:	ldccc	8, cr15, [r0], #-344	; 0xfffffea8
    39f8:	bleq	c40098 <strspn@plt+0xc3ee08>
    39fc:	adcsle	r2, sl, r0, lsl #22
    3a00:	bge	7d5edc <strspn@plt+0x7d4c4c>
    3a04:	andls	r4, r3, #56, 12	; 0x3800000
    3a08:			; <UNDEFINED> instruction: 0xf7fd4479
    3a0c:	stmdacs	r1, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    3a10:	bls	f80dc <strspn@plt+0xf6e4c>
    3a14:	ldrmi	r6, [r0], -r9, ror #16
    3a18:	b	fe641a14 <strspn@plt+0xfe640784>
    3a1c:			; <UNDEFINED> instruction: 0xd1aa2800
    3a20:	ldrbmi	r2, [r9], -r0, lsl #6
    3a24:	strtmi	r2, [r0], -sl, lsl #4
    3a28:	andcc	pc, r0, r8, asr #17
    3a2c:	ldccc	8, cr15, [r0], #-280	; 0xfffffee8
    3a30:	b	fe641a2c <strspn@plt+0xfe64079c>
    3a34:	andeq	pc, r0, r9, asr #17
    3a38:	ldrdeq	pc, [r0], -r8
    3a3c:			; <UNDEFINED> instruction: 0xf856bb28
    3a40:	adcmi	r3, r3, #48, 24	; 0x3000
    3a44:	movwlt	sp, #45059	; 0xb003
    3a48:	mulcc	r0, r3, r9
    3a4c:			; <UNDEFINED> instruction: 0xf04fb1f3
    3a50:	ldrsh	r3, [fp], -pc	; <UNPREDICTABLE>
    3a54:			; <UNDEFINED> instruction: 0xf10d6828
    3a58:			; <UNDEFINED> instruction: 0xf7fd0b10
    3a5c:			; <UNDEFINED> instruction: 0x4622ebde
    3a60:			; <UNDEFINED> instruction: 0x9600465b
    3a64:	andcs	r4, r3, r1, lsl #12
    3a68:	b	ffc41a64 <strspn@plt+0xffc407d4>
    3a6c:	orrle	r2, r2, r0, lsl #16
    3a70:			; <UNDEFINED> instruction: 0x3018f8db
    3a74:	addsmi	r6, sl, #11141120	; 0xaa0000
    3a78:	svcge	0x007df47f
    3a7c:	ldrbeq	r7, [fp, fp, lsr #22]
    3a80:	cfcmpsge	sp, mvf0, mvf1
    3a84:	bleq	43fec0 <strspn@plt+0x43ec30>
    3a88:	submi	lr, r0, #52953088	; 0x3280000
    3a8c:			; <UNDEFINED> instruction: 0xf50d4913
    3a90:	bmi	3986ac <strspn@plt+0x39741c>
    3a94:	ldrbtmi	r3, [r9], #-828	; 0xfffffcc4
    3a98:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    3a9c:	subsmi	r6, r1, sl, lsl r8
    3aa0:			; <UNDEFINED> instruction: 0xf50dd10f
    3aa4:	andlt	r5, r1, r6, lsl #26
    3aa8:	svchi	0x00f0e8bd
    3aac:	ldrdcc	pc, [r0], -r8
    3ab0:	blcs	babc <strspn@plt+0xa82c>
    3ab4:			; <UNDEFINED> instruction: 0xf04fd0ea
    3ab8:			; <UNDEFINED> instruction: 0xe7e730ff
    3abc:	andseq	pc, r5, pc, rrx
    3ac0:			; <UNDEFINED> instruction: 0xf7fde7e4
    3ac4:	svclt	0x0000eaac
    3ac8:	andeq	r1, r1, r6, asr r5
    3acc:	andeq	r0, r0, ip, lsr r1
    3ad0:	andeq	r0, r0, r2, lsl lr
    3ad4:	ldrdeq	r0, [r0], -r2
    3ad8:	andeq	r0, r0, r4, lsl #27
    3adc:	andeq	r1, r1, r2, lsl #8
    3ae0:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    3ae4:	svclt	0x00be2900
    3ae8:			; <UNDEFINED> instruction: 0xf04f2000
    3aec:	and	r4, r6, r0, lsl #2
    3af0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3af4:			; <UNDEFINED> instruction: 0xf06fbf1c
    3af8:			; <UNDEFINED> instruction: 0xf04f4100
    3afc:			; <UNDEFINED> instruction: 0xf00030ff
    3b00:			; <UNDEFINED> instruction: 0xf1adb857
    3b04:	stmdb	sp!, {r3, sl, fp}^
    3b08:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    3b0c:	blcs	3a738 <strspn@plt+0x394a8>
    3b10:			; <UNDEFINED> instruction: 0xf000db1a
    3b14:			; <UNDEFINED> instruction: 0xf8ddf853
    3b18:	ldmib	sp, {r2, sp, lr, pc}^
    3b1c:	andlt	r2, r4, r2, lsl #6
    3b20:	submi	r4, r0, #112, 14	; 0x1c00000
    3b24:	cmpeq	r1, r1, ror #22
    3b28:	blle	6ce730 <strspn@plt+0x6cd4a0>
    3b2c:			; <UNDEFINED> instruction: 0xf846f000
    3b30:	ldrd	pc, [r4], -sp
    3b34:	movwcs	lr, #10717	; 0x29dd
    3b38:	submi	fp, r0, #4
    3b3c:	cmpeq	r1, r1, ror #22
    3b40:	bl	18d4490 <strspn@plt+0x18d3200>
    3b44:	ldrbmi	r0, [r0, -r3, asr #6]!
    3b48:	bl	18d4498 <strspn@plt+0x18d3208>
    3b4c:			; <UNDEFINED> instruction: 0xf0000343
    3b50:			; <UNDEFINED> instruction: 0xf8ddf835
    3b54:	ldmib	sp, {r2, sp, lr, pc}^
    3b58:	andlt	r2, r4, r2, lsl #6
    3b5c:	bl	1854464 <strspn@plt+0x18531d4>
    3b60:	ldrbmi	r0, [r0, -r1, asr #2]!
    3b64:	bl	18d44b4 <strspn@plt+0x18d3224>
    3b68:			; <UNDEFINED> instruction: 0xf0000343
    3b6c:			; <UNDEFINED> instruction: 0xf8ddf827
    3b70:	ldmib	sp, {r2, sp, lr, pc}^
    3b74:	andlt	r2, r4, r2, lsl #6
    3b78:	bl	18d44c8 <strspn@plt+0x18d3238>
    3b7c:	ldrbmi	r0, [r0, -r3, asr #6]!
    3b80:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    3b84:	svclt	0x00082900
    3b88:	svclt	0x001c2800
    3b8c:	mvnscc	pc, pc, asr #32
    3b90:	rscscc	pc, pc, pc, asr #32
    3b94:	stmdalt	ip, {ip, sp, lr, pc}
    3b98:	stfeqd	f7, [r8], {173}	; 0xad
    3b9c:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    3ba0:			; <UNDEFINED> instruction: 0xf80cf000
    3ba4:	ldrd	pc, [r4], -sp
    3ba8:	movwcs	lr, #10717	; 0x29dd
    3bac:	ldrbmi	fp, [r0, -r4]!
    3bb0:			; <UNDEFINED> instruction: 0xf04fb502
    3bb4:			; <UNDEFINED> instruction: 0xf7fd0008
    3bb8:	vstrlt.16	s28, [r2, #-392]	; 0xfffffe78	; <UNPREDICTABLE>
    3bbc:	svclt	0x00084299
    3bc0:	push	{r4, r7, r9, lr}
    3bc4:			; <UNDEFINED> instruction: 0x46044ff0
    3bc8:	andcs	fp, r0, r8, lsr pc
    3bcc:			; <UNDEFINED> instruction: 0xf8dd460d
    3bd0:	svclt	0x0038c024
    3bd4:	cmnle	fp, #1048576	; 0x100000
    3bd8:			; <UNDEFINED> instruction: 0x46994690
    3bdc:			; <UNDEFINED> instruction: 0xf283fab3
    3be0:	rsbsle	r2, r0, r0, lsl #22
    3be4:			; <UNDEFINED> instruction: 0xf385fab5
    3be8:	rsble	r2, r8, r0, lsl #26
    3bec:			; <UNDEFINED> instruction: 0xf1a21ad2
    3bf0:	blx	247478 <strspn@plt+0x2461e8>
    3bf4:	blx	242804 <strspn@plt+0x241574>
    3bf8:			; <UNDEFINED> instruction: 0xf1c2f30e
    3bfc:	b	12c5884 <strspn@plt+0x12c45f4>
    3c00:	blx	a06814 <strspn@plt+0xa05584>
    3c04:	b	1300828 <strspn@plt+0x12ff598>
    3c08:	blx	20681c <strspn@plt+0x20558c>
    3c0c:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    3c10:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3c14:	andcs	fp, r0, ip, lsr pc
    3c18:	movwle	r4, #42497	; 0xa601
    3c1c:	bl	fed0bc28 <strspn@plt+0xfed0a998>
    3c20:	blx	4c50 <strspn@plt+0x39c0>
    3c24:	blx	840064 <strspn@plt+0x83edd4>
    3c28:	bl	198084c <strspn@plt+0x197f5bc>
    3c2c:	tstmi	r9, #46137344	; 0x2c00000
    3c30:	bcs	13e78 <strspn@plt+0x12be8>
    3c34:	b	13f7d2c <strspn@plt+0x13f6a9c>
    3c38:	b	13c5da8 <strspn@plt+0x13c4b18>
    3c3c:	b	12061b0 <strspn@plt+0x1204f20>
    3c40:	ldrmi	r7, [r6], -fp, asr #17
    3c44:	bl	fed3bc78 <strspn@plt+0xfed3a9e8>
    3c48:	bl	1944870 <strspn@plt+0x19435e0>
    3c4c:	ldmne	fp, {r0, r3, r9, fp}^
    3c50:	beq	2be980 <strspn@plt+0x2bd6f0>
    3c54:			; <UNDEFINED> instruction: 0xf14a1c5c
    3c58:	cfsh32cc	mvfx0, mvfx1, #0
    3c5c:	strbmi	sp, [sp, #-7]
    3c60:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3c64:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    3c68:	adfccsz	f4, f1, #5.0
    3c6c:	blx	178450 <strspn@plt+0x1771c0>
    3c70:	blx	941894 <strspn@plt+0x940604>
    3c74:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    3c78:	vseleq.f32	s30, s28, s11
    3c7c:	blx	94a084 <strspn@plt+0x948df4>
    3c80:	b	1101c90 <strspn@plt+0x1100a00>
    3c84:			; <UNDEFINED> instruction: 0xf1a2040e
    3c88:			; <UNDEFINED> instruction: 0xf1c20720
    3c8c:	blx	205514 <strspn@plt+0x204284>
    3c90:	blx	1408a0 <strspn@plt+0x13f610>
    3c94:	blx	1418b8 <strspn@plt+0x140628>
    3c98:	b	11004a8 <strspn@plt+0x10ff218>
    3c9c:	blx	9048c0 <strspn@plt+0x903630>
    3ca0:	bl	11814c0 <strspn@plt+0x1180230>
    3ca4:	teqmi	r3, #1073741824	; 0x40000000
    3ca8:	strbmi	r1, [r5], -r0, lsl #21
    3cac:	tsteq	r3, r1, ror #22
    3cb0:	svceq	0x0000f1bc
    3cb4:	stmib	ip, {r0, ip, lr, pc}^
    3cb8:	pop	{r8, sl, lr}
    3cbc:	blx	fed27c84 <strspn@plt+0xfed269f4>
    3cc0:	msrcc	CPSR_, #132, 6	; 0x10000002
    3cc4:	blx	fee3db14 <strspn@plt+0xfee3c884>
    3cc8:	blx	fed806f0 <strspn@plt+0xfed7f460>
    3ccc:	eorcc	pc, r0, #335544322	; 0x14000002
    3cd0:	orrle	r2, fp, r0, lsl #26
    3cd4:	svclt	0x0000e7f3
    3cd8:	mvnsmi	lr, #737280	; 0xb4000
    3cdc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3ce0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3ce4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3ce8:	stmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cec:	blne	1d94ee8 <strspn@plt+0x1d93c58>
    3cf0:	strhle	r1, [sl], -r6
    3cf4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3cf8:	svccc	0x0004f855
    3cfc:	strbmi	r3, [sl], -r1, lsl #8
    3d00:	ldrtmi	r4, [r8], -r1, asr #12
    3d04:	adcmi	r4, r6, #152, 14	; 0x2600000
    3d08:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3d0c:	svclt	0x000083f8
    3d10:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    3d14:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    3d18:	svclt	0x00004770
    3d1c:	tstcs	r0, r2, lsl #22
    3d20:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    3d24:	blt	5c1d20 <strspn@plt+0x5c0a90>
    3d28:	andeq	r1, r1, r0, ror #5

Disassembly of section .fini:

00003d2c <.fini>:
    3d2c:	push	{r3, lr}
    3d30:	pop	{r3, pc}
