{"&cites=12384643229494209104&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design":[{"title":"The gem5 simulator","url":"https://dl.acm.org/doi/abs/10.1145/2024716.2024718","authors":["N Binkert","N Binkert B Beckmann","N Binkert B Beckmann G Black","N Binkert B Beckmann G Black SK Reinhardt…"],"year":2011,"numCitations":3793,"pdf":"https://www.cse.wustl.edu/~roger/560M.f17/p1-binkert.pdf","citationUrl":"http://scholar.google.com/scholar?cites=5769943816602695435&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:C7eQqlT1ElAJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5769943816602695435&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"dl.acm.org","p":1,"exp":1596897539421},{"title":"A detailed and flexible cycle-accurate network-on-chip simulator","url":"https://ieeexplore.ieee.org/abstract/document/6557149/","authors":["N Jiang","N Jiang DU Becker","N Jiang DU Becker G Michelogiannakis…"],"year":2013,"numCitations":529,"pdf":"http://icn.kaist.ac.kr/~jjk12/papers/2013ISPASS.pdf","citationUrl":"http://scholar.google.com/scholar?cites=13688446621821311842&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:YhuOlK0h970J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13688446621821311842&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"DSENT-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling","url":"https://ieeexplore.ieee.org/abstract/document/6209280/","authors":["C Sun","C Sun CHO Chen","C Sun CHO Chen G Kurian","C Sun CHO Chen G Kurian L Wei…"],"year":2012,"numCitations":491,"pdf":"https://dspace.mit.edu/bitstream/handle/1721.1/85863/Agarwal_DSENT.pdf;sequence=1","citationUrl":"http://scholar.google.com/scholar?cites=13957838790894469400&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:GMFus200tMEJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13957838790894469400&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"Orion 2.0: A power-area simulator for interconnection networks","url":"https://ieeexplore.ieee.org/abstract/document/5728901/","authors":["AB Kahng","AB Kahng B Li","AB Kahng B Li LS Peh…"],"year":2011,"numCitations":272,"pdf":"https://dspace.mit.edu/bitstream/handle/1721.1/67492/peh_orion2.0apower.pdf?sequence=1","citationUrl":"http://scholar.google.com/scholar?cites=13422968541695079997&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:PXb6TsX2R7oJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13422968541695079997&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"DOS: A scalable optical switch for datacenters","url":"https://dl.acm.org/doi/abs/10.1145/1872007.1872037","authors":["X Ye","X Ye Y Yin","X Ye Y Yin SJB Yoo","X Ye Y Yin SJB Yoo P Mejia","X Ye Y Yin SJB Yoo P Mejia R Proietti…"],"year":2010,"numCitations":243,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.457.7401&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=2974222992704842983&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:56z4wg2QRikJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2974222992704842983&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"dl.acm.org"},{"title":"On-chip networks","url":"https://www.morganclaypool.com/doi/abs/10.2200/S00209ED1V01Y200907CAC008","authors":["NE Jerger","NE Jerger LS Peh"],"year":2009,"numCitations":207,"citationUrl":"http://scholar.google.com/scholar?cites=2169025052237593168&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:UHqLA8vsGR4J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2169025052237593168&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"morganclaypool.com"},{"title":"Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks","url":"https://ieeexplore.ieee.org/abstract/document/6307783/","authors":["B Cuesta","B Cuesta A Ros","B Cuesta A Ros ME Gómez…"],"year":2011,"numCitations":175,"pdf":"https://www.researchgate.net/profile/Alberto_Ros/publication/220771323_Increasing_the_effectiveness_of_directory_caches_by_deactivating_coherence_for_private_memory_blocks/links/0912f50be05208ce59000000/Increasing-the-effectiveness-of-directory-caches-by-deactivating-coherence-for-private-memory-blocks.pdf","citationUrl":"http://scholar.google.com/scholar?cites=16900614606984728975&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:j1EaF3ELi-oJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=16900614606984728975&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"Nord: Node-router decoupling for effective power-gating of on-chip routers","url":"https://ieeexplore.ieee.org/abstract/document/6493626/","authors":["L Chen","L Chen TM Pinkston"],"year":2012,"numCitations":151,"pdf":"https://resource.hpisys.com/seminar-papers/2014/paper/20140404_MICRO2012_NoRD%20Node-Router%20Decoupling%20for%20Effective%20Power-gating%20of%20On-Chip%20Routers.pdf","citationUrl":"http://scholar.google.com/scholar?cites=14297292602368686402&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:QnkBHt8vasYJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14297292602368686402&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"Cache coherence for GPU architectures","url":"https://ieeexplore.ieee.org/abstract/document/6522351/","authors":["I Singh","I Singh A Shriraman","I Singh A Shriraman WWL Fung…"],"year":2013,"numCitations":140,"pdf":"http://class.ece.iastate.edu/tyagi/cpre581/papers/HPCA13GPUCachecoherence.pdf","citationUrl":"http://scholar.google.com/scholar?cites=17244274505288844642&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:YgURaUz4T-8J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17244274505288844642&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"Complexity-effective multicore coherence","url":"https://dl.acm.org/doi/abs/10.1145/2370816.2370853","authors":["A Ros","A Ros S Kaxiras"],"year":2012,"numCitations":118,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.923.2034&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=11896203871067537555&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:k4CbVmTOF6UJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11896203871067537555&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"dl.acm.org"}]}