$date
	Fri Sep 12 01:17:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_bus_decoder $end
$var wire 4 ! enable [3:0] $end
$var reg 2 " addr [1:0] $end
$scope module uut $end
$var wire 2 # addr [1:0] $end
$var reg 4 $ enable [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#10
b10 !
b10 $
b1 "
b1 #
#20
b100 !
b100 $
b10 "
b10 #
#30
b1000 !
b1000 $
b11 "
b11 #
#40
b0 !
b0 $
bx "
bx #
#50
