# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/tb/compiled_NN" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/top/NVP_v1_constants.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/tb/test_package.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/top/NVP_v1_top.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/tb/compiled_NN/test_NN_package.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/compiled_NN/test_NN_package.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/interfaces/activation_buffer_control_interface.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/control/activation_buffer_read_control_backup.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/control/activation_buffer_write_control.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/buffers/activation_memory.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/axi/axi_memory_fsm.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/axi/axi_register_file_fsm.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/buffers/axis_fifo_v2.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/buffers/axis_fifo_v3.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/buffers/axis_fifo_v4.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/buffers/banked_line_buffer.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/post_processing/commit_stage.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/compressed_stream_decoding/compressed_stream_decoder.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/compressed_stream_decoding/compressed_stream_decoder_fsm.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/compressed_stream_decoding/compressed_stream_decoder_wrapper.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/post_processing/compression_router.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/post_processing/compression_routing_mesh.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/control/computation_control.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/interfaces/computation_control_interface.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/compute_unit/compute_unit.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/interfaces/control_and_stream_decoder_interface.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/control/control_memory.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/control/control_unit.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/interfaces/data_interfaces.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/control/delay_unit.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/control/dense_computation_control.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/control/execution_control.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/control/local_register_file_latching.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/buffers/on_chip_memory.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/post_processing/output_stage.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/compute_unit/pe_array_soft_mult.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/compute_unit/pe_backup.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/compute_unit/pe_row.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/post_processing/post_processing_compare.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/compute_unit/pre_compute_scheduler.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/control/pw_conv_data_setup.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/interfaces/register_file_interface.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/post_processing/routing_tree.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/axi/s_axi_bus.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/axi/s_axi_lite_bus.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/buffers/simple_dual_port_buffer.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/control/sparse_computation_control.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/control/sparse_conv_data_setup.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/control/stream_reader_control.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/interfaces/weight_buffer_control_interface.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/control/weight_buffer_write_control.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/buffers/weight_memory.sv" \
"../../../../generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/tb/NVP_v1_top_full_NN_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
