{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558278648798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558278648801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 17:10:48 2019 " "Processing started: Sun May 19 17:10:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558278648801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278648801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sw_proc -c sw_proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off sw_proc -c sw_proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278648802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558278649374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558278649374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_proc.v 1 1 " "Found 1 design units, including 1 entities, in source file sw_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sw_proc " "Found entity 1: sw_proc" {  } { { "sw_proc.v" "" { Text "D:/OneDrive/sw/sw_proc/sw_proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558278658752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278658752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AddSub addsub proc.v(26) " "Verilog HDL Declaration information at proc.v(26): object \"AddSub\" differs only in case from object \"addsub\" in the same scope" {  } { { "proc.v" "" { Text "D:/OneDrive/sw/sw_proc/proc.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558278658757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "D:/OneDrive/sw/sw_proc/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558278658758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278658758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "D:/OneDrive/sw/sw_proc/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558278658762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278658762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "D:/OneDrive/sw/sw_proc/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558278658767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278658767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file cu_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu_FSM " "Found entity 1: cu_FSM" {  } { { "cu_FSM.v" "" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558278658772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278658772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file add_sub_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unit " "Found entity 1: add_sub_unit" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558278658779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278658779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_multiplexers.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_multiplexers.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_multiplexers " "Found entity 1: proc_multiplexers" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558278658785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278658785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sw_proc " "Elaborating entity \"sw_proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558278658824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:p " "Elaborating entity \"proc\" for hierarchy \"proc:p\"" {  } { { "sw_proc.v" "p" { Text "D:/OneDrive/sw/sw_proc/sw_proc.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558278658826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unit proc:p\|add_sub_unit:addsub " "Elaborating entity \"add_sub_unit\" for hierarchy \"proc:p\|add_sub_unit:addsub\"" {  } { { "proc.v" "addsub" { Text "D:/OneDrive/sw/sw_proc/proc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558278658828 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow add_sub_unit.v(11) " "Verilog HDL Always Construct warning at add_sub_unit.v(11): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558278658829 "|sw_proc|proc:p|add_sub_unit:addsub"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry add_sub_unit.v(11) " "Verilog HDL Always Construct warning at add_sub_unit.v(11): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558278658829 "|sw_proc|proc:p|add_sub_unit:addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry add_sub_unit.v(11) " "Inferred latch for \"carry\" at add_sub_unit.v(11)" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278658829 "|sw_proc|proc:p|add_sub_unit:addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow add_sub_unit.v(11) " "Inferred latch for \"overflow\" at add_sub_unit.v(11)" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278658829 "|sw_proc|proc:p|add_sub_unit:addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:p\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:p\|regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "D:/OneDrive/sw/sw_proc/proc.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558278658831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu_FSM proc:p\|cu_FSM:cu " "Elaborating entity \"cu_FSM\" for hierarchy \"proc:p\|cu_FSM:cu\"" {  } { { "proc.v" "cu" { Text "D:/OneDrive/sw/sw_proc/proc.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558278658839 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ain cu_FSM.v(62) " "Verilog HDL Always Construct warning at cu_FSM.v(62): inferring latch(es) for variable \"Ain\", which holds its previous value in one or more paths through the always construct" {  } { { "cu_FSM.v" "" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558278658841 "|sw_proc|proc:p|cu_FSM:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ain cu_FSM.v(62) " "Inferred latch for \"Ain\" at cu_FSM.v(62)" {  } { { "cu_FSM.v" "" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278658842 "|sw_proc|proc:p|cu_FSM:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:p\|cu_FSM:cu\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:p\|cu_FSM:cu\|dec3to8:decX\"" {  } { { "cu_FSM.v" "decX" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558278658855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_multiplexers proc:p\|proc_multiplexers:multiplexers " "Elaborating entity \"proc_multiplexers\" for hierarchy \"proc:p\|proc_multiplexers:multiplexers\"" {  } { { "proc.v" "multiplexers" { Text "D:/OneDrive/sw/sw_proc/proc.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558278658859 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G proc_multiplexers.v(17) " "Verilog HDL Always Construct warning at proc_multiplexers.v(17): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278658860 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN proc_multiplexers.v(18) " "Verilog HDL Always Construct warning at proc_multiplexers.v(18): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278658860 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 proc_multiplexers.v(19) " "Verilog HDL Always Construct warning at proc_multiplexers.v(19): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278658860 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 proc_multiplexers.v(20) " "Verilog HDL Always Construct warning at proc_multiplexers.v(20): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278658860 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 proc_multiplexers.v(21) " "Verilog HDL Always Construct warning at proc_multiplexers.v(21): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278658860 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 proc_multiplexers.v(22) " "Verilog HDL Always Construct warning at proc_multiplexers.v(22): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278658861 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 proc_multiplexers.v(23) " "Verilog HDL Always Construct warning at proc_multiplexers.v(23): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278658861 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 proc_multiplexers.v(24) " "Verilog HDL Always Construct warning at proc_multiplexers.v(24): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278658861 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 proc_multiplexers.v(25) " "Verilog HDL Always Construct warning at proc_multiplexers.v(25): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278658861 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 proc_multiplexers.v(26) " "Verilog HDL Always Construct warning at proc_multiplexers.v(26): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278658861 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc_multiplexers.v(16) " "Verilog HDL Case Statement information at proc_multiplexers.v(16): all case item expressions in this case statement are onehot" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1558278658861 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558278659466 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|cu_FSM:cu\|I\[2\] " "Logic cell \"proc:p\|cu_FSM:cu\|I\[2\]\"" {  } { { "cu_FSM.v" "I\[2\]" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|cu_FSM:cu\|I\[1\] " "Logic cell \"proc:p\|cu_FSM:cu\|I\[1\]\"" {  } { { "cu_FSM.v" "I\[1\]" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|cu_FSM:cu\|I\[0\] " "Logic cell \"proc:p\|cu_FSM:cu\|I\[0\]\"" {  } { { "cu_FSM.v" "I\[0\]" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[0\] " "Logic cell \"proc:p\|R2\[0\]\"" {  } { { "proc.v" "R2\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[0\] " "Logic cell \"proc:p\|R4\[0\]\"" {  } { { "proc.v" "R4\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[0\] " "Logic cell \"proc:p\|R5\[0\]\"" {  } { { "proc.v" "R5\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[0\] " "Logic cell \"proc:p\|R6\[0\]\"" {  } { { "proc.v" "R6\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[0\] " "Logic cell \"proc:p\|R3\[0\]\"" {  } { { "proc.v" "R3\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[0\] " "Logic cell \"proc:p\|R7\[0\]\"" {  } { { "proc.v" "R7\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[0\] " "Logic cell \"proc:p\|R0\[0\]\"" {  } { { "proc.v" "R0\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[0\] " "Logic cell \"proc:p\|R1\[0\]\"" {  } { { "proc.v" "R1\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[1\] " "Logic cell \"proc:p\|R2\[1\]\"" {  } { { "proc.v" "R2\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[1\] " "Logic cell \"proc:p\|R4\[1\]\"" {  } { { "proc.v" "R4\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[1\] " "Logic cell \"proc:p\|R5\[1\]\"" {  } { { "proc.v" "R5\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[1\] " "Logic cell \"proc:p\|R6\[1\]\"" {  } { { "proc.v" "R6\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[1\] " "Logic cell \"proc:p\|R3\[1\]\"" {  } { { "proc.v" "R3\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[1\] " "Logic cell \"proc:p\|R7\[1\]\"" {  } { { "proc.v" "R7\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[1\] " "Logic cell \"proc:p\|R0\[1\]\"" {  } { { "proc.v" "R0\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[1\] " "Logic cell \"proc:p\|R1\[1\]\"" {  } { { "proc.v" "R1\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[2\] " "Logic cell \"proc:p\|R2\[2\]\"" {  } { { "proc.v" "R2\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[2\] " "Logic cell \"proc:p\|R4\[2\]\"" {  } { { "proc.v" "R4\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[2\] " "Logic cell \"proc:p\|R5\[2\]\"" {  } { { "proc.v" "R5\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[2\] " "Logic cell \"proc:p\|R6\[2\]\"" {  } { { "proc.v" "R6\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[2\] " "Logic cell \"proc:p\|R3\[2\]\"" {  } { { "proc.v" "R3\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[2\] " "Logic cell \"proc:p\|R7\[2\]\"" {  } { { "proc.v" "R7\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[2\] " "Logic cell \"proc:p\|R0\[2\]\"" {  } { { "proc.v" "R0\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[2\] " "Logic cell \"proc:p\|R1\[2\]\"" {  } { { "proc.v" "R1\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[3\] " "Logic cell \"proc:p\|R2\[3\]\"" {  } { { "proc.v" "R2\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[3\] " "Logic cell \"proc:p\|R4\[3\]\"" {  } { { "proc.v" "R4\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[3\] " "Logic cell \"proc:p\|R5\[3\]\"" {  } { { "proc.v" "R5\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[3\] " "Logic cell \"proc:p\|R6\[3\]\"" {  } { { "proc.v" "R6\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[3\] " "Logic cell \"proc:p\|R3\[3\]\"" {  } { { "proc.v" "R3\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[3\] " "Logic cell \"proc:p\|R7\[3\]\"" {  } { { "proc.v" "R7\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[3\] " "Logic cell \"proc:p\|R0\[3\]\"" {  } { { "proc.v" "R0\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[3\] " "Logic cell \"proc:p\|R1\[3\]\"" {  } { { "proc.v" "R1\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[4\] " "Logic cell \"proc:p\|R2\[4\]\"" {  } { { "proc.v" "R2\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[4\] " "Logic cell \"proc:p\|R4\[4\]\"" {  } { { "proc.v" "R4\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[4\] " "Logic cell \"proc:p\|R5\[4\]\"" {  } { { "proc.v" "R5\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[4\] " "Logic cell \"proc:p\|R6\[4\]\"" {  } { { "proc.v" "R6\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[4\] " "Logic cell \"proc:p\|R3\[4\]\"" {  } { { "proc.v" "R3\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[4\] " "Logic cell \"proc:p\|R7\[4\]\"" {  } { { "proc.v" "R7\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[4\] " "Logic cell \"proc:p\|R0\[4\]\"" {  } { { "proc.v" "R0\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[4\] " "Logic cell \"proc:p\|R1\[4\]\"" {  } { { "proc.v" "R1\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[5\] " "Logic cell \"proc:p\|R2\[5\]\"" {  } { { "proc.v" "R2\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[5\] " "Logic cell \"proc:p\|R4\[5\]\"" {  } { { "proc.v" "R4\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[5\] " "Logic cell \"proc:p\|R5\[5\]\"" {  } { { "proc.v" "R5\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[5\] " "Logic cell \"proc:p\|R6\[5\]\"" {  } { { "proc.v" "R6\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[5\] " "Logic cell \"proc:p\|R3\[5\]\"" {  } { { "proc.v" "R3\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[5\] " "Logic cell \"proc:p\|R7\[5\]\"" {  } { { "proc.v" "R7\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[5\] " "Logic cell \"proc:p\|R0\[5\]\"" {  } { { "proc.v" "R0\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[5\] " "Logic cell \"proc:p\|R1\[5\]\"" {  } { { "proc.v" "R1\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[6\] " "Logic cell \"proc:p\|R2\[6\]\"" {  } { { "proc.v" "R2\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[6\] " "Logic cell \"proc:p\|R4\[6\]\"" {  } { { "proc.v" "R4\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[6\] " "Logic cell \"proc:p\|R5\[6\]\"" {  } { { "proc.v" "R5\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[6\] " "Logic cell \"proc:p\|R6\[6\]\"" {  } { { "proc.v" "R6\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[6\] " "Logic cell \"proc:p\|R3\[6\]\"" {  } { { "proc.v" "R3\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[6\] " "Logic cell \"proc:p\|R7\[6\]\"" {  } { { "proc.v" "R7\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[6\] " "Logic cell \"proc:p\|R0\[6\]\"" {  } { { "proc.v" "R0\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[6\] " "Logic cell \"proc:p\|R1\[6\]\"" {  } { { "proc.v" "R1\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[7\] " "Logic cell \"proc:p\|R2\[7\]\"" {  } { { "proc.v" "R2\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[7\] " "Logic cell \"proc:p\|R4\[7\]\"" {  } { { "proc.v" "R4\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[7\] " "Logic cell \"proc:p\|R5\[7\]\"" {  } { { "proc.v" "R5\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[7\] " "Logic cell \"proc:p\|R6\[7\]\"" {  } { { "proc.v" "R6\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[7\] " "Logic cell \"proc:p\|R3\[7\]\"" {  } { { "proc.v" "R3\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[7\] " "Logic cell \"proc:p\|R7\[7\]\"" {  } { { "proc.v" "R7\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[7\] " "Logic cell \"proc:p\|R0\[7\]\"" {  } { { "proc.v" "R0\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[7\] " "Logic cell \"proc:p\|R1\[7\]\"" {  } { { "proc.v" "R1\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[8\] " "Logic cell \"proc:p\|R2\[8\]\"" {  } { { "proc.v" "R2\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[8\] " "Logic cell \"proc:p\|R4\[8\]\"" {  } { { "proc.v" "R4\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[8\] " "Logic cell \"proc:p\|R5\[8\]\"" {  } { { "proc.v" "R5\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[8\] " "Logic cell \"proc:p\|R6\[8\]\"" {  } { { "proc.v" "R6\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[8\] " "Logic cell \"proc:p\|R3\[8\]\"" {  } { { "proc.v" "R3\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[8\] " "Logic cell \"proc:p\|R7\[8\]\"" {  } { { "proc.v" "R7\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[8\] " "Logic cell \"proc:p\|R0\[8\]\"" {  } { { "proc.v" "R0\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[8\] " "Logic cell \"proc:p\|R1\[8\]\"" {  } { { "proc.v" "R1\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278659771 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1558278659771 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive/sw/sw_proc/output_files/sw_proc.map.smsg " "Generated suppressed messages file D:/OneDrive/sw/sw_proc/output_files/sw_proc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278659806 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558278659931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558278659931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "308 " "Implemented 308 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558278659999 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558278659999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "286 " "Implemented 286 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558278659999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558278659999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558278660033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 17:11:00 2019 " "Processing ended: Sun May 19 17:11:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558278660033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558278660033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558278660033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278660033 ""}
