module MUX_2TO1(i0,i1,s,o);
  input i0,i1,s;
  output o;
  wire w1,w2,w3;
  
  not n1(w1,s);
  and a1(w2,w1,i0);
  and a2(w3,s,i1);
  or o1(o,w2,w3);
endmodule