
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001276                       # Number of seconds simulated
sim_ticks                                  1275534500                       # Number of ticks simulated
final_tick                                 1275534500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133098                       # Simulator instruction rate (inst/s)
host_op_rate                                   223414                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               79369053                       # Simulator tick rate (ticks/s)
host_mem_usage                                 812724                       # Number of bytes of host memory used
host_seconds                                    16.07                       # Real time elapsed on the host
sim_insts                                     2139014                       # Number of instructions simulated
sim_ops                                       3590470                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           94848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          412544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             507392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        94848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94848                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7928                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           74359416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          323428335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             397787751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      74359416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         74359416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          74359416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         323428335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            397787751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7928                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 507392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  507392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1275432500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7928                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.211132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.675903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.013481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1292     49.60%     49.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          735     28.21%     77.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          215      8.25%     86.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          105      4.03%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           63      2.42%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           44      1.69%     94.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      0.84%     95.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      0.54%     95.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          115      4.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2605                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    135189000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               283839000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   39640000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17052.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35802.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       397.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    397.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5314                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     160876.96                       # Average gap between requests
system.mem_ctrls.pageHitRate                    67.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8646540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4565385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29623860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         100186320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             67339230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2208000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       469780320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        35286240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              717635895                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            562.615604                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1122052750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       917500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      42380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     91870000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     110050000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1030317000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 10017420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  5320590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                26982060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         100800960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             68973420                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3226080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       465553200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        34494240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          1775640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              717143610                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            562.229660                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1115867750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3338000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      42646000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      5097250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     89847500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     113630750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1020975000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  668139                       # Number of BP lookups
system.cpu.branchPred.condPredicted            668139                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             41519                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               483133                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25045                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4576                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          483133                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             239060                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           244073                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        17423                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   61                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1275534500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2551070                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             564677                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3665304                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      668139                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             264105                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1830378                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   83739                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          2                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  395                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3343                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           45                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    492744                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 11533                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2440840                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.553809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.389687                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1424537     58.36%     58.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    69680      2.85%     61.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    49011      2.01%     63.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    57727      2.37%     65.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   110915      4.54%     70.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    47596      1.95%     72.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   103797      4.25%     76.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    32482      1.33%     77.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   545095     22.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2440840                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.261905                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.436771                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   438554                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1115245                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    686400                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                158772                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  41869                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5850949                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  41869                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   508515                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  773876                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5674                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    762570                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                348336                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5650895                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4133                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 214368                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  12437                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  83162                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             7356167                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              14641237                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          9201120                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             10887                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4879972                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2476195                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                143                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            143                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    657436                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               688470                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              247161                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             19310                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6244                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5269840                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 764                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4627010                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              8427                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1680134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2709976                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            702                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2440840                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.895663                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.199051                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1109887     45.47%     45.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              188763      7.73%     53.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              264281     10.83%     64.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              322119     13.20%     77.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              191162      7.83%     85.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              144943      5.94%     91.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              120243      4.93%     95.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               63029      2.58%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               36413      1.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2440840                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   32858     56.75%     56.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     56.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     56.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    90      0.16%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  15000     25.91%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9926     17.14%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                13      0.02%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               10      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             24177      0.52%      0.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3732541     80.67%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4158      0.09%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44335      0.96%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3552      0.08%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               604102     13.06%     95.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              213235      4.61%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             751      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            159      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4627010                       # Type of FU issued
system.cpu.iq.rate                           1.813753                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       57897                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012513                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11751325                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6943450                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4468865                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9859                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               7413                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4582                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4655771                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4959                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            47001                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       250607                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          681                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          150                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        99335                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1391                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1182                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  41869                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  638310                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 27133                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5270604                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1642                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                688470                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               247161                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                325                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   5719                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 19595                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            150                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          11278                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        39730                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                51008                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4526718                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                584217                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            100292                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       786103                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   426069                       # Number of branches executed
system.cpu.iew.exec_stores                     201886                       # Number of stores executed
system.cpu.iew.exec_rate                     1.774439                       # Inst execution rate
system.cpu.iew.wb_sent                        4496682                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4473447                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3510402                       # num instructions producing a value
system.cpu.iew.wb_consumers                   6304858                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.753557                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.556777                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1680303                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             41769                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2193969                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.636518                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.392149                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1089926     49.68%     49.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       438042     19.97%     69.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       134489      6.13%     75.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       139799      6.37%     82.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        40777      1.86%     84.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        77960      3.55%     87.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       107218      4.89%     92.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        58227      2.65%     95.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       107531      4.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2193969                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2139014                       # Number of instructions committed
system.cpu.commit.committedOps                3590470                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         585689                       # Number of memory references committed
system.cpu.commit.loads                        437863                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     363902                       # Number of branches committed
system.cpu.commit.fp_insts                       3821                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   3573382                       # Number of committed integer instructions.
system.cpu.commit.function_calls                11063                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14348      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2941208     81.92%     82.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3465      0.10%     82.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            42978      1.20%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2782      0.08%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          437295     12.18%     95.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         147714      4.11%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          568      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          112      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3590470                       # Class of committed instruction
system.cpu.commit.bw_lim_events                107531                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7357211                       # The number of ROB reads
system.cpu.rob.rob_writes                    10790992                       # The number of ROB writes
system.cpu.timesIdled                             960                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          110230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2139014                       # Number of Instructions Simulated
system.cpu.committedOps                       3590470                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.192638                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.192638                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.838477                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.838477                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  7041247                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3934514                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7633                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3893                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2293383                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1889416                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1724003                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              8557                       # number of replacements
system.cpu.dcache.tags.tagsinuse           965.506260                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              649893                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9581                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.831437                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         388556500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   965.506260                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.942877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.942877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          522                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1360779                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1360779                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       503602                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          503602                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       146286                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         146286                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        649888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           649888                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       649888                       # number of overall hits
system.cpu.dcache.overall_hits::total          649888                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        24163                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24163                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1548                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1548                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        25711                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          25711                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        25711                       # number of overall misses
system.cpu.dcache.overall_misses::total         25711                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1602784500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1602784500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    108415996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    108415996                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1711200496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1711200496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1711200496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1711200496                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       527765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       527765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       147834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       147834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       675599                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       675599                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       675599                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       675599                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.045784                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045784                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010471                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010471                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.038057                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038057                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.038057                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038057                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66332.181434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66332.181434                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70036.173127                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70036.173127                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 66555.190230                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66555.190230                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 66555.190230                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66555.190230                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27219                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           82                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               408                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.713235                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           82                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         1989                       # number of writebacks
system.cpu.dcache.writebacks::total              1989                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        16116                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16116                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        16127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        16127                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16127                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         8047                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8047                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1537                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1537                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         9584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         9584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9584                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    504290500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    504290500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    106195996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    106195996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    610486496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    610486496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    610486496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    610486496                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.015247                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015247                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014186                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014186                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014186                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014186                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62668.137194                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62668.137194                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 69093.035784                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69093.035784                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 63698.507513                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63698.507513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 63698.507513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63698.507513                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1503                       # number of replacements
system.cpu.icache.tags.tagsinuse           445.661365                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              490074                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2012                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            243.575547                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   445.661365                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.870432                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.870432                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            987499                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           987499                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       490080                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          490080                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        490080                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           490080                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       490080                       # number of overall hits
system.cpu.icache.overall_hits::total          490080                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2663                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2663                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2663                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2663                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2663                       # number of overall misses
system.cpu.icache.overall_misses::total          2663                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    173943000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    173943000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    173943000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    173943000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    173943000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    173943000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       492743                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       492743                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       492743                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       492743                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       492743                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       492743                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.005404                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005404                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.005404                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005404                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.005404                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005404                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65318.437852                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65318.437852                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 65318.437852                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65318.437852                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 65318.437852                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65318.437852                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          969                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    80.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1503                       # number of writebacks
system.cpu.icache.writebacks::total              1503                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          649                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          649                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          649                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          649                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          649                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          649                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2014                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2014                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2014                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2014                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2014                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2014                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    135310500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    135310500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    135310500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    135310500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    135310500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    135310500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004087                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 67184.955313                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67184.955313                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 67184.955313                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67184.955313                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67184.955313                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67184.955313                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  4718.571692                       # Cycle average of tags in use
system.l2.tags.total_refs                       13698                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7928                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.727800                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        656.564885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4062.006808                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.020037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.123963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.143999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7928                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          569                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3399                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.241943                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    180976                       # Number of tag accesses
system.l2.tags.data_accesses                   180976                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         1989                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1989                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1487                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1487                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                344                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   344                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             521                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                521                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2791                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   521                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  3135                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3656                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  521                       # number of overall hits
system.l2.overall_hits::cpu.data                 3135                       # number of overall hits
system.l2.overall_hits::total                    3656                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             1190                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1190                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1487                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1487                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         5256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5256                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1487                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6446                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7933                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1487                       # number of overall misses
system.l2.overall_misses::cpu.data               6446                       # number of overall misses
system.l2.overall_misses::total                  7933                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    100187500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     100187500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    126765500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    126765500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    462654500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    462654500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     126765500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     562842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        689607500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    126765500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    562842000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       689607500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         1989                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1989                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1487                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1487                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2008                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2008                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         8047                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8047                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2008                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              9581                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11589                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2008                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             9581                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11589                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.775750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.775750                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.740538                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.740538                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.653163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.653163                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.740538                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.672790                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.684528                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.740538                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.672790                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.684528                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 84191.176471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84191.176471                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 85249.159381                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85249.159381                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88024.067732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88024.067732                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 85249.159381                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 87316.475334                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86928.967604                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 85249.159381                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 87316.475334                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86928.967604                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data         1190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1190                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1483                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1483                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         5256                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5256                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           6446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7929                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          6446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7929                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     88287500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     88287500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    111618500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    111618500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    410094500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    410094500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    111618500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    498382000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    610000500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    111618500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    498382000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    610000500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.775750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.775750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.738546                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.738546                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.653163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.653163                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.738546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.672790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.684183                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.738546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.672790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.684183                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74191.176471                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74191.176471                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 75265.340526                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75265.340526                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78024.067732                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78024.067732                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 75265.340526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 77316.475334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76932.841468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 75265.340526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 77316.475334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76932.841468                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          7928                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6738                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1190                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1190                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6738                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        15856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        15856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       507392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       507392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  507392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7928                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7928    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7928                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9610500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42356500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        21658                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        10067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1275534500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             10060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1989                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1503                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6568                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1534                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1534                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2014                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8047                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        27725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 33249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       224640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       740480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 965120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               6                       # Total snoops (count)
system.tol2bus.snoopTraffic                       384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            11598                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002500                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049944                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11569     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     29      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              11598                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           14321000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3021995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          14373499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
