

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Mon Mar 16 18:02:56 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d_b2b
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      6.34|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2064637|  2064637|  2064637|  2064637|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2064635|  2064635|        28|          1|          1|  2064609|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 30
* Pipeline: 1
  Pipeline-0: II = 1, D = 28, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	30  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	2  / true
30 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_31 (3)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_p2_mul1_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_32 (4)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecMemCore(i128* %p_mul_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_33 (5)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i32* %p_p2_mul1_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_34 (6)  [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i128* %p_mul_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_35 (7)  [1/1] 1.59ns  loc: hls_target.cpp:160
newFuncRoot:4  br label %.preheader38


 <State 2>: 3.15ns
ST_2: indvar_flatten (9)  [1/1] 0.00ns
.preheader38:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader38.preheader ]

ST_2: exitcond_flatten (10)  [1/1] 3.15ns
.preheader38:1  %exitcond_flatten = icmp eq i21 %indvar_flatten, -32543

ST_2: indvar_flatten_next (11)  [1/1] 2.59ns
.preheader38:2  %indvar_flatten_next = add i21 %indvar_flatten, 1

ST_2: StgValue_39 (12)  [1/1] 0.00ns
.preheader38:3  br i1 %exitcond_flatten, label %.preheader37.exitStub, label %.preheader38.preheader


 <State 3>: 2.45ns
ST_3: tmp_value_V (17)  [1/1] 2.45ns  loc: hls_target.cpp:168
.preheader38.preheader:3  %tmp_value_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %p_mul_stencil_stream_V_value_V)

ST_3: p_381 (18)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:168
.preheader38.preheader:4  %p_381 = trunc i128 %tmp_value_V to i32

ST_3: p_mul_stencil_value_0 (21)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:168
.preheader38.preheader:7  %p_mul_stencil_value_0 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %tmp_value_V, i32 32, i32 63)

ST_3: p_mul_stencil_value_0_1 (24)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:168
.preheader38.preheader:10  %p_mul_stencil_value_0_1 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %tmp_value_V, i32 64, i32 95)

ST_3: p_mul_stencil_value_0_2 (27)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:168
.preheader38.preheader:13  %p_mul_stencil_value_0_2 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %tmp_value_V, i32 96, i32 127)


 <State 4>: 6.34ns
ST_4: p_382 (19)  [8/8] 6.34ns  loc: hls_target.cpp:176
.preheader38.preheader:5  %p_382 = sitofp i32 %p_381 to float

ST_4: p_391 (22)  [8/8] 6.34ns  loc: hls_target.cpp:186
.preheader38.preheader:8  %p_391 = sitofp i32 %p_mul_stencil_value_0 to float

ST_4: p_400 (25)  [8/8] 6.34ns  loc: hls_target.cpp:196
.preheader38.preheader:11  %p_400 = sitofp i32 %p_mul_stencil_value_0_1 to float

ST_4: p_409 (28)  [8/8] 6.34ns  loc: hls_target.cpp:206
.preheader38.preheader:14  %p_409 = sitofp i32 %p_mul_stencil_value_0_2 to float


 <State 5>: 6.34ns
ST_5: p_382 (19)  [7/8] 6.34ns  loc: hls_target.cpp:176
.preheader38.preheader:5  %p_382 = sitofp i32 %p_381 to float

ST_5: p_391 (22)  [7/8] 6.34ns  loc: hls_target.cpp:186
.preheader38.preheader:8  %p_391 = sitofp i32 %p_mul_stencil_value_0 to float

ST_5: p_400 (25)  [7/8] 6.34ns  loc: hls_target.cpp:196
.preheader38.preheader:11  %p_400 = sitofp i32 %p_mul_stencil_value_0_1 to float

ST_5: p_409 (28)  [7/8] 6.34ns  loc: hls_target.cpp:206
.preheader38.preheader:14  %p_409 = sitofp i32 %p_mul_stencil_value_0_2 to float


 <State 6>: 6.34ns
ST_6: p_382 (19)  [6/8] 6.34ns  loc: hls_target.cpp:176
.preheader38.preheader:5  %p_382 = sitofp i32 %p_381 to float

ST_6: p_391 (22)  [6/8] 6.34ns  loc: hls_target.cpp:186
.preheader38.preheader:8  %p_391 = sitofp i32 %p_mul_stencil_value_0 to float

ST_6: p_400 (25)  [6/8] 6.34ns  loc: hls_target.cpp:196
.preheader38.preheader:11  %p_400 = sitofp i32 %p_mul_stencil_value_0_1 to float

ST_6: p_409 (28)  [6/8] 6.34ns  loc: hls_target.cpp:206
.preheader38.preheader:14  %p_409 = sitofp i32 %p_mul_stencil_value_0_2 to float


 <State 7>: 6.34ns
ST_7: p_382 (19)  [5/8] 6.34ns  loc: hls_target.cpp:176
.preheader38.preheader:5  %p_382 = sitofp i32 %p_381 to float

ST_7: p_391 (22)  [5/8] 6.34ns  loc: hls_target.cpp:186
.preheader38.preheader:8  %p_391 = sitofp i32 %p_mul_stencil_value_0 to float

ST_7: p_400 (25)  [5/8] 6.34ns  loc: hls_target.cpp:196
.preheader38.preheader:11  %p_400 = sitofp i32 %p_mul_stencil_value_0_1 to float

ST_7: p_409 (28)  [5/8] 6.34ns  loc: hls_target.cpp:206
.preheader38.preheader:14  %p_409 = sitofp i32 %p_mul_stencil_value_0_2 to float


 <State 8>: 6.34ns
ST_8: p_382 (19)  [4/8] 6.34ns  loc: hls_target.cpp:176
.preheader38.preheader:5  %p_382 = sitofp i32 %p_381 to float

ST_8: p_391 (22)  [4/8] 6.34ns  loc: hls_target.cpp:186
.preheader38.preheader:8  %p_391 = sitofp i32 %p_mul_stencil_value_0 to float

ST_8: p_400 (25)  [4/8] 6.34ns  loc: hls_target.cpp:196
.preheader38.preheader:11  %p_400 = sitofp i32 %p_mul_stencil_value_0_1 to float

ST_8: p_409 (28)  [4/8] 6.34ns  loc: hls_target.cpp:206
.preheader38.preheader:14  %p_409 = sitofp i32 %p_mul_stencil_value_0_2 to float


 <State 9>: 6.34ns
ST_9: p_382 (19)  [3/8] 6.34ns  loc: hls_target.cpp:176
.preheader38.preheader:5  %p_382 = sitofp i32 %p_381 to float

ST_9: p_391 (22)  [3/8] 6.34ns  loc: hls_target.cpp:186
.preheader38.preheader:8  %p_391 = sitofp i32 %p_mul_stencil_value_0 to float

ST_9: p_400 (25)  [3/8] 6.34ns  loc: hls_target.cpp:196
.preheader38.preheader:11  %p_400 = sitofp i32 %p_mul_stencil_value_0_1 to float

ST_9: p_409 (28)  [3/8] 6.34ns  loc: hls_target.cpp:206
.preheader38.preheader:14  %p_409 = sitofp i32 %p_mul_stencil_value_0_2 to float


 <State 10>: 6.34ns
ST_10: p_382 (19)  [2/8] 6.34ns  loc: hls_target.cpp:176
.preheader38.preheader:5  %p_382 = sitofp i32 %p_381 to float

ST_10: p_391 (22)  [2/8] 6.34ns  loc: hls_target.cpp:186
.preheader38.preheader:8  %p_391 = sitofp i32 %p_mul_stencil_value_0 to float

ST_10: p_400 (25)  [2/8] 6.34ns  loc: hls_target.cpp:196
.preheader38.preheader:11  %p_400 = sitofp i32 %p_mul_stencil_value_0_1 to float

ST_10: p_409 (28)  [2/8] 6.34ns  loc: hls_target.cpp:206
.preheader38.preheader:14  %p_409 = sitofp i32 %p_mul_stencil_value_0_2 to float


 <State 11>: 6.34ns
ST_11: p_382 (19)  [1/8] 6.34ns  loc: hls_target.cpp:176
.preheader38.preheader:5  %p_382 = sitofp i32 %p_381 to float

ST_11: p_391 (22)  [1/8] 6.34ns  loc: hls_target.cpp:186
.preheader38.preheader:8  %p_391 = sitofp i32 %p_mul_stencil_value_0 to float

ST_11: p_400 (25)  [1/8] 6.34ns  loc: hls_target.cpp:196
.preheader38.preheader:11  %p_400 = sitofp i32 %p_mul_stencil_value_0_1 to float

ST_11: p_409 (28)  [1/8] 6.34ns  loc: hls_target.cpp:206
.preheader38.preheader:14  %p_409 = sitofp i32 %p_mul_stencil_value_0_2 to float


 <State 12>: 4.44ns
ST_12: p_383 (20)  [2/2] 4.44ns  loc: hls_target.cpp:177
.preheader38.preheader:6  %p_383 = fpext float %p_382 to double

ST_12: p_392 (23)  [2/2] 4.44ns  loc: hls_target.cpp:187
.preheader38.preheader:9  %p_392 = fpext float %p_391 to double

ST_12: p_401 (26)  [2/2] 4.44ns  loc: hls_target.cpp:197
.preheader38.preheader:12  %p_401 = fpext float %p_400 to double

ST_12: p_410 (29)  [2/2] 4.44ns  loc: hls_target.cpp:207
.preheader38.preheader:15  %p_410 = fpext float %p_409 to double


 <State 13>: 4.44ns
ST_13: p_383 (20)  [1/2] 4.44ns  loc: hls_target.cpp:177
.preheader38.preheader:6  %p_383 = fpext float %p_382 to double

ST_13: p_392 (23)  [1/2] 4.44ns  loc: hls_target.cpp:187
.preheader38.preheader:9  %p_392 = fpext float %p_391 to double

ST_13: p_401 (26)  [1/2] 4.44ns  loc: hls_target.cpp:197
.preheader38.preheader:12  %p_401 = fpext float %p_400 to double

ST_13: p_410 (29)  [1/2] 4.44ns  loc: hls_target.cpp:207
.preheader38.preheader:15  %p_410 = fpext float %p_409 to double


 <State 14>: 4.32ns
ST_14: p_384 (30)  [10/10] 4.32ns  loc: hls_target.cpp:178
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

ST_14: p_393 (55)  [10/10] 4.32ns  loc: hls_target.cpp:188
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

ST_14: p_402 (82)  [10/10] 4.32ns  loc: hls_target.cpp:198
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

ST_14: p_411 (107)  [10/10] 4.32ns  loc: hls_target.cpp:208
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02


 <State 15>: 4.32ns
ST_15: p_384 (30)  [9/10] 4.32ns  loc: hls_target.cpp:178
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

ST_15: p_393 (55)  [9/10] 4.32ns  loc: hls_target.cpp:188
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

ST_15: p_402 (82)  [9/10] 4.32ns  loc: hls_target.cpp:198
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

ST_15: p_411 (107)  [9/10] 4.32ns  loc: hls_target.cpp:208
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02


 <State 16>: 4.32ns
ST_16: p_384 (30)  [8/10] 4.32ns  loc: hls_target.cpp:178
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

ST_16: p_393 (55)  [8/10] 4.32ns  loc: hls_target.cpp:188
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

ST_16: p_402 (82)  [8/10] 4.32ns  loc: hls_target.cpp:198
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

ST_16: p_411 (107)  [8/10] 4.32ns  loc: hls_target.cpp:208
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02


 <State 17>: 4.32ns
ST_17: p_384 (30)  [7/10] 4.32ns  loc: hls_target.cpp:178
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

ST_17: p_393 (55)  [7/10] 4.32ns  loc: hls_target.cpp:188
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

ST_17: p_402 (82)  [7/10] 4.32ns  loc: hls_target.cpp:198
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

ST_17: p_411 (107)  [7/10] 4.32ns  loc: hls_target.cpp:208
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02


 <State 18>: 4.32ns
ST_18: p_384 (30)  [6/10] 4.32ns  loc: hls_target.cpp:178
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

ST_18: p_393 (55)  [6/10] 4.32ns  loc: hls_target.cpp:188
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

ST_18: p_402 (82)  [6/10] 4.32ns  loc: hls_target.cpp:198
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

ST_18: p_411 (107)  [6/10] 4.32ns  loc: hls_target.cpp:208
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02


 <State 19>: 4.32ns
ST_19: p_384 (30)  [5/10] 4.32ns  loc: hls_target.cpp:178
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

ST_19: p_393 (55)  [5/10] 4.32ns  loc: hls_target.cpp:188
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

ST_19: p_402 (82)  [5/10] 4.32ns  loc: hls_target.cpp:198
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

ST_19: p_411 (107)  [5/10] 4.32ns  loc: hls_target.cpp:208
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02


 <State 20>: 4.32ns
ST_20: p_384 (30)  [4/10] 4.32ns  loc: hls_target.cpp:178
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

ST_20: p_393 (55)  [4/10] 4.32ns  loc: hls_target.cpp:188
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

ST_20: p_402 (82)  [4/10] 4.32ns  loc: hls_target.cpp:198
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

ST_20: p_411 (107)  [4/10] 4.32ns  loc: hls_target.cpp:208
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02


 <State 21>: 4.32ns
ST_21: p_384 (30)  [3/10] 4.32ns  loc: hls_target.cpp:178
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

ST_21: p_393 (55)  [3/10] 4.32ns  loc: hls_target.cpp:188
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

ST_21: p_402 (82)  [3/10] 4.32ns  loc: hls_target.cpp:198
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

ST_21: p_411 (107)  [3/10] 4.32ns  loc: hls_target.cpp:208
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02


 <State 22>: 4.32ns
ST_22: p_384 (30)  [2/10] 4.32ns  loc: hls_target.cpp:178
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

ST_22: p_393 (55)  [2/10] 4.32ns  loc: hls_target.cpp:188
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

ST_22: p_402 (82)  [2/10] 4.32ns  loc: hls_target.cpp:198
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

ST_22: p_411 (107)  [2/10] 4.32ns  loc: hls_target.cpp:208
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02


 <State 23>: 4.32ns
ST_23: p_384 (30)  [1/10] 4.32ns  loc: hls_target.cpp:178
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

ST_23: p_393 (55)  [1/10] 4.32ns  loc: hls_target.cpp:188
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

ST_23: p_402 (82)  [1/10] 4.32ns  loc: hls_target.cpp:198
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

ST_23: p_411 (107)  [1/10] 4.32ns  loc: hls_target.cpp:208
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02


 <State 24>: 4.40ns
ST_24: p_Val2_5 (31)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179
.preheader38.preheader:17  %p_Val2_5 = bitcast double %p_384 to i64

ST_24: p_Result_s (32)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179
.preheader38.preheader:18  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_5, i32 63)

ST_24: loc_V (33)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179
.preheader38.preheader:19  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_5, i32 52, i32 62) nounwind

ST_24: loc_V_2 (34)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179
.preheader38.preheader:20  %loc_V_2 = trunc i64 %p_Val2_5 to i52

ST_24: tmp_i_i_cast_i (37)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179
.preheader38.preheader:23  %tmp_i_i_cast_i = zext i11 %loc_V to i12

ST_24: sh_assign (38)  [1/1] 2.33ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179
.preheader38.preheader:24  %sh_assign = add i12 -1023, %tmp_i_i_cast_i

ST_24: isNeg (39)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179
.preheader38.preheader:25  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

ST_24: tmp_8_i_i (40)  [1/1] 2.33ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179
.preheader38.preheader:26  %tmp_8_i_i = sub i11 1023, %loc_V

ST_24: tmp_8_i_cast_i (41)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179
.preheader38.preheader:27  %tmp_8_i_cast_i = sext i11 %tmp_8_i_i to i12

ST_24: sh_assign_2 (42)  [1/1] 2.07ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179
.preheader38.preheader:28  %sh_assign_2 = select i1 %isNeg, i12 %tmp_8_i_cast_i, i12 %sh_assign

ST_24: p_Val2_s (56)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189
.preheader38.preheader:42  %p_Val2_s = bitcast double %p_393 to i64

ST_24: p_Result_4 (57)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189
.preheader38.preheader:43  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

ST_24: loc_V_3 (58)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189
.preheader38.preheader:44  %loc_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

ST_24: loc_V_4 (59)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189
.preheader38.preheader:45  %loc_V_4 = trunc i64 %p_Val2_s to i52

ST_24: tmp_i_i_cast_i9 (62)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189
.preheader38.preheader:48  %tmp_i_i_cast_i9 = zext i11 %loc_V_3 to i12

ST_24: sh_assign_3 (63)  [1/1] 2.33ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189
.preheader38.preheader:49  %sh_assign_3 = add i12 -1023, %tmp_i_i_cast_i9

ST_24: isNeg_1 (64)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189
.preheader38.preheader:50  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_3, i32 11)

ST_24: tmp_8_i_i1 (65)  [1/1] 2.33ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189
.preheader38.preheader:51  %tmp_8_i_i1 = sub i11 1023, %loc_V_3

ST_24: tmp_8_i_cast_i1 (66)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189
.preheader38.preheader:52  %tmp_8_i_cast_i1 = sext i11 %tmp_8_i_i1 to i12

ST_24: sh_assign_4 (67)  [1/1] 2.07ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189
.preheader38.preheader:53  %sh_assign_4 = select i1 %isNeg_1, i12 %tmp_8_i_cast_i1, i12 %sh_assign_3

ST_24: p_Val2_17 (83)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199
.preheader38.preheader:69  %p_Val2_17 = bitcast double %p_402 to i64

ST_24: loc_V_5 (85)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199
.preheader38.preheader:71  %loc_V_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_17, i32 52, i32 62) nounwind

ST_24: loc_V_6 (86)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199
.preheader38.preheader:72  %loc_V_6 = trunc i64 %p_Val2_17 to i52

ST_24: tmp_i_i_cast_i1 (89)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199
.preheader38.preheader:75  %tmp_i_i_cast_i1 = zext i11 %loc_V_5 to i12

ST_24: sh_assign_5 (90)  [1/1] 2.33ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199
.preheader38.preheader:76  %sh_assign_5 = add i12 -1023, %tmp_i_i_cast_i1

ST_24: isNeg_2 (91)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199
.preheader38.preheader:77  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_5, i32 11)

ST_24: tmp_8_i_i2 (92)  [1/1] 2.33ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199
.preheader38.preheader:78  %tmp_8_i_i2 = sub i11 1023, %loc_V_5

ST_24: tmp_8_i_cast_i2 (93)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199
.preheader38.preheader:79  %tmp_8_i_cast_i2 = sext i11 %tmp_8_i_i2 to i12

ST_24: sh_assign_6 (94)  [1/1] 2.07ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199
.preheader38.preheader:80  %sh_assign_6 = select i1 %isNeg_2, i12 %tmp_8_i_cast_i2, i12 %sh_assign_5

ST_24: p_Val2_21 (108)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209
.preheader38.preheader:94  %p_Val2_21 = bitcast double %p_411 to i64

ST_24: loc_V_7 (110)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209
.preheader38.preheader:96  %loc_V_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_21, i32 52, i32 62) nounwind

ST_24: loc_V_8 (111)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209
.preheader38.preheader:97  %loc_V_8 = trunc i64 %p_Val2_21 to i52

ST_24: tmp_i_i_cast_i2 (114)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209
.preheader38.preheader:100  %tmp_i_i_cast_i2 = zext i11 %loc_V_7 to i12

ST_24: sh_assign_7 (115)  [1/1] 2.33ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209
.preheader38.preheader:101  %sh_assign_7 = add i12 -1023, %tmp_i_i_cast_i2

ST_24: isNeg_3 (116)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209
.preheader38.preheader:102  %isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_7, i32 11)

ST_24: tmp_8_i_i3 (117)  [1/1] 2.33ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209
.preheader38.preheader:103  %tmp_8_i_i3 = sub i11 1023, %loc_V_7

ST_24: tmp_8_i_cast_i3 (118)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209
.preheader38.preheader:104  %tmp_8_i_cast_i3 = sext i11 %tmp_8_i_i3 to i12

ST_24: sh_assign_8 (119)  [1/1] 2.07ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209
.preheader38.preheader:105  %sh_assign_8 = select i1 %isNeg_3, i12 %tmp_8_i_cast_i3, i12 %sh_assign_7


 <State 25>: 4.61ns
ST_25: tmp_i_i (35)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179
.preheader38.preheader:21  %tmp_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_2, i1 false)

ST_25: tmp_i_cast_i (36)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179 (grouped into LUT with out node p_Val2_7)
.preheader38.preheader:22  %tmp_i_cast_i = zext i54 %tmp_i_i to i137

ST_25: sh_assign_2_i_cast_i (43)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179
.preheader38.preheader:29  %sh_assign_2_i_cast_i = sext i12 %sh_assign_2 to i32

ST_25: tmp_9_i_i (44)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179 (grouped into LUT with out node p_Val2_7)
.preheader38.preheader:30  %tmp_9_i_i = zext i32 %sh_assign_2_i_cast_i to i137

ST_25: tmp_9_i_cast_i (45)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179 (grouped into LUT with out node p_Val2_7)
.preheader38.preheader:31  %tmp_9_i_cast_i = zext i32 %sh_assign_2_i_cast_i to i54

ST_25: tmp_10_i_i (46)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179 (grouped into LUT with out node p_Val2_7)
.preheader38.preheader:32  %tmp_10_i_i = lshr i54 %tmp_i_i, %tmp_9_i_cast_i

ST_25: tmp_11_i_i (47)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179 (grouped into LUT with out node p_Val2_7)
.preheader38.preheader:33  %tmp_11_i_i = shl i137 %tmp_i_cast_i, %tmp_9_i_i

ST_25: tmp_17 (48)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179 (grouped into LUT with out node p_Val2_7)
.preheader38.preheader:34  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_10_i_i, i32 53)

ST_25: tmp_7 (49)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179 (grouped into LUT with out node p_Val2_7)
.preheader38.preheader:35  %tmp_7 = zext i1 %tmp_17 to i31

ST_25: tmp_8 (50)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179 (grouped into LUT with out node p_Val2_7)
.preheader38.preheader:36  %tmp_8 = call i31 @_ssdm_op_PartSelect.i31.i137.i32.i32(i137 %tmp_11_i_i, i32 53, i32 83)

ST_25: p_Val2_7 (51)  [1/1] 4.61ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179 (out node of the LUT)
.preheader38.preheader:37  %p_Val2_7 = select i1 %isNeg, i31 %tmp_7, i31 %tmp_8

ST_25: tmp_i_i7 (60)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189
.preheader38.preheader:46  %tmp_i_i7 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_4, i1 false)

ST_25: tmp_i_cast_i8 (61)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189 (grouped into LUT with out node p_Val2_15)
.preheader38.preheader:47  %tmp_i_cast_i8 = zext i54 %tmp_i_i7 to i137

ST_25: sh_assign_2_i_cast_i_1 (68)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189
.preheader38.preheader:54  %sh_assign_2_i_cast_i_1 = sext i12 %sh_assign_4 to i32

ST_25: tmp_9_i_i1 (69)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189 (grouped into LUT with out node p_Val2_15)
.preheader38.preheader:55  %tmp_9_i_i1 = zext i32 %sh_assign_2_i_cast_i_1 to i137

ST_25: tmp_9_i_cast_i1 (70)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189 (grouped into LUT with out node p_Val2_15)
.preheader38.preheader:56  %tmp_9_i_cast_i1 = zext i32 %sh_assign_2_i_cast_i_1 to i54

ST_25: tmp_10_i_i1 (71)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189 (grouped into LUT with out node p_Val2_15)
.preheader38.preheader:57  %tmp_10_i_i1 = lshr i54 %tmp_i_i7, %tmp_9_i_cast_i1

ST_25: tmp_11_i_i1 (72)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189 (grouped into LUT with out node p_Val2_15)
.preheader38.preheader:58  %tmp_11_i_i1 = shl i137 %tmp_i_cast_i8, %tmp_9_i_i1

ST_25: tmp_26 (73)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189 (grouped into LUT with out node p_Val2_15)
.preheader38.preheader:59  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_10_i_i1, i32 53)

ST_25: tmp_s (74)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189 (grouped into LUT with out node p_Val2_15)
.preheader38.preheader:60  %tmp_s = zext i1 %tmp_26 to i31

ST_25: tmp_2 (75)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189 (grouped into LUT with out node p_Val2_15)
.preheader38.preheader:61  %tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i137.i32.i32(i137 %tmp_11_i_i1, i32 53, i32 83)

ST_25: p_Val2_15 (76)  [1/1] 4.61ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189 (out node of the LUT)
.preheader38.preheader:62  %p_Val2_15 = select i1 %isNeg_1, i31 %tmp_s, i31 %tmp_2

ST_25: tmp_27 (77)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189
.preheader38.preheader:63  %tmp_27 = trunc i31 %p_Val2_15 to i30

ST_25: tmp_28 (79)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189
.preheader38.preheader:65  %tmp_28 = trunc i31 %p_Val2_15 to i30

ST_25: tmp_i_i1 (87)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199
.preheader38.preheader:73  %tmp_i_i1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_6, i1 false)

ST_25: tmp_i_cast_i1 (88)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199 (grouped into LUT with out node p_Val2_19)
.preheader38.preheader:74  %tmp_i_cast_i1 = zext i54 %tmp_i_i1 to i137

ST_25: sh_assign_2_i_cast_i_2 (95)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199
.preheader38.preheader:81  %sh_assign_2_i_cast_i_2 = sext i12 %sh_assign_6 to i32

ST_25: tmp_9_i_i2 (96)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199 (grouped into LUT with out node p_Val2_19)
.preheader38.preheader:82  %tmp_9_i_i2 = zext i32 %sh_assign_2_i_cast_i_2 to i137

ST_25: tmp_9_i_cast_i2 (97)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199 (grouped into LUT with out node p_Val2_19)
.preheader38.preheader:83  %tmp_9_i_cast_i2 = zext i32 %sh_assign_2_i_cast_i_2 to i54

ST_25: tmp_10_i_i2 (98)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199 (grouped into LUT with out node p_Val2_19)
.preheader38.preheader:84  %tmp_10_i_i2 = lshr i54 %tmp_i_i1, %tmp_9_i_cast_i2

ST_25: tmp_11_i_i2 (99)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199 (grouped into LUT with out node p_Val2_19)
.preheader38.preheader:85  %tmp_11_i_i2 = shl i137 %tmp_i_cast_i1, %tmp_9_i_i2

ST_25: tmp_32 (100)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199 (grouped into LUT with out node p_Val2_19)
.preheader38.preheader:86  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_10_i_i2, i32 53)

ST_25: tmp_4 (101)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199 (grouped into LUT with out node p_Val2_19)
.preheader38.preheader:87  %tmp_4 = zext i1 %tmp_32 to i31

ST_25: tmp_5 (102)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199 (grouped into LUT with out node p_Val2_19)
.preheader38.preheader:88  %tmp_5 = call i31 @_ssdm_op_PartSelect.i31.i137.i32.i32(i137 %tmp_11_i_i2, i32 53, i32 83)

ST_25: p_Val2_19 (103)  [1/1] 4.61ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199 (out node of the LUT)
.preheader38.preheader:89  %p_Val2_19 = select i1 %isNeg_2, i31 %tmp_4, i31 %tmp_5

ST_25: tmp_i_i2 (112)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209
.preheader38.preheader:98  %tmp_i_i2 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_8, i1 false)

ST_25: tmp_i_cast_i2 (113)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209 (grouped into LUT with out node p_Val2_23)
.preheader38.preheader:99  %tmp_i_cast_i2 = zext i54 %tmp_i_i2 to i137

ST_25: sh_assign_2_i_cast_i_3 (120)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209
.preheader38.preheader:106  %sh_assign_2_i_cast_i_3 = sext i12 %sh_assign_8 to i32

ST_25: tmp_9_i_i3 (121)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209 (grouped into LUT with out node p_Val2_23)
.preheader38.preheader:107  %tmp_9_i_i3 = zext i32 %sh_assign_2_i_cast_i_3 to i137

ST_25: tmp_9_i_cast_i3 (122)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209 (grouped into LUT with out node p_Val2_23)
.preheader38.preheader:108  %tmp_9_i_cast_i3 = zext i32 %sh_assign_2_i_cast_i_3 to i54

ST_25: tmp_10_i_i3 (123)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209 (grouped into LUT with out node p_Val2_23)
.preheader38.preheader:109  %tmp_10_i_i3 = lshr i54 %tmp_i_i2, %tmp_9_i_cast_i3

ST_25: tmp_11_i_i3 (124)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209 (grouped into LUT with out node p_Val2_23)
.preheader38.preheader:110  %tmp_11_i_i3 = shl i137 %tmp_i_cast_i2, %tmp_9_i_i3

ST_25: tmp_36 (125)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209 (grouped into LUT with out node p_Val2_23)
.preheader38.preheader:111  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_10_i_i3, i32 53)

ST_25: tmp_9 (126)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209 (grouped into LUT with out node p_Val2_23)
.preheader38.preheader:112  %tmp_9 = zext i1 %tmp_36 to i31

ST_25: tmp_10 (127)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209 (grouped into LUT with out node p_Val2_23)
.preheader38.preheader:113  %tmp_10 = call i31 @_ssdm_op_PartSelect.i31.i137.i32.i32(i137 %tmp_11_i_i3, i32 53, i32 83)

ST_25: p_Val2_23 (128)  [1/1] 4.61ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209 (out node of the LUT)
.preheader38.preheader:114  %p_Val2_23 = select i1 %isNeg_3, i31 %tmp_9, i31 %tmp_10


 <State 26>: 4.89ns
ST_26: tmp_13_i_i (52)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:472->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179
.preheader38.preheader:38  %tmp_13_i_i = zext i31 %p_Val2_7 to i32

ST_26: tmp_16_i_i (53)  [1/1] 2.86ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179
.preheader38.preheader:39  %tmp_16_i_i = sub nsw i32 0, %tmp_13_i_i

ST_26: tmp_16_i_i1 (78)  [1/1] 2.82ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189
.preheader38.preheader:64  %tmp_16_i_i1 = sub i30 0, %tmp_27

ST_26: tmp_3 (80)  [1/1] 2.07ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:189
.preheader38.preheader:66  %tmp_3 = select i1 %p_Result_4, i30 %tmp_16_i_i1, i30 %tmp_28

ST_26: tmp_16_i_i2 (104)  [1/1] 2.86ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199
.preheader38.preheader:90  %tmp_16_i_i2 = sub i31 0, %p_Val2_19

ST_26: tmp_13_i_i3 (129)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:472->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209
.preheader38.preheader:115  %tmp_13_i_i3 = zext i31 %p_Val2_23 to i32

ST_26: tmp_16_i_i3 (130)  [1/1] 2.86ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209
.preheader38.preheader:116  %tmp_16_i_i3 = sub nsw i32 0, %tmp_13_i_i3


 <State 27>: 2.90ns
ST_27: p_Val2_26 (54)  [1/1] 2.07ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:179
.preheader38.preheader:40  %p_Val2_26 = select i1 %p_Result_s, i32 %tmp_16_i_i, i32 %tmp_13_i_i

ST_27: p_Result_5 (84)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199 (grouped into LUT with out node tmp5)
.preheader38.preheader:70  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_17, i32 63)

ST_27: tmp_6 (105)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:199 (grouped into LUT with out node tmp5)
.preheader38.preheader:91  %tmp_6 = select i1 %p_Result_5, i31 %tmp_16_i_i2, i31 %p_Val2_19

ST_27: p_405 (106)  [1/1] 0.00ns  loc: hls_target.cpp:201 (grouped into LUT with out node tmp5)
.preheader38.preheader:92  %p_405 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_6, i1 false)

ST_27: p_Result_6 (109)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209 (grouped into LUT with out node tmp5)
.preheader38.preheader:95  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_21, i32 63)

ST_27: p_Val2_27 (131)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->hls_target.cpp:209 (grouped into LUT with out node tmp5)
.preheader38.preheader:117  %p_Val2_27 = select i1 %p_Result_6, i32 %tmp_16_i_i3, i32 %tmp_13_i_i3

ST_27: tmp5 (133)  [1/1] 2.90ns  loc: hls_target.cpp:212 (out node of the LUT)
.preheader38.preheader:119  %tmp5 = add i32 %p_405, %p_Val2_27


 <State 28>: 4.37ns
ST_28: p_396 (81)  [1/1] 0.00ns  loc: hls_target.cpp:191
.preheader38.preheader:67  %p_396 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_3, i2 0)

ST_28: tmp (132)  [1/1] 2.19ns  loc: hls_target.cpp:212
.preheader38.preheader:118  %tmp = add i32 %p_396, %p_Val2_26

ST_28: p_415 (134)  [1/1] 2.19ns  loc: hls_target.cpp:212
.preheader38.preheader:120  %p_415 = add nsw i32 %tmp5, %tmp


 <State 29>: 2.45ns
ST_29: empty (14)  [1/1] 0.00ns
.preheader38.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2064609, i64 2064609, i64 2064609)

ST_29: tmp_1 (15)  [1/1] 0.00ns  loc: hls_target.cpp:163
.preheader38.preheader:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

ST_29: StgValue_228 (16)  [1/1] 0.00ns  loc: hls_target.cpp:164
.preheader38.preheader:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_29: StgValue_229 (135)  [1/1] 2.45ns  loc: hls_target.cpp:214
.preheader38.preheader:121  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %p_p2_mul1_stencil_stream_V_value_V, i32 %p_415)

ST_29: empty_124 (136)  [1/1] 0.00ns  loc: hls_target.cpp:216
.preheader38.preheader:122  %empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1)

ST_29: StgValue_231 (137)  [1/1] 0.00ns  loc: hls_target.cpp:162
.preheader38.preheader:123  br label %.preheader38


 <State 30>: 0.00ns
ST_30: StgValue_232 (139)  [1/1] 0.00ns
.preheader37.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_mul_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_p2_mul1_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_31             (specmemcore      ) [ 0000000000000000000000000000000]
StgValue_32             (specmemcore      ) [ 0000000000000000000000000000000]
StgValue_33             (specinterface    ) [ 0000000000000000000000000000000]
StgValue_34             (specinterface    ) [ 0000000000000000000000000000000]
StgValue_35             (br               ) [ 0111111111111111111111111111110]
indvar_flatten          (phi              ) [ 0010000000000000000000000000000]
exitcond_flatten        (icmp             ) [ 0011111111111111111111111111110]
indvar_flatten_next     (add              ) [ 0111111111111111111111111111110]
StgValue_39             (br               ) [ 0000000000000000000000000000000]
tmp_value_V             (read             ) [ 0000000000000000000000000000000]
p_381                   (trunc            ) [ 0010111111110000000000000000000]
p_mul_stencil_value_0   (partselect       ) [ 0010111111110000000000000000000]
p_mul_stencil_value_0_1 (partselect       ) [ 0010111111110000000000000000000]
p_mul_stencil_value_0_2 (partselect       ) [ 0010111111110000000000000000000]
p_382                   (sitofp           ) [ 0010000000001100000000000000000]
p_391                   (sitofp           ) [ 0010000000001100000000000000000]
p_400                   (sitofp           ) [ 0010000000001100000000000000000]
p_409                   (sitofp           ) [ 0010000000001100000000000000000]
p_383                   (fpext            ) [ 0010000000000011111111110000000]
p_392                   (fpext            ) [ 0010000000000011111111110000000]
p_401                   (fpext            ) [ 0010000000000011111111110000000]
p_410                   (fpext            ) [ 0010000000000011111111110000000]
p_384                   (dmul             ) [ 0010000000000000000000001000000]
p_393                   (dmul             ) [ 0010000000000000000000001000000]
p_402                   (dmul             ) [ 0010000000000000000000001000000]
p_411                   (dmul             ) [ 0010000000000000000000001000000]
p_Val2_5                (bitcast          ) [ 0000000000000000000000000000000]
p_Result_s              (bitselect        ) [ 0010000000000000000000000111000]
loc_V                   (partselect       ) [ 0000000000000000000000000000000]
loc_V_2                 (trunc            ) [ 0010000000000000000000000100000]
tmp_i_i_cast_i          (zext             ) [ 0000000000000000000000000000000]
sh_assign               (add              ) [ 0000000000000000000000000000000]
isNeg                   (bitselect        ) [ 0010000000000000000000000100000]
tmp_8_i_i               (sub              ) [ 0000000000000000000000000000000]
tmp_8_i_cast_i          (sext             ) [ 0000000000000000000000000000000]
sh_assign_2             (select           ) [ 0010000000000000000000000100000]
p_Val2_s                (bitcast          ) [ 0000000000000000000000000000000]
p_Result_4              (bitselect        ) [ 0010000000000000000000000110000]
loc_V_3                 (partselect       ) [ 0000000000000000000000000000000]
loc_V_4                 (trunc            ) [ 0010000000000000000000000100000]
tmp_i_i_cast_i9         (zext             ) [ 0000000000000000000000000000000]
sh_assign_3             (add              ) [ 0000000000000000000000000000000]
isNeg_1                 (bitselect        ) [ 0010000000000000000000000100000]
tmp_8_i_i1              (sub              ) [ 0000000000000000000000000000000]
tmp_8_i_cast_i1         (sext             ) [ 0000000000000000000000000000000]
sh_assign_4             (select           ) [ 0010000000000000000000000100000]
p_Val2_17               (bitcast          ) [ 0010000000000000000000000111000]
loc_V_5                 (partselect       ) [ 0000000000000000000000000000000]
loc_V_6                 (trunc            ) [ 0010000000000000000000000100000]
tmp_i_i_cast_i1         (zext             ) [ 0000000000000000000000000000000]
sh_assign_5             (add              ) [ 0000000000000000000000000000000]
isNeg_2                 (bitselect        ) [ 0010000000000000000000000100000]
tmp_8_i_i2              (sub              ) [ 0000000000000000000000000000000]
tmp_8_i_cast_i2         (sext             ) [ 0000000000000000000000000000000]
sh_assign_6             (select           ) [ 0010000000000000000000000100000]
p_Val2_21               (bitcast          ) [ 0010000000000000000000000111000]
loc_V_7                 (partselect       ) [ 0000000000000000000000000000000]
loc_V_8                 (trunc            ) [ 0010000000000000000000000100000]
tmp_i_i_cast_i2         (zext             ) [ 0000000000000000000000000000000]
sh_assign_7             (add              ) [ 0000000000000000000000000000000]
isNeg_3                 (bitselect        ) [ 0010000000000000000000000100000]
tmp_8_i_i3              (sub              ) [ 0000000000000000000000000000000]
tmp_8_i_cast_i3         (sext             ) [ 0000000000000000000000000000000]
sh_assign_8             (select           ) [ 0010000000000000000000000100000]
tmp_i_i                 (bitconcatenate   ) [ 0000000000000000000000000000000]
tmp_i_cast_i            (zext             ) [ 0000000000000000000000000000000]
sh_assign_2_i_cast_i    (sext             ) [ 0000000000000000000000000000000]
tmp_9_i_i               (zext             ) [ 0000000000000000000000000000000]
tmp_9_i_cast_i          (zext             ) [ 0000000000000000000000000000000]
tmp_10_i_i              (lshr             ) [ 0000000000000000000000000000000]
tmp_11_i_i              (shl              ) [ 0000000000000000000000000000000]
tmp_17                  (bitselect        ) [ 0000000000000000000000000000000]
tmp_7                   (zext             ) [ 0000000000000000000000000000000]
tmp_8                   (partselect       ) [ 0000000000000000000000000000000]
p_Val2_7                (select           ) [ 0010000000000000000000000010000]
tmp_i_i7                (bitconcatenate   ) [ 0000000000000000000000000000000]
tmp_i_cast_i8           (zext             ) [ 0000000000000000000000000000000]
sh_assign_2_i_cast_i_1  (sext             ) [ 0000000000000000000000000000000]
tmp_9_i_i1              (zext             ) [ 0000000000000000000000000000000]
tmp_9_i_cast_i1         (zext             ) [ 0000000000000000000000000000000]
tmp_10_i_i1             (lshr             ) [ 0000000000000000000000000000000]
tmp_11_i_i1             (shl              ) [ 0000000000000000000000000000000]
tmp_26                  (bitselect        ) [ 0000000000000000000000000000000]
tmp_s                   (zext             ) [ 0000000000000000000000000000000]
tmp_2                   (partselect       ) [ 0000000000000000000000000000000]
p_Val2_15               (select           ) [ 0000000000000000000000000000000]
tmp_27                  (trunc            ) [ 0010000000000000000000000010000]
tmp_28                  (trunc            ) [ 0010000000000000000000000010000]
tmp_i_i1                (bitconcatenate   ) [ 0000000000000000000000000000000]
tmp_i_cast_i1           (zext             ) [ 0000000000000000000000000000000]
sh_assign_2_i_cast_i_2  (sext             ) [ 0000000000000000000000000000000]
tmp_9_i_i2              (zext             ) [ 0000000000000000000000000000000]
tmp_9_i_cast_i2         (zext             ) [ 0000000000000000000000000000000]
tmp_10_i_i2             (lshr             ) [ 0000000000000000000000000000000]
tmp_11_i_i2             (shl              ) [ 0000000000000000000000000000000]
tmp_32                  (bitselect        ) [ 0000000000000000000000000000000]
tmp_4                   (zext             ) [ 0000000000000000000000000000000]
tmp_5                   (partselect       ) [ 0000000000000000000000000000000]
p_Val2_19               (select           ) [ 0010000000000000000000000011000]
tmp_i_i2                (bitconcatenate   ) [ 0000000000000000000000000000000]
tmp_i_cast_i2           (zext             ) [ 0000000000000000000000000000000]
sh_assign_2_i_cast_i_3  (sext             ) [ 0000000000000000000000000000000]
tmp_9_i_i3              (zext             ) [ 0000000000000000000000000000000]
tmp_9_i_cast_i3         (zext             ) [ 0000000000000000000000000000000]
tmp_10_i_i3             (lshr             ) [ 0000000000000000000000000000000]
tmp_11_i_i3             (shl              ) [ 0000000000000000000000000000000]
tmp_36                  (bitselect        ) [ 0000000000000000000000000000000]
tmp_9                   (zext             ) [ 0000000000000000000000000000000]
tmp_10                  (partselect       ) [ 0000000000000000000000000000000]
p_Val2_23               (select           ) [ 0010000000000000000000000010000]
tmp_13_i_i              (zext             ) [ 0010000000000000000000000001000]
tmp_16_i_i              (sub              ) [ 0010000000000000000000000001000]
tmp_16_i_i1             (sub              ) [ 0000000000000000000000000000000]
tmp_3                   (select           ) [ 0010000000000000000000000001100]
tmp_16_i_i2             (sub              ) [ 0010000000000000000000000001000]
tmp_13_i_i3             (zext             ) [ 0010000000000000000000000001000]
tmp_16_i_i3             (sub              ) [ 0010000000000000000000000001000]
p_Val2_26               (select           ) [ 0010000000000000000000000000100]
p_Result_5              (bitselect        ) [ 0000000000000000000000000000000]
tmp_6                   (select           ) [ 0000000000000000000000000000000]
p_405                   (bitconcatenate   ) [ 0000000000000000000000000000000]
p_Result_6              (bitselect        ) [ 0000000000000000000000000000000]
p_Val2_27               (select           ) [ 0000000000000000000000000000000]
tmp5                    (add              ) [ 0010000000000000000000000000100]
p_396                   (bitconcatenate   ) [ 0000000000000000000000000000000]
tmp                     (add              ) [ 0000000000000000000000000000000]
p_415                   (add              ) [ 0010000000000000000000000000010]
empty                   (speclooptripcount) [ 0000000000000000000000000000000]
tmp_1                   (specregionbegin  ) [ 0000000000000000000000000000000]
StgValue_228            (specpipeline     ) [ 0000000000000000000000000000000]
StgValue_229            (write            ) [ 0000000000000000000000000000000]
empty_124               (specregionend    ) [ 0000000000000000000000000000000]
StgValue_231            (br               ) [ 0111111111111111111111111111110]
StgValue_232            (ret              ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_mul_stencil_stream_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mul_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_p2_mul1_stencil_stream_V_value_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_p2_mul1_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_value_V_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="128" slack="0"/>
<pin id="104" dir="0" index="1" bw="128" slack="0"/>
<pin id="105" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="StgValue_229_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="1"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_229/29 "/>
</bind>
</comp>

<comp id="115" class="1005" name="indvar_flatten_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="21" slack="1"/>
<pin id="117" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="indvar_flatten_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="21" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="p_382/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="p_391/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="p_400/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="p_409/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="p_383/12 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="p_392/12 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="p_401/12 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="p_410/12 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="1"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="p_384/14 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="1"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="p_393/14 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="p_402/14 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="1"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="p_411/14 "/>
</bind>
</comp>

<comp id="170" class="1004" name="exitcond_flatten_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="21" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvar_flatten_next_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="21" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_381_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="128" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_381/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_mul_stencil_value_0_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="128" slack="0"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="0" index="3" bw="7" slack="0"/>
<pin id="191" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_mul_stencil_value_0/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_mul_stencil_value_0_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="128" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="0" index="3" bw="8" slack="0"/>
<pin id="201" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_mul_stencil_value_0_1/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_mul_stencil_value_0_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="128" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="0" index="3" bw="8" slack="0"/>
<pin id="211" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_mul_stencil_value_0_2/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_Val2_5_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_5/24 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_Result_s_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="64" slack="0"/>
<pin id="222" dir="0" index="2" bw="7" slack="0"/>
<pin id="223" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/24 "/>
</bind>
</comp>

<comp id="227" class="1004" name="loc_V_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="0" index="2" bw="7" slack="0"/>
<pin id="231" dir="0" index="3" bw="7" slack="0"/>
<pin id="232" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/24 "/>
</bind>
</comp>

<comp id="237" class="1004" name="loc_V_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_2/24 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_i_i_cast_i_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast_i/24 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sh_assign_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="11" slack="0"/>
<pin id="248" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/24 "/>
</bind>
</comp>

<comp id="251" class="1004" name="isNeg_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="12" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/24 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_8_i_i_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="0" index="1" bw="11" slack="0"/>
<pin id="262" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8_i_i/24 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_8_i_cast_i_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_i_cast_i/24 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sh_assign_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="11" slack="0"/>
<pin id="272" dir="0" index="2" bw="12" slack="0"/>
<pin id="273" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_2/24 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_Val2_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/24 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_Result_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/24 "/>
</bind>
</comp>

<comp id="288" class="1004" name="loc_V_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="0" index="2" bw="7" slack="0"/>
<pin id="292" dir="0" index="3" bw="7" slack="0"/>
<pin id="293" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_3/24 "/>
</bind>
</comp>

<comp id="298" class="1004" name="loc_V_4_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_4/24 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_i_i_cast_i9_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="0"/>
<pin id="304" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast_i9/24 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sh_assign_3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="11" slack="0"/>
<pin id="309" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_3/24 "/>
</bind>
</comp>

<comp id="312" class="1004" name="isNeg_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="12" slack="0"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/24 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_8_i_i1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="0" index="1" bw="11" slack="0"/>
<pin id="323" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8_i_i1/24 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_8_i_cast_i1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="0"/>
<pin id="328" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_i_cast_i1/24 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sh_assign_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="11" slack="0"/>
<pin id="333" dir="0" index="2" bw="12" slack="0"/>
<pin id="334" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_4/24 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_Val2_17_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_17/24 "/>
</bind>
</comp>

<comp id="341" class="1004" name="loc_V_5_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="0" index="2" bw="7" slack="0"/>
<pin id="345" dir="0" index="3" bw="7" slack="0"/>
<pin id="346" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_5/24 "/>
</bind>
</comp>

<comp id="351" class="1004" name="loc_V_6_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_6/24 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_i_i_cast_i1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="0"/>
<pin id="357" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast_i1/24 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sh_assign_5_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="0"/>
<pin id="361" dir="0" index="1" bw="11" slack="0"/>
<pin id="362" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_5/24 "/>
</bind>
</comp>

<comp id="365" class="1004" name="isNeg_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="12" slack="0"/>
<pin id="368" dir="0" index="2" bw="5" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/24 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_8_i_i2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="0" index="1" bw="11" slack="0"/>
<pin id="376" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8_i_i2/24 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_8_i_cast_i2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="0"/>
<pin id="381" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_i_cast_i2/24 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sh_assign_6_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="11" slack="0"/>
<pin id="386" dir="0" index="2" bw="12" slack="0"/>
<pin id="387" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_6/24 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_Val2_21_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_21/24 "/>
</bind>
</comp>

<comp id="394" class="1004" name="loc_V_7_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="11" slack="0"/>
<pin id="396" dir="0" index="1" bw="64" slack="0"/>
<pin id="397" dir="0" index="2" bw="7" slack="0"/>
<pin id="398" dir="0" index="3" bw="7" slack="0"/>
<pin id="399" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_7/24 "/>
</bind>
</comp>

<comp id="404" class="1004" name="loc_V_8_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_8/24 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_i_i_cast_i2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast_i2/24 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sh_assign_7_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="11" slack="0"/>
<pin id="414" dir="0" index="1" bw="11" slack="0"/>
<pin id="415" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_7/24 "/>
</bind>
</comp>

<comp id="418" class="1004" name="isNeg_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="12" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_3/24 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_8_i_i3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="0"/>
<pin id="428" dir="0" index="1" bw="11" slack="0"/>
<pin id="429" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8_i_i3/24 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_8_i_cast_i3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="11" slack="0"/>
<pin id="434" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_i_cast_i3/24 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sh_assign_8_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="11" slack="0"/>
<pin id="439" dir="0" index="2" bw="12" slack="0"/>
<pin id="440" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_8/24 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_i_i_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="54" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="52" slack="1"/>
<pin id="448" dir="0" index="3" bw="1" slack="0"/>
<pin id="449" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_i/25 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_i_cast_i_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="54" slack="0"/>
<pin id="455" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_i/25 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sh_assign_2_i_cast_i_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="12" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_2_i_cast_i/25 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_9_i_i_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="12" slack="0"/>
<pin id="462" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i_i/25 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_9_i_cast_i_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="0"/>
<pin id="466" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i_cast_i/25 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_10_i_i_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="54" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_10_i_i/25 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_11_i_i_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="54" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_11_i_i/25 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_17_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="54" slack="0"/>
<pin id="483" dir="0" index="2" bw="7" slack="0"/>
<pin id="484" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/25 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_7_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/25 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_8_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="31" slack="0"/>
<pin id="494" dir="0" index="1" bw="137" slack="0"/>
<pin id="495" dir="0" index="2" bw="7" slack="0"/>
<pin id="496" dir="0" index="3" bw="8" slack="0"/>
<pin id="497" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/25 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_Val2_7_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="31" slack="0"/>
<pin id="506" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/25 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_i_i7_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="54" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="52" slack="1"/>
<pin id="513" dir="0" index="3" bw="1" slack="0"/>
<pin id="514" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_i7/25 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_i_cast_i8_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="54" slack="0"/>
<pin id="520" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_i8/25 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sh_assign_2_i_cast_i_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_2_i_cast_i_1/25 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_9_i_i1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="12" slack="0"/>
<pin id="527" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i_i1/25 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_9_i_cast_i1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="12" slack="0"/>
<pin id="531" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i_cast_i1/25 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_10_i_i1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="54" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_10_i_i1/25 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_11_i_i1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="54" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_11_i_i1/25 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_26_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="54" slack="0"/>
<pin id="548" dir="0" index="2" bw="7" slack="0"/>
<pin id="549" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/25 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_s_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="31" slack="0"/>
<pin id="559" dir="0" index="1" bw="137" slack="0"/>
<pin id="560" dir="0" index="2" bw="7" slack="0"/>
<pin id="561" dir="0" index="3" bw="8" slack="0"/>
<pin id="562" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/25 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_Val2_15_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="0" index="2" bw="31" slack="0"/>
<pin id="571" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_15/25 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_27_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="31" slack="0"/>
<pin id="576" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/25 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_28_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="31" slack="0"/>
<pin id="580" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/25 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_i_i1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="54" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="0" index="2" bw="52" slack="1"/>
<pin id="586" dir="0" index="3" bw="1" slack="0"/>
<pin id="587" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_i1/25 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_i_cast_i1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="54" slack="0"/>
<pin id="593" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_i1/25 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sh_assign_2_i_cast_i_2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="12" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_2_i_cast_i_2/25 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_9_i_i2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="12" slack="0"/>
<pin id="600" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i_i2/25 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_9_i_cast_i2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="12" slack="0"/>
<pin id="604" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i_cast_i2/25 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_10_i_i2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="54" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_10_i_i2/25 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_11_i_i2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="54" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_11_i_i2/25 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_32_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="54" slack="0"/>
<pin id="621" dir="0" index="2" bw="7" slack="0"/>
<pin id="622" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/25 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_4_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/25 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_5_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="31" slack="0"/>
<pin id="632" dir="0" index="1" bw="137" slack="0"/>
<pin id="633" dir="0" index="2" bw="7" slack="0"/>
<pin id="634" dir="0" index="3" bw="8" slack="0"/>
<pin id="635" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/25 "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_Val2_19_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="0" index="2" bw="31" slack="0"/>
<pin id="644" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_19/25 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_i_i2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="54" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="0" index="2" bw="52" slack="1"/>
<pin id="651" dir="0" index="3" bw="1" slack="0"/>
<pin id="652" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_i2/25 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_i_cast_i2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="54" slack="0"/>
<pin id="658" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_i2/25 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sh_assign_2_i_cast_i_3_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="12" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_2_i_cast_i_3/25 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_9_i_i3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="12" slack="0"/>
<pin id="665" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i_i3/25 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_9_i_cast_i3_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="12" slack="0"/>
<pin id="669" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i_cast_i3/25 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_10_i_i3_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="54" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_10_i_i3/25 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_11_i_i3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="54" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_11_i_i3/25 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_36_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="54" slack="0"/>
<pin id="686" dir="0" index="2" bw="7" slack="0"/>
<pin id="687" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/25 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_9_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/25 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_10_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="31" slack="0"/>
<pin id="697" dir="0" index="1" bw="137" slack="0"/>
<pin id="698" dir="0" index="2" bw="7" slack="0"/>
<pin id="699" dir="0" index="3" bw="8" slack="0"/>
<pin id="700" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/25 "/>
</bind>
</comp>

<comp id="705" class="1004" name="p_Val2_23_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="0" index="2" bw="31" slack="0"/>
<pin id="709" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_23/25 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_13_i_i_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="31" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_i_i/26 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_16_i_i_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="31" slack="0"/>
<pin id="718" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16_i_i/26 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_16_i_i1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="30" slack="1"/>
<pin id="724" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16_i_i1/26 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_3_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="2"/>
<pin id="728" dir="0" index="1" bw="30" slack="0"/>
<pin id="729" dir="0" index="2" bw="30" slack="1"/>
<pin id="730" dir="1" index="3" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/26 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_16_i_i2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="31" slack="1"/>
<pin id="735" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16_i_i2/26 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_13_i_i3_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="31" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_i_i3/26 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_16_i_i3_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="31" slack="0"/>
<pin id="743" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16_i_i3/26 "/>
</bind>
</comp>

<comp id="746" class="1004" name="p_Val2_26_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="3"/>
<pin id="748" dir="0" index="1" bw="32" slack="1"/>
<pin id="749" dir="0" index="2" bw="31" slack="1"/>
<pin id="750" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_26/27 "/>
</bind>
</comp>

<comp id="751" class="1004" name="p_Result_5_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="64" slack="3"/>
<pin id="754" dir="0" index="2" bw="7" slack="0"/>
<pin id="755" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/27 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_6_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="31" slack="1"/>
<pin id="761" dir="0" index="2" bw="31" slack="2"/>
<pin id="762" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/27 "/>
</bind>
</comp>

<comp id="764" class="1004" name="p_405_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="0" index="1" bw="31" slack="0"/>
<pin id="767" dir="0" index="2" bw="1" slack="0"/>
<pin id="768" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_405/27 "/>
</bind>
</comp>

<comp id="772" class="1004" name="p_Result_6_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="64" slack="3"/>
<pin id="775" dir="0" index="2" bw="7" slack="0"/>
<pin id="776" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/27 "/>
</bind>
</comp>

<comp id="779" class="1004" name="p_Val2_27_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="1"/>
<pin id="782" dir="0" index="2" bw="31" slack="1"/>
<pin id="783" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_27/27 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp5_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="0"/>
<pin id="788" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/27 "/>
</bind>
</comp>

<comp id="791" class="1004" name="p_396_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="0" index="1" bw="30" slack="2"/>
<pin id="794" dir="0" index="2" bw="1" slack="0"/>
<pin id="795" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_396/28 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="1"/>
<pin id="801" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/28 "/>
</bind>
</comp>

<comp id="803" class="1004" name="p_415_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="0" index="1" bw="32" slack="0"/>
<pin id="806" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_415/28 "/>
</bind>
</comp>

<comp id="808" class="1005" name="exitcond_flatten_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="812" class="1005" name="indvar_flatten_next_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="21" slack="0"/>
<pin id="814" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="817" class="1005" name="p_381_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_381 "/>
</bind>
</comp>

<comp id="822" class="1005" name="p_mul_stencil_value_0_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_mul_stencil_value_0 "/>
</bind>
</comp>

<comp id="827" class="1005" name="p_mul_stencil_value_0_1_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_mul_stencil_value_0_1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="p_mul_stencil_value_0_2_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_mul_stencil_value_0_2 "/>
</bind>
</comp>

<comp id="837" class="1005" name="p_382_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="1"/>
<pin id="839" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_382 "/>
</bind>
</comp>

<comp id="842" class="1005" name="p_391_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_391 "/>
</bind>
</comp>

<comp id="847" class="1005" name="p_400_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_400 "/>
</bind>
</comp>

<comp id="852" class="1005" name="p_409_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_409 "/>
</bind>
</comp>

<comp id="857" class="1005" name="p_383_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_383 "/>
</bind>
</comp>

<comp id="862" class="1005" name="p_392_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="64" slack="1"/>
<pin id="864" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_392 "/>
</bind>
</comp>

<comp id="867" class="1005" name="p_401_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="64" slack="1"/>
<pin id="869" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_401 "/>
</bind>
</comp>

<comp id="872" class="1005" name="p_410_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="64" slack="1"/>
<pin id="874" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_410 "/>
</bind>
</comp>

<comp id="877" class="1005" name="p_384_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="64" slack="1"/>
<pin id="879" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_384 "/>
</bind>
</comp>

<comp id="882" class="1005" name="p_393_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="64" slack="1"/>
<pin id="884" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_393 "/>
</bind>
</comp>

<comp id="887" class="1005" name="p_402_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="64" slack="1"/>
<pin id="889" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_402 "/>
</bind>
</comp>

<comp id="892" class="1005" name="p_411_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="64" slack="1"/>
<pin id="894" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_411 "/>
</bind>
</comp>

<comp id="897" class="1005" name="p_Result_s_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="2"/>
<pin id="899" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="902" class="1005" name="loc_V_2_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="52" slack="1"/>
<pin id="904" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_2 "/>
</bind>
</comp>

<comp id="907" class="1005" name="isNeg_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="1"/>
<pin id="909" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="912" class="1005" name="sh_assign_2_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="12" slack="1"/>
<pin id="914" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_2 "/>
</bind>
</comp>

<comp id="917" class="1005" name="p_Result_4_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="922" class="1005" name="loc_V_4_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="52" slack="1"/>
<pin id="924" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_4 "/>
</bind>
</comp>

<comp id="927" class="1005" name="isNeg_1_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="1"/>
<pin id="929" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_1 "/>
</bind>
</comp>

<comp id="932" class="1005" name="sh_assign_4_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="12" slack="1"/>
<pin id="934" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_4 "/>
</bind>
</comp>

<comp id="937" class="1005" name="p_Val2_17_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="64" slack="3"/>
<pin id="939" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_17 "/>
</bind>
</comp>

<comp id="942" class="1005" name="loc_V_6_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="52" slack="1"/>
<pin id="944" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_6 "/>
</bind>
</comp>

<comp id="947" class="1005" name="isNeg_2_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="1"/>
<pin id="949" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_2 "/>
</bind>
</comp>

<comp id="952" class="1005" name="sh_assign_6_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="12" slack="1"/>
<pin id="954" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_6 "/>
</bind>
</comp>

<comp id="957" class="1005" name="p_Val2_21_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="64" slack="3"/>
<pin id="959" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_21 "/>
</bind>
</comp>

<comp id="962" class="1005" name="loc_V_8_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="52" slack="1"/>
<pin id="964" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_8 "/>
</bind>
</comp>

<comp id="967" class="1005" name="isNeg_3_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="1"/>
<pin id="969" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_3 "/>
</bind>
</comp>

<comp id="972" class="1005" name="sh_assign_8_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="12" slack="1"/>
<pin id="974" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_8 "/>
</bind>
</comp>

<comp id="977" class="1005" name="p_Val2_7_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="31" slack="1"/>
<pin id="979" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="982" class="1005" name="tmp_27_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="30" slack="1"/>
<pin id="984" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="987" class="1005" name="tmp_28_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="30" slack="1"/>
<pin id="989" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="992" class="1005" name="p_Val2_19_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="31" slack="1"/>
<pin id="994" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19 "/>
</bind>
</comp>

<comp id="998" class="1005" name="p_Val2_23_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="31" slack="1"/>
<pin id="1000" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="tmp_13_i_i_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="1"/>
<pin id="1005" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_i_i "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_16_i_i_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="1"/>
<pin id="1010" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_i_i "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp_3_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="30" slack="2"/>
<pin id="1015" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_16_i_i2_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="31" slack="1"/>
<pin id="1020" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_i_i2 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_13_i_i3_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="1"/>
<pin id="1025" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_i_i3 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_16_i_i3_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_i_i3 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="p_Val2_26_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_26 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="tmp5_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="p_415_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_415 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="98" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="119" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="119" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="102" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="102" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="102" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="102" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="216" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="216" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="240"><net_src comp="216" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="227" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="58" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="227" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="251" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="245" pin="2"/><net_sink comp="269" pin=2"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="294"><net_src comp="48" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="277" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="301"><net_src comp="277" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="288" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="56" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="306" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="58" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="60" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="288" pin="4"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="312" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="306" pin="2"/><net_sink comp="330" pin=2"/></net>

<net id="347"><net_src comp="48" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="50" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="52" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="354"><net_src comp="338" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="341" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="54" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="56" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="58" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="60" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="341" pin="4"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="365" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="359" pin="2"/><net_sink comp="383" pin=2"/></net>

<net id="400"><net_src comp="48" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="407"><net_src comp="391" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="394" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="54" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="56" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="58" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="60" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="394" pin="4"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="418" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="412" pin="2"/><net_sink comp="436" pin=2"/></net>

<net id="450"><net_src comp="62" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="64" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="66" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="456"><net_src comp="444" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="457" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="444" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="464" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="453" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="460" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="68" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="468" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="70" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="480" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="72" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="474" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="501"><net_src comp="74" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="507"><net_src comp="488" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="492" pin="4"/><net_sink comp="502" pin=2"/></net>

<net id="515"><net_src comp="62" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="64" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="66" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="521"><net_src comp="509" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="522" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="509" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="518" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="525" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="68" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="533" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="70" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="545" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="563"><net_src comp="72" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="539" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="70" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="566"><net_src comp="74" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="572"><net_src comp="553" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="573"><net_src comp="557" pin="4"/><net_sink comp="567" pin=2"/></net>

<net id="577"><net_src comp="567" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="567" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="588"><net_src comp="62" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="64" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="66" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="594"><net_src comp="582" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="595" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="582" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="591" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="598" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="68" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="606" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="70" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="618" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="636"><net_src comp="72" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="612" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="70" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="639"><net_src comp="74" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="645"><net_src comp="626" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="646"><net_src comp="630" pin="4"/><net_sink comp="640" pin=2"/></net>

<net id="653"><net_src comp="62" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="64" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="66" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="659"><net_src comp="647" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="660" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="647" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="667" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="656" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="663" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="688"><net_src comp="68" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="671" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="70" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="694"><net_src comp="683" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="701"><net_src comp="72" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="677" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="70" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="704"><net_src comp="74" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="710"><net_src comp="691" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="711"><net_src comp="695" pin="4"/><net_sink comp="705" pin=2"/></net>

<net id="719"><net_src comp="16" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="712" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="76" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="731"><net_src comp="721" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="78" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="744"><net_src comp="16" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="756"><net_src comp="46" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="34" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="763"><net_src comp="751" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="769"><net_src comp="80" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="758" pin="3"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="66" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="777"><net_src comp="46" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="34" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="784"><net_src comp="772" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="789"><net_src comp="764" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="779" pin="3"/><net_sink comp="785" pin=1"/></net>

<net id="796"><net_src comp="82" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="84" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="802"><net_src comp="791" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="807"><net_src comp="798" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="170" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="176" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="820"><net_src comp="182" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="825"><net_src comp="186" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="830"><net_src comp="196" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="835"><net_src comp="206" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="840"><net_src comp="126" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="845"><net_src comp="129" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="850"><net_src comp="132" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="855"><net_src comp="135" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="860"><net_src comp="138" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="865"><net_src comp="141" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="870"><net_src comp="144" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="875"><net_src comp="147" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="880"><net_src comp="150" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="885"><net_src comp="155" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="890"><net_src comp="160" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="895"><net_src comp="165" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="900"><net_src comp="219" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="905"><net_src comp="237" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="910"><net_src comp="251" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="915"><net_src comp="269" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="920"><net_src comp="280" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="925"><net_src comp="298" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="930"><net_src comp="312" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="935"><net_src comp="330" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="940"><net_src comp="338" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="945"><net_src comp="351" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="950"><net_src comp="365" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="955"><net_src comp="383" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="960"><net_src comp="391" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="965"><net_src comp="404" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="970"><net_src comp="418" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="975"><net_src comp="436" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="980"><net_src comp="502" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="985"><net_src comp="574" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="990"><net_src comp="578" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="726" pin=2"/></net>

<net id="995"><net_src comp="640" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="1001"><net_src comp="705" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1006"><net_src comp="712" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="1011"><net_src comp="715" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1016"><net_src comp="726" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="1021"><net_src comp="732" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1026"><net_src comp="737" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="779" pin=2"/></net>

<net id="1031"><net_src comp="740" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1036"><net_src comp="746" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1041"><net_src comp="785" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1046"><net_src comp="803" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_p2_mul1_stencil_stream_V_value_V | {29 }
 - Input state : 
	Port: Loop_2_proc : p_mul_stencil_stream_V_value_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_39 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		p_Result_s : 1
		loc_V : 1
		loc_V_2 : 1
		tmp_i_i_cast_i : 2
		sh_assign : 3
		isNeg : 4
		tmp_8_i_i : 2
		tmp_8_i_cast_i : 3
		sh_assign_2 : 5
		p_Result_4 : 1
		loc_V_3 : 1
		loc_V_4 : 1
		tmp_i_i_cast_i9 : 2
		sh_assign_3 : 3
		isNeg_1 : 4
		tmp_8_i_i1 : 2
		tmp_8_i_cast_i1 : 3
		sh_assign_4 : 5
		loc_V_5 : 1
		loc_V_6 : 1
		tmp_i_i_cast_i1 : 2
		sh_assign_5 : 3
		isNeg_2 : 4
		tmp_8_i_i2 : 2
		tmp_8_i_cast_i2 : 3
		sh_assign_6 : 5
		loc_V_7 : 1
		loc_V_8 : 1
		tmp_i_i_cast_i2 : 2
		sh_assign_7 : 3
		isNeg_3 : 4
		tmp_8_i_i3 : 2
		tmp_8_i_cast_i3 : 3
		sh_assign_8 : 5
	State 25
		tmp_i_cast_i : 1
		tmp_9_i_i : 1
		tmp_9_i_cast_i : 1
		tmp_10_i_i : 2
		tmp_11_i_i : 2
		tmp_17 : 3
		tmp_7 : 4
		tmp_8 : 3
		p_Val2_7 : 5
		tmp_i_cast_i8 : 1
		tmp_9_i_i1 : 1
		tmp_9_i_cast_i1 : 1
		tmp_10_i_i1 : 2
		tmp_11_i_i1 : 2
		tmp_26 : 3
		tmp_s : 4
		tmp_2 : 3
		p_Val2_15 : 5
		tmp_27 : 6
		tmp_28 : 6
		tmp_i_cast_i1 : 1
		tmp_9_i_i2 : 1
		tmp_9_i_cast_i2 : 1
		tmp_10_i_i2 : 2
		tmp_11_i_i2 : 2
		tmp_32 : 3
		tmp_4 : 4
		tmp_5 : 3
		p_Val2_19 : 5
		tmp_i_cast_i2 : 1
		tmp_9_i_i3 : 1
		tmp_9_i_cast_i3 : 1
		tmp_10_i_i3 : 2
		tmp_11_i_i3 : 2
		tmp_36 : 3
		tmp_9 : 4
		tmp_10 : 3
		p_Val2_23 : 5
	State 26
		tmp_16_i_i : 1
		tmp_3 : 1
		tmp_16_i_i3 : 1
	State 27
		tmp_6 : 1
		p_405 : 2
		p_Val2_27 : 1
		tmp5 : 3
	State 28
		tmp : 1
		p_415 : 2
	State 29
		empty_124 : 1
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_150           |    11   |   456   |   603   |
|   dmul   |           grp_fu_155           |    11   |   456   |   603   |
|          |           grp_fu_160           |    11   |   456   |   603   |
|          |           grp_fu_165           |    11   |   456   |   603   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_126           |    0    |   438   |   567   |
|  sitofp  |           grp_fu_129           |    0    |   438   |   567   |
|          |           grp_fu_132           |    0    |   438   |   567   |
|          |           grp_fu_135           |    0    |   438   |   567   |
|----------|--------------------------------|---------|---------|---------|
|          |        tmp_10_i_i_fu_468       |    0    |   143   |   162   |
|   lshr   |       tmp_10_i_i1_fu_533       |    0    |   143   |   162   |
|          |       tmp_10_i_i2_fu_606       |    0    |   143   |   162   |
|          |       tmp_10_i_i3_fu_671       |    0    |   143   |   162   |
|----------|--------------------------------|---------|---------|---------|
|          |        tmp_11_i_i_fu_474       |    0    |   143   |   162   |
|    shl   |       tmp_11_i_i1_fu_539       |    0    |   143   |   162   |
|          |       tmp_11_i_i2_fu_612       |    0    |   143   |   162   |
|          |       tmp_11_i_i3_fu_677       |    0    |   143   |   162   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_138           |    0    |   100   |   138   |
|   fpext  |           grp_fu_141           |    0    |   100   |   138   |
|          |           grp_fu_144           |    0    |   100   |   138   |
|          |           grp_fu_147           |    0    |   100   |   138   |
|----------|--------------------------------|---------|---------|---------|
|          |        tmp_8_i_i_fu_259        |    0    |    38   |    16   |
|          |        tmp_8_i_i1_fu_320       |    0    |    38   |    16   |
|          |        tmp_8_i_i2_fu_373       |    0    |    38   |    16   |
|    sub   |        tmp_8_i_i3_fu_426       |    0    |    38   |    16   |
|          |        tmp_16_i_i_fu_715       |    0    |    98   |    36   |
|          |       tmp_16_i_i1_fu_721       |    0    |    95   |    35   |
|          |       tmp_16_i_i2_fu_732       |    0    |    98   |    36   |
|          |       tmp_16_i_i3_fu_740       |    0    |    98   |    36   |
|----------|--------------------------------|---------|---------|---------|
|          |   indvar_flatten_next_fu_176   |    0    |    68   |    26   |
|          |        sh_assign_fu_245        |    0    |    38   |    16   |
|          |       sh_assign_3_fu_306       |    0    |    38   |    16   |
|    add   |       sh_assign_5_fu_359       |    0    |    38   |    16   |
|          |       sh_assign_7_fu_412       |    0    |    38   |    16   |
|          |           tmp5_fu_785          |    0    |   101   |    37   |
|          |           tmp_fu_798           |    0    |    0    |    32   |
|          |          p_415_fu_803          |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |       sh_assign_2_fu_269       |    0    |    0    |    12   |
|          |       sh_assign_4_fu_330       |    0    |    0    |    12   |
|          |       sh_assign_6_fu_383       |    0    |    0    |    12   |
|          |       sh_assign_8_fu_436       |    0    |    0    |    12   |
|          |         p_Val2_7_fu_502        |    0    |    0    |    31   |
|  select  |        p_Val2_15_fu_567        |    0    |    0    |    31   |
|          |        p_Val2_19_fu_640        |    0    |    0    |    31   |
|          |        p_Val2_23_fu_705        |    0    |    0    |    31   |
|          |          tmp_3_fu_726          |    0    |    0    |    30   |
|          |        p_Val2_26_fu_746        |    0    |    0    |    32   |
|          |          tmp_6_fu_758          |    0    |    0    |    31   |
|          |        p_Val2_27_fu_779        |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |     exitcond_flatten_fu_170    |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|   read   |     tmp_value_V_read_fu_102    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |    StgValue_229_write_fu_108   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          p_381_fu_182          |    0    |    0    |    0    |
|          |         loc_V_2_fu_237         |    0    |    0    |    0    |
|          |         loc_V_4_fu_298         |    0    |    0    |    0    |
|   trunc  |         loc_V_6_fu_351         |    0    |    0    |    0    |
|          |         loc_V_8_fu_404         |    0    |    0    |    0    |
|          |          tmp_27_fu_574         |    0    |    0    |    0    |
|          |          tmp_28_fu_578         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |  p_mul_stencil_value_0_fu_186  |    0    |    0    |    0    |
|          | p_mul_stencil_value_0_1_fu_196 |    0    |    0    |    0    |
|          | p_mul_stencil_value_0_2_fu_206 |    0    |    0    |    0    |
|          |          loc_V_fu_227          |    0    |    0    |    0    |
|          |         loc_V_3_fu_288         |    0    |    0    |    0    |
|partselect|         loc_V_5_fu_341         |    0    |    0    |    0    |
|          |         loc_V_7_fu_394         |    0    |    0    |    0    |
|          |          tmp_8_fu_492          |    0    |    0    |    0    |
|          |          tmp_2_fu_557          |    0    |    0    |    0    |
|          |          tmp_5_fu_630          |    0    |    0    |    0    |
|          |          tmp_10_fu_695         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        p_Result_s_fu_219       |    0    |    0    |    0    |
|          |          isNeg_fu_251          |    0    |    0    |    0    |
|          |        p_Result_4_fu_280       |    0    |    0    |    0    |
|          |         isNeg_1_fu_312         |    0    |    0    |    0    |
|          |         isNeg_2_fu_365         |    0    |    0    |    0    |
| bitselect|         isNeg_3_fu_418         |    0    |    0    |    0    |
|          |          tmp_17_fu_480         |    0    |    0    |    0    |
|          |          tmp_26_fu_545         |    0    |    0    |    0    |
|          |          tmp_32_fu_618         |    0    |    0    |    0    |
|          |          tmp_36_fu_683         |    0    |    0    |    0    |
|          |        p_Result_5_fu_751       |    0    |    0    |    0    |
|          |        p_Result_6_fu_772       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |      tmp_i_i_cast_i_fu_241     |    0    |    0    |    0    |
|          |     tmp_i_i_cast_i9_fu_302     |    0    |    0    |    0    |
|          |     tmp_i_i_cast_i1_fu_355     |    0    |    0    |    0    |
|          |     tmp_i_i_cast_i2_fu_408     |    0    |    0    |    0    |
|          |       tmp_i_cast_i_fu_453      |    0    |    0    |    0    |
|          |        tmp_9_i_i_fu_460        |    0    |    0    |    0    |
|          |      tmp_9_i_cast_i_fu_464     |    0    |    0    |    0    |
|          |          tmp_7_fu_488          |    0    |    0    |    0    |
|          |      tmp_i_cast_i8_fu_518      |    0    |    0    |    0    |
|          |        tmp_9_i_i1_fu_525       |    0    |    0    |    0    |
|   zext   |     tmp_9_i_cast_i1_fu_529     |    0    |    0    |    0    |
|          |          tmp_s_fu_553          |    0    |    0    |    0    |
|          |      tmp_i_cast_i1_fu_591      |    0    |    0    |    0    |
|          |        tmp_9_i_i2_fu_598       |    0    |    0    |    0    |
|          |     tmp_9_i_cast_i2_fu_602     |    0    |    0    |    0    |
|          |          tmp_4_fu_626          |    0    |    0    |    0    |
|          |      tmp_i_cast_i2_fu_656      |    0    |    0    |    0    |
|          |        tmp_9_i_i3_fu_663       |    0    |    0    |    0    |
|          |     tmp_9_i_cast_i3_fu_667     |    0    |    0    |    0    |
|          |          tmp_9_fu_691          |    0    |    0    |    0    |
|          |        tmp_13_i_i_fu_712       |    0    |    0    |    0    |
|          |       tmp_13_i_i3_fu_737       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |      tmp_8_i_cast_i_fu_265     |    0    |    0    |    0    |
|          |     tmp_8_i_cast_i1_fu_326     |    0    |    0    |    0    |
|          |     tmp_8_i_cast_i2_fu_379     |    0    |    0    |    0    |
|   sext   |     tmp_8_i_cast_i3_fu_432     |    0    |    0    |    0    |
|          |   sh_assign_2_i_cast_i_fu_457  |    0    |    0    |    0    |
|          |  sh_assign_2_i_cast_i_1_fu_522 |    0    |    0    |    0    |
|          |  sh_assign_2_i_cast_i_2_fu_595 |    0    |    0    |    0    |
|          |  sh_assign_2_i_cast_i_3_fu_660 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_i_i_fu_444         |    0    |    0    |    0    |
|          |         tmp_i_i7_fu_509        |    0    |    0    |    0    |
|bitconcatenate|         tmp_i_i1_fu_582        |    0    |    0    |    0    |
|          |         tmp_i_i2_fu_647        |    0    |    0    |    0    |
|          |          p_405_fu_764          |    0    |    0    |    0    |
|          |          p_396_fu_791          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    44   |   5982  |   7236  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|    exitcond_flatten_reg_808   |    1   |
|  indvar_flatten_next_reg_812  |   21   |
|     indvar_flatten_reg_115    |   21   |
|        isNeg_1_reg_927        |    1   |
|        isNeg_2_reg_947        |    1   |
|        isNeg_3_reg_967        |    1   |
|         isNeg_reg_907         |    1   |
|        loc_V_2_reg_902        |   52   |
|        loc_V_4_reg_922        |   52   |
|        loc_V_6_reg_942        |   52   |
|        loc_V_8_reg_962        |   52   |
|         p_381_reg_817         |   32   |
|         p_382_reg_837         |   32   |
|         p_383_reg_857         |   64   |
|         p_384_reg_877         |   64   |
|         p_391_reg_842         |   32   |
|         p_392_reg_862         |   64   |
|         p_393_reg_882         |   64   |
|         p_400_reg_847         |   32   |
|         p_401_reg_867         |   64   |
|         p_402_reg_887         |   64   |
|         p_409_reg_852         |   32   |
|         p_410_reg_872         |   64   |
|         p_411_reg_892         |   64   |
|         p_415_reg_1043        |   32   |
|       p_Result_4_reg_917      |    1   |
|       p_Result_s_reg_897      |    1   |
|       p_Val2_17_reg_937       |   64   |
|       p_Val2_19_reg_992       |   31   |
|       p_Val2_21_reg_957       |   64   |
|       p_Val2_23_reg_998       |   31   |
|       p_Val2_26_reg_1033      |   32   |
|        p_Val2_7_reg_977       |   31   |
|p_mul_stencil_value_0_1_reg_827|   32   |
|p_mul_stencil_value_0_2_reg_832|   32   |
| p_mul_stencil_value_0_reg_822 |   32   |
|      sh_assign_2_reg_912      |   12   |
|      sh_assign_4_reg_932      |   12   |
|      sh_assign_6_reg_952      |   12   |
|      sh_assign_8_reg_972      |   12   |
|         tmp5_reg_1038         |   32   |
|      tmp_13_i_i3_reg_1023     |   32   |
|      tmp_13_i_i_reg_1003      |   32   |
|      tmp_16_i_i2_reg_1018     |   31   |
|      tmp_16_i_i3_reg_1028     |   32   |
|      tmp_16_i_i_reg_1008      |   32   |
|         tmp_27_reg_982        |   30   |
|         tmp_28_reg_987        |   30   |
|         tmp_3_reg_1013        |   30   |
+-------------------------------+--------+
|             Total             |  1639  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   44   |  5982  |  7236  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |  1639  |    -   |
+-----------+--------+--------+--------+
|   Total   |   44   |  7621  |  7236  |
+-----------+--------+--------+--------+
