// Seed: 2229348060
macromodule module_0 (
    output tri   id_0,
    input  uwire id_1
);
  wire id_3;
  module_2 modCall_1 (id_3);
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input wor id_2,
    output wand id_3,
    input uwire id_4,
    input supply0 id_5,
    input wire id_6,
    output tri0 id_7,
    input supply0 id_8
);
  genvar id_10;
  module_0 modCall_1 (
      id_7,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  assign module_0.id_0 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  module_2 modCall_1 (id_3);
endmodule
