// Seed: 4080718722
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  always @(posedge 1) begin
    id_2 <= 1;
  end
  reg id_2 = id_2;
endmodule
