Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /HLS/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'di_re' [/home/kawada/r22sdf/r22sdf.srcs/sim_1/imports/fft_128_tc/TB128.v:118]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'di_im' [/home/kawada/r22sdf/r22sdf.srcs/sim_1/imports/fft_128_tc/TB128.v:119]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'do_re' [/home/kawada/r22sdf/r22sdf.srcs/sim_1/imports/fft_128_tc/TB128.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'do_im' [/home/kawada/r22sdf/r22sdf.srcs/sim_1/imports/fft_128_tc/TB128.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Butterfly
Compiling module xil_defaultlib.DelayBuffer(DEPTH=512)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=256)
Compiling module xil_defaultlib.Twiddle
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.SdfUnit_default
Compiling module xil_defaultlib.DelayBuffer(DEPTH=128)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=64)
Compiling module xil_defaultlib.SdfUnit(M=256)
Compiling module xil_defaultlib.DelayBuffer
Compiling module xil_defaultlib.DelayBuffer(DEPTH=16)
Compiling module xil_defaultlib.SdfUnit(M=64)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=8)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=4)
Compiling module xil_defaultlib.SdfUnit(M=16)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=2)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=1)
Compiling module xil_defaultlib.SdfUnit(M=4)
Compiling module xil_defaultlib.FFT
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
