// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_mul_32sbkb.h"
#include "matmul_hw_b_copy_0.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_Addr_A;
    sc_out< sc_logic > a_EN_A;
    sc_out< sc_lv<4> > a_WEN_A;
    sc_out< sc_lv<32> > a_Din_A;
    sc_in< sc_lv<32> > a_Dout_A;
    sc_out< sc_logic > a_Clk_A;
    sc_out< sc_logic > a_Rst_A;
    sc_out< sc_lv<32> > b_Addr_A;
    sc_out< sc_logic > b_EN_A;
    sc_out< sc_lv<4> > b_WEN_A;
    sc_out< sc_lv<32> > b_Din_A;
    sc_in< sc_lv<32> > b_Dout_A;
    sc_out< sc_logic > b_Clk_A;
    sc_out< sc_logic > b_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_b_copy_0* b_copy_0_U;
    matmul_hw_b_copy_0* b_copy_1_U;
    matmul_hw_b_copy_0* b_copy_2_U;
    matmul_hw_b_copy_0* b_copy_3_U;
    matmul_hw_b_copy_0* b_copy_4_U;
    matmul_hw_b_copy_0* b_copy_5_U;
    matmul_hw_b_copy_0* b_copy_6_U;
    matmul_hw_b_copy_0* b_copy_7_U;
    matmul_hw_b_copy_0* b_copy_8_U;
    matmul_hw_b_copy_0* b_copy_9_U;
    matmul_hw_b_copy_0* b_copy_10_U;
    matmul_hw_b_copy_0* b_copy_11_U;
    matmul_hw_b_copy_0* b_copy_12_U;
    matmul_hw_b_copy_0* b_copy_13_U;
    matmul_hw_b_copy_0* b_copy_14_U;
    matmul_hw_b_copy_0* b_copy_15_U;
    matmul_hw_mul_32sbkb<1,6,32,32,32>* matmul_hw_mul_32sbkb_U1;
    matmul_hw_mul_32sbkb<1,6,32,32,32>* matmul_hw_mul_32sbkb_U2;
    matmul_hw_mul_32sbkb<1,6,32,32,32>* matmul_hw_mul_32sbkb_U3;
    matmul_hw_mul_32sbkb<1,6,32,32,32>* matmul_hw_mul_32sbkb_U4;
    matmul_hw_mul_32sbkb<1,6,32,32,32>* matmul_hw_mul_32sbkb_U5;
    matmul_hw_mul_32sbkb<1,6,32,32,32>* matmul_hw_mul_32sbkb_U6;
    matmul_hw_mul_32sbkb<1,6,32,32,32>* matmul_hw_mul_32sbkb_U7;
    matmul_hw_mul_32sbkb<1,6,32,32,32>* matmul_hw_mul_32sbkb_U8;
    matmul_hw_mul_32sbkb<1,6,32,32,32>* matmul_hw_mul_32sbkb_U9;
    matmul_hw_mul_32sbkb<1,6,32,32,32>* matmul_hw_mul_32sbkb_U10;
    matmul_hw_mul_32sbkb<1,6,32,32,32>* matmul_hw_mul_32sbkb_U11;
    matmul_hw_mul_32sbkb<1,6,32,32,32>* matmul_hw_mul_32sbkb_U12;
    matmul_hw_mul_32sbkb<1,6,32,32,32>* matmul_hw_mul_32sbkb_U13;
    matmul_hw_mul_32sbkb<1,6,32,32,32>* matmul_hw_mul_32sbkb_U14;
    matmul_hw_mul_32sbkb<1,6,32,32,32>* matmul_hw_mul_32sbkb_U15;
    matmul_hw_mul_32sbkb<1,6,32,32,32>* matmul_hw_mul_32sbkb_U16;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > indvar_flatten_reg_836;
    sc_signal< sc_lv<5> > i_reg_847;
    sc_signal< sc_lv<5> > j_reg_858;
    sc_signal< sc_lv<32> > reg_869;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1829;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_lv<1> > tmp_3_reg_1965;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage10;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage13;
    sc_signal< sc_lv<32> > reg_873;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage11;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage14;
    sc_signal< sc_lv<32> > reg_877;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage9;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage12;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage15;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_881_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1829;
    sc_signal< sc_lv<9> > indvar_flatten_next_fu_887_p2;
    sc_signal< sc_lv<9> > indvar_flatten_next_reg_1833;
    sc_signal< sc_lv<5> > j_mid2_fu_905_p3;
    sc_signal< sc_lv<5> > j_mid2_reg_1838;
    sc_signal< sc_lv<1> > tmp_mid2_fu_925_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1857;
    sc_signal< sc_lv<5> > tmp_1_mid2_v_fu_933_p3;
    sc_signal< sc_lv<5> > tmp_1_mid2_v_reg_1861;
    sc_signal< sc_lv<9> > tmp_1_fu_941_p3;
    sc_signal< sc_lv<9> > tmp_1_reg_1866;
    sc_signal< sc_lv<64> > tmp_6_fu_954_p1;
    sc_signal< sc_lv<64> > tmp_6_reg_1891;
    sc_signal< sc_lv<64> > tmp_9_fu_1009_p1;
    sc_signal< sc_lv<64> > tmp_9_reg_1936;
    sc_signal< sc_lv<1> > tmp_3_fu_1027_p2;
    sc_signal< sc_lv<7> > tmp_6_cast20_cast_fu_1032_p1;
    sc_signal< sc_lv<7> > tmp_6_cast20_cast_reg_1985;
    sc_signal< sc_lv<32> > b_copy_0_q0;
    sc_signal< sc_lv<32> > b_copy_0_load_reg_1995;
    sc_signal< sc_lv<32> > a_row_0_1_fu_1063_p3;
    sc_signal< sc_lv<32> > b_copy_1_q0;
    sc_signal< sc_lv<32> > b_copy_1_load_reg_2020;
    sc_signal< sc_lv<32> > a_row_1_1_fu_1105_p3;
    sc_signal< sc_lv<7> > tmp_41_fu_1117_p2;
    sc_signal< sc_lv<7> > tmp_41_reg_2040;
    sc_signal< sc_lv<32> > b_copy_2_q0;
    sc_signal< sc_lv<32> > b_copy_2_load_reg_2050;
    sc_signal< sc_lv<32> > a_row_2_1_fu_1149_p3;
    sc_signal< sc_lv<32> > b_copy_3_q0;
    sc_signal< sc_lv<32> > b_copy_3_load_reg_2075;
    sc_signal< sc_lv<32> > a_row_3_1_fu_1191_p3;
    sc_signal< sc_lv<8> > tmp_6_cast2_fu_1203_p1;
    sc_signal< sc_lv<8> > tmp_6_cast2_reg_2095;
    sc_signal< sc_lv<32> > b_copy_4_q0;
    sc_signal< sc_lv<32> > b_copy_4_load_reg_2106;
    sc_signal< sc_lv<32> > a_row_4_1_fu_1239_p3;
    sc_signal< sc_lv<32> > b_copy_5_q0;
    sc_signal< sc_lv<32> > b_copy_5_load_reg_2131;
    sc_signal< sc_lv<32> > a_row_5_1_fu_1281_p3;
    sc_signal< sc_lv<32> > grp_fu_1083_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_2156;
    sc_signal< sc_lv<32> > b_copy_6_q0;
    sc_signal< sc_lv<32> > b_copy_6_load_reg_2161;
    sc_signal< sc_lv<32> > a_row_6_1_fu_1325_p3;
    sc_signal< sc_lv<32> > grp_fu_1127_p2;
    sc_signal< sc_lv<32> > tmp_2_1_reg_2186;
    sc_signal< sc_lv<32> > b_copy_7_q0;
    sc_signal< sc_lv<32> > b_copy_7_load_reg_2191;
    sc_signal< sc_lv<32> > a_row_7_1_fu_1367_p3;
    sc_signal< sc_lv<32> > grp_fu_1169_p2;
    sc_signal< sc_lv<32> > tmp_2_2_reg_2216;
    sc_signal< sc_lv<32> > b_copy_8_q0;
    sc_signal< sc_lv<32> > b_copy_8_load_reg_2221;
    sc_signal< sc_lv<32> > tmp3_fu_1394_p2;
    sc_signal< sc_lv<32> > tmp3_reg_2231;
    sc_signal< sc_lv<32> > a_row_8_1_fu_1415_p3;
    sc_signal< sc_lv<32> > grp_fu_1217_p2;
    sc_signal< sc_lv<32> > tmp_2_3_reg_2251;
    sc_signal< sc_lv<32> > b_copy_9_q0;
    sc_signal< sc_lv<32> > b_copy_9_load_reg_2256;
    sc_signal< sc_lv<32> > a_row_9_1_fu_1457_p3;
    sc_signal< sc_lv<32> > grp_fu_1259_p2;
    sc_signal< sc_lv<32> > tmp_2_4_reg_2281;
    sc_signal< sc_lv<32> > b_copy_10_q0;
    sc_signal< sc_lv<32> > b_copy_10_load_reg_2286;
    sc_signal< sc_lv<32> > tmp2_fu_1486_p2;
    sc_signal< sc_lv<32> > tmp2_reg_2296;
    sc_signal< sc_lv<32> > a_row_10_1_fu_1508_p3;
    sc_signal< sc_lv<32> > grp_fu_1303_p2;
    sc_signal< sc_lv<32> > tmp_2_5_reg_2316;
    sc_signal< sc_lv<32> > b_copy_11_q0;
    sc_signal< sc_lv<32> > b_copy_11_load_reg_2321;
    sc_signal< sc_lv<32> > a_row_11_1_fu_1553_p3;
    sc_signal< sc_lv<10> > tmp_51_fu_1582_p2;
    sc_signal< sc_lv<10> > tmp_51_reg_2346;
    sc_signal< sc_lv<32> > grp_fu_1345_p2;
    sc_signal< sc_lv<32> > tmp_2_6_reg_2351;
    sc_signal< sc_lv<32> > b_copy_12_q0;
    sc_signal< sc_lv<32> > b_copy_12_load_reg_2356;
    sc_signal< sc_lv<32> > tmp6_fu_1593_p2;
    sc_signal< sc_lv<32> > tmp6_reg_2366;
    sc_signal< sc_lv<5> > j_1_fu_1597_p2;
    sc_signal< sc_lv<5> > j_1_reg_2371;
    sc_signal< sc_lv<32> > a_row_15_1_fu_1614_p3;
    sc_signal< sc_lv<32> > a_row_15_1_reg_2376;
    sc_signal< sc_lv<32> > a_row_14_1_fu_1621_p3;
    sc_signal< sc_lv<32> > a_row_14_1_reg_2381;
    sc_signal< sc_lv<32> > a_row_13_1_fu_1628_p3;
    sc_signal< sc_lv<32> > a_row_13_1_reg_2386;
    sc_signal< sc_lv<32> > a_row_12_1_fu_1635_p3;
    sc_signal< sc_lv<32> > grp_fu_1389_p2;
    sc_signal< sc_lv<32> > tmp_2_7_reg_2396;
    sc_signal< sc_lv<32> > b_copy_13_q0;
    sc_signal< sc_lv<32> > b_copy_13_load_reg_2401;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > grp_fu_1435_p2;
    sc_signal< sc_lv<32> > tmp_2_8_reg_2411;
    sc_signal< sc_lv<32> > b_copy_14_q0;
    sc_signal< sc_lv<32> > b_copy_14_load_reg_2416;
    sc_signal< sc_lv<32> > tmp1_fu_1680_p2;
    sc_signal< sc_lv<32> > tmp1_reg_2426;
    sc_signal< sc_lv<32> > grp_fu_1477_p2;
    sc_signal< sc_lv<32> > tmp_2_9_reg_2431;
    sc_signal< sc_lv<32> > b_copy_15_q0;
    sc_signal< sc_lv<32> > b_copy_15_load_reg_2436;
    sc_signal< sc_lv<32> > grp_fu_1528_p2;
    sc_signal< sc_lv<32> > tmp_2_s_reg_2441;
    sc_signal< sc_lv<32> > tmp10_fu_1693_p2;
    sc_signal< sc_lv<32> > tmp10_reg_2446;
    sc_signal< sc_lv<32> > grp_fu_1588_p2;
    sc_signal< sc_lv<32> > tmp_2_10_reg_2451;
    sc_signal< sc_lv<32> > grp_fu_1662_p2;
    sc_signal< sc_lv<32> > tmp_2_11_reg_2456;
    sc_signal< sc_lv<32> > tmp9_fu_1701_p2;
    sc_signal< sc_lv<32> > tmp9_reg_2461;
    sc_signal< sc_lv<32> > grp_fu_1667_p2;
    sc_signal< sc_lv<32> > tmp_2_12_reg_2466;
    sc_signal< sc_lv<32> > grp_fu_1685_p2;
    sc_signal< sc_lv<32> > tmp_2_13_reg_2471;
    sc_signal< sc_lv<32> > tmp13_fu_1706_p2;
    sc_signal< sc_lv<32> > tmp13_reg_2476;
    sc_signal< sc_lv<32> > grp_fu_1689_p2;
    sc_signal< sc_lv<32> > tmp_2_14_reg_2481;
    sc_signal< sc_lv<32> > tmp_5_s_fu_1724_p2;
    sc_signal< sc_lv<32> > tmp_5_s_reg_2486;
    sc_signal< sc_lv<4> > b_copy_0_address0;
    sc_signal< sc_logic > b_copy_0_ce0;
    sc_signal< sc_logic > b_copy_0_we0;
    sc_signal< sc_lv<4> > b_copy_1_address0;
    sc_signal< sc_logic > b_copy_1_ce0;
    sc_signal< sc_logic > b_copy_1_we0;
    sc_signal< sc_lv<4> > b_copy_2_address0;
    sc_signal< sc_logic > b_copy_2_ce0;
    sc_signal< sc_logic > b_copy_2_we0;
    sc_signal< sc_lv<4> > b_copy_3_address0;
    sc_signal< sc_logic > b_copy_3_ce0;
    sc_signal< sc_logic > b_copy_3_we0;
    sc_signal< sc_lv<4> > b_copy_4_address0;
    sc_signal< sc_logic > b_copy_4_ce0;
    sc_signal< sc_logic > b_copy_4_we0;
    sc_signal< sc_lv<4> > b_copy_5_address0;
    sc_signal< sc_logic > b_copy_5_ce0;
    sc_signal< sc_logic > b_copy_5_we0;
    sc_signal< sc_lv<4> > b_copy_6_address0;
    sc_signal< sc_logic > b_copy_6_ce0;
    sc_signal< sc_logic > b_copy_6_we0;
    sc_signal< sc_lv<4> > b_copy_7_address0;
    sc_signal< sc_logic > b_copy_7_ce0;
    sc_signal< sc_logic > b_copy_7_we0;
    sc_signal< sc_lv<4> > b_copy_8_address0;
    sc_signal< sc_logic > b_copy_8_ce0;
    sc_signal< sc_logic > b_copy_8_we0;
    sc_signal< sc_lv<4> > b_copy_9_address0;
    sc_signal< sc_logic > b_copy_9_ce0;
    sc_signal< sc_logic > b_copy_9_we0;
    sc_signal< sc_lv<4> > b_copy_10_address0;
    sc_signal< sc_logic > b_copy_10_ce0;
    sc_signal< sc_logic > b_copy_10_we0;
    sc_signal< sc_lv<4> > b_copy_11_address0;
    sc_signal< sc_logic > b_copy_11_ce0;
    sc_signal< sc_logic > b_copy_11_we0;
    sc_signal< sc_lv<4> > b_copy_12_address0;
    sc_signal< sc_logic > b_copy_12_ce0;
    sc_signal< sc_logic > b_copy_12_we0;
    sc_signal< sc_lv<4> > b_copy_13_address0;
    sc_signal< sc_logic > b_copy_13_ce0;
    sc_signal< sc_logic > b_copy_13_we0;
    sc_signal< sc_lv<4> > b_copy_14_address0;
    sc_signal< sc_logic > b_copy_14_ce0;
    sc_signal< sc_logic > b_copy_14_we0;
    sc_signal< sc_lv<4> > b_copy_15_address0;
    sc_signal< sc_logic > b_copy_15_ce0;
    sc_signal< sc_logic > b_copy_15_we0;
    sc_signal< sc_lv<9> > indvar_flatten_phi_fu_840_p4;
    sc_signal< sc_lv<5> > i_phi_fu_851_p4;
    sc_signal< sc_lv<5> > j_phi_fu_862_p4;
    sc_signal< sc_lv<64> > tmp_4_fu_949_p1;
    sc_signal< sc_lv<64> > tmp_7_fu_964_p3;
    sc_signal< sc_lv<64> > tmp_37_cast_fu_982_p1;
    sc_signal< sc_lv<64> > tmp_10_fu_992_p3;
    sc_signal< sc_lv<64> > tmp_38_fu_1001_p3;
    sc_signal< sc_lv<64> > tmp_12_fu_1018_p3;
    sc_signal< sc_lv<64> > tmp_39_cast_fu_1041_p1;
    sc_signal< sc_lv<64> > tmp_14_fu_1054_p3;
    sc_signal< sc_lv<64> > tmp_40_fu_1075_p3;
    sc_signal< sc_lv<64> > tmp_16_fu_1096_p3;
    sc_signal< sc_lv<64> > tmp_41_cast_fu_1122_p1;
    sc_signal< sc_lv<64> > tmp_18_fu_1140_p3;
    sc_signal< sc_lv<64> > tmp_42_fu_1161_p3;
    sc_signal< sc_lv<64> > tmp_20_fu_1182_p3;
    sc_signal< sc_lv<64> > tmp_43_cast_fu_1212_p1;
    sc_signal< sc_lv<64> > tmp_22_fu_1230_p3;
    sc_signal< sc_lv<64> > tmp_44_fu_1251_p3;
    sc_signal< sc_lv<64> > tmp_24_fu_1272_p3;
    sc_signal< sc_lv<64> > tmp_45_cast_fu_1298_p1;
    sc_signal< sc_lv<64> > tmp_26_fu_1316_p3;
    sc_signal< sc_lv<64> > tmp_46_fu_1337_p3;
    sc_signal< sc_lv<64> > tmp_28_fu_1358_p3;
    sc_signal< sc_lv<64> > tmp_47_cast_fu_1384_p1;
    sc_signal< sc_lv<64> > tmp_30_fu_1406_p3;
    sc_signal< sc_lv<64> > tmp_48_fu_1427_p3;
    sc_signal< sc_lv<64> > tmp_32_fu_1448_p3;
    sc_signal< sc_lv<64> > tmp_49_cast_fu_1472_p1;
    sc_signal< sc_lv<64> > tmp_34_fu_1499_p3;
    sc_signal< sc_lv<64> > tmp_49_fu_1520_p3;
    sc_signal< sc_lv<64> > tmp_36_fu_1544_p3;
    sc_signal< sc_lv<64> > tmp_51_cast_fu_1574_p1;
    sc_signal< sc_lv<64> > tmp_52_cast_fu_1729_p1;
    sc_signal< sc_lv<32> > a_row_0_2_fu_128;
    sc_signal< sc_lv<32> > a_row_1_2_fu_132;
    sc_signal< sc_lv<32> > a_row_2_2_fu_136;
    sc_signal< sc_lv<32> > a_row_3_2_fu_140;
    sc_signal< sc_lv<32> > a_row_4_2_fu_144;
    sc_signal< sc_lv<32> > a_row_5_2_fu_148;
    sc_signal< sc_lv<32> > a_row_6_2_fu_152;
    sc_signal< sc_lv<32> > a_row_7_2_fu_156;
    sc_signal< sc_lv<32> > a_row_8_2_fu_160;
    sc_signal< sc_lv<32> > a_row_9_2_fu_164;
    sc_signal< sc_lv<32> > a_row_10_2_fu_168;
    sc_signal< sc_lv<32> > a_row_11_2_fu_172;
    sc_signal< sc_lv<32> > a_row_12_2_fu_176;
    sc_signal< sc_lv<32> > a_row_13_2_fu_180;
    sc_signal< sc_lv<32> > a_row_14_2_fu_184;
    sc_signal< sc_lv<32> > a_row_15_2_fu_188;
    sc_signal< sc_lv<32> > a_Addr_A_orig;
    sc_signal< sc_lv<32> > b_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<1> > exitcond_fu_899_p2;
    sc_signal< sc_lv<5> > i_1_fu_893_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_913_p2;
    sc_signal< sc_lv<1> > tmp_fu_919_p2;
    sc_signal< sc_lv<9> > tmp_5_fu_959_p2;
    sc_signal< sc_lv<6> > tmp_6_cast_fu_973_p1;
    sc_signal< sc_lv<6> > tmp_37_fu_976_p2;
    sc_signal< sc_lv<9> > tmp_8_fu_987_p2;
    sc_signal< sc_lv<9> > tmp_11_fu_1013_p2;
    sc_signal< sc_lv<7> > tmp_39_fu_1035_p2;
    sc_signal< sc_lv<9> > tmp_13_fu_1049_p2;
    sc_signal< sc_lv<32> > grp_fu_1083_p0;
    sc_signal< sc_lv<9> > tmp_15_fu_1091_p2;
    sc_signal< sc_lv<32> > grp_fu_1127_p0;
    sc_signal< sc_lv<9> > tmp_17_fu_1135_p2;
    sc_signal< sc_lv<32> > grp_fu_1169_p0;
    sc_signal< sc_lv<9> > tmp_19_fu_1177_p2;
    sc_signal< sc_lv<8> > tmp_43_fu_1206_p2;
    sc_signal< sc_lv<32> > grp_fu_1217_p0;
    sc_signal< sc_lv<9> > tmp_21_fu_1225_p2;
    sc_signal< sc_lv<32> > grp_fu_1259_p0;
    sc_signal< sc_lv<9> > tmp_23_fu_1267_p2;
    sc_signal< sc_lv<8> > tmp_45_fu_1293_p2;
    sc_signal< sc_lv<32> > grp_fu_1303_p0;
    sc_signal< sc_lv<9> > tmp_25_fu_1311_p2;
    sc_signal< sc_lv<32> > grp_fu_1345_p0;
    sc_signal< sc_lv<9> > tmp_27_fu_1353_p2;
    sc_signal< sc_lv<8> > tmp_47_fu_1379_p2;
    sc_signal< sc_lv<32> > grp_fu_1389_p0;
    sc_signal< sc_lv<9> > tmp_29_fu_1401_p2;
    sc_signal< sc_lv<32> > grp_fu_1435_p0;
    sc_signal< sc_lv<9> > tmp_31_fu_1443_p2;
    sc_signal< sc_lv<8> > tmp_49_cast1_fu_1469_p1;
    sc_signal< sc_lv<32> > grp_fu_1477_p0;
    sc_signal< sc_lv<32> > tmp4_fu_1482_p2;
    sc_signal< sc_lv<9> > tmp_33_fu_1494_p2;
    sc_signal< sc_lv<32> > grp_fu_1528_p0;
    sc_signal< sc_lv<9> > tmp_35_fu_1539_p2;
    sc_signal< sc_lv<9> > tmp_6_cast1_fu_1565_p1;
    sc_signal< sc_lv<9> > tmp_50_fu_1568_p2;
    sc_signal< sc_lv<10> > tmp_4_cast_fu_1536_p1;
    sc_signal< sc_lv<10> > tmp_9_cast_fu_1579_p1;
    sc_signal< sc_lv<32> > grp_fu_1588_p0;
    sc_signal< sc_lv<32> > grp_fu_1662_p0;
    sc_signal< sc_lv<32> > tmp7_fu_1671_p2;
    sc_signal< sc_lv<32> > tmp5_fu_1675_p2;
    sc_signal< sc_lv<32> > tmp11_fu_1697_p2;
    sc_signal< sc_lv<32> > tmp14_fu_1710_p2;
    sc_signal< sc_lv<32> > tmp12_fu_1714_p2;
    sc_signal< sc_lv<32> > tmp8_fu_1719_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state29;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_fsm_state1;
    static const sc_lv<18> ap_ST_fsm_pp0_stage0;
    static const sc_lv<18> ap_ST_fsm_pp0_stage1;
    static const sc_lv<18> ap_ST_fsm_pp0_stage2;
    static const sc_lv<18> ap_ST_fsm_pp0_stage3;
    static const sc_lv<18> ap_ST_fsm_pp0_stage4;
    static const sc_lv<18> ap_ST_fsm_pp0_stage5;
    static const sc_lv<18> ap_ST_fsm_pp0_stage6;
    static const sc_lv<18> ap_ST_fsm_pp0_stage7;
    static const sc_lv<18> ap_ST_fsm_pp0_stage8;
    static const sc_lv<18> ap_ST_fsm_pp0_stage9;
    static const sc_lv<18> ap_ST_fsm_pp0_stage10;
    static const sc_lv<18> ap_ST_fsm_pp0_stage11;
    static const sc_lv<18> ap_ST_fsm_pp0_stage12;
    static const sc_lv<18> ap_ST_fsm_pp0_stage13;
    static const sc_lv<18> ap_ST_fsm_pp0_stage14;
    static const sc_lv<18> ap_ST_fsm_pp0_stage15;
    static const sc_lv<18> ap_ST_fsm_state29;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<55> ap_const_lv55_0;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<59> ap_const_lv59_1;
    static const sc_lv<9> ap_const_lv9_3;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<9> ap_const_lv9_4;
    static const sc_lv<59> ap_const_lv59_2;
    static const sc_lv<9> ap_const_lv9_5;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<9> ap_const_lv9_6;
    static const sc_lv<59> ap_const_lv59_3;
    static const sc_lv<9> ap_const_lv9_7;
    static const sc_lv<8> ap_const_lv8_70;
    static const sc_lv<9> ap_const_lv9_8;
    static const sc_lv<59> ap_const_lv59_4;
    static const sc_lv<9> ap_const_lv9_9;
    static const sc_lv<8> ap_const_lv8_90;
    static const sc_lv<9> ap_const_lv9_A;
    static const sc_lv<59> ap_const_lv59_5;
    static const sc_lv<9> ap_const_lv9_B;
    static const sc_lv<8> ap_const_lv8_B0;
    static const sc_lv<9> ap_const_lv9_C;
    static const sc_lv<59> ap_const_lv59_6;
    static const sc_lv<9> ap_const_lv9_D;
    static const sc_lv<9> ap_const_lv9_E;
    static const sc_lv<59> ap_const_lv59_7;
    static const sc_lv<9> ap_const_lv9_F;
    static const sc_lv<9> ap_const_lv9_F0;
    static const sc_lv<32> ap_const_lv32_11;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_Addr_A();
    void thread_a_Addr_A_orig();
    void thread_a_Clk_A();
    void thread_a_Din_A();
    void thread_a_EN_A();
    void thread_a_Rst_A();
    void thread_a_WEN_A();
    void thread_a_row_0_1_fu_1063_p3();
    void thread_a_row_10_1_fu_1508_p3();
    void thread_a_row_11_1_fu_1553_p3();
    void thread_a_row_12_1_fu_1635_p3();
    void thread_a_row_13_1_fu_1628_p3();
    void thread_a_row_14_1_fu_1621_p3();
    void thread_a_row_15_1_fu_1614_p3();
    void thread_a_row_1_1_fu_1105_p3();
    void thread_a_row_2_1_fu_1149_p3();
    void thread_a_row_3_1_fu_1191_p3();
    void thread_a_row_4_1_fu_1239_p3();
    void thread_a_row_5_1_fu_1281_p3();
    void thread_a_row_6_1_fu_1325_p3();
    void thread_a_row_7_1_fu_1367_p3();
    void thread_a_row_8_1_fu_1415_p3();
    void thread_a_row_9_1_fu_1457_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state29();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_Addr_A();
    void thread_b_Addr_A_orig();
    void thread_b_Clk_A();
    void thread_b_Din_A();
    void thread_b_EN_A();
    void thread_b_Rst_A();
    void thread_b_WEN_A();
    void thread_b_copy_0_address0();
    void thread_b_copy_0_ce0();
    void thread_b_copy_0_we0();
    void thread_b_copy_10_address0();
    void thread_b_copy_10_ce0();
    void thread_b_copy_10_we0();
    void thread_b_copy_11_address0();
    void thread_b_copy_11_ce0();
    void thread_b_copy_11_we0();
    void thread_b_copy_12_address0();
    void thread_b_copy_12_ce0();
    void thread_b_copy_12_we0();
    void thread_b_copy_13_address0();
    void thread_b_copy_13_ce0();
    void thread_b_copy_13_we0();
    void thread_b_copy_14_address0();
    void thread_b_copy_14_ce0();
    void thread_b_copy_14_we0();
    void thread_b_copy_15_address0();
    void thread_b_copy_15_ce0();
    void thread_b_copy_15_we0();
    void thread_b_copy_1_address0();
    void thread_b_copy_1_ce0();
    void thread_b_copy_1_we0();
    void thread_b_copy_2_address0();
    void thread_b_copy_2_ce0();
    void thread_b_copy_2_we0();
    void thread_b_copy_3_address0();
    void thread_b_copy_3_ce0();
    void thread_b_copy_3_we0();
    void thread_b_copy_4_address0();
    void thread_b_copy_4_ce0();
    void thread_b_copy_4_we0();
    void thread_b_copy_5_address0();
    void thread_b_copy_5_ce0();
    void thread_b_copy_5_we0();
    void thread_b_copy_6_address0();
    void thread_b_copy_6_ce0();
    void thread_b_copy_6_we0();
    void thread_b_copy_7_address0();
    void thread_b_copy_7_ce0();
    void thread_b_copy_7_we0();
    void thread_b_copy_8_address0();
    void thread_b_copy_8_ce0();
    void thread_b_copy_8_we0();
    void thread_b_copy_9_address0();
    void thread_b_copy_9_ce0();
    void thread_b_copy_9_we0();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_881_p2();
    void thread_exitcond_fu_899_p2();
    void thread_grp_fu_1083_p0();
    void thread_grp_fu_1127_p0();
    void thread_grp_fu_1169_p0();
    void thread_grp_fu_1217_p0();
    void thread_grp_fu_1259_p0();
    void thread_grp_fu_1303_p0();
    void thread_grp_fu_1345_p0();
    void thread_grp_fu_1389_p0();
    void thread_grp_fu_1435_p0();
    void thread_grp_fu_1477_p0();
    void thread_grp_fu_1528_p0();
    void thread_grp_fu_1588_p0();
    void thread_grp_fu_1662_p0();
    void thread_i_1_fu_893_p2();
    void thread_i_phi_fu_851_p4();
    void thread_indvar_flatten_next_fu_887_p2();
    void thread_indvar_flatten_phi_fu_840_p4();
    void thread_j_1_fu_1597_p2();
    void thread_j_mid2_fu_905_p3();
    void thread_j_phi_fu_862_p4();
    void thread_tmp10_fu_1693_p2();
    void thread_tmp11_fu_1697_p2();
    void thread_tmp12_fu_1714_p2();
    void thread_tmp13_fu_1706_p2();
    void thread_tmp14_fu_1710_p2();
    void thread_tmp1_fu_1680_p2();
    void thread_tmp2_fu_1486_p2();
    void thread_tmp3_fu_1394_p2();
    void thread_tmp4_fu_1482_p2();
    void thread_tmp5_fu_1675_p2();
    void thread_tmp6_fu_1593_p2();
    void thread_tmp7_fu_1671_p2();
    void thread_tmp8_fu_1719_p2();
    void thread_tmp9_fu_1701_p2();
    void thread_tmp_10_fu_992_p3();
    void thread_tmp_11_fu_1013_p2();
    void thread_tmp_12_fu_1018_p3();
    void thread_tmp_13_fu_1049_p2();
    void thread_tmp_14_fu_1054_p3();
    void thread_tmp_15_fu_1091_p2();
    void thread_tmp_16_fu_1096_p3();
    void thread_tmp_17_fu_1135_p2();
    void thread_tmp_18_fu_1140_p3();
    void thread_tmp_19_fu_1177_p2();
    void thread_tmp_1_fu_941_p3();
    void thread_tmp_1_mid2_v_fu_933_p3();
    void thread_tmp_20_fu_1182_p3();
    void thread_tmp_21_fu_1225_p2();
    void thread_tmp_22_fu_1230_p3();
    void thread_tmp_23_fu_1267_p2();
    void thread_tmp_24_fu_1272_p3();
    void thread_tmp_25_fu_1311_p2();
    void thread_tmp_26_fu_1316_p3();
    void thread_tmp_27_fu_1353_p2();
    void thread_tmp_28_fu_1358_p3();
    void thread_tmp_29_fu_1401_p2();
    void thread_tmp_30_fu_1406_p3();
    void thread_tmp_31_fu_1443_p2();
    void thread_tmp_32_fu_1448_p3();
    void thread_tmp_33_fu_1494_p2();
    void thread_tmp_34_fu_1499_p3();
    void thread_tmp_35_fu_1539_p2();
    void thread_tmp_36_fu_1544_p3();
    void thread_tmp_37_cast_fu_982_p1();
    void thread_tmp_37_fu_976_p2();
    void thread_tmp_38_fu_1001_p3();
    void thread_tmp_39_cast_fu_1041_p1();
    void thread_tmp_39_fu_1035_p2();
    void thread_tmp_3_fu_1027_p2();
    void thread_tmp_40_fu_1075_p3();
    void thread_tmp_41_cast_fu_1122_p1();
    void thread_tmp_41_fu_1117_p2();
    void thread_tmp_42_fu_1161_p3();
    void thread_tmp_43_cast_fu_1212_p1();
    void thread_tmp_43_fu_1206_p2();
    void thread_tmp_44_fu_1251_p3();
    void thread_tmp_45_cast_fu_1298_p1();
    void thread_tmp_45_fu_1293_p2();
    void thread_tmp_46_fu_1337_p3();
    void thread_tmp_47_cast_fu_1384_p1();
    void thread_tmp_47_fu_1379_p2();
    void thread_tmp_48_fu_1427_p3();
    void thread_tmp_49_cast1_fu_1469_p1();
    void thread_tmp_49_cast_fu_1472_p1();
    void thread_tmp_49_fu_1520_p3();
    void thread_tmp_4_cast_fu_1536_p1();
    void thread_tmp_4_fu_949_p1();
    void thread_tmp_50_fu_1568_p2();
    void thread_tmp_51_cast_fu_1574_p1();
    void thread_tmp_51_fu_1582_p2();
    void thread_tmp_52_cast_fu_1729_p1();
    void thread_tmp_5_fu_959_p2();
    void thread_tmp_5_s_fu_1724_p2();
    void thread_tmp_6_cast1_fu_1565_p1();
    void thread_tmp_6_cast20_cast_fu_1032_p1();
    void thread_tmp_6_cast2_fu_1203_p1();
    void thread_tmp_6_cast_fu_973_p1();
    void thread_tmp_6_fu_954_p1();
    void thread_tmp_7_fu_964_p3();
    void thread_tmp_8_fu_987_p2();
    void thread_tmp_9_cast_fu_1579_p1();
    void thread_tmp_9_fu_1009_p1();
    void thread_tmp_fu_919_p2();
    void thread_tmp_mid1_fu_913_p2();
    void thread_tmp_mid2_fu_925_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
