<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p686" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_686{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_686{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_686{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_686{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_686{left:145px;bottom:879px;letter-spacing:-0.1px;}
#t6_686{left:275px;bottom:879px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t7_686{left:513px;bottom:880px;letter-spacing:-0.24px;}
#t8_686{left:569px;bottom:879px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t9_686{left:656px;bottom:880px;letter-spacing:-0.22px;}
#ta_686{left:677px;bottom:879px;letter-spacing:-0.07px;}
#tb_686{left:700px;bottom:880px;letter-spacing:-0.27px;}
#tc_686{left:275px;bottom:863px;letter-spacing:-0.14px;word-spacing:0.04px;}
#td_686{left:275px;bottom:846px;letter-spacing:-0.11px;word-spacing:-0.78px;}
#te_686{left:275px;bottom:829px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_686{left:435px;bottom:830px;letter-spacing:-0.01px;}
#tg_686{left:526px;bottom:829px;}
#th_686{left:145px;bottom:801px;letter-spacing:-0.17px;}
#ti_686{left:275px;bottom:800px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#tj_686{left:667px;bottom:801px;letter-spacing:-0.27px;}
#tk_686{left:687px;bottom:800px;letter-spacing:-0.11px;word-spacing:-0.39px;}
#tl_686{left:275px;bottom:783px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tm_686{left:403px;bottom:784px;letter-spacing:-0.22px;}
#tn_686{left:420px;bottom:783px;letter-spacing:-0.13px;word-spacing:0.01px;}
#to_686{left:672px;bottom:784px;letter-spacing:-0.27px;}
#tp_686{left:275px;bottom:766px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tq_686{left:624px;bottom:767px;letter-spacing:-0.22px;}
#tr_686{left:651px;bottom:766px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#ts_686{left:708px;bottom:767px;letter-spacing:-0.22px;}
#tt_686{left:275px;bottom:750px;letter-spacing:-0.07px;}
#tu_686{left:290px;bottom:750px;letter-spacing:-0.22px;}
#tv_686{left:311px;bottom:750px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#tw_686{left:472px;bottom:751px;letter-spacing:-0.01px;}
#tx_686{left:562px;bottom:750px;}
#ty_686{left:145px;bottom:721px;letter-spacing:-0.18px;}
#tz_686{left:275px;bottom:720px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_686{left:275px;bottom:704px;letter-spacing:-0.07px;}
#t11_686{left:294px;bottom:705px;letter-spacing:-0.22px;}
#t12_686{left:316px;bottom:704px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t13_686{left:462px;bottom:705px;letter-spacing:-0.27px;}
#t14_686{left:480px;bottom:704px;letter-spacing:-0.11px;}
#t15_686{left:275px;bottom:687px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t16_686{left:145px;bottom:659px;letter-spacing:-0.18px;}
#t17_686{left:275px;bottom:658px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t18_686{left:275px;bottom:641px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t19_686{left:275px;bottom:624px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1a_686{left:275px;bottom:601px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1b_686{left:604px;bottom:602px;letter-spacing:-0.24px;}
#t1c_686{left:634px;bottom:601px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t1d_686{left:275px;bottom:585px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1e_686{left:596px;bottom:586px;letter-spacing:-0.01px;}
#t1f_686{left:687px;bottom:585px;}
#t1g_686{left:145px;bottom:556px;letter-spacing:-0.21px;}
#t1h_686{left:275px;bottom:555px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1i_686{left:275px;bottom:539px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1j_686{left:275px;bottom:522px;letter-spacing:-0.1px;}
#t1k_686{left:275px;bottom:499px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1l_686{left:604px;bottom:500px;letter-spacing:-0.24px;}
#t1m_686{left:658px;bottom:499px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1n_686{left:275px;bottom:482px;letter-spacing:-0.11px;}
#t1o_686{left:275px;bottom:467px;letter-spacing:-0.01px;}
#t1p_686{left:365px;bottom:465px;}
#t1q_686{left:145px;bottom:438px;letter-spacing:-0.08px;}
#t1r_686{left:170px;bottom:439px;letter-spacing:-0.25px;}
#t1s_686{left:197px;bottom:438px;letter-spacing:-0.1px;word-spacing:-0.32px;}
#t1t_686{left:262px;bottom:438px;letter-spacing:-0.2px;}
#t1u_686{left:302px;bottom:438px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t1v_686{left:145px;bottom:421px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1w_686{left:145px;bottom:394px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1x_686{left:242px;bottom:395px;letter-spacing:-0.22px;}
#t1y_686{left:263px;bottom:394px;letter-spacing:-0.07px;}
#t1z_686{left:286px;bottom:395px;letter-spacing:-0.27px;}
#t20_686{left:308px;bottom:394px;letter-spacing:-0.11px;}
#t21_686{left:145px;bottom:377px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t22_686{left:145px;bottom:349px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t23_686{left:145px;bottom:329px;}
#t24_686{left:182px;bottom:329px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t25_686{left:145px;bottom:310px;}
#t26_686{left:182px;bottom:310px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t27_686{left:145px;bottom:290px;}
#t28_686{left:182px;bottom:290px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t29_686{left:145px;bottom:270px;}
#t2a_686{left:182px;bottom:270px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2b_686{left:193px;bottom:237px;letter-spacing:0.13px;}
#t2c_686{left:145px;bottom:216px;letter-spacing:-0.11px;}
#t2d_686{left:145px;bottom:200px;letter-spacing:-0.1px;}
#t2e_686{left:145px;bottom:183px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2f_686{left:145px;bottom:166px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2g_686{left:145px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.01px;}

.s1_686{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_686{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_686{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s4_686{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_686{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s6_686{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s7_686{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s8_686{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.t.v0_686{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts686" type="text/css" >

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg686Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg686" style="-webkit-user-select: none;"><object width="825" height="990" data="686/686.svg" type="image/svg+xml" id="pdf686" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_686" class="t s1_686">The System Control Coprocessor </span>
<span id="t2_686" class="t s2_686">B3-4 </span><span id="t3_686" class="t s1_686">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_686" class="t s2_686">ARM DDI 0100I </span>
<span id="t5_686" class="t s3_686">Bits[23:21] </span><span id="t6_686" class="t s4_686">These bits of the instruction, which are the </span><span id="t7_686" class="t v0_686 s5_686">&lt;opcode1&gt; </span><span id="t8_686" class="t s4_686">field in generic </span><span id="t9_686" class="t v0_686 s5_686">MRC </span><span id="ta_686" class="t s4_686">and </span><span id="tb_686" class="t v0_686 s5_686">MCR </span>
<span id="tc_686" class="t s4_686">instructions, are generally 0b000 in valid CP15 instructions. However, &lt;opcode1&gt; </span>
<span id="td_686" class="t s4_686">== 1 is being used for level 2 cache support and considered for some other specialist </span>
<span id="te_686" class="t s4_686">tasks. Unassigned values are </span><span id="tf_686" class="t s6_686">UNPREDICTABLE</span><span id="tg_686" class="t s4_686">. </span>
<span id="th_686" class="t v0_686 s5_686">&lt;Rd&gt; </span><span id="ti_686" class="t s4_686">This is the ARM register involved in the transfer (the source register for </span><span id="tj_686" class="t v0_686 s5_686">MCR </span><span id="tk_686" class="t s4_686">and the </span>
<span id="tl_686" class="t s4_686">destination register for </span><span id="tm_686" class="t v0_686 s5_686">MRC</span><span id="tn_686" class="t s4_686">). This register must not be R15, even though </span><span id="to_686" class="t v0_686 s5_686">MRC </span>
<span id="tp_686" class="t s4_686">instructions normally allow it to be R15. If R15 is specified for </span><span id="tq_686" class="t v0_686 s5_686">&lt;Rd&gt; </span><span id="tr_686" class="t s4_686">in a CP15 </span><span id="ts_686" class="t v0_686 s5_686">MRC </span>
<span id="tt_686" class="t s4_686">or </span><span id="tu_686" class="t v0_686 s5_686">MCR </span><span id="tv_686" class="t s4_686">instruction, the instruction is </span><span id="tw_686" class="t s6_686">UNPREDICTABLE</span><span id="tx_686" class="t s4_686">. </span>
<span id="ty_686" class="t v0_686 s5_686">&lt;CRn&gt; </span><span id="tz_686" class="t s4_686">This is the primary CP15 register involved in the transfer (the destination register </span>
<span id="t10_686" class="t s4_686">for </span><span id="t11_686" class="t v0_686 s5_686">MCR </span><span id="t12_686" class="t s4_686">and the source register for </span><span id="t13_686" class="t v0_686 s5_686">MRC</span><span id="t14_686" class="t s4_686">). The standard generic coprocessor register </span>
<span id="t15_686" class="t s4_686">names are c0, c1, ..., c15. </span>
<span id="t16_686" class="t v0_686 s5_686">&lt;CRm&gt; </span><span id="t17_686" class="t s4_686">This is an additional coprocessor register name which is used for accesses to some </span>
<span id="t18_686" class="t s4_686">primary registers to specify additional information about the version of the register </span>
<span id="t19_686" class="t s4_686">and/or the type of access. </span>
<span id="t1a_686" class="t s4_686">When the description of a primary register does not specify </span><span id="t1b_686" class="t v0_686 s5_686">&lt;CRm&gt;</span><span id="t1c_686" class="t s4_686">, c0 must be </span>
<span id="t1d_686" class="t s4_686">specified. If another register is specified, the instruction is </span><span id="t1e_686" class="t s6_686">UNPREDICTABLE</span><span id="t1f_686" class="t s4_686">. </span>
<span id="t1g_686" class="t v0_686 s5_686">&lt;opcode2&gt; </span><span id="t1h_686" class="t s4_686">This is an optional 3-bit number which is used for accesses to some primary </span>
<span id="t1i_686" class="t s4_686">registers to specify additional information about the version of the register and/or </span>
<span id="t1j_686" class="t s4_686">the type of access. If it is omitted, 0 is used. </span>
<span id="t1k_686" class="t s4_686">When the description of a primary register does not specify </span><span id="t1l_686" class="t v0_686 s5_686">&lt;opcode2&gt;</span><span id="t1m_686" class="t s4_686">, it must be </span>
<span id="t1n_686" class="t s4_686">omitted or 0 must be specified. If another value is specified, the instruction is </span>
<span id="t1o_686" class="t s6_686">UNPREDICTABLE</span><span id="t1p_686" class="t s4_686">. </span>
<span id="t1q_686" class="t s4_686">The </span><span id="t1r_686" class="t v0_686 s5_686">MCRR </span><span id="t1s_686" class="t s4_686">format (see </span><span id="t1t_686" class="t s7_686">MCRR </span><span id="t1u_686" class="t s4_686">on page A4-64) has less scope for decode. The primary register is implied (no </span>
<span id="t1v_686" class="t s4_686">CRn field), and the CRm and opcode fields are used to decode the correct function. </span>
<span id="t1w_686" class="t s4_686">Prior to ARMv6, </span><span id="t1x_686" class="t v0_686 s5_686">MCR </span><span id="t1y_686" class="t s4_686">and </span><span id="t1z_686" class="t v0_686 s5_686">MRC </span><span id="t20_686" class="t s4_686">instructions can only be used when the processor is in a privileged mode. If </span>
<span id="t21_686" class="t s4_686">they are executed when the processor is in User mode, an Undefined Instruction exception occurs. </span>
<span id="t22_686" class="t s4_686">ARMv6 introduced user access of the following commands: </span>
<span id="t23_686" class="t s4_686">â¢ </span><span id="t24_686" class="t s4_686">Prefetch flush </span>
<span id="t25_686" class="t s4_686">â¢ </span><span id="t26_686" class="t s4_686">Data synchronization barrier </span>
<span id="t27_686" class="t s4_686">â¢ </span><span id="t28_686" class="t s4_686">Data memory barrier </span>
<span id="t29_686" class="t s4_686">â¢ </span><span id="t2a_686" class="t s4_686">Clean and prefetch range operations. </span>
<span id="t2b_686" class="t s8_686">Note </span>
<span id="t2c_686" class="t s4_686">If access to privileged System Control coprocessor functionality by User mode programs is required, the </span>
<span id="t2d_686" class="t s4_686">usual solution is that the operating system defines one or more SWIs to supply it. As the precise set of </span>
<span id="t2e_686" class="t s4_686">memory and system facilities available on different processors can vary considerably, it is recommended </span>
<span id="t2f_686" class="t s4_686">that all such SWIs are implemented in an easily replaceable module and that the SWI interface of this </span>
<span id="t2g_686" class="t s4_686">module is defined to be as independent of processor details as possible. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
