,PaperName,Year,sources,place,authors,hyperlink,citationG,citationO,citationI
0,"A wide conversion ratio, 92.8% efficiency, 3-level buck converter with adaptive on/off-time control and shared charge pump intermediate voltage regulator.","Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Kousuke Miyaji, Yuki Karasawa, Takanobu Fukuoka",https://doi.org/10.1145/3287624.3287752,0,0,12
1,A three-dimensional millimeter-wave frequency-shift based CMOS biosensor using vertically stacked spiral inductors in LC oscillators.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Maya Matsunaga, Taiki Nakanishi, Atsuki Kobayashi, Kiichi Niitsu",https://doi.org/10.1145/3287624.3287749,1,7,0
2,"Design of 385 x 385 μm2 0.165V 270pW fully-integrated supply-modulated OOK transmitter in 65nm CMOS for glasses-free, self-powered, and fuel-cell-embedded continuous glucose monitoring contact lens.","Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Kenya Hayashi, Shigeki Arata, Ge Xu, Shunya Murakami, Cong Dang Bui, Takuyoshi Doike, Maya Matsunaga, Atsuki Kobayashi, Kiichi Niitsu",https://doi.org/10.1145/3287624.3287753,1,0,0
3,2D optical imaging using photosystem I photosensor platform with 32x32 CMOS biosensor array.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Kiichi Niitsu, Taichi Sakabe, Mariko Miyachi, Yoshinori Yamanoi, Hiroshi Nishihara, Tatsuya Tomo, Kazuo Nakazato",https://doi.org/10.1145/3287624.3287751,0,0,0
4,Design of gate-leakage-based timer using an amplifier-less replica-bias switching technique in 55-nm DDC CMOS.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Atsuki Kobayashi, Yuya Nishio, Kenya Hayashi, Shigeki Arata, Kiichi Niitsu",https://doi.org/10.1145/3287624.3287756,0,0,0
5,A low-voltage CMOS electrophoresis IC using electroless gold plating for small-form-factor biomolecule manipulation.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Kiichi Niitsu, Yuuki Yamaji, Atsuki Kobayashi, Kazuo Nakazato",https://doi.org/10.1145/3287624.3287755,0,0,0
6,A low-voltage low-power multi-channel neural interface IC using level-shifted feedback technology.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Liangjian Lyu, Yu Wang, Chixiao Chen, C.-J. Richard Shi",https://doi.org/10.1145/3287624.3287757,1,1,0
7,"Development of a high stability, low standby power six-transistor CMOS SRAM employing a single power supply.","Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Nobuaki Kobayashi, Tadayoshi Enomoto",https://doi.org/10.1145/3287624.3287748,0,0,0
8,Design of heterogeneously-integrated memory system with storage class memories and NAND flash memories.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Chihiro Matsui, Ken Takeuchi",https://doi.org/10.1145/3287624.3287754,3,2,0
9,A 65-nm CMOS fully-integrated circulating tumor cell and exosome analyzer using an on-chip vector network analyzer and a transmission-line-based detection window.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Taiki Nakanishi, Maya Matsunaga, Shunya Murakami, Atsuki Kobayashi, Kiichi Niitsu",https://doi.org/10.1145/3287624.3287750,0,1,11
10,Low standby power CMOS delay flip-flop with data retention capability.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Nobuaki Kobayashi, Tadayoshi Enomoto",https://doi.org/10.1145/3287624.3287747,1,0,0
11,Accelerate pattern recognition for cyber security analysis.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Mohammad Tahghighi, Wei Zhang",https://doi.org/10.1145/3287624.3287758,0,0,0
12,FPGA laboratory system supporting power measurement for low-power digital design.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Marco Winzker, Andrea Schwandt",https://doi.org/10.1145/3287624.3287746,0,0,0
13,Towards limiting the impact of timing anomalies in complex real-time processors.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Pedro Benedicte, Jaume Abella, Carles Hernández, Enrico Mezzetti, Francisco J. Cazorla",https://doi.org/10.1145/3287624.3287655,2,1,0
14,SeRoHAL: generation of selectively robust hardware abstraction layers for efficient protection of mixed-criticality systems.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Petra R. Kleeberger, Juana Rivera, Daniel Mueller-Gritschneder, Ulf Schlichtmann",https://doi.org/10.1145/3287624.3287652,0,0,0
15,Partitioned and overhead-aware scheduling of mixed-criticality real-time systems.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Yuanbin Zhou, Soheil Samii, Petru Eles, Zebo Peng",https://doi.org/10.1145/3287624.3287653,11,4,0
16,Layout recognition attacks on split manufacturing.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Wenbin Xu, Lang Feng, Jeyavijayan Rajendran, Jiang Hu",https://doi.org/10.1145/3287624.3287698,8,9,0
17,Execution of provably secure assays on MEDA biochips to thwart attacks.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Tung-Che Liang, Mohammed Shayan, Krishnendu Chakrabarty, Ramesh Karri",https://doi.org/10.1145/3287624.3287697,23,17,0
18,TAD: time side-channel attack defense of obfuscated source code.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Alexander Fell, Thinh Hung Pham, Siew-Kei Lam",https://doi.org/10.1145/3287624.3287694,8,0,0
19,Leakage-aware thermal management for multi-core systems using piecewise linear model based predictive control.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Xingxing Guo, Hai Wang, Chi Zhang, He Tang, Yuan Yuan",https://doi.org/10.1145/3287624.3287665,1,0,0
20,Multi-angle bended heat pipe design using x-architecture routing with dynamic thermal weight on mobile devices.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Hsuan-Hsuan Hsiao, Hong-Wen Chiou, Yu-Min Lee",https://doi.org/10.1145/3287624.3287666,4,1,0
21,Fully-automated synthesis of power management controllers from UPF.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Dustin Peterson, Oliver Bringmann",https://doi.org/10.1145/3287624.3287664,5,1,0
22,Integrated flow for reverse engineering of nanoscale technologies.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Bernhard Lippmann, Michael Werner, Niklas Unverricht, Aayush Singla, Peter Egger, Anja Dübotzky, Horst A. Gieser, Martin Rasche, Oliver Kellermann, Helmut Graeb",https://doi.org/10.1145/3287624.3288738,30,13,0
23,"NETA: when IP fails, secrets leak.","Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Travis Meade, Jason Portillo, Shaojie Zhang, Yier Jin",https://doi.org/10.1145/3287624.3288739,7,0,0
24,Machine learning and structural characteristics for reverse engineering.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Johanna Baehr, Alessandro Bernardini, Georg Sigl, Ulf Schlichtmann",https://doi.org/10.1145/3287624.3288740,24,6,0
25,Towards cognitive obfuscation: impeding hardware reverse engineering based on psychological insights.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Carina Wiesen, Nils Albartus, Max Hoffmann, Steffen Becker, Sebastian Wallat, Marc Fyrbiak, Nikol Rummel, Christof Paar",https://doi.org/10.1145/3287624.3288741,13,2,0
26,Insights into the mind of a trojan designer: the challenge to integrate a trojan into the bitstream.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Maik Ender, Pawel Swierczynski, Sebastian Wallat, Matthias Wilhelm, Paul Martin Knopp, Christof Paar",https://doi.org/10.1145/3287624.3288742,26,4,0
27,GraphSAR: a sparsity-aware processing-in-memory architecture for large-scale graph processing on ReRAMs.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Guohao Dai, Tianhao Huang, Yu Wang, Huazhong Yang, John Wawrzynek",https://doi.org/10.1145/3287624.3287637,38,0,0
28,ParaPIM: a parallel processing-in-memory accelerator for binary-weight deep neural networks.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Shaahin Angizi, Zhezhi He, Deliang Fan",https://doi.org/10.1145/3287624.3287644,25,0,0
29,CompRRAE: RRAM-based convolutional neural network accelerator with reduced computations through a runtime activation estimation.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Xizi Chen, Jingyang Zhu, Jingbo Jiang, Chi-Ying Tsui",https://doi.org/10.1145/3287624.3287640,6,0,0
30,CuckooPIM: an efficient and less-blocking coherence mechanism for processing-in-memory systems.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Sheng Xu, Xiaoming Chen, Ying Wang, Yinhe Han, Xiaowei Li",https://doi.org/10.1145/3287624.3287646,8,0,0
31,AERIS: area/energy-efficient 1T2R ReRAM based processing-in-memory neural network system-on-a-chip.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Jinshan Yue, Yongpan Liu, Fang Su, Shuangchen Li, Zhe Yuan, Zhibo Wang, Wenyu Sun, Xueqing Li, Huazhong Yang",https://doi.org/10.1145/3287624.3287635,5,0,0
32,"IR-ATA: IR annotated timing analysis, a flow for closing the loop between PDN design, IR analysis & timing closure.","Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Ashkan Vakil, Houman Homayoun, Avesta Sasan",https://doi.org/10.1145/3287624.3287683,15,0,0
33,Learning-based prediction of package power delivery network quality.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Yi Cao, Andrew B. Kahng, Joseph Li, Abinash Roy, Vaishnav Srinivas, Bangqi Xu",https://doi.org/10.1145/3287624.3287689,10,10,0
34,Tackling signal electromigration with learning-based detection and multistage mitigation.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Wei Ye, Mohamed Baker Alawieh, Yibo Lin, David Z. Pan",https://doi.org/10.1145/3287624.3287688,5,2,0
35,ROBIN: incremental oblique interleaved ECC for reliability improvement in STT-MRAM caches.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Elham Cheshmikhani, Hamed Farbeh, Hossein Asadi",https://doi.org/10.1145/3287624.3287686,12,0,0
36,Aging-aware chip health prediction adopting an innovative monitoring strategy.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Yun-Ting Wang, Kai-Chiang Wu, Chung-Han Chou, Shih-Chieh Chang",https://doi.org/10.1145/3287624.3287687,7,5,0
37,Compiling SU(4) quantum circuits to IBM QX architectures.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Alwin Zulehner, Robert Wille",https://doi.org/10.1145/3287624.3287704,88,52,0
38,Quantum circuit compilers using gate commutation rules.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Toshinari Itoko, Rudy Raymond, Takashi Imamichi, Atsushi Matsuo, Andrew W. Cross",https://doi.org/10.1145/3287624.3287701,30,24,0
39,Scalable design for field-coupled nanocomputing circuits.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Marcel Walter, Robert Wille, Frank Sill Torres, Daniel Große, Rolf Drechsler",https://doi.org/10.1145/3287624.3287705,24,16,0
40,BDD-based synthesis of optical logic circuits exploiting wavelength division multiplexing.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Ryosuke Matsuo, Jun Shiomi, Tohru Ishihara, Hidetoshi Onodera, Akihiko Shinya, Masaya Notomi",https://doi.org/10.1145/3287624.3287703,9,5,0
41,Hybrid binary-unary hardware accelerator.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"S. Rasoul Faraji, Kia Bazargan",https://doi.org/10.1145/3287624.3287706,20,12,9
42,Fault tolerance in neuromorphic computing systems.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Mengyun Liu, Lixue Xia, Yu Wang, Krishnendu Chakrabarty",https://doi.org/10.1145/3287624.3288743,26,18,0
43,Build reliable and efficient neuromorphic design with memristor technology.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Bing Li, Bonan Yan, Chenchen Liu, Hai (Helen) Li",https://doi.org/10.1145/3287624.3288744,14,10,0
44,Reliable in-memory neuromorphic computing using spintronics.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Christopher Münch, Rajendra Bishnoi, Mehdi Baradaran Tahoori",https://doi.org/10.1145/3287624.3288745,14,10,0
45,A staircase structure for scalable and efficient synthesis of memristor-aided logic.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Alwin Zulehner, Kamalika Datta, Indranil Sengupta, Robert Wille",https://doi.org/10.1145/3287624.3287672,10,7,0
46,On-chip memory optimization for high-level synthesis of multi-dimensional data on FPGA.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Daewoo Kim, Sugil Lee, Jongeun Lee",https://doi.org/10.1145/3287624.3287669,0,0,0
47,HUBPA: high utilization bidirectional pipeline architecture for neuromorphic computing.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Houxiang Ji, Li Jiang, Tianjian Li, Naifeng Jing, Jing Ke, Xiaoyao Liang",https://doi.org/10.1145/3287624.3287674,7,0,0
48,Efficient sparsification of dense circuit matrices in model order reduction.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Charalampos Antoniadis, Nestor E. Evmorfopoulos, Georgios I. Stamoulis",https://doi.org/10.1145/3287624.3287658,8,3,0
49,Spectral approach to verifying non-linear arithmetic circuits.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Cunxi Yu, Tiankai Su, Atif Yasin, Maciej J. Ciesielski",https://doi.org/10.1145/3287624.3287662,2,1,0
50,S2-PM: semi-supervised learning for efficient performance modeling of analog and mixed signal circuits.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Mohamed Baker Alawieh, Xiyuan Tang, David Z. Pan",https://doi.org/10.1145/3287624.3287657,6,0,0
51,"Energy-efficient, low-latency realization of neural networks through boolean logic minimization.","Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Mahdi Nazemi, Ghasem Pasandi, Massoud Pedram",https://doi.org/10.1145/3287624.3287722,25,0,0
52,Log-quantized stochastic computing for memory and computation efficient DNNs.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Hyeon Uk Sim, Jongeun Lee",https://doi.org/10.1145/3287624.3287714,17,6,0
53,Cell division: weight bit-width reduction technique for convolutional neural network hardware accelerators.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Hanmin Park, Kiyoung Choi",https://doi.org/10.1145/3287624.3287721,5,0,0
54,LithoROC: lithography hotspot detection with explicit ROC optimization.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Wei Ye, Yibo Lin, Meng Li, Qiang Liu, David Z. Pan",https://doi.org/10.1145/3287624.3288746,27,0,0
55,Detecting multi-layer layout hotspots with adaptive squish patterns.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Haoyu Yang, Piyush Pathak, Frank Gennari, Ya-Chieh Lai, Bei Yu",https://doi.org/10.1145/3287624.3288747,18,11,0
56,A local optimal method on DSA guiding template assignment with redundant/dummy via insertion.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Xingquan Li, Bei Yu, Jianli Chen, Wenxing Zhu",https://doi.org/10.1145/3287624.3288748,0,0,0
57,Deep learning-based framework for comprehensive mask optimization.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Bo-Yi Yu, Yong Zhong, Shao-Yun Fang, Hung-Fei Kuo",https://doi.org/10.1145/3287624.3288749,4,5,0
58,AxDNN: towards the cross-layer design of approximate DNNs.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Yinghui Fan, Xiaoxi Wu, Jiying Dong, Zhi Qi",https://doi.org/10.1145/3287624.3287627,11,0,0
59,Simulate-the-hardware: training accurate binarized neural networks for low-precision neural accelerators.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Jiajun Li, Ying Wang, Bosheng Liu, Yinhe Han, Xiaowei Li",https://doi.org/10.1145/3287624.3287628,4,0,0
60,An N-way group association architecture and sparse data group association load balancing algorithm for sparse CNN accelerators.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Jingyu Wang, Zhe Yuan, Ruoyang Liu, Huazhong Yang, Yongpan Liu",https://doi.org/10.1145/3287624.3287626,11,7,0
61,Maximizing power state cross coverage in firmware-based power management.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Vladimir Herdt, Hoang M. Le, Daniel Große, Rolf Drechsler",https://doi.org/10.1145/3287624.3287631,9,5,0
62,Improving scan chain diagnostic accuracy using multi-stage artificial neural networks.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Mason Chern, Shih-Wei Lee, Shi-Yu Huang, Yu Huang, Gaurav Veda, Kun-Han Hans Tsai, Wu-Tung Cheng",https://doi.org/10.1145/3287624.3287692,18,8,0
63,Testing stuck-open faults of priority address encoder in content addressable memories.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Tsai-Ling Tsai, Jin-Fu Li, Chun-Lung Hsu, Chi-Tien Sun",https://doi.org/10.1145/3287624.3287690,1,1,0
64,ScanSAT: unlocking obfuscated scan chains.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Lilas Alrahis, Muhammad Yasin, Hani H. Saleh, Baker Mohammad, Mahmoud Al-Qutayri, Ozgur Sinanoglu",https://doi.org/10.1145/3287624.3287693,40,0,0
65,CycSAT-unresolvable cyclic logic encryption using unreachable states.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Amin Rezaei, You Li, Yuanqi Shen, Shuyu Kong, Hai Zhou",https://doi.org/10.1145/3287624.3287691,27,21,0
66,Routing in optical network-on-chip: minimizing contention with guaranteed thermal reliability.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Mengquan Li, Weichen Liu, Lei Yang, Peng Chen, Duo Liu, Nan Guan",https://doi.org/10.1145/3287624.3287650,9,0,0
67,Bidirectional tuning of microring-based silicon photonic transceivers for optimal energy efficiency.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Yuyang Wang, M. Ashkan Seyedi, Jared Hulme, Marco Fiorentino, Raymond G. Beausoleil, Kwang-Ting Cheng",https://doi.org/10.1145/3287624.3287649,7,5,0
68,Redeeming chip-level power efficiency by collaborative management of the computation and communication.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Ning Lin, Hang Lu, Xin Wei, Xiaowei Li",https://doi.org/10.1145/3287624.3287647,0,0,0
69,A high-level modeling and simulation approach using test-driven cellular automata for fast performance analysis of RTL NoC designs.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Moon Gi Seok, Hessam S. Sarjoughian, Daejin Park",https://doi.org/10.1145/3287624.3287648,2,2,0
70,A sharing-aware L1.5D cache for data reuse in GPGPUs.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Jianfei Wang, Li Jiang, Jing Ke, Xiaoyao Liang, Naifeng Jing",https://doi.org/10.1145/3287624.3287633,6,3,0
71,NeuralHMC: an efficient HMC-based accelerator for deep neural networks.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Chuhan Min, Jiachen Mao, Hai Li, Yiran Chen",https://doi.org/10.1145/3287624.3287642,13,0,0
72,Boosting chipkill capability under retention-error induced reliability emergency.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Xianwei Zhang, Rujia Wang, Youtao Zhang, Jun Yang",https://doi.org/10.1145/3287624.3287639,1,0,0
73,SRAF insertion via supervised dictionary learning.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Hao Geng, Haoyu Yang, Yuzhe Ma, Joydeep Mitra, Bei Yu",https://doi.org/10.1145/3287624.3287684,26,10,6
74,A fast machine learning-based mask printability predictor for OPC acceleration.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Bentian Jiang, Hang Zhang, Jinglei Yang, Evangeline F. Y. Young",https://doi.org/10.1145/3287624.3287682,18,12,0
75,Semi-supervised hotspot detection with self-paced multi-task learning.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Ying Chen, Yibo Lin, Tianyang Gai, Yajuan Su, Yayi Wei, David Z. Pan",https://doi.org/10.1145/3287624.3287685,32,10,0
76,Exploring emerging CNFET for efficient last level cache design.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Dawen Xu, Li Li, Ying Wang, Cheng Liu, Huawei Li",https://doi.org/10.1145/3287624.3287700,4,2,0
77,Mosaic: an automated synthesis flow for boolean logic based on memristor crossbar.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,Lei Xie,https://doi.org/10.1145/3287624.3287702,4,0,0
78,Handling stuck-at-faults in memristor crossbar arrays using matrix transformations.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Baogang Zhang, Necati Uysal, Deliang Fan, Rickard Ewetz",https://doi.org/10.1145/3287624.3287707,30,18,0
79,CAPTOR: a class adaptive filter pruning framework for convolutional neural networks in mobile applications.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Zhuwei Qin, Fuxun Yu, Chenchen Liu, Xiang Chen",https://doi.org/10.1145/3287624.3287643,9,0,0
80,TNPU: an efficient accelerator architecture for training convolutional neural networks.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Jiajun Li, Guihai Yan, Wenyan Lu, Shuhao Jiang, Shijun Gong, Jingya Wu, Junchao Yan, Xiaowei Li",https://doi.org/10.1145/3287624.3287641,11,0,0
81,REIN: a robust training method for enhancing generalization ability of neural networks in autonomous driving systems.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Fuxun Yu, Chenchen Liu, Xiang Chen",https://doi.org/10.1145/3287624.3287645,1,0,0
82,Factorization based dilution of biochemical fluids with micro-electrode-dot-array biochips.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Sohini Saha, Debraj Kundu, Sudip Roy, Sukanta Bhattacharjee, Krishnendu Chakrabarty, Partha Pratim Chakrabarti, Bhargab B. Bhattacharya",https://doi.org/10.1145/3287624.3287710,6,5,0
83,Sample preparation for multiple-reactant bioassays on micro-electrode-dot-array biochips.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Tung-Che Liang, Yun-Sheng Chan, Tsung-Yi Ho, Krishnendu Chakrabarty, Chen-Yi Lee",https://doi.org/10.1145/3287624.3287708,11,7,0
84,Robust sample preparation on digital microfluidic biochips.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Zhanwei Zhong, Robert Wille, Krishnendu Chakrabarty",https://doi.org/10.1145/3287624.3287709,11,4,0
85,SAADI: a scalable accuracy approximate divider for dynamic energy-quality scaling.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Setareh Behroozi, Jingjie Li, Jackson Melchert, Younghyun Kim",https://doi.org/10.1145/3287624.3287668,24,0,0
86,SeFAct: selective feature activation and early classification for CNNs.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Farhana Sharmin Snigdha, Ibrahim Ahmed, Susmita Dey Manasi, Meghna G. Mankalale, Jiang Hu, Sachin S. Sapatnekar",https://doi.org/10.1145/3287624.3287663,6,0,0
87,FACH: FPGA-based acceleration of hyperdimensional computing by reducing computational complexity.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Mohsen Imani, Sahand Salamat, Saransh Gupta, Jiani Huang, Tajana Rosing",https://doi.org/10.1145/3287624.3287667,30,0,0
88,ADMM attack: an enhanced adversarial attack for deep neural networks with undetectable distortions.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Pu Zhao, Kaidi Xu, Sijia Liu, Yanzhi Wang, Xue Lin",https://doi.org/10.1145/3287624.3288750,16,0,0
89,A system-level perspective to understand the vulnerability of deep learning systems.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Tao Liu, Nuo Xu, Qi Liu, Yanzhi Wang, Wujie Wen",https://doi.org/10.1145/3287624.3288751,5,4,0
90,HAMPER: high-performance adaptive mobile security enhancement against malicious speech and image recognition.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Zirui Xu, Fuxun Yu, Chenchen Liu, Xiang Chen",https://doi.org/10.1145/3287624.3288752,6,0,0
91,AdverQuil: an efficient adversarial detection and alleviation technique for black-box neuromorphic computing systems.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Hsin-Pai Cheng, Juncheng Shen, Huanrui Yang, Qing Wu, Hai Li, Yiran Chen",https://doi.org/10.1145/3287624.3288753,1,0,0
92,SIMULTime: Context-sensitive timing simulation on intermediate code representation for rapid platform explorations.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Alessandro Cornaglia, Alexander Viehl, Oliver Bringmann, Wolfgang Rosenstiel",https://doi.org/10.1145/3287624.3287625,2,0,0
93,"Modeling processor idle times in MPSoC platforms to enable integrated DPM, DVFS, and task scheduling subject to a hard deadline.","Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Amirhossein Esmaili, Mahdi Nazemi, Massoud Pedram",https://doi.org/10.1145/3287624.3287630,11,0,0
94,Phone-nomenon: a system-level thermal simulator for handheld devices.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Hong-Wen Chiou, Yu-Min Lee, Shin-Yu Shiau, Chi-Wen Pan, Tai-Yu Chen",https://doi.org/10.1145/3287624.3287632,5,0,0
95,"Virtual prototyping of heterogeneous automotive applications: matlab, SystemC, or both?","Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Xiao Pan, Carna Zivkovic, Christoph Grimm",https://doi.org/10.1145/3287624.3287629,6,0,0
96,Diffusion break-aware leakage power optimization and detailed placement in sub-10nm VLSI.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Sun ik Heo, Andrew B. Kahng, Minsoo Kim, Lutong Wang",https://doi.org/10.1145/3287624.3287679,3,1,0
97,MDP-trees: multi-domain macro placement for ultra large-scale mixed-size designs.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Yen-Chun Liu, Tung-Chieh Chen, Yao-Wen Chang, Sy-Yen Kuo",https://doi.org/10.1145/3287624.3287677,5,0,0
98,A shape-driven spreading algorithm using linear programming for global placement.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Shounak Dhar, Love Singhal, Mahesh A. Iyer, David Z. Pan",https://doi.org/10.1145/3287624.3287675,2,1,0
99,Finding placement-relevant clusters with fast modularity-based clustering.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Mateus Fogaça, Andrew B. Kahng, Ricardo Reis, Lutong Wang",https://doi.org/10.1145/3287624.3287676,11,3,0
100,An approximation algorithm to the optimal switch control of reconfigurable battery packs.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Shih-Yu Chen, Jie-Hong R. Jiang, Shou-Hung Welkin Ling, Shih-Hao Liang, Mao-Cheng Huang",https://doi.org/10.1145/3287624.3287712,0,0,0
101,Autonomous vehicle routing in multiple intersections.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Sheng-Hao Lin, Tsung-Yi Ho",https://doi.org/10.1145/3287624.3287723,0,4,0
102,GRAM: graph processing in a ReRAM-based computational memory.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Minxuan Zhou, Mohsen Imani, Saransh Gupta, Yeseong Kim, Tajana Rosing",https://doi.org/10.1145/3287624.3287711,0,0,0
103,ADEPOS: anomaly detection based power saving for predictive maintenance using edge computing.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Sumon Kumar Bose, Bapi Kar, Mohendra Roy, Pradeep Kumar Gopalakrishnan, Arindam Basu",https://doi.org/10.1145/3287624.3287716,0,4,0
104,Efficient sporadic task handling in parallel AUTOSAR applications using runnable migration.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Milan Copic, Rainer Leupers, Gerd Ascheid",https://doi.org/10.1145/3287624.3287654,0,3,0
105,A heuristic for multi objective software application mappings on heterogeneous MPSoCs.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Gereon Onnebrink, Ahmed Hallawa, Rainer Leupers, Gerd Ascheid, Awaid-Ud-Din Shaheen",https://doi.org/10.1145/3287624.3287651,0,8,0
106,ReRAM-based processing-in-memory architecture for blockchain platforms.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Fang Wang, Zhaoyan Shen, Lei Han, Zili Shao",https://doi.org/10.1145/3287624.3287656,0,12,0
107,Towards practical homomorphic email filtering: a hardware-accelerated secure naïve bayesian filter.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Song Bian, Masayuki Hiromoto, Takashi Sato",https://doi.org/10.1145/3287624.3287699,0,0,0
108,A 0.16pJ/bit recurrent neural network based PUF for enhanced machine learning attack resistance.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Nimesh Shah, Manaar Alam, Durga Prasad Sahoo, Debdeep Mukhopadhyay, Arindam Basu",https://doi.org/10.1145/3287624.3287696,0,3,0
109,P3M: a PIM-based neural network model protection scheme for deep learning accelerator.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Wen Li, Ying Wang, Huawei Li, Xiaowei Li",https://doi.org/10.1145/3287624.3287695,0,0,0
110,Learning the sparsity for ReRAM: mapping and pruning sparse neural network for ReRAM based accelerator.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Jilan Lin, Zhenhua Zhu, Yu Wang, Yuan Xie",https://doi.org/10.1145/3287624.3287715,0,0,0
111,In-memory batch-normalization for resistive memory based binary neural network hardware.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Hyungjun Kim, Yulhwa Kim, Jae-Joon Kim",https://doi.org/10.1145/3287624.3287718,0,8,0
112,XOMA: exclusive on-chip memory architecture for energy-efficient deep learning acceleration.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Hyeon Uk Sim, Jason Helge Anderson, Jongeun Lee",https://doi.org/10.1145/3287624.3287713,0,0,0
113,BeSAT: behavioral SAT-based attack on cyclic logic encryption.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Yuanqi Shen, You Li, Amin Rezaei, Shuyu Kong, David Dlott, Hai Zhou",https://doi.org/10.1145/3287624.3287670,0,0,0
114,Structural rewriting in XOR-majority graphs.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Zhufei Chu, Mathias Soeken, Yinshui Xia, Lun-Yao Wang, Giovanni De Micheli",https://doi.org/10.1145/3287624.3287671,0,5,0
115,Design automation for adiabatic circuits.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Alwin Zulehner, Michael P. Frank, Robert Wille",https://doi.org/10.1145/3287624.3287673,0,8,0
116,A figure of merit for assertions in verification.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Samuel Hertz, Debjit Pal, Spencer Offenberger, Shobha Vasudevan",https://doi.org/10.1145/3287624.3287660,0,1,0
117,Suspect2vec: a suspect prediction model for directed RTL debugging.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Neil Veira, Zissis Poulos, Andreas G. Veneris",https://doi.org/10.1145/3287624.3287661,0,0,0
118,Path controllability analysis for high quality designs.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Li-Jie Chen, Hong-Zu Chou, Kai-Hui Chang, Sy-Yen Kuo, Chi-Lai Huang",https://doi.org/10.1145/3287624.3287659,0,0,0
119,Implementing neural machine translation with bi-directional GRU and attention mechanism on FPGAs using HLS.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Qin Li, Xiaofan Zhang, Jinjun Xiong, Wen-Mei Hwu, Deming Chen",https://doi.org/10.1145/3287624.3287717,0,17,0
120,Efficient FPGA implementation of local binary convolutional neural network.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Aidyn Zhakatayev, Jongeun Lee",https://doi.org/10.1145/3287624.3287719,0,2,0
121,Hardware-software co-design of slimmed optical neural networks.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Zheng Zhao, Derong Liu, Meng Li, Zhoufeng Ying, Lu Zhang, Biying Xu, Bei Yu, Ray T. Chen, David Z. Pan",https://doi.org/10.1145/3287624.3287720,0,17,0
122,Software defined architectures for data analytics.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Vito Giovanni Castellana, Marco Minutoli, Antonino Tumeo, Marco Lattuada, Pietro Fezzardi, Fabrizio Ferrandi",https://doi.org/10.1145/3287624.3288754,0,2,0
123,Runtime reconfigurable memory hierarchy in embedded scalable platforms.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Davide Giri, Paolo Mantovani, Luca P. Carloni",https://doi.org/10.1145/3287624.3288755,0,2,0
124,XPPE: cross-platform performance estimation of hardware accelerators using machine learning.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Hosein Mohammadi Makrani, Hossein Sayadi, Tinoosh Mohsenin, Setareh Rafatirad, Avesta Sasan, Houman Homayoun",https://doi.org/10.1145/3287624.3288756,0,0,0
125,Addressing the issue of processing element under-utilization in general-purpose systolic deep learning accelerators.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Bosheng Liu, Xiaoming Chen, Ying Wang, Yinhe Han, Jiajun Li, Haobo Xu, Xiaowei Li",https://doi.org/10.1145/3287624.3287638,0,12,0
126,ALook: adaptive lookup for GPGPU acceleration.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Daniel Peroni, Mohsen Imani, Tajana Rosing",https://doi.org/10.1145/3287624.3287634,0,0,0
127,Collaborative accelerators for in-memory MapReduce on scale-up machines.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Abraham Addisie, Valeria Bertacco",https://doi.org/10.1145/3287624.3287636,0,3,0
128,Detailed routing by sparse grid graph and minimum-area-captured path search.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Gengjie Chen, Chak-Wa Pui, Haocheng Li, Jingsong Chen, Bentian Jiang, Evangeline F. Y. Young",https://doi.org/10.1145/3287624.3287678,0,17,12
129,Latency constraint guided buffer sizing and layer assignment for clock trees with useful skew.,"Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019, Tokyo, Japan, January 21-24, 2019.",Toshiyuki Shibuya, Taiwan,"Necati Uysal, Wen-Hao Liu, Rickard Ewetz",https://doi.org/10.1145/3287624.3287681,0,1,0
