#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 19 08:10:39 2020
# Process ID: 9312
# Current directory: E:/Vivado/Custom_Size_Data/CSD/solution1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: E:/Vivado/Custom_Size_Data/CSD/solution1/sim/verilog/vivado.log
# Journal file: E:/Vivado/Custom_Size_Data/CSD/solution1/sim/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
current_fileset: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 650.781 ; gain = 43.059
# open_wave_database csd.wdb
open_wave_config E:/Vivado/Custom_Size_Data/CSD/solution1/sim/verilog/csd.wcfg
current_wave_config {csd.wcfg}
csd.wcfg
add_wave {{/apatb_csd_top/AESL_inst_csd/A_V}} {{/apatb_csd_top/AESL_inst_csd/B_V}} {{/apatb_csd_top/AESL_inst_csd/op}} 
current_wave_config {csd.wcfg}
csd.wcfg
add_wave {{/apatb_csd_top/AESL_inst_csd/ap_start}} {{/apatb_csd_top/AESL_inst_csd/ap_done}} {{/apatb_csd_top/AESL_inst_csd/ap_idle}} {{/apatb_csd_top/AESL_inst_csd/ap_ready}} {{/apatb_csd_top/AESL_inst_csd/ap_return}} 
current_wave_config {csd.wcfg}
csd.wcfg
add_wave {{/apatb_csd_top/AESL_clock}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 19 08:16:52 2020...
