#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan 22 18:41:22 2025
# Process ID: 10552
# Current directory: C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1
# Command line: vivado.exe -log Top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Top.tcl -notrace
# Log file: C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1/Top.vdi
# Journal file: C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/123/Documents/xilinx_project/GitHub/Ethernet/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/App/Xilinx2019/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.cache/ip 
Command: link_design -top Top -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1/.Xil/Vivado-10552-DESKTOP-4V0BJ5M/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock_generator_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1/.Xil/Vivado-10552-DESKTOP-4V0BJ5M/axi_10g_ethernet_0/axi_10g_ethernet_0.dcp' for cell 'Ethernet_10G_inst/fifo_block_i/ethernet_core_i'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/123/Documents/xilinx_project/STAR/STAR.srcs/sources_1/ip/GTX_ROD_Link/GTX_ROD_Link.dcp' for cell 'GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1/.Xil/Vivado-10552-DESKTOP-4V0BJ5M/axi_10g_ethernet_0/bd_0/ip/ip_0/bd_efdb_xmac_0.dcp' for cell 'Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1/.Xil/Vivado-10552-DESKTOP-4V0BJ5M/axi_10g_ethernet_0/bd_0/ip/ip_1/bd_efdb_xpcs_0.dcp' for cell 'Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 847.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 462 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/123/Documents/xilinx_project/STAR/STAR.srcs/sources_1/ip/GTX_ROD_Link/GTX_ROD_Link.xdc] for cell 'GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst'
Finished Parsing XDC File [c:/Users/123/Documents/xilinx_project/STAR/STAR.srcs/sources_1/ip/GTX_ROD_Link/GTX_ROD_Link.xdc] for cell 'GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst'
Parsing XDC File [c:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0.xdc] for cell 'Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst'
Finished Parsing XDC File [c:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0.xdc] for cell 'Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst'
Parsing XDC File [c:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0.xdc] for cell 'Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0.xdc:70]
all_fanout: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1609.508 ; gain = 630.887
Finished Parsing XDC File [c:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0.xdc] for cell 'Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst'
Parsing XDC File [c:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_generator_inst/inst'
Finished Parsing XDC File [c:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_generator_inst/inst'
Parsing XDC File [c:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_generator_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_generator_inst/inst'
Parsing XDC File [C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_example_design.xdc]
Finished Parsing XDC File [C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_example_design.xdc]
Parsing XDC File [C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/constrs_1/new/Top.xdc]
WARNING: [Constraints 18-619] A clock with name 'ethernet_refclk_in_p' already exists, overwriting the previous clock with the same name. [C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/constrs_1/new/Top.xdc:219]
Finished Parsing XDC File [C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/constrs_1/new/Top.xdc]
Parsing XDC File [c:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0_clocks.xdc] for cell 'Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst'
Finished Parsing XDC File [c:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0_clocks.xdc] for cell 'Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst'
Parsing XDC File [c:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0_clocks.xdc] for cell 'Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst'
Finished Parsing XDC File [c:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0_clocks.xdc] for cell 'Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1629.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 37 instances

16 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1629.383 ; gain = 1169.312
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Parsing TCL File [c:/Users/123/Documents/xilinx_project/STAR/STAR.srcs/sources_1/ip/GTX_ROD_Link/tcl/v7ht.tcl] from IP C:/Users/123/Documents/xilinx_project/STAR/STAR.srcs/sources_1/ip/GTX_ROD_Link/GTX_ROD_Link.xci
Sourcing Tcl File [c:/Users/123/Documents/xilinx_project/STAR/STAR.srcs/sources_1/ip/GTX_ROD_Link/tcl/v7ht.tcl]

****************************************************************************************
*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
*           Your current part is xc7k325t.                                            *
****************************************************************************************

Finished Sourcing Tcl File [c:/Users/123/Documents/xilinx_project/STAR/STAR.srcs/sources_1/ip/GTX_ROD_Link/tcl/v7ht.tcl]
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1629.383 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d23f3eb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.952 . Memory (MB): peak = 1629.383 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "9743b49d39ad8042".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1851.684 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 16811029f

Time (s): cpu = 00:00:06 ; elapsed = 00:01:43 . Memory (MB): peak = 1851.684 ; gain = 59.770

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 11c91418d

Time (s): cpu = 00:00:09 ; elapsed = 00:01:45 . Memory (MB): peak = 1851.684 ; gain = 59.770
INFO: [Opt 31-389] Phase Retarget created 51 cells and removed 86 cells
INFO: [Opt 31-1021] In phase Retarget, 105 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: e285a621

Time (s): cpu = 00:00:09 ; elapsed = 00:01:46 . Memory (MB): peak = 1851.684 ; gain = 59.770
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 85 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: e564460d

Time (s): cpu = 00:00:12 ; elapsed = 00:01:49 . Memory (MB): peak = 1851.684 ; gain = 59.770
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 9417 cells
INFO: [Opt 31-1021] In phase Sweep, 1717 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 8f40a150

Time (s): cpu = 00:00:12 ; elapsed = 00:01:49 . Memory (MB): peak = 1851.684 ; gain = 59.770
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 8f40a150

Time (s): cpu = 00:00:13 ; elapsed = 00:01:50 . Memory (MB): peak = 1851.684 ; gain = 59.770
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 8cb6ff9d

Time (s): cpu = 00:00:13 ; elapsed = 00:01:50 . Memory (MB): peak = 1851.684 ; gain = 59.770
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              51  |              86  |                                            105  |
|  Constant propagation         |              27  |              85  |                                             81  |
|  Sweep                        |               0  |            9417  |                                           1717  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             90  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1851.684 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14d872e6e

Time (s): cpu = 00:00:13 ; elapsed = 00:01:50 . Memory (MB): peak = 1851.684 ; gain = 59.770

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.646 | TNS=-1063.737 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 0 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: 12128af1e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.192 . Memory (MB): peak = 2154.531 ; gain = 0.000
Ending Power Optimization Task | Checksum: 12128af1e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2154.531 ; gain = 302.848

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12128af1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2154.531 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2154.531 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e26bda46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2154.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:02:10 . Memory (MB): peak = 2154.531 ; gain = 525.148
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2154.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2154.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1/Top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2154.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
Command: report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1/Top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2154.531 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ee9e040d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2154.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f7173549

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1da42ddc9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1da42ddc9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2154.531 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1da42ddc9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13df43ff4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 574 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 235 nets or cells. Created 16 new cells, deleted 219 existing cells and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2154.531 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2154.531 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           16  |            219  |                   235  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           16  |            219  |                   235  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 11499c514

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2154.531 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1cc576e56

Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 2154.531 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1cc576e56

Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15e70a3bb

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1572072b8

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1935e0e99

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 102c2776f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14c0e93c0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1dffd5269

Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2362e2c95

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1815fd7e8

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1652221e4

Time (s): cpu = 00:01:21 ; elapsed = 00:00:55 . Memory (MB): peak = 2154.531 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1652221e4

Time (s): cpu = 00:01:21 ; elapsed = 00:00:55 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 157c09c76

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 157c09c76

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 2154.531 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.905. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 182aea719

Time (s): cpu = 00:02:10 ; elapsed = 00:01:45 . Memory (MB): peak = 2154.531 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 182aea719

Time (s): cpu = 00:02:10 ; elapsed = 00:01:45 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 182aea719

Time (s): cpu = 00:02:10 ; elapsed = 00:01:46 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 182aea719

Time (s): cpu = 00:02:10 ; elapsed = 00:01:46 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2154.531 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1e5553021

Time (s): cpu = 00:02:10 ; elapsed = 00:01:46 . Memory (MB): peak = 2154.531 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e5553021

Time (s): cpu = 00:02:10 ; elapsed = 00:01:46 . Memory (MB): peak = 2154.531 ; gain = 0.000
Ending Placer Task | Checksum: 117254320

Time (s): cpu = 00:02:10 ; elapsed = 00:01:46 . Memory (MB): peak = 2154.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:14 ; elapsed = 00:01:48 . Memory (MB): peak = 2154.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2154.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2154.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1/Top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 2154.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_placed.rpt -pb Top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2154.531 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2154.531 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.905 | TNS=-877.392 |
Phase 1 Physical Synthesis Initialization | Checksum: 2a81e5482

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2154.531 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.905 | TNS=-877.392 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2a81e5482

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.905 | TNS=-877.392 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[0].  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[0]
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tlast_int_reg_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tlast_int_reg
INFO: [Physopt 32-81] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tlast_int_reg_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tlast_int_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.892 | TNS=-877.007 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tlast_int_reg_0_repN.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tlast_int_reg_replica
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tlast_int_reg_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tlast_int_reg_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr1__6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr1__6.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_3
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr1__6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.792 | TNS=-876.106 |
INFO: [Physopt 32-663] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof.  Re-placed instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/ignore_frame_i_2
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.788 | TNS=-876.081 |
INFO: [Physopt 32-663] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/p_3_in27_in.  Re-placed instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[3]
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/p_3_in27_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.788 | TNS=-875.895 |
INFO: [Physopt 32-663] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/p_4_in.  Re-placed instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[4]
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/p_4_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.788 | TNS=-875.709 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/ignore_frame_i_2
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.779 | TNS=-875.727 |
INFO: [Physopt 32-663] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr1__6_repN.  Re-placed instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_3_comp
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr1__6_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.766 | TNS=-875.597 |
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/wr_fifo_full_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/wr_fifo_full_reg.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[63]_i_1
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/wr_fifo_full_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.765 | TNS=-872.252 |
INFO: [Physopt 32-663] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof_repN.  Re-placed instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/ignore_frame_i_2_comp
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.753 | TNS=-872.082 |
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/D[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready_int.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready_int_reg
INFO: [Physopt 32-81] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready_int. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready_int. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-869.323 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof_repN.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/ignore_frame_i_2_comp
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_comp_1
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ethernet_refclk_in_p. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/frame_waiting. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/txoutclk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/frame_waiting_int0.  Re-placed instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/frame_waiting_int_i_2
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/frame_waiting_int0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-869.314 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/frame_waiting_int0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/frame_waiting_int_i_2
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/frame_waiting_int_i_1_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/frame_waiting_int_i_1_comp.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/frame_waiting_int0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-869.080 |
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_2_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_2
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_1_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-869.043 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_3_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_3
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_1_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-868.899 |
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_3_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_3
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-868.853 |
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_3_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_3
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-868.802 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_2_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_2
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[1]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-868.516 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_2_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_2
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_4_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_4
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_2_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_2_comp_2.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-868.456 |
INFO: [Physopt 32-663] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_5_n_0.  Re-placed instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_5
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-868.439 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_5_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_5
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[0]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-868.246 |
INFO: [Physopt 32-663] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/write_en.  Re-placed instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/write_en_reg
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/write_en. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-867.977 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_5_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_5
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/frame_waiting_int_i_1_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/frame_waiting_int_i_1_comp_1.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-867.601 |
INFO: [Physopt 32-663] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_5_n_0.  Re-placed instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_5
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-867.551 |
INFO: [Physopt 32-663] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_4_n_0.  Re-placed instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_4
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-867.491 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_4_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_4
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_1_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-867.487 |
INFO: [Physopt 32-663] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_4_n_0.  Re-placed instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_4
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-867.459 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_5_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_5
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_1_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_1_comp_2.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-867.175 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_4_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_4
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-866.933 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/early_implicit_error_i_2_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/early_implicit_error_i_2
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_2_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[2]_i_2_comp_3.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/early_implicit_error_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-866.986 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[0]_i_2_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[0]_i_2
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-866.751 |
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/write_en. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/write_en_i_2_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/write_en_i_2
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/write_en_i_1_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/write_en_i_1_comp.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/write_en_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-866.652 |
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/implicit_error. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/implicit_error_int_i_2_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/implicit_error_int_i_2
INFO: [Physopt 32-710] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/implicit_error_int_i_1_n_0. Critical path length was reduced through logic transformation on cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/implicit_error_int_i_1_comp.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/implicit_error_int_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-866.637 |
INFO: [Physopt 32-663] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/early_implicit_error_i_2_n_0.  Re-placed instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/early_implicit_error_i_2
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/early_implicit_error_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-866.062 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg_n_0_[2].  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[2]
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/cc_eq_2_reg_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/local_ifg_count[9]_i_1
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/cc_eq_2_reg_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/cc_eq_2_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[7]_0[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[7]_0[7].  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[7]
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[7]_0[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[7]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0.  Did not re-place instance Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0_reg
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PowerOnReset_inst/reset.  Re-placed instance PowerOnReset_inst/reset_r_reg
INFO: [Physopt 32-735] Processed net PowerOnReset_inst/reset. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-865.832 |
INFO: [Physopt 32-662] Processed net PowerOnReset_inst/reset.  Did not re-place instance PowerOnReset_inst/reset_r_reg
INFO: [Physopt 32-81] Processed net PowerOnReset_inst/reset. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PowerOnReset_inst/reset. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-865.362 |
INFO: [Physopt 32-662] Processed net PowerOnReset_inst/reset_repN.  Did not re-place instance PowerOnReset_inst/reset_r_reg_replica
INFO: [Physopt 32-572] Net PowerOnReset_inst/reset_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PowerOnReset_inst/reset_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock_generator_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[0].  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[0]
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg_0.  Re-placed instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.744 | TNS=-862.282 |
INFO: [Physopt 32-663] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tuser.  Re-placed instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tuser_reg
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tuser. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.723 | TNS=-862.130 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tuser.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tuser_reg
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tuser. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr1__6_repN.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_3_comp
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr1__6_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_comp_1
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ethernet_refclk_in_p. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg_n_0_[2].  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[2]
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/txoutclk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/cc_eq_2_reg_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/local_ifg_count[9]_i_1
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/cc_eq_2_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[7]_0[7].  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[7]
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[7]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0.  Did not re-place instance Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0_reg
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PowerOnReset_inst/reset_repN.  Did not re-place instance PowerOnReset_inst/reset_r_reg_replica
INFO: [Physopt 32-702] Processed net PowerOnReset_inst/reset_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock_generator_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.723 | TNS=-862.130 |
Phase 3 Critical Path Optimization | Checksum: 2a81e5482

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2154.531 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.723 | TNS=-862.130 |
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[0].  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[0]
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tuser.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tuser_reg
INFO: [Physopt 32-81] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tuser. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tuser. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.722 | TNS=-862.052 |
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/D[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready_int_repN.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready_int_reg_replica
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready_int_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready_INST_0
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/rd_avail_reg.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/ram_reg_0_i_1
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/rd_avail_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/rd_avail_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ethernet_refclk_in_p. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg_n_0_[2].  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[2]
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/txoutclk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/cc_eq_2_reg_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/local_ifg_count[9]_i_1
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/cc_eq_2_reg_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/cc_eq_2_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[7]_0[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[7]_0[7].  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[7]
INFO: [Physopt 32-572] Net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[7]_0[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[7]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0.  Did not re-place instance Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0_reg
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PowerOnReset_inst/reset_repN.  Did not re-place instance PowerOnReset_inst/reset_r_reg_replica
INFO: [Physopt 32-572] Net PowerOnReset_inst/reset_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PowerOnReset_inst/reset_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock_generator_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/D[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready_int_repN.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready_int_reg_replica
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready_int_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready_INST_0
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/rd_avail_reg.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/ram_reg_0_i_1
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/rd_avail_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ethernet_refclk_in_p. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg_n_0_[2].  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[2]
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/txoutclk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/cc_eq_2_reg_0.  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/local_ifg_count[9]_i_1
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/cc_eq_2_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[7]_0[7].  Did not re-place instance Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[7]
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[7]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0.  Did not re-place instance Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0_reg
INFO: [Physopt 32-702] Processed net Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PowerOnReset_inst/reset_repN.  Did not re-place instance PowerOnReset_inst/reset_r_reg_replica
INFO: [Physopt 32-702] Processed net PowerOnReset_inst/reset_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock_generator_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.722 | TNS=-862.052 |
Phase 4 Critical Path Optimization | Checksum: 2a81e5482

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2154.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2154.531 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.722 | TNS=-862.052 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.183  |         15.340  |            4  |              0  |                    38  |           0  |           2  |  00:00:18  |
|  Total          |          0.183  |         15.340  |            4  |              0  |                    38  |           0  |           3  |  00:00:18  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2154.531 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2a81e5482

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2154.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
371 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2154.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2154.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2154.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1/Top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c2d13cee ConstDB: 0 ShapeSum: 132394a5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14b6f94c7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2309.023 ; gain = 154.492
Post Restoration Checksum: NetGraph: 76cde1aa NumContArr: d4a1b31d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14b6f94c7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2309.023 ; gain = 154.492

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14b6f94c7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2314.434 ; gain = 159.902

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14b6f94c7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2314.434 ; gain = 159.902
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20ec2c771

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 2464.953 ; gain = 310.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.686 | TNS=-840.226| WHS=-2.447 | THS=-1024.304|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 15fc911cb

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2464.953 ; gain = 310.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.686 | TNS=-937.767| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1e2dda714

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2464.953 ; gain = 310.422
Phase 2 Router Initialization | Checksum: 26012a09f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2464.953 ; gain = 310.422

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000141874 %
  Global Horizontal Routing Utilization  = 6.94766e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16606
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16604
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 1


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1918f1050

Time (s): cpu = 00:03:38 ; elapsed = 00:02:13 . Memory (MB): peak = 2466.758 ; gain = 312.227
INFO: [Route 35-580] Design has 460 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       clk_out1_clk_wiz_0 |     ethernet_refclk_in_p |Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/control_reg_reg/D|
| Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK |     ethernet_refclk_in_p |                                              u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D|
| Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK |     ethernet_refclk_in_p |                                              u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D|
| Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK |     ethernet_refclk_in_p |                                             u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][183]_srl8/D|
| Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK |     ethernet_refclk_in_p |                                             u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1630
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.796 | TNS=-1370.031| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15ed62a7c

Time (s): cpu = 00:19:13 ; elapsed = 00:12:32 . Memory (MB): peak = 2654.859 ; gain = 500.328

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.841 | TNS=-1376.157| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c78e6f36

Time (s): cpu = 00:19:14 ; elapsed = 00:12:33 . Memory (MB): peak = 2654.859 ; gain = 500.328
Phase 4 Rip-up And Reroute | Checksum: 1c78e6f36

Time (s): cpu = 00:19:14 ; elapsed = 00:12:33 . Memory (MB): peak = 2654.859 ; gain = 500.328

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1392b56fd

Time (s): cpu = 00:19:16 ; elapsed = 00:12:34 . Memory (MB): peak = 2654.859 ; gain = 500.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.796 | TNS=-1367.061| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: d1d5ac82

Time (s): cpu = 00:19:17 ; elapsed = 00:12:34 . Memory (MB): peak = 2654.859 ; gain = 500.328

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d1d5ac82

Time (s): cpu = 00:19:17 ; elapsed = 00:12:34 . Memory (MB): peak = 2654.859 ; gain = 500.328
Phase 5 Delay and Skew Optimization | Checksum: d1d5ac82

Time (s): cpu = 00:19:17 ; elapsed = 00:12:34 . Memory (MB): peak = 2654.859 ; gain = 500.328

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19f708d89

Time (s): cpu = 00:19:19 ; elapsed = 00:12:36 . Memory (MB): peak = 2654.859 ; gain = 500.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.796 | TNS=-1484.831| WHS=-1.942 | THS=-387.252|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: fb8ea795

Time (s): cpu = 00:23:22 ; elapsed = 00:15:02 . Memory (MB): peak = 2860.816 ; gain = 706.285
Phase 6.1 Hold Fix Iter | Checksum: fb8ea795

Time (s): cpu = 00:23:22 ; elapsed = 00:15:02 . Memory (MB): peak = 2860.816 ; gain = 706.285

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.796 | TNS=-2201.197| WHS=-0.567 | THS=-1.239 |

Phase 6.2 Additional Hold Fix | Checksum: 13b41cfa9

Time (s): cpu = 00:23:25 ; elapsed = 00:15:04 . Memory (MB): peak = 2860.816 ; gain = 706.285
WARNING: [Route 35-468] The router encountered 620 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][152]_srl8/D
	u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][153]_srl8/D
	u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][154]_srl8/D
	u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][155]_srl8/D
	u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][156]_srl8/D
	u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
	.. and 610 more pins.

Phase 6 Post Hold Fix | Checksum: 15cece9ea

Time (s): cpu = 00:23:25 ; elapsed = 00:15:04 . Memory (MB): peak = 2860.816 ; gain = 706.285

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.96049 %
  Global Horizontal Routing Utilization  = 1.2563 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1384352a9

Time (s): cpu = 00:23:25 ; elapsed = 00:15:04 . Memory (MB): peak = 2860.816 ; gain = 706.285

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1384352a9

Time (s): cpu = 00:23:25 ; elapsed = 00:15:04 . Memory (MB): peak = 2860.816 ; gain = 706.285

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/common0_i/gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y1/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/common2_i/gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y3/GTNORTHREFCLK1
Phase 9 Depositing Routes | Checksum: 1f1d3687e

Time (s): cpu = 00:23:27 ; elapsed = 00:15:06 . Memory (MB): peak = 2860.816 ; gain = 706.285

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1a4ee11a1

Time (s): cpu = 00:23:29 ; elapsed = 00:15:08 . Memory (MB): peak = 2860.816 ; gain = 706.285
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.796 | TNS=-2205.363| WHS=0.055  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a4ee11a1

Time (s): cpu = 00:23:29 ; elapsed = 00:15:08 . Memory (MB): peak = 2860.816 ; gain = 706.285
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:23:29 ; elapsed = 00:15:08 . Memory (MB): peak = 2860.816 ; gain = 706.285

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
394 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:23:34 ; elapsed = 00:15:11 . Memory (MB): peak = 2860.816 ; gain = 706.285
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2860.816 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2860.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1/Top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
Command: report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1/Top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
Command: report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1/Top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2860.816 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
Command: report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
406 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2860.816 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Top_route_status.rpt -pb Top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_bus_skew_routed.rpt -pb Top_bus_skew_routed.pb -rpx Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 19:02:20 2025...
#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan 22 19:02:39 2025
# Process ID: 13892
# Current directory: C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1
# Command line: vivado.exe -log Top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Top.tcl -notrace
# Log file: C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1/Top.vdi
# Journal file: C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: open_checkpoint Top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 296.934 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.542 . Memory (MB): peak = 826.094 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 659 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1621.379 ; gain = 11.352
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1621.379 ; gain = 11.352
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1621.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 189 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 128 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 43 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1621.379 ; gain = 1324.445
Command: write_bitstream -force Top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'axi_10g_ethernet_0' (bd_efdb) was generated with multiple features:
        IP feature 'ten_gig_eth_mac@2016.04' was enabled using a bought license.
        IP feature 'ten_gig_eth_pcs_pma_basekr@2015.04' was enabled using a design_linking license.
    IP core 'bd_efdb_xpcs_0' (ten_gig_eth_pcs_pma_v6_0_16) was generated using a design_linking license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/App/Xilinx2019/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/load_sim_value_control is a gated clock net sourced by a combinational pin Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/simple_delay_inst_i_1/O, cell Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/simple_delay_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 50 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.axi_lite_mux/s_axi_rdata[17], Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.axi_lite_mux/s_axi_rdata[18], Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.axi_lite_mux/s_axi_rdata[19]... and (the first 15 of 48 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:59 ; elapsed = 00:00:56 . Memory (MB): peak = 2266.406 ; gain = 645.027
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 19:04:19 2025...
