Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 05fe6ba1f35440b395a8707e9c7d6963 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot axi_loop_tb_behav xil_defaultlib.axi_loop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_stream_loop_v1_0_S_AXI_defau...
Compiling module xil_defaultlib.axi_stream_loop_v1_0_M_AXI(C_M_S...
Compiling module xil_defaultlib.axi_stream_loop_v1_0
Compiling module xil_defaultlib.axi_loop_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi_loop_tb_behav
