{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604898195216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604898195223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 00:03:15 2020 " "Processing started: Mon Nov 09 00:03:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604898195223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604898195223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_addersubtractor2_Nov8 -c mejia_addersubtractor2_Nov8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_addersubtractor2_Nov8 -c mejia_addersubtractor2_Nov8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604898195223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604898195540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604898195540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_megaddsub_nov8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_megaddsub_nov8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_megaddsub_nov8-SYN " "Found design unit 1: mejia_megaddsub_nov8-SYN" {  } { { "mejia_megaddsub_Nov8.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment2/AdderSubtractor2/mejia_megaddsub_Nov8.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604898204007 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_megaddsub_Nov8 " "Found entity 1: mejia_megaddsub_Nov8" {  } { { "mejia_megaddsub_Nov8.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment2/AdderSubtractor2/mejia_megaddsub_Nov8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604898204007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604898204007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_mux2to1_nov8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_mux2to1_nov8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_mux2to1_Nov8-Behavior " "Found design unit 1: mejia_mux2to1_Nov8-Behavior" {  } { { "mejia_mux2to1_Nov8.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment2/AdderSubtractor2/mejia_mux2to1_Nov8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604898204008 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_mux2to1_Nov8 " "Found entity 1: mejia_mux2to1_Nov8" {  } { { "mejia_mux2to1_Nov8.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment2/AdderSubtractor2/mejia_mux2to1_Nov8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604898204008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604898204008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_addersubtractor2_nov8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_addersubtractor2_nov8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_addersubtractor2_Nov8-Behavior " "Found design unit 1: mejia_addersubtractor2_Nov8-Behavior" {  } { { "mejia_addersubtractor2_Nov8.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment2/AdderSubtractor2/mejia_addersubtractor2_Nov8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604898204009 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_addersubtractor2_Nov8 " "Found entity 1: mejia_addersubtractor2_Nov8" {  } { { "mejia_addersubtractor2_Nov8.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment2/AdderSubtractor2/mejia_addersubtractor2_Nov8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604898204009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604898204009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_addersubtractor2_nov8_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_addersubtractor2_nov8_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_addersubtractor2_Nov8-arch_tb " "Found design unit 1: mejia_addersubtractor2_Nov8-arch_tb" {  } { { "mejia_addersubtractor2_Nov8_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment2/AdderSubtractor2/mejia_addersubtractor2_Nov8_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604898204010 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_addersubtractor2_Nov8_tb " "Found entity 1: mejia_addersubtractor2_Nov8_tb" {  } { { "mejia_addersubtractor2_Nov8_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment2/AdderSubtractor2/mejia_addersubtractor2_Nov8_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604898204010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604898204010 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "A mejia_addersubtractor2_Nov8_tb.vhd(16) " "VHDL error at mejia_addersubtractor2_Nov8_tb.vhd(16): name \"A\" cannot be used because it is already used for a previously declared item" {  } { { "mejia_addersubtractor2_Nov8_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment2/AdderSubtractor2/mejia_addersubtractor2_Nov8_tb.vhd" 16 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1604898204011 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "B mejia_addersubtractor2_Nov8_tb.vhd(16) " "VHDL error at mejia_addersubtractor2_Nov8_tb.vhd(16): name \"B\" cannot be used because it is already used for a previously declared item" {  } { { "mejia_addersubtractor2_Nov8_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment2/AdderSubtractor2/mejia_addersubtractor2_Nov8_tb.vhd" 16 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1604898204011 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604898204131 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 09 00:03:24 2020 " "Processing ended: Mon Nov 09 00:03:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604898204131 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604898204131 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604898204131 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604898204131 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604898204726 ""}
