# pipeline-mips-verilog
support most of MIPS instruction and solve every hazard with stall.(Data Hazards and Control Hazards)
Verilog code
computer-architecture
