<dec f='llvm/llvm/lib/Target/AVR/AVRISelLowering.h' l='42' type='342'/>
<doc f='llvm/llvm/lib/Target/AVR/AVRISelLowering.h' l='42'>///&lt; Logical shift right 7 bits.</doc>
<use f='llvm/build/lib/Target/AVR/AVRGenDAGISel.inc' l='1349' u='r' c='_ZN4llvm15AVRDAGToDAGISel10SelectCodeEPNS_6SDNodeE'/>
<use f='llvm/build/lib/Target/AVR/AVRGenDAGISel.inc' l='1349' u='r' c='_ZN4llvm15AVRDAGToDAGISel10SelectCodeEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='358' u='r' c='_ZNK4llvm17AVRTargetLowering11LowerShiftsENS_7SDValueERNS_12SelectionDAGE'/>
