MPX data dependencies

# ===================== 1. Simple load and store

Argmode: l

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
     44910      50073     102014     101044     101018          4          2
     44884      50043     102014     101058     101018          4          2
     44882      50044     102014     101056     101018          4          2
     44872      50029     102014     101028     101018          4          2
     44872      50029     102014     101032     101018          4          2
     44868      50027     102014     101032     101018          4          2
     44868      50028     102014     101028     101018          4          2
     44870      50029     102014     101028     101018          4          2

Execution ports:

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
     44992      50169     102014     101018          3          4      50000
     61060      51006     102015     101221         54         61      50017
     94726      52372     102014     101385         60         66      50035
     88822      52373     102014     101385         60         64      50035
     44880      50043     102014     101018          3          4      50000
     44864      50027     102014     101018          3          4      50000
     44862      50024     102014     101018          3          4      50000
     44862      50023     102014     101018          3          4      50000

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
     89844      53159     102014     101385      50036          8         90
     44878      50043     102014     101018      50000          0          5
     44876      50039     102014     101018      50000          0          5
     44862      50024     102014     101018      50000          0          5
     44862      50025     102014     101018      50000          0          5
     44860      50024     102014     101018      50000          0          5
     44860      50022     102014     101018      50000          0          5
     44860      50023     102014     101018      50000          0          5

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
     89266      53179     102014     101385       1140          2     101529
     44880      50040     102014     101018       1014          0     101058
     44880      50041     102014     101018       1014          0     101059
     44866      50022     102014     101018       1004          0     101032
     44864      50022     102014     101018       1004          0     101028
     44864      50022     102014     101018       1004          0     101032
     44864      50025     102014     101018       1004          0     101032
     44864      50023     102014     101018       1004          0     101028

Argmode: s

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
     89696     100015     102014     101036     201018          3          2
     89690     100005     102014     101050     201018          3          2
     89690     100006     102014     101050     201018          3          2
     89688     100006     102014     101051     201018          3          2
     89690     100004     102014     101024     201018          3          2
    200110     105827     102015     102217     201953        168          2
    183966     105167     102014     102046     201770        133          2
     89684     100003     102014     101024     201018          3          2

Execution ports:

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
     89700     100020     102014     201018          3          4      50002
     89688     100006     102014     201018          3          4      50002
     89688     100004     102014     201018          3          4      50000
     89688     100006     102014     201018          3          4      50002
     89682     100001     102014     201018          3          4      50002
     89688     100006     102014     201018          3          4      50002
     89686     100004     102014     201018          3          4      50002
     89686     100002     102014     201018          3          4      50002

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
    134286     103113     102014     201388      50042     100044         95
     89688     100007     102014     201018      50001     100000          5
     89690     100007     102014     201018      50004     100000          5
     89686     100004     102014     201018      50002     100000          5
     89686     100004     102014     201018      50002     100000          5
     89688     100003     102014     201018      50002     100000          5
     89686     100002     102014     201018      50002     100000          5
     89688     100005     102014     201018      50002     100000          5

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
     90064     100426     102014     201018       1009          0     101036
     89690     100004     102014     201018       1014          0     101053
     89688     100005     102014     201018       1014          0     101051
     89690     100008     102014     201018       1014          0     101051
     89688     100003     102014     201018       1004          0     101024
     89686     100003     102014     201018       1004          0     101024
     89684     100002     102014     201018       1004          0     101024
     89684     100003     102014     201018       1004          0     101024
# ===================== 2. Checks

Instruction: bndcl

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
     89714     101329     102014     201044     201018      49700          2
     89694     100009     102014     201059     201018      49729          2
     89690     100007     102014     201054     201018      49715          2
     89690     100008     102014     201063     201018      49711          2
     89690     100007     102014     201063     201018      49715          2
     89688     100006     102014     201031     201018      49711          2
     89690     100005     102014     201031     201018      49711          2
     89686     100005     102014     201031     201018      49711          2

Execution ports: bndcl

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
     89712     100261     102014     201018      49722     100004          0
     89696     100010     102014     201018      49689     100004          0
     89696     100013     102014     201018      49687     100004          0
     89696     100012     102014     201018      49679     100004          0
     89696     100011     102014     201018      49679     100004          0
     89696     100011     102014     201018      49679     100004          0
     89692     100011     102014     201018      49679     100004          0
     89698     100010     102014     201018      49679     100004          0

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
    134006     103438     102014     201385          5          8         93
     89698     100018     102014     201018          0          0          5
     89696     100011     102014     201018          0          0          5
     89694     100013     102014     201018          0          0          5
     89694     100011     102014     201018          0          0          5
     89692     100012     102014     201018          0          0          5
     89692     100011     102014     201018          0          0          5
     89700     100016     102014     201018          0          0          5

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
    135046     103129     102014     201394      51486          2     201603
     89692     100010     102014     201018      51332          0     201060
     89694     100009     102014     201018      51330          0     201062
     89694     100011     102014     201018      51329          0     201032
     89694     100010     102014     201018      51329          0     201032
     89694     100011     102014     201018      51329          0     201032
     89694     100010     102014     201018      51329          0     201032
     89694     100010     102014     201018      51329          0     201032

Instruction: bndcu

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
     89708     100029     102014     201032     201018      49722          2
     89696     100013     102014     201066     201018      49703          2
     89690     100010     102014     201065     201018      49689          2
     89692     100012     102014     201062     201018      49687          2
     89694     100012     102014     201032     201018      49679          2
     89692     100011     102014     201032     201018      49679          2
     89696     100012     102014     201032     201018      49679          2
     89692     100011     102014     201032     201018      49679          2

Execution ports: bndcu

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
     89712     100031     102014     201018      49687     100004          0
     89690     100010     102014     201018      49689     100004          0
     89696     100013     102014     201018      49669     100004          0
     89698     100016     102014     201018      49695     100004          0
     89694     100012     102014     201018      49683     100004          0
     89694     100012     102014     201018      49679     100004          0
     89692     100011     102014     201018      49679     100004          0
     89690     100011     102014     201018      49679     100004          0

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
    133908     103064     102014     201385          5          8         90
     89698     100016     102014     201018          0          0          5
     89698     100015     102014     201018          0          0          5
     89696     100011     102014     201018          0          0          5
     89694     100012     102014     201018          0          0          5
     89690     100011     102014     201018          0          0          5
     89694     100010     102014     201018          0          0          5
     89692     100011     102014     201018          0          0          5

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
    134108     103364     102014     201385      51461          2     201599
     89698     100016     102014     201018      51332          0     201063
     89692     100012     102014     201018      51318          0     201059
     89694     100013     102014     201018      51321          0     201029
     89690     100012     102014     201018      51326          0     201031
     89696     100016     102014     201018      51325          0     201035
     89698     100016     102014     201018      51313          0     201031
     89694     100018     102014     201018      51319          0     201039
# =====================  2a. Two checks

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
    223792     203664     202014     401590     401385      99361          2
    179392     200025     202014     401070     401018      99294          2
    179380     200013     202014     401061     401018      99247          2
    179390     200023     202014     401035     401018      99271          2
    179388     200022     202014     401032     401018      99239          2
    179378     200012     202014     401036     401018      99229          2
    179388     200022     202014     401032     401018      99239          2
    179390     200023     202014     401032     401018      99239          2

Execution ports: bndcu

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
    223712     203159     202014     401385      99395     200098          1
    179382     200014     202014     401018      99235     200004          0
    179378     200012     202014     401018      99247     200004          0
    179388     200022     202014     401018      99234     200004          0
    179388     200022     202014     401018      99239     200004          0
    179382     200012     202014     401018      99229     200004          0
    179388     200022     202014     401018      99239     200004          0
    179388     200022     202014     401018      99239     200004          0

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
    224054     203630     202014     401385          5          8         92
    179396     200029     202014     401018          0          0          5
    179382     200013     202014     401018          0          0          5
    179392     200022     202014     401018          0          0          5
    179390     200022     202014     401018          0          0          5
    179390     200022     202014     401018          0          0          5
    179388     200022     202014     401018          0          0          5
    179382     200013     202014     401018          0          0          5

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
    224402     203869     202014     401385     101852          2     401585
    179388     200022     202014     401018     101760          0     401063
    179386     200021     202014     401018     101742          0     401059
    179386     200022     202014     401018     101772          0     401060
    179388     200022     202014     401018     101732          0     401056
    179396     200026     202014     401018     101782          0     401035
    179388     200022     202014     401018     101773          0     401031
    179388     200021     202014     401018     101769          0     401032
# =====================  3. Check and access

Argmode: l

Instruction: bndcl

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
    134532     103156     202014     301620     301385      49929          2
     89708     100025     202014     301061     301018      49752          2
     89692     100008     202014     301040     301018      49732          2
     89710     100024     202014     301028     301018      49733          2
     89712     100026     202014     301047     301018      49723          2
     89706     100024     202014     301028     301018      49733          2
     89710     100025     202014     301047     301018      49723          2
     89706     100024     202014     301028     301018      49733          2

Execution ports: bndcl

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
    134068     103129     202014     301385      49935     100100      50037
     89704     100022     202014     301018      49735     100004      50003
     89708     100023     202014     301018      49730     100004      50002
     89708     100025     202014     301018      49726     100004      50004
     89704     100024     202014     301018      49733     100004      50000
     89708     100025     202014     301018      49726     100004      50004
     89706     100025     202014     301018      49733     100004      50000
     89694     100009     202014     301018      49732     100004      50003

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
    134526     103609     202014     301385      50038          8         92
     89710     100026     202014     301018      50003          0          5
     89692     100006     202014     301018      50003          0          5
     89706     100023     202014     301018      50002          0          5
     89706     100025     202014     301018      50004          0          5
     89706     100024     202014     301018      50000          0          5
     89694     100009     202014     301018      50003          0          5
     89704     100025     202014     301018      50000          0          5

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
    134502     103621     202014     301391      51342          2     301662
     89706     100023     202014     301018      51289          0     301058
     89688     100008     202014     301018      51285          0     301056
     89694     100010     202014     301018      51286          0     301060
     89708     100026     202014     301018      51290          0     301040
     89696     100011     202014     301018      51268          0     301043
     89696     100011     202014     301018      51268          0     301043
     89706     100024     202014     301018      51287          0     301041

Instruction: bndcu

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
    134798     103909     202014     301642     301385      49924          2
     89706     100024     202014     301058     301018      49738          2
     89692     100009     202014     301040     301018      49732          2
     89706     100025     202014     301028     301018      49733          2
     89690     100009     202014     301040     301018      49732          2
     89708     100026     202014     301028     301018      49733          2
     89708     100026     202014     301047     301018      49723          2
     89706     100026     202014     301028     301018      49733          2

Execution ports: bndcu

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
    134774     103391     202014     301385      49836     100099      50031
     89704     100022     202014     301018      49723     100004      50003
     89710     100024     202014     301018      49729     100004      50003
     89694     100011     202014     301018      49731     100004      50004
     89706     100024     202014     301018      49732     100004      50001
     89696     100011     202014     301018      49731     100004      50004
     89706     100025     202014     301018      49732     100004      50001
     89694     100010     202014     301018      49731     100004      50004

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
    134628     103538     202014     301385      50038          8         92
     89708     100024     202014     301018      50004          0          5
     89690     100010     202014     301018      50002          0          5
     89706     100024     202014     301018      50003          0          5
     89704     100023     202014     301018      50002          0          5
     89704     100025     202014     301018      50002          0          5
     89692     100010     202014     301018      50004          0          5
     89688     100011     202014     301018      50004          0          5

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
    134568     103347     202014     301400      51317          2     301707
     89710     100024     202014     301018      51297          0     301065
     89692     100010     202014     301018      51289          0     301057
     89710     100024     202014     301018      51277          0     301033
     89692     100010     202014     301018      51276          0     301047
     89696     100011     202014     301018      51276          0     301047
     89694     100011     202014     301018      51276          0     301047
     89710     100024     202014     301018      51277          0     301033

Argmode: s

Instruction: bndcl

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
    135434     103742     202014     301668     401388      50119          2
     96786     107918     202014     301055     401018      49466          2
     95762     106775     202014     301056     401018      49480          2
     95878     106905     202014     301067     401018      49472          2
     95946     106980     202014     301056     401018      49442          2
     96928     108076     202014     301035     401018      49363          2
     96646     107760     202014     301035     401018      49471          2
     96866     108005     202014     301039     401018      49437          2

Execution ports: bndcl

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
     90372     100768     202014     401018      50530     100009      39118
     95432     106405     202014     401018      49687     100009      42396
     95600     106599     202014     401018      49538     100010      42547
     89776     100104     202014     401018      50561     100008      38908
     92958     103649     202014     401018      49903     100008      40858
     96724     107848     202014     401018      49572     100010      42953
     96652     107766     202014     401018      49609     100009      42895
     96614     107726     202014     401018      49535     100009      42873

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
     95952     106990     202014     401018      55793     106713          5
     95622     106617     202014     401018      55767     106619          5
     92624     103277     202014     401018      56943     103255          5
     92882     103568     202014     401018      56720     103569          5
     96722     107846     202014     401018      55639     107827          5
     96658     107776     202014     401018      55662     107778          5
     96864     108005     202014     401018      55651     108006          5
     96678     107798     202014     401018      55632     107800          5

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
     90716     101152     202014     401018      50873          0     301044
     95728     106737     202014     401018      51549          0     301058
     90396     100795     202014     401018      50821          0     301062
     90580     100997     202014     401018      50877          0     301039
     93950     104758     202014     401018      51288          0     301039
     96772     107904     202014     401018      51590          0     301035
     96820     107960     202014     401018      51602          0     301031
     96926     108076     202014     401018      51645          0     301035

Instruction: bndcu

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
    135848     104055     202014     301660     401385      50167          2
     92676     103337     202014     301056     401018      49263          2
     90628     101049     202014     301057     401018      49923          2
     89734     100056     202014     301039     401018      50636          2
     90178     100551     202014     301039     401018      50009          2
     89732     100056     202014     301039     401018      50636          2
     89736     100056     202014     301039     401018      50636          2
     93862     104658     202014     301035     401018      49734          2

Execution ports: bndcu

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
    137734     106306     202014     401385      49896     100135      43395
     92408     103038     202014     401018      49874     100008      42942
     96216     107280     202014     401018      49396     100009      44072
     90150     100519     202014     401018      50044     100008      42471
     90150     100520     202014     401018      50019     100008      41932
     90128     100495     202014     401018      49996     100008      41990
     90156     100525     202014     401018      49969     100009      42059
     90562     100976     202014     401018      50123     100009      41657

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
     97106     108275     202014     401018      55675     107599          5
     95778     106793     202014     401018      55891     106796          5
     96756     107884     202014     401018      55603     107887          5
     95784     106798     202014     401018      55662     106800          5
     91242     101737     202014     401018      58921     101739          5
     90152     100520     202014     401018      57533     100522          5
     90154     100521     202014     401018      58073     100522          5
     90130     100496     202014     401018      58015     100498          5

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
     92496     103514     202014     401060      51154          1     301040
     90524     100936     202014     401018      50856          0     301059
     95952     106990     202014     401018      51518          0     301063
     95880     106908     202014     401018      51574          0     301066
     96884     108027     202014     401018      51582          0     301035
     96736     107861     202014     401018      51609          0     301035
     91104     101582     202014     401018      52062          0     301039
     91234     101725     202014     401018      52089          0     301035
# =====================  4. Two checks and access

Argmode: l

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
    179776     200455     302014     501040     501018     100684          2
    179388     200023     302014     501062     501018     100586          2
    179394     200026     302014     501062     501018     100570          2
    179390     200020     302014     501058     501018     100566          2
    179390     200025     302014     501035     501018     100639          2
    179376     200009     302014     501035     501018     100591          2
    179392     200027     302014     501035     501018     100639          2
    179394     200028     302014     501035     501018     100639          2

Execution ports: bndcu

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
    179744     200420     302014     501018     100661     200004      50001
    179394     200029     302014     501018     100606     200004      50003
    179394     200027     302014     501018     100633     200004      50001
    179390     200021     302014     501018     100594     200004      50001
    179378     200010     302014     501018     100605     200004      50001
    179390     200025     302014     501018     100596     200004      50002
    179390     200026     302014     501018     100596     200004      50002
    179390     200025     302014     501018     100591     200004      50003

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
    179622     200284     302014     501018      50002          0          5
    179394     200026     302014     501018      50001          0          5
    179378     200010     302014     501018      50001          0          5
    179394     200029     302014     501018      50001          0          5
    179392     200026     302014     501018      50002          0          5
    179390     200024     302014     501018      50002          0          5
    179388     200024     302014     501018      50002          0          5
    179390     200028     302014     501018      50001          0          5

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
    224206     203419     302014     501385     100403          2     501601
    179390     200025     302014     501018     100426          0     501070
    179390     200025     302014     501018     100472          0     501064
    179394     200029     302014     501018     100415          0     501078
    179392     200028     302014     501018     100368          0     501035
    179388     200023     302014     501018     100402          0     501035
    179390     200024     302014     501018     100425          0     501039
    179388     200023     302014     501018     100402          0     501035

Argmode: s

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
    179742     200414     302014     501034     601018      99974          2
    179396     200029     302014     501073     601018      99863          2
    179392     200025     302014     501063     601018      99942          2
    179394     200026     302014     501065     601018      99919          2
    179394     200027     302014     501070     601018      99913          2
    179390     200023     302014     501035     601018      99870          2
    179390     200026     302014     501035     601018      99931          2
    179394     200027     302014     501031     601018      99888          2

Execution ports: bndcu

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
    224408     203414     302014     601385     100121     200098      47518
    179398     200030     302014     601018      99913     200004      47426
    179390     200022     302014     601018      99912     200004      47492
    179392     200025     302014     601018      99888     200004      47552
    179390     200023     302014     601018      99921     200004      47477
    179392     200027     302014     601018      99923     200004      47529
    179382     200014     302014     601018      99917     200004      47442
    179380     200010     302014     601018      99900     200004      47375

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
    225124     204290     302014     601385      52457     100130         93
    179394     200027     302014     601018      52469     100195          5
    179390     200023     302014     601018      52546     100297          5
    179390     200022     302014     601018      52586     100377          5
    179380     200012     302014     601018      52651     100385          5
    179392     200023     302014     601018      52462     100376          5
    179394     200026     302014     601018      52480     100356          5
    179388     200022     302014     601018      52492     100355          5

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
    179776     200455     302014     601018     100997          0     501041
    179392     200027     302014     601018     101121          0     501056
    179394     200027     302014     601018     101123          0     501061
    179384     200015     302014     601018     101109          0     501076
    179376     200010     302014     601018     101109          0     501055
    179378     200012     302014     601018     101112          0     501035
    179388     200021     302014     601018     101099          0     501035
    179390     200022     302014     601018     101076          0     501033
# =====================  5. Two checks in reverted order and access

Argmode: l

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
    180002     200706     302014     501045     501018     100655          2
    179392     200025     302014     501062     501018     100586          2
    179382     200013     302014     501072     501018     100543          2
    179396     200027     302014     501035     501018     100639          2
    179382     200011     302014     501035     501018     100591          2
    179376     200009     302014     501035     501018     100591          2
    179376     200009     302014     501035     501018     100591          2
    179394     200027     302014     501035     501018     100639          2

Execution ports: bndcu

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
    224286     203428     302014     501397     100820     200105      50022
    179398     200028     302014     501018     100583     200004      50001
    179396     200028     302014     501018     100635     200004      50001
    179396     200028     302014     501018     100550     200004      50002
    179394     200027     302014     501018     100576     200004      50002
    395294     213450     302015     502742     101734     200488      50100
    222338     202402     302014     501388     100723     200101      50020
    179382     200010     302014     501018     100614     200004      50000

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
    179560     200214     302014     501018      50002          0          5
    179376     200009     302014     501018      50000          0          5
    179378     200010     302014     501018      50001          0          5
    179376     200009     302014     501018      50000          0          5
    179378     200008     302014     501018      50001          0          5
    179376     200009     302014     501018      50001          0          5
    179376     200010     302014     501018      50001          0          5
    179374     200008     302014     501018      50001          0          5

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
    179776     200450     302014     501018     100319          0     501040
    179382     200011     302014     501018     100453          0     501073
    179384     200012     302014     501018     100437          0     501072
    179380     200009     302014     501018     100420          0     501057
    179384     200009     302014     501018     100451          0     501036
    179382     200010     302014     501018     100451          0     501036
    179380     200008     302014     501018     100451          0     501036
    179382     200009     302014     501018     100451          0     501036

Argmode: s

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
    210696     203980     302015     501583     601286      99921          2
    287022     204717     302014     502195     601752     100206          2
    221468     202368     302014     501617     601385     100063          2
    179374     200013     302014     501035     601018      99892          2
    179390     200026     302014     501039     601018      99886          2
    179390     200023     302014     501035     601018      99931          2
    179388     200024     302014     501036     601018      99945          2
    179386     200023     302014     501031     601018      99895          2

Execution ports: bndcu

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
    179540     200188     302014     601018      99428     200004      48088
    179382     200009     302014     601018      99394     200004      48152
    179378     200009     302014     601018      99398     200004      48122
    179378     200009     302014     601018      99411     200004      48084
    179376     200009     302014     601018      99412     200004      48111
    179378     200011     302014     601018      99381     200004      48125
    179382     200013     302014     601018      99381     200004      48176
    179380     200011     302014     601018      99390     200004      48127

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
    180586     201360     302014     601018      52543     100296          5
    179390     200025     302014     601018      52636     100137          5
    179380     200012     302014     601018      52555     100122          5
    179384     200021     302014     601018      52605     100095          5
    179386     200021     302014     601018      52536     100078          5
    179388     200022     302014     601018      52486     100078          5
    179382     200011     302014     601018      52506     100071          5
    179386     200022     302014     601018      52550     100073          5

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
    180050     200758     302014     601018     100998          0     501033
    179380     200012     302014     601018     101107          0     501065
    179378     200011     302014     601018     101090          0     501039
    179378     200009     302014     601018     101098          0     501031
    179382     200010     302014     601018     101109          0     501032
    179380     200012     302014     601018     101126          0     501035
    179378     200010     302014     601018     101113          0     501032
    179378     200010     302014     601018     101098          0     501032

Done
