<!doctype HTML public "-//W3C//DTD HTML 4.0 Frameset//EN">

<html>

<!--(==============================================================)--> <!--(Document created with RoboEditor. )============================--> <!--(==============================================================)-->


<!-- Mirrored from www.hgy413.com/hgydocs/IA32/instruct64_hh/rfi_-_return_from_interruption_instruction.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:32:04 GMT -->
<head>

<title>rfi - 中断返回指令</title>

<!--(Meta)==========================================================-->

<meta http-equiv=content-type content="text/html; charset=utf-8">
<meta name=date content="03 16, 2003 12:26:08 PM">
<meta name=topic-status content="In Progress">
<meta name=topic-priority content=0>
<meta name=topic-time-estimate content=0>
<meta name=topic-comment content>
<meta name=topic-id content="rfi - Return From Interruption Instruction">
<meta name=generator content="RoboHELP by eHelp Corporation - www.ehelp.com">
<meta name=generator-major-version content=0.1>
<meta name=generator-minor-version content=1>
<meta name=filetype content=kadov>
<meta name=filetype-version content=1>
<meta name=page-count content=1>
<meta name=layout-height content=1127>
<meta name=layout-width content=771>
<meta name=x-ignored-words content="qp;one_byte_form;high_form;two_byte_form;four_byte_form;low_form;GR;CTOP;CEXIT;WTOP;WEXIT;Prefetch;Deallocation;ALAT;UNC;czx;pc;sf;fcmp;fmerge;fpcmp;fpmerge;fsxt;getf;Significand;fsz;lftype;lfhint;mux;padd;Completers;pavg;pavgsub;pcmp;pmax;pmin;pmpy;pmpyshr;pshl;psub;setf;shladdp;shrp;st;xsz;NaT;xchg;C;register_form;imm;addl;GRs;PR[qp;check_target_register;tmp_src;tmp_nat;nat;tmp_res;alloc;tmp_sor;r;tmp_sof;tmp_sol;illegal_operation_fault(;CFM.sor;CFM.rrb.gr;CFM.rrb.fr;CFM.rrb.pr;reserved_register_field_fault(;CFM.sof;rse_new_frame(CFM.sof;RSE;CFM.sol;AR[PFS;ANDed;andcm;bp;br.btype.bwh.ph.dh;IP_relative_form;call_form;counted_form;br.ph.dh;indirect_form;IP-relative;IP;pseudo-ops;btype;COND;bwh;sptk;cond;ia;BRs;PRs;PFS;LC;EC;RRBs;br.wtop;br.wexit;cloop;br.ctop;br.cexit;completers;Hint(ph;dh;CFM;callee;PSR.lp;PSR.is;PSR.di;CSD.base.;PSR.dfh;FP;CSD;EIP;GPFault;CSD.base;EFLAG.rf;PSR.da;PSR.id;PSR.ia;PSR.dd;PSR.ed;br.ia;mf;Itanium;FRs;ARs;Itanium-based;flushrs;Unimplemented;IIP;decremented;modulo-scheduled;software-pipelined;ctop;wtop;cexit;wexit;pipelined;?;CLOOP;ip_relative_form;tmp_IP;lower_priv_transition;tmp_taken;pfm;pec;AR[EC;ppl;PSR.cpl;alat_frame_update(CFM.sol;rse_preserve_frame(CFM.sol;tmp_growth;up*;sizeof(previous;sizeof(current;pfm.sof;pfm.sol;alat_frame_update(-AR[PFS;rse_fatal;rse_restore_frame(AR[PFS;rse_enable_current_frame_load(;AR[BSPSTORE;AR[BSP;disabled_instruction_set_transition_fault(;rse_invalidate_non_current_regs(;AR[CSD;AR[LC;rotate_regs(;taken_branch;PSR.it;unimplemented_virtual_address(tmp_IP;unimplemented_physical_address(tmp_IP;unimplemented_instruction_address_trap(lower_priv_transition;lower_privilege_transfer_trap(;PSR.tb;taken_branch_trap(;M;F;break.i;i-unit_form;break.b;b-unit_form;break.m;m-unit_form;break.f;f-unit_form;break.x;x_unit_form;IIM;L;MLI-template;if(b-unit_form;break_instruction_fault(immediate;chk;chk.s;chk.s.i;control_form;gr_form;chk.s.m;fr_form;chk.a.aclr;data_form;FR;NaTVal;chk.a;unimplemented;M-unit;aclr;tmp_isrcode;disabled_fp_register_fault(tmp_isrcode;check_type;CHKS_GENERAL;CHKS_FLOAT;NATVAL;reg_type;CHKA_GENERAL;alat_index;always_fail;CHKA_FLOAT;alat_cmp(reg_type;check_branch_implemented(check_type;unimplemented_virtual_address(IP;unimplemented_physical_address(IP;speculation_fault(check_type;clr;alat_inval_single_entry(reg_type;RRB;clrrrb;all_form;clrrrb.pr;pred_form;followed_by_stop(;cmp;cmp.crel.ctype;parallel_inequality_form;crel;ctype;unc;eq;tmp_rel;ne;lt;lesser_signed(tmp_src;le;lesser_equal_signed(tmp_src;greater_signed(tmp_src;ge;greater_equal_signed(tmp_src;ltu;lesser(tmp_src;lesser_equal(tmp_src;gtu;greater(tmp_src;greater_equal(tmp_src;geu;or.andcm;or.andcm-type;unc-type;lesser_signed(sign_ext(tmp_src;lesser_equal_signed(sign_ext(tmp_src;greater_signed(sign_ext(tmp_src;greater_equal_signed(sign_ext(tmp_src;lesser(zero_ext(tmp_src;lesser_equal(zero_ext(tmp_src;greater(zero_ext(tmp_src;greater_equal(zero_ext(tmp_src;cmpxchg;cmpxchgsz.sem.ldhint;ar.ccv;sz;ARCCV;sem;UM.ac;PSR.ac;cacheable;NaTPages;ldhint;register_nat_consumption_fault(SEMAPHORE;paddr;mattr;tmp_unused;ma_supports_semaphores(mattr;acq;val;mem_xchg_cond(AR[CCV;UM.be;zero_ext(val;AR[CCV;alat_inval_multiple_entries(paddr;left_form;right_form;dep;merge_form;imm_form;dep.z;zero_form;len;t;tmp_len;tmp_src{(tmp_len;extr;signed_form;extr.u;unsigned_form;fabs;fmerge.s;fadd;fma;fadd.pc.sf;fma.pc.sf;FPSR.sf.pc;FPSR.sf.wre;FPSR.sf.rc;encodings;wre;rc;famax;famax.sf;NaN;NaNs;fcmp.lt;fp_check_target_register;fp_is_natval(;tmp_fp_env;fp_raise_fault(tmp_fp_env;fp_exception_fault(fp_decode_fault(tmp_fp_env;tmp_right;tmp_left;tmp_right.sign;FP_SIGN_POSITIVE;tmp_left.sign;tmp_bool_res;fp_less_than(tmp_left;fp_update_fpsr(sf;famin;famin.sf;fand;significand;FP_INTEGER_EXP;fandcm;fc;PSR.pk;non-cacheable;sync.i;itype;NON_ACCESS|FC|READ;register_nat_consumption_fault(itype;tmp_paddr;mem_flush(tmp_paddr;fchkf;fchkf.sf;FPSR.sf.flags;FPSR.traps.;FPSR.traps;tmp_flags;AR[FPSR;check_branch_implemented(FCHKF;speculation_fault(FCHKF;fclass;fclass.fcrel.fctype;fcrel;fctype;fclrf;fclrf.sf;fp_set_sf_flags(sf;fcmp.frel.fctype.sf;frel;unord;neq;nlt;nle;ngt;nge;ord;fcvt.fx;fcvt.fx.sf;fcvt.fx.trunc.sf;trunc_form;fcvt.fxu.sf;fcvt.fxu.trunc.sf;tmp_default_result;fp_is_nan(tmp_default_result;INTEGER_INDEFINITE;tmp_res.exponent;tmp_res.significand;tmp_res.sign;fp_raise_traps(tmp_fp_env;fp_exception_trap(fp_decode_trap(tmp_fp_env;fcvt.xf;atomicity;UCE;fetchadd;ma_supports_fetchadd(mattr;BSPSTORE;BSP;rse_store(MANDATORY;deliver_unmasked_pending_external_interrupt(;FPSR.sf.rc.;fp_is_nan_or_inf(tmp_default_result;fp_add(tmp_res;fp_ieee_round(tmp_res;fmax;fmax.sf;fmerge.ns;neg_sign_form;sign_form;fmerge.se;sign_exp_form;fmin;fmin.sf;fmix;fmix.l;mix_l_form;fmix.r;mix_r_form;fmix.lr;mix_lr_form;tmp_res_hi;tmp_res_lo;fp_concatenate(tmp_res_hi;fmpy;fmpy.pc.sf;fneg;fms;fnegabs;fnmpy;fnma;fnmpy.pc.sf;fnma.pc.sf;fnorm;fnorm.pc.sf;fpabs;Operation(like;FPMERGE;fpmerge.s;fpack;pack_form;fpamax;fpamax.sf;significands;fpcmp.lt;fp_single(tmp_bool_res;fpamin;fpamin.sf;fpcmp.frel.sf;fpcvt.fx;fpcvt.fx.sf;fpcvt.fx.trunc.sf;fpcvt.fxu.sf;fpcvt.fxu.trunc.sf;tmp_default_result_pair;fp_is_nan(tmp_default_result_pair.hi;fp_is_nan(tmp_default_result_pair.lo;fpma;fpma.sf;fp_is_nan_or_inf(tmp_default_result_pair.hi;fp_single(tmp_default_result_pair.hi;fp_ieee_round_sp(tmp_res;fp_is_nan_or_inf(tmp_default_result_pair.lo;fp_single(tmp_default_result_pair.lo;fpmax;fpmax.sf;fpmerge.ns;fpmerge.se;fpmin;fpmin.sf;fpmpy;FPMA;fpmpy.sf;fpma.pc.sf;fpms;fpms.sf;tmp_sub;tmp_sub.sign;fpneg;fpnegabs;fpnma;fpnma.sf;fpnmpy;FPNMA;fpnmpy.sf;NaN};fprcpa;fprcpa.sf;Newton-Raphson;frcpa;limits_check;tmp_pred_hi;num;fp_is_inf(num;fp_is_finite(den;FP_INFINITY;num.sign;den.sign;fp_is_finite(num;fp_is_inf(den;FP_ZERO;fp_is_zero(num;fp_ieee_recip(den;fp_single(tmp_res;tmp_pred_lo;fprsqrta;fprsqrta.sf;frsqrta;limits_check.hi;limits_check.lo;frcpa.sf;Unsupported};fp_ieee_recip(;tmp_index;RECIP_TABLE[tmp_index;FP_REG_EXP_ONES;den.exponent;frsqrta.sf;fp_ieee_recip_sqrt(;fp_ieee_recip_sqrt(root;RECIP_SQRT_TABLE[tmp_index;FP_REG_EXP_HALF;root.exponent;FP_REG_BIAS;fselect;AND-ed;OR-ed;fsetc;fsetc.sf;AND-ing;OR-ing;tmp_controls;is_reserved_field(FSETC;fp_set_sf_controls(sf;fsub;fsub.pc.sf;fms.pc.sf;fswap;swap_form;fswap.nl;swap_nl_form;fswap.nr;swap_nr_form;fsxt.l;sxt_l_form;fsxt.r;sxt_r_form;fxor;code_italic;reg[addr;reg;addr;GR[addr;operation(s;unaligned_data_reference_fault(READ;mtype;zero_ext(mem_read;alat_inval_single_entry(GENERAL;tlb_translate(;aligned(;mem_read(;zero_ext(;alat_inval_single_entry(;unaligned_data_reference_fault(;PSR.bn;PSR.ss;getf.s;single_form;getf.d;double_form;getf.exp;exponent_form;getf.sig;significand_form;check_target_register(;invala;complete_form;invala.e;entry_form;alat_inval(;alat_inval_single_entry(FLOAT;ld;ldsz.ldtype.ldhint;no_base_update_form;reg_base_update_form;imm_base_update_form;fill_form;ldtype;UNAT;prefetch;no_base_update;sa;check_clear;c.clr;c.clr.acq;check_no_clear;c.nc;SPEC;spec;alat_cmp(GENERAL;ld.c;ld.c.clr;ld.c.clr.acq;otype;mem_read(paddr;natd_gr_read(paddr;ld.a;bit_pos;AR[UNAT;bit_pos};ma_is_speculative(mattr;alat_write(GENERAL;ldf;ldffsz.fldtype.ldhint;integer_form;ldf.fill.ldhint;fldtype;PSR.mfl;PSR.mfh;ldfe;NaTPage;alat_cmp(FLOAT;ldf.c;ldf.c.clr;FP_INT_ZERO;fp_mem_to_fr_format(val;alat_write(FLOAT;ldfp;ldfps.fldtype.ldhint;base_update_form;ldfpd.fldtype.ldhint;CFM.rrb.fr.;ldfp.c;ldfp.c.clr;lfetch;lfetch.lftype.lfhint;lfetch.lftype.excl.lfhint;exclusive_form;prefetches;orderable;READ|NON_ACCESS;LFETCH_FAULT;LFETCH;excl_hint;mem_promote(paddr;ordering_form;mf.a;acceptance_form;IO;acceptance_fence(;ordering_fence(;mov;ar;fr;gr;ip;um;l;mov.i;i_form;from_form;to_form;immediate_form;mov.m;m_form;tmp_type;AR_I_TYPE;AR_M_TYPE;is_reserved_reg(tmp_type;RNAT;AR[RSC;ITC;PSR.si;privileged_register_fault(;tmp_val;is_read_only_register(AR_TYPE;is_reserved_field(AR_TYPE;ignored_field_mask(AR_TYPE;RSC;rse_update_internal_stack_pointers(tmp_val;AR[RNAT;undefined(;mov.mwh.ih;mov.ret.mwh.ih;return_form;mwh;Sptk;Dptk;EM_Value;tmp_tag;branch_predict(mwh;ih;ireg;PMD;ind;RR_TYPE;MSR;PMD_TYPE;CPUID_TYPE;is_reserved_reg(ireg;PSR.sp;IMPL_MAXGENERIC_PMCPMD;PMC[tmp_index;pm;pmd_read(tmp_index;CPUID[tmp_index;DBR_TYPE;DBR[tmp_index;IBR_TYPE;IBR[tmp_index;PKR_TYPE;PKR[tmp_index;PMC_TYPE;pmc_read(tmp_index;RR[tmp_index;is_reserved_field(ireg;prot;tmp_slot;NOT_FOUND;PKR[tmp_slot;ignored_field_mask(ireg;MSR_TYPE;msr_write(tmp_index;pmc_write(tmp_index;pmd_write(tmp_index;pr.rot;to_rotate_form;i++;i};PR[pr_phys_to_virt(i;tmp_src{i};psr.um;PSR.up;PSR;is_reserved_field(PSR_TYPE;PSR_UM;perf;movl;Q;MUX;little-endian;mbtype;shuf;brcst;nop;nop.i;nop.b;nop.m;nop.f;nop.x;x-unit_form;ORed;signed_saturation_form;unsigned_saturation_form;min;temp[i;modulo_form;sss_saturation_form;uus_saturation_form;uuu_saturation_form;sign_ext(x[i;sign_ext(y[i;zero_ext(x[i;zero_ext(y[i;raz;normal_form;raz_form;two_byte;res[i;shift_right_unsigned(temp[i;ALU;prel;x[i;y[i;greater_signed(sign_ext(x[i;popcnt;variable_form;fixed_form;shift_count;pshladd;pshr;pshradd;shift_right_signed(sign_ext(x[i;setf.s;setf.d;setf.exp;setf.sig;exp;shl;shladd;shr;shr.u;srlz;srlz.i;instruction_form;srlz.d;srlz.i.;srlz.d.;CRs;DBRs;IBRs;PMDs;PMCs;RRs;PKRs;TRs;TCs;instruction_serialize(;data_serialize(;stsz.sttype.sthint;spill_form;sttype;imm_base_update;sthint;register_nat_consumption_fault(WRITE;stf;stffsz.sthint;stf.spill.sthint;stfe;mem_write(val;sxt;sxtxsz;inst;instruction_synchronize(;tbit;tbit.trel.ctype;trel;nz;z;tnat;tnat.trel.ctype;xchgsz.ldhint;xma;xma.l;xma.lu;xma.h;xma.hu;high_unsigned_form;fp_;xmpy;xmpy.l;xmpy.lu;xmpy.h;xmpy.hu;xor;XORed;zxt;zxtxsz;Mnemonic(s;addp;ld.s;ldf.s;ldfp.s;ldf.a;ldfp.a;ld.sa;ldf.sa;ldfp.sa;ld.c.nc;ldf.c.nc;ldfp.c.nc;ld.acq;ld.bias;ldf.fill;st.rel;st.spill;stf.spill;stf.fill;chk.a.clr;chk.a.nc;nta;lfetch.fault;cmpxchg.acq;cmpxchg.rel;Fetchadd.acq;fetchadd.rel;RRB's;rrb's;rrb.pr;Clrrrb.pr;br.call;CFM.rrb's;PFM.rrb's;br.ret;modulo;padd.sss;padd.uuu;padd.uus;psub.sss;psub.uuu;psub.uus;pavg.raz;pmpy.l;pmpy.r;pmpyshr.u;pmmin;pshr.u;mix.l;mix.r;pack.sss;pack.uss;unpack.l;unpack.h;cpuid[;czx.l;czx.r;FPSR;ldfs;ldfps;stfs;ldfd;ldfpd;stfd;fpnma.pc.sf;fcmp.frel.ctype.sf;N.A.;fcvt.xuf.pc.sf;Xor;CR;Orderable;fetchadd.acq;uncached;alat_cmp(rtype;raddr;rtype;alat_frame_update(delta_bof;delta_sof;ALAT's;alat_inval_single_entry(rtype;rega;alat_write(rtype;ISR;newsof;NaTVals;fp_decode_fault(tmp_fp_env;ISR.code.;fp_is_nan_or_inf(freg;exception_fault_check;fp_ieee_recip(num;fp_is_nan(freg;fp_is_natval(freg;fp_is_normal(freg;fp_is_pos_inf(freg;fp_is_qnan(freg;fp_is_snan(freg;fp_is_unorm(freg;fp;fp_reg_read(freg;denormals;pseudo-denormals;fp_fr_to_mem_format(freg;ignored_field_mask(regclass;SYNC.i;instruction_synchronize;FC;is_ignored_reg(regnum;regnum;is_kernel_reg(ar_addr;ar_addr;is_reserved_field(regclass;is_reserved_reg(regclass;regclass;mem_flush(paddr;mem_implicit_prefetch(vaddr;vaddr;fp_mem_to_fr_format(mem;mem_write(value;byte_order;mem_xchg(data;mem_xchg_add(ad_val;add_val;mem_xchg_cond(cmp_val;cmp_val;pr_phys_to_virt((phys_id;phys_id;RSE.BSPLoad;RSE.CFLE;rse_new_frame(current_frame_size;new_frame_size;current_frame_size;rse_store;rse_preserve_frame(preserved_frame_size;preserved_frame_size;rse_restore_frame(preserved_sol;rfi;preserved_sol;RSE.BOF;sof;sol;RSE.N_STACKED_PHYS;rse_number_of_dirty_regs(;rse_store(type;store_address;RSE.StoreReg;PSR.rt;pl;ing;VHPT;TLB;rse_update_internal_stack_pointers(new_store_pointer;new_store_pointer;sign_ext(value;pos;tlb_search_pkr(key;PKR;tlb_translate(vaddr;cpl;attr;tlb_translate;tlb_translate_nonaccess(vaddr;TPA;tlb_translate_nonaccess;unimplemented_physical_address(paddr;virtual_address(vaddr;fp_update_psr(dest_freg;dest_freg;zero_ext(value;CPUID;brl.btype.bwh.ph.dh;b;brl.ph.dh">


<!--(Links)=========================================================-->

 <link rel='stylesheet' href='MSL_styl_ns.css'>
<script type="text/javascript" language="JavaScript" title="WebHelpSplitCss">
<!--
if (navigator.appName !="Netscape")
{   document.write("<link rel='stylesheet' href='MSL_styl.css'>");}
//-->
</script>
<style type="text/css">
<!--
img_whs1 {border: none; width: 52px; height: 60px; float: right; border-style: none; float: right;}
p.whs2 {font-weight: bold;}
hr.whs3 {/*begin!kadov{{*/ float: aligncenter; /*}}end!kadov*/ }
p.whs4 {font-weight: normal;}
ul.whs5 {list-style: disc;}
-->
</style>
<script type="text/javascript" language="JavaScript" title="WebHelpInlineScript">
<!--
function reDo() {
  if (innerWidth != origWidth || innerHeight != origHeight)
     location.reload();
}
if ((parseInt(navigator.appVersion) == 4) && (navigator.appName == "Netscape")) {
	origWidth = innerWidth;
	origHeight = innerHeight;
	onresize = reDo;
}
onerror = null; 
//-->
</script>
<style type="text/css">
<!--
  div.WebHelpPopupMenu {position:absolute; left:0px; top:0px; z-index:4; visibility:hidden;}
-->
</style>
<script type="text/javascript" language="javascript1.2" src="../whmsg.js"></script>
<script type="text/javascript" language="javascript" src="../whver.js"></script>
<script type="text/javascript" language="javascript1.2" src="../whproxy.js"></script>
<script type="text/javascript" language="javascript1.2" src="../whutils.js"></script>
<script type="text/javascript" language="javascript1.2" src="../whtopic.js"></script>
</head>

<!--(Body)==========================================================-->


<body>

<script type="text/javascript" language="javascript1.2">
<!--
if (window.gbWhTopic)
{
	if (window.addTocInfo)
	{
	addTocInfo("参考\n指令集\n英特尔(R) 安腾(R) 指令\nR - 指令\nrfi - 中断返回指令");

	}
	if (window.writeBtnStyle)
		writeBtnStyle();

	if (window.writeIntopicBar)
		writeIntopicBar(0);

	if (window.setRelStartPage)
	{
	setRelStartPage("../reference_olh.html");

		autoSync(1);
		sendSyncInfo();
		sendAveInfoOut();
	}
}
else
	if (window.gbIE4)
		document.location.reload();
//-->
</script>
<h1><img src="itanium60hw.gif" alt="安腾(R) 处理器主题" x-maintain-ratio="TRUE" width="52px" height="60px" align="right" border="0" class="img_whs1">中断返回指令</h1>

<p class="whs2">rfi</p>

<p><a href="rfi-operation.html">操作</a> <a HREF="6400126.html">字体惯例</a></p>

<p class="whs2">格式</p>

<p class=Preformatted>rfi &#xA0;&#xA0;&#xA0;&#xA0;&#xA0;&#xA0;&#xA0;B8</p>


<!--(HR)============================================================-->
<hr class="whs3">


<p><b style="font-weight: bold;">说明</b></p>

<p class="whs4"><span><b style="font-weight: normal;">还原中断前的机器上下文。PSR 从 IPSR 还原，IPSR 保持不变，IP 从 IIP 还原。执行从加载到 IP 的指令束地址与 PSR.ri</b> 中加载的指令槽处继续。</span></p>

<p class="whs4"><b><span style="font-weight: normal;">此指令必须紧跟在停止后面。否则会发生&ldquo;非法操作&rdquo;错误</b><b style="font-weight: normal;">。此指令切换到 IPSR.bn 指定的寄存器库。相同指令组中访问 GR16 到 GR31 的指令引用前一个寄存器库。后续指令组引用新的寄存器库。</b></span></p>

<p class="whs4"><b><span style="font-weight: normal;">此指令执行指令序列化以确保：</span></b></p>

<ul type="disc" class="whs5">
	
	<li class=kadov-p><p class="whs4"><b style="font-weight: normal;">观察到先前对处理器寄存器资源的修改，这些资源影响后续指令组的获取。</b></p></li>
	
	<li class=kadov-p><p class="whs4"><b><span style="font-weight: normal;">观察到先前对处理器寄存器资源的修改，</span></b><b><span style="font-weight: normal;">这些资源影响后续的执行或数据内存访问。</span></b></p></li>
	
	<li class=kadov-p><p class="whs4"><b style="font-weight: normal;"><span   style="font-weight: normal;">先前的内存同步 (</span><span 
 class=Code>sync.i</span><span style="font-weight: normal;">) 操作</b><b style="font-weight: normal;">开始在本地处理器指令缓存上起作用。</b></span></p></li>
	
	<li class=kadov-p><p class="whs4"><b><b style="font-weight: normal;">在 </span><span class=Code>rfi</span><span   style="font-weight: normal;"> 完成之后，</span><span style="font-weight: normal;">已重新初始化后续的指令组获取（包括目标指令组）</b>。</b></p></li>
</ul>

<p class="whs4"><b style="font-weight: normal;"><span style="font-weight: normal;"></span><span class=Code 				style="font-weight: normal;">rfi</span><span style="font-weight: normal;"></span></b><b><span style="font-weight: normal;">&#xA0;<span style="font-weight: normal;">指令必须在包含要序列化的</span>操作的指令组后面的指令组中。</span></b><b></b></p>

<p class="whs4"><b><span style="font-weight: normal;">此指令只能在最高特权级别执行。此指令无法</b><b style="font-weight: normal;">断定。</b></span></p>

<p class="whs4"><span><b style="font-weight: normal;">如果 PSR.ic 或 PSR.i 为 1，则此指令的执行未定义。软件必须确保，在写入 IIP、IPSR 或 IFS 与后续的 </span><span style="font-weight: normal;">rfi</span> 之间，不能发生可能会修改这些寄存器的中断。</b></p>

<p class="whs4"><b><span style="font-weight: normal;">此指令不执行&ldquo;低特权传输&rdquo;、&ldquo;执行分支&rdquo;或&ldquo;单步&rdquo;陷阱。</span></b></p>

<p class="whs4"><b style="font-weight: normal;"><span style="font-weight: normal;">如果目标是包含 </span><span class=Code 													style="font-weight: normal;">movl</span></b><b><span   style="font-weight: normal;"> </span></b><b><span style="font-weight: normal;">指令的指令束，并且此指令将 PSR.ri 设为 2，则目标指令束上产生</span><span style="font-weight: bold;"><B></b><b style="font-weight: normal;">&ldquo;非法操作&rdquo;</B></span>错误。</b></p>

<p class="whs4"><b style="font-weight: bold;"><span style="font-weight: normal;">如果 IPSR.is 为 1，则在 IIP{31:0} 指定的虚拟线性地址上恢复 IA-32 指令集的控制。PSR.di 不会阻止此指令的指令集转换。</span><span style="font-weight: normal;">在</span></b><b style="font-weight: normal;"><span class=Code> rfi</span><span 
 style="font-weight: normal;"> </span></b><b><span style="font-weight: normal;">完成执行之后，如果 PSR.dfh 为 1，则在目标 IA-32</span></b><b><span style="font-weight: normal;">指令上产生&ldquo;禁用的 FP 寄存器&rdquo;错误。</span></b></p>

<p class="whs4"><b><span style="font-weight: normal;">如果 IPSR.is 为 1，并发生&ldquo;未使用的指令地址&rdquo;陷阱，则 IIP 将包含原始的 </b><b style="font-weight: normal;">64 位目标 IP。（此值不是从 32 位通过零扩展方式得到的）。</b></span></p>

<p class="whs4"><b style="font-weight: bold;"><span style="font-weight: normal;">进入 IA-32 指令集时，当前堆栈帧的大小会设置为零，且堆栈中的所有通用寄存器都处于未定义状态。在指令集转换过程中，软件不能依赖这些</span><span style="font-weight: bold;"><B></B></span><span style="font-weight: normal;">寄存器的值。软件必须确保在进入 IA-32 指令集时 </span></b><b><span style="font-weight: normal;">AR[BSPSTORE]==AR[BSP]，否则可能会导致未定义的</span></b><b><span   style="font-weight: normal;">行为。</span></b></p>

<p class="whs4"><span style="font-weight: normal;"><b><span   style="font-weight: normal;">如果</span></b> IPSR.is 是 1，则软件必须为执行 IA-32 指令集正确设置其它的 IPSR 字段；否则处理器操作未定义。</span></p>

<p class="whs4">如需有关详细信息，请参阅 <span style="font-style: italic;"><I>Intel(R) Itanium(R) Architecture Software Developer&rsquo;s Manual</I></span>（英特尔(R) 安腾(R) 体系结构软件开发人员手册）第 2 卷第 2:19 页上的表 3-2&ldquo;处理器状态寄存器字段&rdquo;。</p>

<p class="whs4"><b style="font-weight: bold;"><span style="font-weight: normal;">在 IA-32 处理器的一致内存引用与安腾(R) 体系结构的无序内存引用之间，如果需要确定内存顺序，则软件必须在此条指令之前发出 mf 指令。处理器不</span><span style="font-weight: normal;">确保后续的</span></b><b><span 
 style="font-weight: normal;"> IA-32 指令能看见</span></b><b><span style="font-weight: normal;">安腾</span></b><b><span 
 style="font-weight: normal;">指令集生成的指令流写入。</span></b></p>

<p class="whs4"><span><b style="font-weight: normal;">软件必须确保在发出此指令之前，代码段描述符与选择器已经加载。如果目标 EIP 值超出代码段的限制，或是存在代码段特权冲突，则在 IA-32 指令上生成 IA-32_Exception(GPFault) 异常。进入 16 位 IA-32 代码时，如果 IIP 不在 CSD.base 的 64K 字节范围内，则在目标指令上生成 GPFault。</b></span></p>

<p class="whs4"><span><b style="font-weight: normal;">直到目标 IA-32 指令成功完成之后，才会修改 EFLAG.rf 与 PSR.id。在目标 IA-32 指令开始执行之前，PSR.da、PSR.dd、PSR.ia 及 PSR.ed 都清除为零。</b></span></p>

<p class="whs4"><span><b style="font-weight: normal;">执行 IA-32 指令集时，ALAT 的内容保持未定义。在指令集转换过程中，软件不能依赖 ALAT 状态。进入 IA-32 代码时，将忽略 ALAT 中现有的项目。</b></span></p>

<p class="whs2"><b><span style="font-weight: bold;"><B>中断</B></span></b></p>

<ul type="disc" class="whs5">
	
	<li class=kadov-p><p class="whs4"><span><b style="font-weight: normal;">&ldquo;非法操作&rdquo;错误；&ldquo;特权操作&rdquo;错误</b></span></p></li>
	
	<li class=kadov-p><p class="whs4"><b><span style="font-weight: normal;">&ldquo;未使用的指令地址&rdquo;陷阱</span></b></p></li>
	
	<li class=kadov-p><p class="whs4"><b><span style="font-weight: normal;">IA-32 目标指令上的其它错误</span></b></p></li>
	
	<ul>
		
		<li class=kadov-p-CSubBullet><p class=SubBullet><b><span style="font-weight: normal;">IA-32_Exception(GPFault)</span></b></p></li>
		
		<li class=kadov-p-CSubBullet><p class=SubBullet><b><span style="font-weight: normal;">禁用的 FP Reg 错误 - 如果 PSR.dfh 是 1</span></b></p></li>
	</ul>
</ul>

<p class="whs2"><b><span style="font-weight: bold;"><B>序列化</B></span></b></p>

<p class="whs4"><b style="font-weight: normal;">执行隐式指令与数据序列化操作。</b></p>

<script type="text/javascript" language="javascript1.2">
<!--
if (window.writeIntopicBar)
	writeIntopicBar(0);
//-->
</script>
</body>


<!-- Mirrored from www.hgy413.com/hgydocs/IA32/instruct64_hh/rfi_-_return_from_interruption_instruction.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:32:04 GMT -->
</html>
