// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "05/10/2024 22:38:34"

// 
// Device: Altera EP4CGX150DF31I7 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module \getting-started  (
	pin_name1,
	\clk-two ,
	pin_name2,
	\test-point1 ,
	\test-point2 ,
	VGA_CLK,
	VGA_R0,
	VGA_R1,
	VGA_R2,
	VGA_R3,
	VGA_R4,
	VGA_R5,
	VGA_R6,
	VGA_R7,
	VGA_G0,
	VGA_G1,
	VGA_G2,
	VGA_G3,
	VGA_G4,
	VGA_G5,
	VGA_G6,
	VGA_G7,
	VGA_B0,
	VGA_B1,
	VGA_B2,
	VGA_B3,
	VGA_B4,
	VGA_B5,
	VGA_B6,
	VGA_B7);
output 	pin_name1;
input 	\clk-two ;
output 	pin_name2;
output 	\test-point1 ;
output 	\test-point2 ;
output 	VGA_CLK;
output 	VGA_R0;
output 	VGA_R1;
output 	VGA_R2;
output 	VGA_R3;
output 	VGA_R4;
output 	VGA_R5;
output 	VGA_R6;
output 	VGA_R7;
output 	VGA_G0;
output 	VGA_G1;
output 	VGA_G2;
output 	VGA_G3;
output 	VGA_G4;
output 	VGA_G5;
output 	VGA_G6;
output 	VGA_G7;
output 	VGA_B0;
output 	VGA_B1;
output 	VGA_B2;
output 	VGA_B3;
output 	VGA_B4;
output 	VGA_B5;
output 	VGA_B6;
output 	VGA_B7;

// Design Ports Information
// pin_name1	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name2	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// test-point1	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// test-point2	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R0	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R1	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R2	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R3	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R4	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R5	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R6	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R7	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G0	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G1	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G2	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G3	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G4	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G5	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G6	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G7	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B0	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B1	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B2	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B3	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B4	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B5	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B6	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B7	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk-two	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~ALTERA_NCEO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_NCSO~~ibuf_o ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_NCEO~~obuf_o ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \clk-two~input_o ;
wire \inst2|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst10|cnt[0]~45_combout ;
wire \inst10|cnt[1]~15_combout ;
wire \inst10|cnt[1]~16 ;
wire \inst10|cnt[2]~17_combout ;
wire \inst10|cnt[2]~18 ;
wire \inst10|cnt[3]~19_combout ;
wire \inst10|cnt[3]~20 ;
wire \inst10|cnt[4]~21_combout ;
wire \inst10|cnt[4]~22 ;
wire \inst10|cnt[5]~23_combout ;
wire \inst10|cnt[5]~24 ;
wire \inst10|cnt[6]~25_combout ;
wire \inst10|cnt[6]~26 ;
wire \inst10|cnt[7]~27_combout ;
wire \inst10|cnt[7]~28 ;
wire \inst10|cnt[8]~29_combout ;
wire \inst10|cnt[8]~30 ;
wire \inst10|cnt[9]~31_combout ;
wire \inst10|cnt[9]~32 ;
wire \inst10|cnt[10]~33_combout ;
wire \inst10|cnt[10]~34 ;
wire \inst10|cnt[11]~35_combout ;
wire \inst10|cnt[11]~36 ;
wire \inst10|cnt[12]~37_combout ;
wire \inst10|cnt[12]~38 ;
wire \inst10|cnt[13]~39_combout ;
wire \inst10|cnt[13]~40 ;
wire \inst10|cnt[14]~41_combout ;
wire \inst|cnt[15]~12_cout ;
wire \inst|cnt[15]~14_cout ;
wire \inst|cnt[15]~16_cout ;
wire \inst|cnt[15]~18_cout ;
wire \inst|cnt[15]~20_cout ;
wire \inst|cnt[15]~22_cout ;
wire \inst|cnt[15]~24_cout ;
wire \inst|cnt[15]~26_cout ;
wire \inst|cnt[15]~28_cout ;
wire \inst|cnt[15]~30_cout ;
wire \inst|cnt[15]~32_cout ;
wire \inst|cnt[15]~34_cout ;
wire \inst|cnt[15]~36_cout ;
wire \inst|cnt[15]~38_cout ;
wire \inst|cnt[15]~39_combout ;
wire \inst|cnt[15]~40 ;
wire \inst|cnt[16]~41_combout ;
wire \inst|cnt[16]~42 ;
wire \inst|cnt[17]~43_combout ;
wire \inst|cnt[17]~44 ;
wire \inst|cnt[18]~45_combout ;
wire \inst|cnt[18]~46 ;
wire \inst|cnt[19]~47_combout ;
wire \inst|cnt[19]~48 ;
wire \inst|cnt[20]~49_combout ;
wire \inst|cnt[20]~50 ;
wire \inst|cnt[21]~51_combout ;
wire \inst|cnt[21]~52 ;
wire \inst|cnt[22]~53_combout ;
wire \inst|cnt[22]~54 ;
wire \inst|cnt[23]~55_combout ;
wire \inst|cnt[23]~56 ;
wire \inst|cnt[24]~57_combout ;
wire \inst|cnt[24]~58 ;
wire \inst|cnt[25]~59_combout ;
wire \inst3|Add0~0_combout ;
wire \inst3|Equal0~1_combout ;
wire \inst3|Add0~13 ;
wire \inst3|Add0~14_combout ;
wire \inst4|Add0~1_cout ;
wire \inst4|Add0~2_combout ;
wire \inst4|Add0~3 ;
wire \inst4|Add0~4_combout ;
wire \inst4|Add0~5 ;
wire \inst4|Add0~6_combout ;
wire \inst4|Add0~7 ;
wire \inst4|Add0~8_combout ;
wire \inst4|count~0_combout ;
wire \inst4|Add0~9 ;
wire \inst4|Add0~10_combout ;
wire \inst4|Add0~11 ;
wire \inst4|Add0~12_combout ;
wire \inst4|Add0~13 ;
wire \inst4|Add0~14_combout ;
wire \inst4|count~2_combout ;
wire \inst4|Add0~15 ;
wire \inst4|Add0~16_combout ;
wire \inst4|count~1_combout ;
wire \inst4|Equal0~1_combout ;
wire \inst4|Equal0~0_combout ;
wire \inst4|Equal0~2_combout ;
wire \inst4|next~q ;
wire \inst3|Add0~15 ;
wire \inst3|Add0~16_combout ;
wire \inst3|Add0~17 ;
wire \inst3|Add0~18_combout ;
wire \inst3|count~0_combout ;
wire \inst3|Equal0~0_combout ;
wire \inst3|count~1_combout ;
wire \inst3|Add0~1 ;
wire \inst3|Add0~2_combout ;
wire \inst3|Add0~3 ;
wire \inst3|Add0~4_combout ;
wire \inst3|count~3_combout ;
wire \inst3|Add0~5 ;
wire \inst3|Add0~6_combout ;
wire \inst3|count~2_combout ;
wire \inst3|Add0~7 ;
wire \inst3|Add0~8_combout ;
wire \inst3|Add0~9 ;
wire \inst3|Add0~10_combout ;
wire \inst3|Add0~11 ;
wire \inst3|Add0~12_combout ;
wire \inst7|always1~1_combout ;
wire \inst7|always1~0_combout ;
wire \inst5|LessThan1~0_combout ;
wire \inst5|LessThan1~1_combout ;
wire \inst5|out~q ;
wire \inst6|LessThan1~0_combout ;
wire \inst6|LessThan1~1_combout ;
wire \inst6|LessThan1~2_combout ;
wire \inst6|out~q ;
wire \inst7|always0~0_combout ;
wire \inst7|always0~1_combout ;
wire \inst7|always0~2_combout ;
wire \inst7|always1~2_combout ;
wire \inst7|always1~3_combout ;
wire \inst7|always1~4_combout ;
wire \inst7|ready~q ;
wire \inst10|cnt[14]~42 ;
wire \inst10|cnt[15]~43_combout ;
wire \inst10|cnt[15]~clkctrl_outclk ;
wire \inst10|speed[0]~10_combout ;
wire \inst10|speed[2]~15 ;
wire \inst10|speed[3]~16_combout ;
wire \inst10|speed[3]~17 ;
wire \inst10|speed[4]~18_combout ;
wire \inst10|speed[4]~19 ;
wire \inst10|speed[5]~20_combout ;
wire \inst10|speed[5]~21 ;
wire \inst10|speed[6]~22_combout ;
wire \inst10|LessThan1~1_combout ;
wire \inst10|LessThan1~2_combout ;
wire \inst10|LessThan0~1_combout ;
wire \inst10|speed[6]~23 ;
wire \inst10|speed[7]~24_combout ;
wire \inst10|speed[7]~25 ;
wire \inst10|speed[8]~26_combout ;
wire \inst10|LessThan0~0_combout ;
wire \inst10|LessThan0~2_combout ;
wire \inst10|speed~30_combout ;
wire \inst10|speed[0]~11 ;
wire \inst10|speed[1]~12_combout ;
wire \inst10|speed[1]~13 ;
wire \inst10|speed[2]~14_combout ;
wire \inst10|LessThan1~0_combout ;
wire \inst10|dir~0_combout ;
wire \inst10|dir~q ;
wire \inst10|speed[8]~27 ;
wire \inst10|speed[9]~28_combout ;
wire \inst10|Add3~1 ;
wire \inst10|Add3~3 ;
wire \inst10|Add3~5 ;
wire \inst10|Add3~7 ;
wire \inst10|Add3~9 ;
wire \inst10|Add3~11 ;
wire \inst10|Add3~13 ;
wire \inst10|Add3~14_combout ;
wire \inst7|posx[0]~10_combout ;
wire \inst7|posx[0]~11 ;
wire \inst7|posx[1]~12_combout ;
wire \inst7|posx[1]~13 ;
wire \inst7|posx[2]~14_combout ;
wire \inst7|posx[2]~15 ;
wire \inst7|posx[3]~16_combout ;
wire \inst7|posx[3]~17 ;
wire \inst7|posx[4]~18_combout ;
wire \inst7|posx[4]~19 ;
wire \inst7|posx[5]~20_combout ;
wire \inst7|posx[5]~21 ;
wire \inst7|posx[6]~22_combout ;
wire \inst7|posx[6]~23 ;
wire \inst7|posx[7]~24_combout ;
wire \inst7|posx[7]~25 ;
wire \inst7|posx[8]~26_combout ;
wire \inst7|posx[8]~27 ;
wire \inst7|posx[9]~28_combout ;
wire \inst10|LessThan2~1_cout ;
wire \inst10|LessThan2~3_cout ;
wire \inst10|LessThan2~5_cout ;
wire \inst10|LessThan2~7_cout ;
wire \inst10|LessThan2~9_cout ;
wire \inst10|LessThan2~11_cout ;
wire \inst10|LessThan2~13_cout ;
wire \inst10|LessThan2~15_cout ;
wire \inst10|LessThan2~17_cout ;
wire \inst10|LessThan2~18_combout ;
wire \inst10|Add3~12_combout ;
wire \inst10|Add3~10_combout ;
wire \inst10|Add3~8_combout ;
wire \inst10|Add3~6_combout ;
wire \inst10|Add3~4_combout ;
wire \inst10|Add3~2_combout ;
wire \inst10|Add3~0_combout ;
wire \inst10|LessThan3~1_cout ;
wire \inst10|LessThan3~3_cout ;
wire \inst10|LessThan3~5_cout ;
wire \inst10|LessThan3~7_cout ;
wire \inst10|LessThan3~9_cout ;
wire \inst10|LessThan3~11_cout ;
wire \inst10|LessThan3~13_cout ;
wire \inst10|LessThan3~15_cout ;
wire \inst10|LessThan3~17_cout ;
wire \inst10|LessThan3~18_combout ;
wire \inst10|output_r~0_combout ;
wire \inst10|output_r[2]~feeder_combout ;
wire \inst10|output_r[3]~feeder_combout ;
wire \inst10|output_r[4]~feeder_combout ;
wire \inst10|output_r[6]~feeder_combout ;
wire [31:0] \inst|cnt ;
wire [4:0] \inst2|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] \inst10|cnt ;
wire [9:0] \inst4|count ;
wire [9:0] \inst7|posx ;
wire [9:0] \inst10|speed ;
wire [7:0] \inst10|output_r ;
wire [9:0] \inst3|count ;

wire [4:0] \inst2|altpll_component|auto_generated|pll1_CLK_bus ;

assign \inst2|altpll_component|auto_generated|wire_pll1_clk [0] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [1] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [2] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [3] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [4] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X117_Y7_N9
cycloneiv_io_obuf \pin_name1~output (
	.i(\inst|cnt [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_name1),
	.obar());
// synopsys translate_off
defparam \pin_name1~output .bus_hold = "false";
defparam \pin_name1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y7_N2
cycloneiv_io_obuf \pin_name2~output (
	.i(\inst|cnt [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_name2),
	.obar());
// synopsys translate_off
defparam \pin_name2~output .bus_hold = "false";
defparam \pin_name2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N2
cycloneiv_io_obuf \test-point1~output (
	.i(\inst5|out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\test-point1 ),
	.obar());
// synopsys translate_off
defparam \test-point1~output .bus_hold = "false";
defparam \test-point1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N16
cycloneiv_io_obuf \test-point2~output (
	.i(\inst6|out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\test-point2 ),
	.obar());
// synopsys translate_off
defparam \test-point2~output .bus_hold = "false";
defparam \test-point2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N23
cycloneiv_io_obuf \VGA_CLK~output (
	.i(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N16
cycloneiv_io_obuf \VGA_R0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R0),
	.obar());
// synopsys translate_off
defparam \VGA_R0~output .bus_hold = "false";
defparam \VGA_R0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N2
cycloneiv_io_obuf \VGA_R1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R1),
	.obar());
// synopsys translate_off
defparam \VGA_R1~output .bus_hold = "false";
defparam \VGA_R1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y91_N9
cycloneiv_io_obuf \VGA_R2~output (
	.i(\inst10|output_r [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R2),
	.obar());
// synopsys translate_off
defparam \VGA_R2~output .bus_hold = "false";
defparam \VGA_R2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N23
cycloneiv_io_obuf \VGA_R3~output (
	.i(\inst10|output_r [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R3),
	.obar());
// synopsys translate_off
defparam \VGA_R3~output .bus_hold = "false";
defparam \VGA_R3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N16
cycloneiv_io_obuf \VGA_R4~output (
	.i(\inst10|output_r [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R4),
	.obar());
// synopsys translate_off
defparam \VGA_R4~output .bus_hold = "false";
defparam \VGA_R4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N23
cycloneiv_io_obuf \VGA_R5~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R5),
	.obar());
// synopsys translate_off
defparam \VGA_R5~output .bus_hold = "false";
defparam \VGA_R5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y91_N9
cycloneiv_io_obuf \VGA_R6~output (
	.i(\inst10|output_r [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R6),
	.obar());
// synopsys translate_off
defparam \VGA_R6~output .bus_hold = "false";
defparam \VGA_R6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y91_N2
cycloneiv_io_obuf \VGA_R7~output (
	.i(\inst10|output_r [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R7),
	.obar());
// synopsys translate_off
defparam \VGA_R7~output .bus_hold = "false";
defparam \VGA_R7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N9
cycloneiv_io_obuf \VGA_G0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G0),
	.obar());
// synopsys translate_off
defparam \VGA_G0~output .bus_hold = "false";
defparam \VGA_G0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N2
cycloneiv_io_obuf \VGA_G1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G1),
	.obar());
// synopsys translate_off
defparam \VGA_G1~output .bus_hold = "false";
defparam \VGA_G1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y91_N2
cycloneiv_io_obuf \VGA_G2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G2),
	.obar());
// synopsys translate_off
defparam \VGA_G2~output .bus_hold = "false";
defparam \VGA_G2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N23
cycloneiv_io_obuf \VGA_G3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G3),
	.obar());
// synopsys translate_off
defparam \VGA_G3~output .bus_hold = "false";
defparam \VGA_G3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N2
cycloneiv_io_obuf \VGA_G4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G4),
	.obar());
// synopsys translate_off
defparam \VGA_G4~output .bus_hold = "false";
defparam \VGA_G4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y91_N9
cycloneiv_io_obuf \VGA_G5~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G5),
	.obar());
// synopsys translate_off
defparam \VGA_G5~output .bus_hold = "false";
defparam \VGA_G5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N2
cycloneiv_io_obuf \VGA_G6~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G6),
	.obar());
// synopsys translate_off
defparam \VGA_G6~output .bus_hold = "false";
defparam \VGA_G6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y91_N2
cycloneiv_io_obuf \VGA_G7~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G7),
	.obar());
// synopsys translate_off
defparam \VGA_G7~output .bus_hold = "false";
defparam \VGA_G7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N9
cycloneiv_io_obuf \VGA_B0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B0),
	.obar());
// synopsys translate_off
defparam \VGA_B0~output .bus_hold = "false";
defparam \VGA_B0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N23
cycloneiv_io_obuf \VGA_B1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B1),
	.obar());
// synopsys translate_off
defparam \VGA_B1~output .bus_hold = "false";
defparam \VGA_B1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N9
cycloneiv_io_obuf \VGA_B2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B2),
	.obar());
// synopsys translate_off
defparam \VGA_B2~output .bus_hold = "false";
defparam \VGA_B2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y91_N2
cycloneiv_io_obuf \VGA_B3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B3),
	.obar());
// synopsys translate_off
defparam \VGA_B3~output .bus_hold = "false";
defparam \VGA_B3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N2
cycloneiv_io_obuf \VGA_B4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B4),
	.obar());
// synopsys translate_off
defparam \VGA_B4~output .bus_hold = "false";
defparam \VGA_B4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N9
cycloneiv_io_obuf \VGA_B5~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B5),
	.obar());
// synopsys translate_off
defparam \VGA_B5~output .bus_hold = "false";
defparam \VGA_B5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N2
cycloneiv_io_obuf \VGA_B6~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B6),
	.obar());
// synopsys translate_off
defparam \VGA_B6~output .bus_hold = "false";
defparam \VGA_B6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y91_N9
cycloneiv_io_obuf \VGA_B7~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B7),
	.obar());
// synopsys translate_off
defparam \VGA_B7~output .bus_hold = "false";
defparam \VGA_B7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N8
cycloneiv_io_ibuf \clk-two~input (
	.i(\clk-two ),
	.ibar(gnd),
	.o(\clk-two~input_o ));
// synopsys translate_off
defparam \clk-two~input .bus_hold = "false";
defparam \clk-two~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneiv_pll \inst2|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk-two~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.icdrclk(),
	.fref(),
	.clk(\inst2|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst2|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst2|altpll_component|auto_generated|pll1 .c0_high = 15;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_low = 14;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \inst2|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_divide_by = 145;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_multiply_by = 73;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst2|altpll_component|auto_generated|pll1 .dpa_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .dpa_divider = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .dpa_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .feedback_external_loop_divider = "false";
defparam \inst2|altpll_component|auto_generated|pll1 .feedback_source = -1;
defparam \inst2|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst2|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \inst2|altpll_component|auto_generated|pll1 .m = 73;
defparam \inst2|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .n = 5;
defparam \inst2|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst2|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst2|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst2|altpll_component|auto_generated|pll1 .pll_type = "mpll";
defparam \inst2|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst2|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst2|altpll_component|auto_generated|pll1 .vco_center = 1250;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst2|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_min = 1250;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 171;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N0
cycloneiv_lcell_comb \inst10|cnt[0]~45 (
// Equation(s):
// \inst10|cnt[0]~45_combout  = !\inst10|cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|cnt[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|cnt[0]~45 .lut_mask = 16'h0F0F;
defparam \inst10|cnt[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y62_N1
dffeas \inst10|cnt[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|cnt[0]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|cnt[0] .is_wysiwyg = "true";
defparam \inst10|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N2
cycloneiv_lcell_comb \inst10|cnt[1]~15 (
// Equation(s):
// \inst10|cnt[1]~15_combout  = (\inst10|cnt [0] & (\inst10|cnt [1] $ (VCC))) # (!\inst10|cnt [0] & (\inst10|cnt [1] & VCC))
// \inst10|cnt[1]~16  = CARRY((\inst10|cnt [0] & \inst10|cnt [1]))

	.dataa(\inst10|cnt [0]),
	.datab(\inst10|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|cnt[1]~15_combout ),
	.cout(\inst10|cnt[1]~16 ));
// synopsys translate_off
defparam \inst10|cnt[1]~15 .lut_mask = 16'h6688;
defparam \inst10|cnt[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y62_N3
dffeas \inst10|cnt[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|cnt[1] .is_wysiwyg = "true";
defparam \inst10|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N4
cycloneiv_lcell_comb \inst10|cnt[2]~17 (
// Equation(s):
// \inst10|cnt[2]~17_combout  = (\inst10|cnt [2] & (!\inst10|cnt[1]~16 )) # (!\inst10|cnt [2] & ((\inst10|cnt[1]~16 ) # (GND)))
// \inst10|cnt[2]~18  = CARRY((!\inst10|cnt[1]~16 ) # (!\inst10|cnt [2]))

	.dataa(gnd),
	.datab(\inst10|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|cnt[1]~16 ),
	.combout(\inst10|cnt[2]~17_combout ),
	.cout(\inst10|cnt[2]~18 ));
// synopsys translate_off
defparam \inst10|cnt[2]~17 .lut_mask = 16'h3C3F;
defparam \inst10|cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y62_N5
dffeas \inst10|cnt[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|cnt[2] .is_wysiwyg = "true";
defparam \inst10|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N6
cycloneiv_lcell_comb \inst10|cnt[3]~19 (
// Equation(s):
// \inst10|cnt[3]~19_combout  = (\inst10|cnt [3] & (\inst10|cnt[2]~18  $ (GND))) # (!\inst10|cnt [3] & (!\inst10|cnt[2]~18  & VCC))
// \inst10|cnt[3]~20  = CARRY((\inst10|cnt [3] & !\inst10|cnt[2]~18 ))

	.dataa(\inst10|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|cnt[2]~18 ),
	.combout(\inst10|cnt[3]~19_combout ),
	.cout(\inst10|cnt[3]~20 ));
// synopsys translate_off
defparam \inst10|cnt[3]~19 .lut_mask = 16'hA50A;
defparam \inst10|cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y62_N7
dffeas \inst10|cnt[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|cnt[3] .is_wysiwyg = "true";
defparam \inst10|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N8
cycloneiv_lcell_comb \inst10|cnt[4]~21 (
// Equation(s):
// \inst10|cnt[4]~21_combout  = (\inst10|cnt [4] & (!\inst10|cnt[3]~20 )) # (!\inst10|cnt [4] & ((\inst10|cnt[3]~20 ) # (GND)))
// \inst10|cnt[4]~22  = CARRY((!\inst10|cnt[3]~20 ) # (!\inst10|cnt [4]))

	.dataa(gnd),
	.datab(\inst10|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|cnt[3]~20 ),
	.combout(\inst10|cnt[4]~21_combout ),
	.cout(\inst10|cnt[4]~22 ));
// synopsys translate_off
defparam \inst10|cnt[4]~21 .lut_mask = 16'h3C3F;
defparam \inst10|cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y62_N9
dffeas \inst10|cnt[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|cnt[4] .is_wysiwyg = "true";
defparam \inst10|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N10
cycloneiv_lcell_comb \inst10|cnt[5]~23 (
// Equation(s):
// \inst10|cnt[5]~23_combout  = (\inst10|cnt [5] & (\inst10|cnt[4]~22  $ (GND))) # (!\inst10|cnt [5] & (!\inst10|cnt[4]~22  & VCC))
// \inst10|cnt[5]~24  = CARRY((\inst10|cnt [5] & !\inst10|cnt[4]~22 ))

	.dataa(\inst10|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|cnt[4]~22 ),
	.combout(\inst10|cnt[5]~23_combout ),
	.cout(\inst10|cnt[5]~24 ));
// synopsys translate_off
defparam \inst10|cnt[5]~23 .lut_mask = 16'hA50A;
defparam \inst10|cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y62_N11
dffeas \inst10|cnt[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|cnt[5] .is_wysiwyg = "true";
defparam \inst10|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N12
cycloneiv_lcell_comb \inst10|cnt[6]~25 (
// Equation(s):
// \inst10|cnt[6]~25_combout  = (\inst10|cnt [6] & (!\inst10|cnt[5]~24 )) # (!\inst10|cnt [6] & ((\inst10|cnt[5]~24 ) # (GND)))
// \inst10|cnt[6]~26  = CARRY((!\inst10|cnt[5]~24 ) # (!\inst10|cnt [6]))

	.dataa(\inst10|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|cnt[5]~24 ),
	.combout(\inst10|cnt[6]~25_combout ),
	.cout(\inst10|cnt[6]~26 ));
// synopsys translate_off
defparam \inst10|cnt[6]~25 .lut_mask = 16'h5A5F;
defparam \inst10|cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y62_N13
dffeas \inst10|cnt[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|cnt[6] .is_wysiwyg = "true";
defparam \inst10|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N14
cycloneiv_lcell_comb \inst10|cnt[7]~27 (
// Equation(s):
// \inst10|cnt[7]~27_combout  = (\inst10|cnt [7] & (\inst10|cnt[6]~26  $ (GND))) # (!\inst10|cnt [7] & (!\inst10|cnt[6]~26  & VCC))
// \inst10|cnt[7]~28  = CARRY((\inst10|cnt [7] & !\inst10|cnt[6]~26 ))

	.dataa(gnd),
	.datab(\inst10|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|cnt[6]~26 ),
	.combout(\inst10|cnt[7]~27_combout ),
	.cout(\inst10|cnt[7]~28 ));
// synopsys translate_off
defparam \inst10|cnt[7]~27 .lut_mask = 16'hC30C;
defparam \inst10|cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y62_N15
dffeas \inst10|cnt[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|cnt[7] .is_wysiwyg = "true";
defparam \inst10|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N16
cycloneiv_lcell_comb \inst10|cnt[8]~29 (
// Equation(s):
// \inst10|cnt[8]~29_combout  = (\inst10|cnt [8] & (!\inst10|cnt[7]~28 )) # (!\inst10|cnt [8] & ((\inst10|cnt[7]~28 ) # (GND)))
// \inst10|cnt[8]~30  = CARRY((!\inst10|cnt[7]~28 ) # (!\inst10|cnt [8]))

	.dataa(gnd),
	.datab(\inst10|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|cnt[7]~28 ),
	.combout(\inst10|cnt[8]~29_combout ),
	.cout(\inst10|cnt[8]~30 ));
// synopsys translate_off
defparam \inst10|cnt[8]~29 .lut_mask = 16'h3C3F;
defparam \inst10|cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y62_N17
dffeas \inst10|cnt[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|cnt[8] .is_wysiwyg = "true";
defparam \inst10|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N18
cycloneiv_lcell_comb \inst10|cnt[9]~31 (
// Equation(s):
// \inst10|cnt[9]~31_combout  = (\inst10|cnt [9] & (\inst10|cnt[8]~30  $ (GND))) # (!\inst10|cnt [9] & (!\inst10|cnt[8]~30  & VCC))
// \inst10|cnt[9]~32  = CARRY((\inst10|cnt [9] & !\inst10|cnt[8]~30 ))

	.dataa(gnd),
	.datab(\inst10|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|cnt[8]~30 ),
	.combout(\inst10|cnt[9]~31_combout ),
	.cout(\inst10|cnt[9]~32 ));
// synopsys translate_off
defparam \inst10|cnt[9]~31 .lut_mask = 16'hC30C;
defparam \inst10|cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y62_N19
dffeas \inst10|cnt[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|cnt[9] .is_wysiwyg = "true";
defparam \inst10|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N20
cycloneiv_lcell_comb \inst10|cnt[10]~33 (
// Equation(s):
// \inst10|cnt[10]~33_combout  = (\inst10|cnt [10] & (!\inst10|cnt[9]~32 )) # (!\inst10|cnt [10] & ((\inst10|cnt[9]~32 ) # (GND)))
// \inst10|cnt[10]~34  = CARRY((!\inst10|cnt[9]~32 ) # (!\inst10|cnt [10]))

	.dataa(gnd),
	.datab(\inst10|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|cnt[9]~32 ),
	.combout(\inst10|cnt[10]~33_combout ),
	.cout(\inst10|cnt[10]~34 ));
// synopsys translate_off
defparam \inst10|cnt[10]~33 .lut_mask = 16'h3C3F;
defparam \inst10|cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y62_N21
dffeas \inst10|cnt[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|cnt[10] .is_wysiwyg = "true";
defparam \inst10|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N22
cycloneiv_lcell_comb \inst10|cnt[11]~35 (
// Equation(s):
// \inst10|cnt[11]~35_combout  = (\inst10|cnt [11] & (\inst10|cnt[10]~34  $ (GND))) # (!\inst10|cnt [11] & (!\inst10|cnt[10]~34  & VCC))
// \inst10|cnt[11]~36  = CARRY((\inst10|cnt [11] & !\inst10|cnt[10]~34 ))

	.dataa(\inst10|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|cnt[10]~34 ),
	.combout(\inst10|cnt[11]~35_combout ),
	.cout(\inst10|cnt[11]~36 ));
// synopsys translate_off
defparam \inst10|cnt[11]~35 .lut_mask = 16'hA50A;
defparam \inst10|cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y62_N23
dffeas \inst10|cnt[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|cnt[11] .is_wysiwyg = "true";
defparam \inst10|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N24
cycloneiv_lcell_comb \inst10|cnt[12]~37 (
// Equation(s):
// \inst10|cnt[12]~37_combout  = (\inst10|cnt [12] & (!\inst10|cnt[11]~36 )) # (!\inst10|cnt [12] & ((\inst10|cnt[11]~36 ) # (GND)))
// \inst10|cnt[12]~38  = CARRY((!\inst10|cnt[11]~36 ) # (!\inst10|cnt [12]))

	.dataa(gnd),
	.datab(\inst10|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|cnt[11]~36 ),
	.combout(\inst10|cnt[12]~37_combout ),
	.cout(\inst10|cnt[12]~38 ));
// synopsys translate_off
defparam \inst10|cnt[12]~37 .lut_mask = 16'h3C3F;
defparam \inst10|cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y62_N25
dffeas \inst10|cnt[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|cnt[12] .is_wysiwyg = "true";
defparam \inst10|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N26
cycloneiv_lcell_comb \inst10|cnt[13]~39 (
// Equation(s):
// \inst10|cnt[13]~39_combout  = (\inst10|cnt [13] & (\inst10|cnt[12]~38  $ (GND))) # (!\inst10|cnt [13] & (!\inst10|cnt[12]~38  & VCC))
// \inst10|cnt[13]~40  = CARRY((\inst10|cnt [13] & !\inst10|cnt[12]~38 ))

	.dataa(\inst10|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|cnt[12]~38 ),
	.combout(\inst10|cnt[13]~39_combout ),
	.cout(\inst10|cnt[13]~40 ));
// synopsys translate_off
defparam \inst10|cnt[13]~39 .lut_mask = 16'hA50A;
defparam \inst10|cnt[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y62_N27
dffeas \inst10|cnt[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|cnt[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|cnt[13] .is_wysiwyg = "true";
defparam \inst10|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N28
cycloneiv_lcell_comb \inst10|cnt[14]~41 (
// Equation(s):
// \inst10|cnt[14]~41_combout  = (\inst10|cnt [14] & (!\inst10|cnt[13]~40 )) # (!\inst10|cnt [14] & ((\inst10|cnt[13]~40 ) # (GND)))
// \inst10|cnt[14]~42  = CARRY((!\inst10|cnt[13]~40 ) # (!\inst10|cnt [14]))

	.dataa(gnd),
	.datab(\inst10|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|cnt[13]~40 ),
	.combout(\inst10|cnt[14]~41_combout ),
	.cout(\inst10|cnt[14]~42 ));
// synopsys translate_off
defparam \inst10|cnt[14]~41 .lut_mask = 16'h3C3F;
defparam \inst10|cnt[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y62_N29
dffeas \inst10|cnt[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|cnt[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|cnt[14] .is_wysiwyg = "true";
defparam \inst10|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y62_N8
cycloneiv_lcell_comb \inst|cnt[15]~12 (
// Equation(s):
// \inst|cnt[15]~12_cout  = CARRY((\inst10|cnt [1] & \inst10|cnt [0]))

	.dataa(\inst10|cnt [1]),
	.datab(\inst10|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|cnt[15]~12_cout ));
// synopsys translate_off
defparam \inst|cnt[15]~12 .lut_mask = 16'h0088;
defparam \inst|cnt[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y62_N10
cycloneiv_lcell_comb \inst|cnt[15]~14 (
// Equation(s):
// \inst|cnt[15]~14_cout  = CARRY((!\inst|cnt[15]~12_cout ) # (!\inst10|cnt [2]))

	.dataa(gnd),
	.datab(\inst10|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[15]~12_cout ),
	.combout(),
	.cout(\inst|cnt[15]~14_cout ));
// synopsys translate_off
defparam \inst|cnt[15]~14 .lut_mask = 16'h003F;
defparam \inst|cnt[15]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y62_N12
cycloneiv_lcell_comb \inst|cnt[15]~16 (
// Equation(s):
// \inst|cnt[15]~16_cout  = CARRY((\inst10|cnt [3] & !\inst|cnt[15]~14_cout ))

	.dataa(gnd),
	.datab(\inst10|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[15]~14_cout ),
	.combout(),
	.cout(\inst|cnt[15]~16_cout ));
// synopsys translate_off
defparam \inst|cnt[15]~16 .lut_mask = 16'h000C;
defparam \inst|cnt[15]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y62_N14
cycloneiv_lcell_comb \inst|cnt[15]~18 (
// Equation(s):
// \inst|cnt[15]~18_cout  = CARRY((!\inst|cnt[15]~16_cout ) # (!\inst10|cnt [4]))

	.dataa(\inst10|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[15]~16_cout ),
	.combout(),
	.cout(\inst|cnt[15]~18_cout ));
// synopsys translate_off
defparam \inst|cnt[15]~18 .lut_mask = 16'h005F;
defparam \inst|cnt[15]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y62_N16
cycloneiv_lcell_comb \inst|cnt[15]~20 (
// Equation(s):
// \inst|cnt[15]~20_cout  = CARRY((\inst10|cnt [5] & !\inst|cnt[15]~18_cout ))

	.dataa(\inst10|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[15]~18_cout ),
	.combout(),
	.cout(\inst|cnt[15]~20_cout ));
// synopsys translate_off
defparam \inst|cnt[15]~20 .lut_mask = 16'h000A;
defparam \inst|cnt[15]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y62_N18
cycloneiv_lcell_comb \inst|cnt[15]~22 (
// Equation(s):
// \inst|cnt[15]~22_cout  = CARRY((!\inst|cnt[15]~20_cout ) # (!\inst10|cnt [6]))

	.dataa(\inst10|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[15]~20_cout ),
	.combout(),
	.cout(\inst|cnt[15]~22_cout ));
// synopsys translate_off
defparam \inst|cnt[15]~22 .lut_mask = 16'h005F;
defparam \inst|cnt[15]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y62_N20
cycloneiv_lcell_comb \inst|cnt[15]~24 (
// Equation(s):
// \inst|cnt[15]~24_cout  = CARRY((\inst10|cnt [7] & !\inst|cnt[15]~22_cout ))

	.dataa(\inst10|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[15]~22_cout ),
	.combout(),
	.cout(\inst|cnt[15]~24_cout ));
// synopsys translate_off
defparam \inst|cnt[15]~24 .lut_mask = 16'h000A;
defparam \inst|cnt[15]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y62_N22
cycloneiv_lcell_comb \inst|cnt[15]~26 (
// Equation(s):
// \inst|cnt[15]~26_cout  = CARRY((!\inst|cnt[15]~24_cout ) # (!\inst10|cnt [8]))

	.dataa(\inst10|cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[15]~24_cout ),
	.combout(),
	.cout(\inst|cnt[15]~26_cout ));
// synopsys translate_off
defparam \inst|cnt[15]~26 .lut_mask = 16'h005F;
defparam \inst|cnt[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y62_N24
cycloneiv_lcell_comb \inst|cnt[15]~28 (
// Equation(s):
// \inst|cnt[15]~28_cout  = CARRY((\inst10|cnt [9] & !\inst|cnt[15]~26_cout ))

	.dataa(gnd),
	.datab(\inst10|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[15]~26_cout ),
	.combout(),
	.cout(\inst|cnt[15]~28_cout ));
// synopsys translate_off
defparam \inst|cnt[15]~28 .lut_mask = 16'h000C;
defparam \inst|cnt[15]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y62_N26
cycloneiv_lcell_comb \inst|cnt[15]~30 (
// Equation(s):
// \inst|cnt[15]~30_cout  = CARRY((!\inst|cnt[15]~28_cout ) # (!\inst10|cnt [10]))

	.dataa(gnd),
	.datab(\inst10|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[15]~28_cout ),
	.combout(),
	.cout(\inst|cnt[15]~30_cout ));
// synopsys translate_off
defparam \inst|cnt[15]~30 .lut_mask = 16'h003F;
defparam \inst|cnt[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y62_N28
cycloneiv_lcell_comb \inst|cnt[15]~32 (
// Equation(s):
// \inst|cnt[15]~32_cout  = CARRY((\inst10|cnt [11] & !\inst|cnt[15]~30_cout ))

	.dataa(gnd),
	.datab(\inst10|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[15]~30_cout ),
	.combout(),
	.cout(\inst|cnt[15]~32_cout ));
// synopsys translate_off
defparam \inst|cnt[15]~32 .lut_mask = 16'h000C;
defparam \inst|cnt[15]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y62_N30
cycloneiv_lcell_comb \inst|cnt[15]~34 (
// Equation(s):
// \inst|cnt[15]~34_cout  = CARRY((!\inst|cnt[15]~32_cout ) # (!\inst10|cnt [12]))

	.dataa(gnd),
	.datab(\inst10|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[15]~32_cout ),
	.combout(),
	.cout(\inst|cnt[15]~34_cout ));
// synopsys translate_off
defparam \inst|cnt[15]~34 .lut_mask = 16'h003F;
defparam \inst|cnt[15]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y61_N0
cycloneiv_lcell_comb \inst|cnt[15]~36 (
// Equation(s):
// \inst|cnt[15]~36_cout  = CARRY((\inst10|cnt [13] & !\inst|cnt[15]~34_cout ))

	.dataa(\inst10|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[15]~34_cout ),
	.combout(),
	.cout(\inst|cnt[15]~36_cout ));
// synopsys translate_off
defparam \inst|cnt[15]~36 .lut_mask = 16'h000A;
defparam \inst|cnt[15]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y61_N2
cycloneiv_lcell_comb \inst|cnt[15]~38 (
// Equation(s):
// \inst|cnt[15]~38_cout  = CARRY((!\inst|cnt[15]~36_cout ) # (!\inst10|cnt [14]))

	.dataa(gnd),
	.datab(\inst10|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[15]~36_cout ),
	.combout(),
	.cout(\inst|cnt[15]~38_cout ));
// synopsys translate_off
defparam \inst|cnt[15]~38 .lut_mask = 16'h003F;
defparam \inst|cnt[15]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y61_N4
cycloneiv_lcell_comb \inst|cnt[15]~39 (
// Equation(s):
// \inst|cnt[15]~39_combout  = (\inst|cnt [15] & (\inst|cnt[15]~38_cout  $ (GND))) # (!\inst|cnt [15] & (!\inst|cnt[15]~38_cout  & VCC))
// \inst|cnt[15]~40  = CARRY((\inst|cnt [15] & !\inst|cnt[15]~38_cout ))

	.dataa(gnd),
	.datab(\inst|cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[15]~38_cout ),
	.combout(\inst|cnt[15]~39_combout ),
	.cout(\inst|cnt[15]~40 ));
// synopsys translate_off
defparam \inst|cnt[15]~39 .lut_mask = 16'hC30C;
defparam \inst|cnt[15]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y61_N5
dffeas \inst|cnt[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[15]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[15] .is_wysiwyg = "true";
defparam \inst|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y61_N6
cycloneiv_lcell_comb \inst|cnt[16]~41 (
// Equation(s):
// \inst|cnt[16]~41_combout  = (\inst|cnt [16] & (!\inst|cnt[15]~40 )) # (!\inst|cnt [16] & ((\inst|cnt[15]~40 ) # (GND)))
// \inst|cnt[16]~42  = CARRY((!\inst|cnt[15]~40 ) # (!\inst|cnt [16]))

	.dataa(\inst|cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[15]~40 ),
	.combout(\inst|cnt[16]~41_combout ),
	.cout(\inst|cnt[16]~42 ));
// synopsys translate_off
defparam \inst|cnt[16]~41 .lut_mask = 16'h5A5F;
defparam \inst|cnt[16]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y61_N7
dffeas \inst|cnt[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[16]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[16] .is_wysiwyg = "true";
defparam \inst|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y61_N8
cycloneiv_lcell_comb \inst|cnt[17]~43 (
// Equation(s):
// \inst|cnt[17]~43_combout  = (\inst|cnt [17] & (\inst|cnt[16]~42  $ (GND))) # (!\inst|cnt [17] & (!\inst|cnt[16]~42  & VCC))
// \inst|cnt[17]~44  = CARRY((\inst|cnt [17] & !\inst|cnt[16]~42 ))

	.dataa(gnd),
	.datab(\inst|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[16]~42 ),
	.combout(\inst|cnt[17]~43_combout ),
	.cout(\inst|cnt[17]~44 ));
// synopsys translate_off
defparam \inst|cnt[17]~43 .lut_mask = 16'hC30C;
defparam \inst|cnt[17]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y61_N9
dffeas \inst|cnt[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[17]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[17] .is_wysiwyg = "true";
defparam \inst|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y61_N10
cycloneiv_lcell_comb \inst|cnt[18]~45 (
// Equation(s):
// \inst|cnt[18]~45_combout  = (\inst|cnt [18] & (!\inst|cnt[17]~44 )) # (!\inst|cnt [18] & ((\inst|cnt[17]~44 ) # (GND)))
// \inst|cnt[18]~46  = CARRY((!\inst|cnt[17]~44 ) # (!\inst|cnt [18]))

	.dataa(\inst|cnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[17]~44 ),
	.combout(\inst|cnt[18]~45_combout ),
	.cout(\inst|cnt[18]~46 ));
// synopsys translate_off
defparam \inst|cnt[18]~45 .lut_mask = 16'h5A5F;
defparam \inst|cnt[18]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y61_N11
dffeas \inst|cnt[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[18]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[18] .is_wysiwyg = "true";
defparam \inst|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y61_N12
cycloneiv_lcell_comb \inst|cnt[19]~47 (
// Equation(s):
// \inst|cnt[19]~47_combout  = (\inst|cnt [19] & (\inst|cnt[18]~46  $ (GND))) # (!\inst|cnt [19] & (!\inst|cnt[18]~46  & VCC))
// \inst|cnt[19]~48  = CARRY((\inst|cnt [19] & !\inst|cnt[18]~46 ))

	.dataa(\inst|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[18]~46 ),
	.combout(\inst|cnt[19]~47_combout ),
	.cout(\inst|cnt[19]~48 ));
// synopsys translate_off
defparam \inst|cnt[19]~47 .lut_mask = 16'hA50A;
defparam \inst|cnt[19]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y61_N13
dffeas \inst|cnt[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[19]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[19] .is_wysiwyg = "true";
defparam \inst|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y61_N14
cycloneiv_lcell_comb \inst|cnt[20]~49 (
// Equation(s):
// \inst|cnt[20]~49_combout  = (\inst|cnt [20] & (!\inst|cnt[19]~48 )) # (!\inst|cnt [20] & ((\inst|cnt[19]~48 ) # (GND)))
// \inst|cnt[20]~50  = CARRY((!\inst|cnt[19]~48 ) # (!\inst|cnt [20]))

	.dataa(gnd),
	.datab(\inst|cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[19]~48 ),
	.combout(\inst|cnt[20]~49_combout ),
	.cout(\inst|cnt[20]~50 ));
// synopsys translate_off
defparam \inst|cnt[20]~49 .lut_mask = 16'h3C3F;
defparam \inst|cnt[20]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y61_N15
dffeas \inst|cnt[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[20]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[20] .is_wysiwyg = "true";
defparam \inst|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y61_N16
cycloneiv_lcell_comb \inst|cnt[21]~51 (
// Equation(s):
// \inst|cnt[21]~51_combout  = (\inst|cnt [21] & (\inst|cnt[20]~50  $ (GND))) # (!\inst|cnt [21] & (!\inst|cnt[20]~50  & VCC))
// \inst|cnt[21]~52  = CARRY((\inst|cnt [21] & !\inst|cnt[20]~50 ))

	.dataa(gnd),
	.datab(\inst|cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[20]~50 ),
	.combout(\inst|cnt[21]~51_combout ),
	.cout(\inst|cnt[21]~52 ));
// synopsys translate_off
defparam \inst|cnt[21]~51 .lut_mask = 16'hC30C;
defparam \inst|cnt[21]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y61_N17
dffeas \inst|cnt[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[21]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[21] .is_wysiwyg = "true";
defparam \inst|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y61_N18
cycloneiv_lcell_comb \inst|cnt[22]~53 (
// Equation(s):
// \inst|cnt[22]~53_combout  = (\inst|cnt [22] & (!\inst|cnt[21]~52 )) # (!\inst|cnt [22] & ((\inst|cnt[21]~52 ) # (GND)))
// \inst|cnt[22]~54  = CARRY((!\inst|cnt[21]~52 ) # (!\inst|cnt [22]))

	.dataa(gnd),
	.datab(\inst|cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[21]~52 ),
	.combout(\inst|cnt[22]~53_combout ),
	.cout(\inst|cnt[22]~54 ));
// synopsys translate_off
defparam \inst|cnt[22]~53 .lut_mask = 16'h3C3F;
defparam \inst|cnt[22]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y61_N19
dffeas \inst|cnt[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[22]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[22] .is_wysiwyg = "true";
defparam \inst|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y61_N20
cycloneiv_lcell_comb \inst|cnt[23]~55 (
// Equation(s):
// \inst|cnt[23]~55_combout  = (\inst|cnt [23] & (\inst|cnt[22]~54  $ (GND))) # (!\inst|cnt [23] & (!\inst|cnt[22]~54  & VCC))
// \inst|cnt[23]~56  = CARRY((\inst|cnt [23] & !\inst|cnt[22]~54 ))

	.dataa(gnd),
	.datab(\inst|cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[22]~54 ),
	.combout(\inst|cnt[23]~55_combout ),
	.cout(\inst|cnt[23]~56 ));
// synopsys translate_off
defparam \inst|cnt[23]~55 .lut_mask = 16'hC30C;
defparam \inst|cnt[23]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y61_N21
dffeas \inst|cnt[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[23]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[23] .is_wysiwyg = "true";
defparam \inst|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y61_N22
cycloneiv_lcell_comb \inst|cnt[24]~57 (
// Equation(s):
// \inst|cnt[24]~57_combout  = (\inst|cnt [24] & (!\inst|cnt[23]~56 )) # (!\inst|cnt [24] & ((\inst|cnt[23]~56 ) # (GND)))
// \inst|cnt[24]~58  = CARRY((!\inst|cnt[23]~56 ) # (!\inst|cnt [24]))

	.dataa(\inst|cnt [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[23]~56 ),
	.combout(\inst|cnt[24]~57_combout ),
	.cout(\inst|cnt[24]~58 ));
// synopsys translate_off
defparam \inst|cnt[24]~57 .lut_mask = 16'h5A5F;
defparam \inst|cnt[24]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y61_N23
dffeas \inst|cnt[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[24]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[24] .is_wysiwyg = "true";
defparam \inst|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y61_N24
cycloneiv_lcell_comb \inst|cnt[25]~59 (
// Equation(s):
// \inst|cnt[25]~59_combout  = \inst|cnt[24]~58  $ (!\inst|cnt [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cnt [25]),
	.cin(\inst|cnt[24]~58 ),
	.combout(\inst|cnt[25]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt[25]~59 .lut_mask = 16'hF00F;
defparam \inst|cnt[25]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y61_N25
dffeas \inst|cnt[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[25]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[25] .is_wysiwyg = "true";
defparam \inst|cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y89_N6
cycloneiv_lcell_comb \inst3|Add0~0 (
// Equation(s):
// \inst3|Add0~0_combout  = \inst3|count [0] $ (VCC)
// \inst3|Add0~1  = CARRY(\inst3|count [0])

	.dataa(\inst3|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add0~0_combout ),
	.cout(\inst3|Add0~1 ));
// synopsys translate_off
defparam \inst3|Add0~0 .lut_mask = 16'h55AA;
defparam \inst3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y89_N26
cycloneiv_lcell_comb \inst3|Equal0~1 (
// Equation(s):
// \inst3|Equal0~1_combout  = (!\inst3|count [0] & (\inst3|count [3] & (!\inst3|count [1] & \inst3|count [2])))

	.dataa(\inst3|count [0]),
	.datab(\inst3|count [3]),
	.datac(\inst3|count [1]),
	.datad(\inst3|count [2]),
	.cin(gnd),
	.combout(\inst3|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal0~1 .lut_mask = 16'h0400;
defparam \inst3|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y89_N18
cycloneiv_lcell_comb \inst3|Add0~12 (
// Equation(s):
// \inst3|Add0~12_combout  = (\inst3|count [6] & (\inst3|Add0~11  $ (GND))) # (!\inst3|count [6] & (!\inst3|Add0~11  & VCC))
// \inst3|Add0~13  = CARRY((\inst3|count [6] & !\inst3|Add0~11 ))

	.dataa(gnd),
	.datab(\inst3|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~11 ),
	.combout(\inst3|Add0~12_combout ),
	.cout(\inst3|Add0~13 ));
// synopsys translate_off
defparam \inst3|Add0~12 .lut_mask = 16'hC30C;
defparam \inst3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y89_N20
cycloneiv_lcell_comb \inst3|Add0~14 (
// Equation(s):
// \inst3|Add0~14_combout  = (\inst3|count [7] & (!\inst3|Add0~13 )) # (!\inst3|count [7] & ((\inst3|Add0~13 ) # (GND)))
// \inst3|Add0~15  = CARRY((!\inst3|Add0~13 ) # (!\inst3|count [7]))

	.dataa(gnd),
	.datab(\inst3|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~13 ),
	.combout(\inst3|Add0~14_combout ),
	.cout(\inst3|Add0~15 ));
// synopsys translate_off
defparam \inst3|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y88_N10
cycloneiv_lcell_comb \inst4|Add0~1 (
// Equation(s):
// \inst4|Add0~1_cout  = CARRY((\inst10|cnt [1] & \inst10|cnt [0]))

	.dataa(\inst10|cnt [1]),
	.datab(\inst10|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst4|Add0~1_cout ));
// synopsys translate_off
defparam \inst4|Add0~1 .lut_mask = 16'h0088;
defparam \inst4|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y88_N12
cycloneiv_lcell_comb \inst4|Add0~2 (
// Equation(s):
// \inst4|Add0~2_combout  = (\inst4|count [2] & (!\inst4|Add0~1_cout )) # (!\inst4|count [2] & ((\inst4|Add0~1_cout ) # (GND)))
// \inst4|Add0~3  = CARRY((!\inst4|Add0~1_cout ) # (!\inst4|count [2]))

	.dataa(\inst4|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~1_cout ),
	.combout(\inst4|Add0~2_combout ),
	.cout(\inst4|Add0~3 ));
// synopsys translate_off
defparam \inst4|Add0~2 .lut_mask = 16'h5A5F;
defparam \inst4|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y88_N13
dffeas \inst4|count[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[2] .is_wysiwyg = "true";
defparam \inst4|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y88_N14
cycloneiv_lcell_comb \inst4|Add0~4 (
// Equation(s):
// \inst4|Add0~4_combout  = (\inst4|count [3] & (\inst4|Add0~3  $ (GND))) # (!\inst4|count [3] & (!\inst4|Add0~3  & VCC))
// \inst4|Add0~5  = CARRY((\inst4|count [3] & !\inst4|Add0~3 ))

	.dataa(gnd),
	.datab(\inst4|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~3 ),
	.combout(\inst4|Add0~4_combout ),
	.cout(\inst4|Add0~5 ));
// synopsys translate_off
defparam \inst4|Add0~4 .lut_mask = 16'hC30C;
defparam \inst4|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y88_N15
dffeas \inst4|count[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[3] .is_wysiwyg = "true";
defparam \inst4|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y88_N16
cycloneiv_lcell_comb \inst4|Add0~6 (
// Equation(s):
// \inst4|Add0~6_combout  = (\inst4|count [4] & (!\inst4|Add0~5 )) # (!\inst4|count [4] & ((\inst4|Add0~5 ) # (GND)))
// \inst4|Add0~7  = CARRY((!\inst4|Add0~5 ) # (!\inst4|count [4]))

	.dataa(\inst4|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~5 ),
	.combout(\inst4|Add0~6_combout ),
	.cout(\inst4|Add0~7 ));
// synopsys translate_off
defparam \inst4|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst4|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y88_N17
dffeas \inst4|count[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[4] .is_wysiwyg = "true";
defparam \inst4|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y88_N18
cycloneiv_lcell_comb \inst4|Add0~8 (
// Equation(s):
// \inst4|Add0~8_combout  = (\inst4|count [5] & (\inst4|Add0~7  $ (GND))) # (!\inst4|count [5] & (!\inst4|Add0~7  & VCC))
// \inst4|Add0~9  = CARRY((\inst4|count [5] & !\inst4|Add0~7 ))

	.dataa(gnd),
	.datab(\inst4|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~7 ),
	.combout(\inst4|Add0~8_combout ),
	.cout(\inst4|Add0~9 ));
// synopsys translate_off
defparam \inst4|Add0~8 .lut_mask = 16'hC30C;
defparam \inst4|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y88_N2
cycloneiv_lcell_comb \inst4|count~0 (
// Equation(s):
// \inst4|count~0_combout  = (!\inst4|Equal0~2_combout  & \inst4|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|Equal0~2_combout ),
	.datad(\inst4|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst4|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~0 .lut_mask = 16'h0F00;
defparam \inst4|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y88_N3
dffeas \inst4|count[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[5] .is_wysiwyg = "true";
defparam \inst4|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y88_N20
cycloneiv_lcell_comb \inst4|Add0~10 (
// Equation(s):
// \inst4|Add0~10_combout  = (\inst4|count [6] & (!\inst4|Add0~9 )) # (!\inst4|count [6] & ((\inst4|Add0~9 ) # (GND)))
// \inst4|Add0~11  = CARRY((!\inst4|Add0~9 ) # (!\inst4|count [6]))

	.dataa(gnd),
	.datab(\inst4|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~9 ),
	.combout(\inst4|Add0~10_combout ),
	.cout(\inst4|Add0~11 ));
// synopsys translate_off
defparam \inst4|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y88_N21
dffeas \inst4|count[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[6] .is_wysiwyg = "true";
defparam \inst4|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y88_N22
cycloneiv_lcell_comb \inst4|Add0~12 (
// Equation(s):
// \inst4|Add0~12_combout  = (\inst4|count [7] & (\inst4|Add0~11  $ (GND))) # (!\inst4|count [7] & (!\inst4|Add0~11  & VCC))
// \inst4|Add0~13  = CARRY((\inst4|count [7] & !\inst4|Add0~11 ))

	.dataa(\inst4|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~11 ),
	.combout(\inst4|Add0~12_combout ),
	.cout(\inst4|Add0~13 ));
// synopsys translate_off
defparam \inst4|Add0~12 .lut_mask = 16'hA50A;
defparam \inst4|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y88_N23
dffeas \inst4|count[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[7] .is_wysiwyg = "true";
defparam \inst4|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y88_N24
cycloneiv_lcell_comb \inst4|Add0~14 (
// Equation(s):
// \inst4|Add0~14_combout  = (\inst4|count [8] & (!\inst4|Add0~13 )) # (!\inst4|count [8] & ((\inst4|Add0~13 ) # (GND)))
// \inst4|Add0~15  = CARRY((!\inst4|Add0~13 ) # (!\inst4|count [8]))

	.dataa(gnd),
	.datab(\inst4|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~13 ),
	.combout(\inst4|Add0~14_combout ),
	.cout(\inst4|Add0~15 ));
// synopsys translate_off
defparam \inst4|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y88_N28
cycloneiv_lcell_comb \inst4|count~2 (
// Equation(s):
// \inst4|count~2_combout  = (!\inst4|Equal0~2_combout  & \inst4|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|Equal0~2_combout ),
	.datad(\inst4|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst4|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~2 .lut_mask = 16'h0F00;
defparam \inst4|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y88_N29
dffeas \inst4|count[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[8] .is_wysiwyg = "true";
defparam \inst4|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y88_N26
cycloneiv_lcell_comb \inst4|Add0~16 (
// Equation(s):
// \inst4|Add0~16_combout  = \inst4|Add0~15  $ (!\inst4|count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|count [9]),
	.cin(\inst4|Add0~15 ),
	.combout(\inst4|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~16 .lut_mask = 16'hF00F;
defparam \inst4|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y88_N6
cycloneiv_lcell_comb \inst4|count~1 (
// Equation(s):
// \inst4|count~1_combout  = (!\inst4|Equal0~2_combout  & \inst4|Add0~16_combout )

	.dataa(gnd),
	.datab(\inst4|Equal0~2_combout ),
	.datac(\inst4|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~1 .lut_mask = 16'h3030;
defparam \inst4|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y88_N7
dffeas \inst4|count[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[9] .is_wysiwyg = "true";
defparam \inst4|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y88_N30
cycloneiv_lcell_comb \inst4|Equal0~1 (
// Equation(s):
// \inst4|Equal0~1_combout  = (\inst4|count [2] & (\inst4|count [8] & (\inst4|count [4] & \inst4|count [9])))

	.dataa(\inst4|count [2]),
	.datab(\inst4|count [8]),
	.datac(\inst4|count [4]),
	.datad(\inst4|count [9]),
	.cin(gnd),
	.combout(\inst4|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~1 .lut_mask = 16'h8000;
defparam \inst4|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y88_N14
cycloneiv_lcell_comb \inst4|Equal0~0 (
// Equation(s):
// \inst4|Equal0~0_combout  = (!\inst4|count [6] & (!\inst4|count [7] & (\inst4|count [3] & !\inst4|count [5])))

	.dataa(\inst4|count [6]),
	.datab(\inst4|count [7]),
	.datac(\inst4|count [3]),
	.datad(\inst4|count [5]),
	.cin(gnd),
	.combout(\inst4|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~0 .lut_mask = 16'h0010;
defparam \inst4|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y88_N4
cycloneiv_lcell_comb \inst4|Equal0~2 (
// Equation(s):
// \inst4|Equal0~2_combout  = (\inst4|Equal0~1_combout  & (\inst10|cnt [1] & (\inst10|cnt [0] & \inst4|Equal0~0_combout )))

	.dataa(\inst4|Equal0~1_combout ),
	.datab(\inst10|cnt [1]),
	.datac(\inst10|cnt [0]),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~2 .lut_mask = 16'h8000;
defparam \inst4|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y88_N5
dffeas \inst4|next (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|next~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|next .is_wysiwyg = "true";
defparam \inst4|next .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y89_N21
dffeas \inst3|count[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[7] .is_wysiwyg = "true";
defparam \inst3|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y89_N22
cycloneiv_lcell_comb \inst3|Add0~16 (
// Equation(s):
// \inst3|Add0~16_combout  = (\inst3|count [8] & (\inst3|Add0~15  $ (GND))) # (!\inst3|count [8] & (!\inst3|Add0~15  & VCC))
// \inst3|Add0~17  = CARRY((\inst3|count [8] & !\inst3|Add0~15 ))

	.dataa(\inst3|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~15 ),
	.combout(\inst3|Add0~16_combout ),
	.cout(\inst3|Add0~17 ));
// synopsys translate_off
defparam \inst3|Add0~16 .lut_mask = 16'hA50A;
defparam \inst3|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y89_N23
dffeas \inst3|count[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[8] .is_wysiwyg = "true";
defparam \inst3|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y89_N24
cycloneiv_lcell_comb \inst3|Add0~18 (
// Equation(s):
// \inst3|Add0~18_combout  = \inst3|Add0~17  $ (\inst3|count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|count [9]),
	.cin(\inst3|Add0~17 ),
	.combout(\inst3|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~18 .lut_mask = 16'h0FF0;
defparam \inst3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y89_N28
cycloneiv_lcell_comb \inst3|count~0 (
// Equation(s):
// \inst3|count~0_combout  = (\inst3|Add0~18_combout  & ((!\inst3|Equal0~0_combout ) # (!\inst3|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\inst3|Add0~18_combout ),
	.datac(\inst3|Equal0~1_combout ),
	.datad(\inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst3|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count~0 .lut_mask = 16'h0CCC;
defparam \inst3|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y89_N29
dffeas \inst3|count[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[9] .is_wysiwyg = "true";
defparam \inst3|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y89_N24
cycloneiv_lcell_comb \inst3|Equal0~0 (
// Equation(s):
// \inst3|Equal0~0_combout  = (\inst7|always1~1_combout  & (\inst3|count [9] & (!\inst3|count [5] & !\inst3|count [4])))

	.dataa(\inst7|always1~1_combout ),
	.datab(\inst3|count [9]),
	.datac(\inst3|count [5]),
	.datad(\inst3|count [4]),
	.cin(gnd),
	.combout(\inst3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal0~0 .lut_mask = 16'h0008;
defparam \inst3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y89_N30
cycloneiv_lcell_comb \inst3|count~1 (
// Equation(s):
// \inst3|count~1_combout  = (\inst3|Add0~0_combout  & ((!\inst3|Equal0~0_combout ) # (!\inst3|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\inst3|Add0~0_combout ),
	.datac(\inst3|Equal0~1_combout ),
	.datad(\inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst3|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count~1 .lut_mask = 16'h0CCC;
defparam \inst3|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y89_N31
dffeas \inst3|count[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[0] .is_wysiwyg = "true";
defparam \inst3|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y89_N8
cycloneiv_lcell_comb \inst3|Add0~2 (
// Equation(s):
// \inst3|Add0~2_combout  = (\inst3|count [1] & (!\inst3|Add0~1 )) # (!\inst3|count [1] & ((\inst3|Add0~1 ) # (GND)))
// \inst3|Add0~3  = CARRY((!\inst3|Add0~1 ) # (!\inst3|count [1]))

	.dataa(gnd),
	.datab(\inst3|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~1 ),
	.combout(\inst3|Add0~2_combout ),
	.cout(\inst3|Add0~3 ));
// synopsys translate_off
defparam \inst3|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y89_N9
dffeas \inst3|count[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[1] .is_wysiwyg = "true";
defparam \inst3|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y89_N10
cycloneiv_lcell_comb \inst3|Add0~4 (
// Equation(s):
// \inst3|Add0~4_combout  = (\inst3|count [2] & (\inst3|Add0~3  $ (GND))) # (!\inst3|count [2] & (!\inst3|Add0~3  & VCC))
// \inst3|Add0~5  = CARRY((\inst3|count [2] & !\inst3|Add0~3 ))

	.dataa(gnd),
	.datab(\inst3|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~3 ),
	.combout(\inst3|Add0~4_combout ),
	.cout(\inst3|Add0~5 ));
// synopsys translate_off
defparam \inst3|Add0~4 .lut_mask = 16'hC30C;
defparam \inst3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y89_N2
cycloneiv_lcell_comb \inst3|count~3 (
// Equation(s):
// \inst3|count~3_combout  = (\inst3|Add0~4_combout  & ((!\inst3|Equal0~0_combout ) # (!\inst3|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\inst3|Add0~4_combout ),
	.datac(\inst3|Equal0~1_combout ),
	.datad(\inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst3|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count~3 .lut_mask = 16'h0CCC;
defparam \inst3|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y89_N3
dffeas \inst3|count[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[2] .is_wysiwyg = "true";
defparam \inst3|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y89_N12
cycloneiv_lcell_comb \inst3|Add0~6 (
// Equation(s):
// \inst3|Add0~6_combout  = (\inst3|count [3] & (!\inst3|Add0~5 )) # (!\inst3|count [3] & ((\inst3|Add0~5 ) # (GND)))
// \inst3|Add0~7  = CARRY((!\inst3|Add0~5 ) # (!\inst3|count [3]))

	.dataa(gnd),
	.datab(\inst3|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~5 ),
	.combout(\inst3|Add0~6_combout ),
	.cout(\inst3|Add0~7 ));
// synopsys translate_off
defparam \inst3|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y89_N4
cycloneiv_lcell_comb \inst3|count~2 (
// Equation(s):
// \inst3|count~2_combout  = (\inst3|Add0~6_combout  & ((!\inst3|Equal0~0_combout ) # (!\inst3|Equal0~1_combout )))

	.dataa(\inst3|Add0~6_combout ),
	.datab(gnd),
	.datac(\inst3|Equal0~1_combout ),
	.datad(\inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst3|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count~2 .lut_mask = 16'h0AAA;
defparam \inst3|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y89_N5
dffeas \inst3|count[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[3] .is_wysiwyg = "true";
defparam \inst3|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y89_N14
cycloneiv_lcell_comb \inst3|Add0~8 (
// Equation(s):
// \inst3|Add0~8_combout  = (\inst3|count [4] & (\inst3|Add0~7  $ (GND))) # (!\inst3|count [4] & (!\inst3|Add0~7  & VCC))
// \inst3|Add0~9  = CARRY((\inst3|count [4] & !\inst3|Add0~7 ))

	.dataa(gnd),
	.datab(\inst3|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~7 ),
	.combout(\inst3|Add0~8_combout ),
	.cout(\inst3|Add0~9 ));
// synopsys translate_off
defparam \inst3|Add0~8 .lut_mask = 16'hC30C;
defparam \inst3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y89_N15
dffeas \inst3|count[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[4] .is_wysiwyg = "true";
defparam \inst3|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y89_N16
cycloneiv_lcell_comb \inst3|Add0~10 (
// Equation(s):
// \inst3|Add0~10_combout  = (\inst3|count [5] & (!\inst3|Add0~9 )) # (!\inst3|count [5] & ((\inst3|Add0~9 ) # (GND)))
// \inst3|Add0~11  = CARRY((!\inst3|Add0~9 ) # (!\inst3|count [5]))

	.dataa(gnd),
	.datab(\inst3|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~9 ),
	.combout(\inst3|Add0~10_combout ),
	.cout(\inst3|Add0~11 ));
// synopsys translate_off
defparam \inst3|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y89_N17
dffeas \inst3|count[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[5] .is_wysiwyg = "true";
defparam \inst3|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y89_N19
dffeas \inst3|count[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[6] .is_wysiwyg = "true";
defparam \inst3|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y89_N0
cycloneiv_lcell_comb \inst7|always1~1 (
// Equation(s):
// \inst7|always1~1_combout  = (!\inst3|count [6] & (!\inst3|count [8] & !\inst3|count [7]))

	.dataa(gnd),
	.datab(\inst3|count [6]),
	.datac(\inst3|count [8]),
	.datad(\inst3|count [7]),
	.cin(gnd),
	.combout(\inst7|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~1 .lut_mask = 16'h0003;
defparam \inst7|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y89_N22
cycloneiv_lcell_comb \inst7|always1~0 (
// Equation(s):
// \inst7|always1~0_combout  = (!\inst3|count [3] & !\inst3|count [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|count [3]),
	.datad(\inst3|count [2]),
	.cin(gnd),
	.combout(\inst7|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~0 .lut_mask = 16'h000F;
defparam \inst7|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y89_N28
cycloneiv_lcell_comb \inst5|LessThan1~0 (
// Equation(s):
// \inst5|LessThan1~0_combout  = (\inst3|count [9]) # (((\inst3|count [1] & \inst3|count [0])) # (!\inst7|always1~0_combout ))

	.dataa(\inst3|count [1]),
	.datab(\inst3|count [9]),
	.datac(\inst7|always1~0_combout ),
	.datad(\inst3|count [0]),
	.cin(gnd),
	.combout(\inst5|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan1~0 .lut_mask = 16'hEFCF;
defparam \inst5|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y89_N4
cycloneiv_lcell_comb \inst5|LessThan1~1 (
// Equation(s):
// \inst5|LessThan1~1_combout  = (\inst7|always1~1_combout  & (!\inst5|LessThan1~0_combout  & (!\inst3|count [5] & !\inst3|count [4])))

	.dataa(\inst7|always1~1_combout ),
	.datab(\inst5|LessThan1~0_combout ),
	.datac(\inst3|count [5]),
	.datad(\inst3|count [4]),
	.cin(gnd),
	.combout(\inst5|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan1~1 .lut_mask = 16'h0002;
defparam \inst5|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y89_N5
dffeas \inst5|out (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|LessThan1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|out .is_wysiwyg = "true";
defparam \inst5|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y88_N8
cycloneiv_lcell_comb \inst6|LessThan1~0 (
// Equation(s):
// \inst6|LessThan1~0_combout  = (!\inst4|count [2] & (!\inst10|cnt [1] & (!\inst10|cnt [0] & !\inst4|count [3])))

	.dataa(\inst4|count [2]),
	.datab(\inst10|cnt [1]),
	.datac(\inst10|cnt [0]),
	.datad(\inst4|count [3]),
	.cin(gnd),
	.combout(\inst6|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan1~0 .lut_mask = 16'h0001;
defparam \inst6|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y88_N8
cycloneiv_lcell_comb \inst6|LessThan1~1 (
// Equation(s):
// \inst6|LessThan1~1_combout  = (\inst4|count [5] & (\inst4|count [6] & ((\inst4|count [4]) # (!\inst6|LessThan1~0_combout ))))

	.dataa(\inst4|count [5]),
	.datab(\inst6|LessThan1~0_combout ),
	.datac(\inst4|count [6]),
	.datad(\inst4|count [4]),
	.cin(gnd),
	.combout(\inst6|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan1~1 .lut_mask = 16'hA020;
defparam \inst6|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y88_N0
cycloneiv_lcell_comb \inst6|LessThan1~2 (
// Equation(s):
// \inst6|LessThan1~2_combout  = (!\inst6|LessThan1~1_combout  & (!\inst4|count [8] & (!\inst4|count [7] & !\inst4|count [9])))

	.dataa(\inst6|LessThan1~1_combout ),
	.datab(\inst4|count [8]),
	.datac(\inst4|count [7]),
	.datad(\inst4|count [9]),
	.cin(gnd),
	.combout(\inst6|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan1~2 .lut_mask = 16'h0001;
defparam \inst6|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y88_N1
dffeas \inst6|out (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|LessThan1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|out .is_wysiwyg = "true";
defparam \inst6|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y88_N12
cycloneiv_lcell_comb \inst7|always0~0 (
// Equation(s):
// \inst7|always0~0_combout  = (\inst4|count [6]) # (\inst4|count [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|count [6]),
	.datad(\inst4|count [5]),
	.cin(gnd),
	.combout(\inst7|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always0~0 .lut_mask = 16'hFFF0;
defparam \inst7|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y88_N30
cycloneiv_lcell_comb \inst7|always0~1 (
// Equation(s):
// \inst7|always0~1_combout  = (\inst7|always0~0_combout ) # ((\inst4|count [4] & ((!\inst6|LessThan1~0_combout ) # (!\inst4|count [8]))))

	.dataa(\inst7|always0~0_combout ),
	.datab(\inst4|count [8]),
	.datac(\inst6|LessThan1~0_combout ),
	.datad(\inst4|count [4]),
	.cin(gnd),
	.combout(\inst7|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always0~1 .lut_mask = 16'hBFAA;
defparam \inst7|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y88_N0
cycloneiv_lcell_comb \inst7|always0~2 (
// Equation(s):
// \inst7|always0~2_combout  = (\inst4|count [9] & (\inst4|count [8] & ((\inst7|always0~1_combout ) # (\inst4|count [7])))) # (!\inst4|count [9] & (!\inst4|count [8] & ((!\inst4|count [7]) # (!\inst7|always0~1_combout ))))

	.dataa(\inst4|count [9]),
	.datab(\inst4|count [8]),
	.datac(\inst7|always0~1_combout ),
	.datad(\inst4|count [7]),
	.cin(gnd),
	.combout(\inst7|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always0~2 .lut_mask = 16'h8991;
defparam \inst7|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y89_N18
cycloneiv_lcell_comb \inst7|always1~2 (
// Equation(s):
// \inst7|always1~2_combout  = ((\inst3|count [4]) # ((\inst3|count [1] & \inst3|count [0]))) # (!\inst7|always1~0_combout )

	.dataa(\inst3|count [1]),
	.datab(\inst3|count [0]),
	.datac(\inst7|always1~0_combout ),
	.datad(\inst3|count [4]),
	.cin(gnd),
	.combout(\inst7|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~2 .lut_mask = 16'hFF8F;
defparam \inst7|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y89_N12
cycloneiv_lcell_comb \inst7|always1~3 (
// Equation(s):
// \inst7|always1~3_combout  = (!\inst3|count [9] & (((\inst3|count [5] & \inst7|always1~2_combout )) # (!\inst7|always1~1_combout )))

	.dataa(\inst7|always1~1_combout ),
	.datab(\inst3|count [9]),
	.datac(\inst3|count [5]),
	.datad(\inst7|always1~2_combout ),
	.cin(gnd),
	.combout(\inst7|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~3 .lut_mask = 16'h3111;
defparam \inst7|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y89_N30
cycloneiv_lcell_comb \inst7|always1~4 (
// Equation(s):
// \inst7|always1~4_combout  = (!\inst7|always0~2_combout  & ((\inst7|always1~3_combout ) # ((\inst7|always1~0_combout  & \inst3|Equal0~0_combout ))))

	.dataa(\inst7|always1~0_combout ),
	.datab(\inst3|Equal0~0_combout ),
	.datac(\inst7|always0~2_combout ),
	.datad(\inst7|always1~3_combout ),
	.cin(gnd),
	.combout(\inst7|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~4 .lut_mask = 16'h0F08;
defparam \inst7|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y89_N31
dffeas \inst7|ready (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|always1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|ready .is_wysiwyg = "true";
defparam \inst7|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N30
cycloneiv_lcell_comb \inst10|cnt[15]~43 (
// Equation(s):
// \inst10|cnt[15]~43_combout  = \inst10|cnt [15] $ (!\inst10|cnt[14]~42 )

	.dataa(\inst10|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst10|cnt[14]~42 ),
	.combout(\inst10|cnt[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|cnt[15]~43 .lut_mask = 16'hA5A5;
defparam \inst10|cnt[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y62_N31
dffeas \inst10|cnt[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|cnt[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|cnt[15] .is_wysiwyg = "true";
defparam \inst10|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneiv_clkctrl \inst10|cnt[15]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst10|cnt [15]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst10|cnt[15]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst10|cnt[15]~clkctrl .clock_type = "global clock";
defparam \inst10|cnt[15]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X84_Y88_N0
cycloneiv_lcell_comb \inst10|speed[0]~10 (
// Equation(s):
// \inst10|speed[0]~10_combout  = \inst10|speed [0] $ (VCC)
// \inst10|speed[0]~11  = CARRY(\inst10|speed [0])

	.dataa(gnd),
	.datab(\inst10|speed [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|speed[0]~10_combout ),
	.cout(\inst10|speed[0]~11 ));
// synopsys translate_off
defparam \inst10|speed[0]~10 .lut_mask = 16'h33CC;
defparam \inst10|speed[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y88_N4
cycloneiv_lcell_comb \inst10|speed[2]~14 (
// Equation(s):
// \inst10|speed[2]~14_combout  = ((\inst10|speed [2] $ (\inst10|dir~q  $ (!\inst10|speed[1]~13 )))) # (GND)
// \inst10|speed[2]~15  = CARRY((\inst10|speed [2] & ((\inst10|dir~q ) # (!\inst10|speed[1]~13 ))) # (!\inst10|speed [2] & (\inst10|dir~q  & !\inst10|speed[1]~13 )))

	.dataa(\inst10|speed [2]),
	.datab(\inst10|dir~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|speed[1]~13 ),
	.combout(\inst10|speed[2]~14_combout ),
	.cout(\inst10|speed[2]~15 ));
// synopsys translate_off
defparam \inst10|speed[2]~14 .lut_mask = 16'h698E;
defparam \inst10|speed[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y88_N6
cycloneiv_lcell_comb \inst10|speed[3]~16 (
// Equation(s):
// \inst10|speed[3]~16_combout  = (\inst10|speed [3] & ((\inst10|dir~q  & (\inst10|speed[2]~15  & VCC)) # (!\inst10|dir~q  & (!\inst10|speed[2]~15 )))) # (!\inst10|speed [3] & ((\inst10|dir~q  & (!\inst10|speed[2]~15 )) # (!\inst10|dir~q  & 
// ((\inst10|speed[2]~15 ) # (GND)))))
// \inst10|speed[3]~17  = CARRY((\inst10|speed [3] & (!\inst10|dir~q  & !\inst10|speed[2]~15 )) # (!\inst10|speed [3] & ((!\inst10|speed[2]~15 ) # (!\inst10|dir~q ))))

	.dataa(\inst10|speed [3]),
	.datab(\inst10|dir~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|speed[2]~15 ),
	.combout(\inst10|speed[3]~16_combout ),
	.cout(\inst10|speed[3]~17 ));
// synopsys translate_off
defparam \inst10|speed[3]~16 .lut_mask = 16'h9617;
defparam \inst10|speed[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y88_N7
dffeas \inst10|speed[3] (
	.clk(\inst10|cnt[15]~clkctrl_outclk ),
	.d(\inst10|speed[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|speed~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|speed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|speed[3] .is_wysiwyg = "true";
defparam \inst10|speed[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y88_N8
cycloneiv_lcell_comb \inst10|speed[4]~18 (
// Equation(s):
// \inst10|speed[4]~18_combout  = ((\inst10|speed [4] $ (\inst10|dir~q  $ (!\inst10|speed[3]~17 )))) # (GND)
// \inst10|speed[4]~19  = CARRY((\inst10|speed [4] & ((\inst10|dir~q ) # (!\inst10|speed[3]~17 ))) # (!\inst10|speed [4] & (\inst10|dir~q  & !\inst10|speed[3]~17 )))

	.dataa(\inst10|speed [4]),
	.datab(\inst10|dir~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|speed[3]~17 ),
	.combout(\inst10|speed[4]~18_combout ),
	.cout(\inst10|speed[4]~19 ));
// synopsys translate_off
defparam \inst10|speed[4]~18 .lut_mask = 16'h698E;
defparam \inst10|speed[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y88_N9
dffeas \inst10|speed[4] (
	.clk(\inst10|cnt[15]~clkctrl_outclk ),
	.d(\inst10|speed[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|speed~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|speed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|speed[4] .is_wysiwyg = "true";
defparam \inst10|speed[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y88_N10
cycloneiv_lcell_comb \inst10|speed[5]~20 (
// Equation(s):
// \inst10|speed[5]~20_combout  = (\inst10|dir~q  & ((\inst10|speed [5] & (\inst10|speed[4]~19  & VCC)) # (!\inst10|speed [5] & (!\inst10|speed[4]~19 )))) # (!\inst10|dir~q  & ((\inst10|speed [5] & (!\inst10|speed[4]~19 )) # (!\inst10|speed [5] & 
// ((\inst10|speed[4]~19 ) # (GND)))))
// \inst10|speed[5]~21  = CARRY((\inst10|dir~q  & (!\inst10|speed [5] & !\inst10|speed[4]~19 )) # (!\inst10|dir~q  & ((!\inst10|speed[4]~19 ) # (!\inst10|speed [5]))))

	.dataa(\inst10|dir~q ),
	.datab(\inst10|speed [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|speed[4]~19 ),
	.combout(\inst10|speed[5]~20_combout ),
	.cout(\inst10|speed[5]~21 ));
// synopsys translate_off
defparam \inst10|speed[5]~20 .lut_mask = 16'h9617;
defparam \inst10|speed[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y88_N11
dffeas \inst10|speed[5] (
	.clk(\inst10|cnt[15]~clkctrl_outclk ),
	.d(\inst10|speed[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|speed~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|speed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|speed[5] .is_wysiwyg = "true";
defparam \inst10|speed[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y88_N12
cycloneiv_lcell_comb \inst10|speed[6]~22 (
// Equation(s):
// \inst10|speed[6]~22_combout  = ((\inst10|speed [6] $ (\inst10|dir~q  $ (!\inst10|speed[5]~21 )))) # (GND)
// \inst10|speed[6]~23  = CARRY((\inst10|speed [6] & ((\inst10|dir~q ) # (!\inst10|speed[5]~21 ))) # (!\inst10|speed [6] & (\inst10|dir~q  & !\inst10|speed[5]~21 )))

	.dataa(\inst10|speed [6]),
	.datab(\inst10|dir~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|speed[5]~21 ),
	.combout(\inst10|speed[6]~22_combout ),
	.cout(\inst10|speed[6]~23 ));
// synopsys translate_off
defparam \inst10|speed[6]~22 .lut_mask = 16'h698E;
defparam \inst10|speed[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y88_N13
dffeas \inst10|speed[6] (
	.clk(\inst10|cnt[15]~clkctrl_outclk ),
	.d(\inst10|speed[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|speed~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|speed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|speed[6] .is_wysiwyg = "true";
defparam \inst10|speed[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y88_N26
cycloneiv_lcell_comb \inst10|LessThan1~1 (
// Equation(s):
// \inst10|LessThan1~1_combout  = (\inst10|speed [6]) # ((\inst10|speed [4]) # ((\inst10|speed [5]) # (\inst10|speed [3])))

	.dataa(\inst10|speed [6]),
	.datab(\inst10|speed [4]),
	.datac(\inst10|speed [5]),
	.datad(\inst10|speed [3]),
	.cin(gnd),
	.combout(\inst10|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan1~1 .lut_mask = 16'hFFFE;
defparam \inst10|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y88_N24
cycloneiv_lcell_comb \inst10|LessThan1~2 (
// Equation(s):
// \inst10|LessThan1~2_combout  = (\inst10|speed [0]) # ((\inst10|LessThan1~1_combout ) # (\inst10|speed [1]))

	.dataa(gnd),
	.datab(\inst10|speed [0]),
	.datac(\inst10|LessThan1~1_combout ),
	.datad(\inst10|speed [1]),
	.cin(gnd),
	.combout(\inst10|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan1~2 .lut_mask = 16'hFFFC;
defparam \inst10|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y88_N30
cycloneiv_lcell_comb \inst10|LessThan0~1 (
// Equation(s):
// \inst10|LessThan0~1_combout  = ((!\inst10|speed [4] & ((!\inst10|speed [2]) # (!\inst10|speed [3])))) # (!\inst10|speed [5])

	.dataa(\inst10|speed [3]),
	.datab(\inst10|speed [2]),
	.datac(\inst10|speed [4]),
	.datad(\inst10|speed [5]),
	.cin(gnd),
	.combout(\inst10|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan0~1 .lut_mask = 16'h07FF;
defparam \inst10|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y88_N14
cycloneiv_lcell_comb \inst10|speed[7]~24 (
// Equation(s):
// \inst10|speed[7]~24_combout  = (\inst10|dir~q  & ((\inst10|speed [7] & (\inst10|speed[6]~23  & VCC)) # (!\inst10|speed [7] & (!\inst10|speed[6]~23 )))) # (!\inst10|dir~q  & ((\inst10|speed [7] & (!\inst10|speed[6]~23 )) # (!\inst10|speed [7] & 
// ((\inst10|speed[6]~23 ) # (GND)))))
// \inst10|speed[7]~25  = CARRY((\inst10|dir~q  & (!\inst10|speed [7] & !\inst10|speed[6]~23 )) # (!\inst10|dir~q  & ((!\inst10|speed[6]~23 ) # (!\inst10|speed [7]))))

	.dataa(\inst10|dir~q ),
	.datab(\inst10|speed [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|speed[6]~23 ),
	.combout(\inst10|speed[7]~24_combout ),
	.cout(\inst10|speed[7]~25 ));
// synopsys translate_off
defparam \inst10|speed[7]~24 .lut_mask = 16'h9617;
defparam \inst10|speed[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y88_N15
dffeas \inst10|speed[7] (
	.clk(\inst10|cnt[15]~clkctrl_outclk ),
	.d(\inst10|speed[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|speed~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|speed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|speed[7] .is_wysiwyg = "true";
defparam \inst10|speed[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y88_N16
cycloneiv_lcell_comb \inst10|speed[8]~26 (
// Equation(s):
// \inst10|speed[8]~26_combout  = ((\inst10|dir~q  $ (\inst10|speed [8] $ (!\inst10|speed[7]~25 )))) # (GND)
// \inst10|speed[8]~27  = CARRY((\inst10|dir~q  & ((\inst10|speed [8]) # (!\inst10|speed[7]~25 ))) # (!\inst10|dir~q  & (\inst10|speed [8] & !\inst10|speed[7]~25 )))

	.dataa(\inst10|dir~q ),
	.datab(\inst10|speed [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|speed[7]~25 ),
	.combout(\inst10|speed[8]~26_combout ),
	.cout(\inst10|speed[8]~27 ));
// synopsys translate_off
defparam \inst10|speed[8]~26 .lut_mask = 16'h698E;
defparam \inst10|speed[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y88_N17
dffeas \inst10|speed[8] (
	.clk(\inst10|cnt[15]~clkctrl_outclk ),
	.d(\inst10|speed[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|speed~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|speed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|speed[8] .is_wysiwyg = "true";
defparam \inst10|speed[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y88_N28
cycloneiv_lcell_comb \inst10|LessThan0~0 (
// Equation(s):
// \inst10|LessThan0~0_combout  = (!\inst10|speed [7] & !\inst10|speed [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|speed [7]),
	.datad(\inst10|speed [8]),
	.cin(gnd),
	.combout(\inst10|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan0~0 .lut_mask = 16'h000F;
defparam \inst10|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y88_N2
cycloneiv_lcell_comb \inst10|LessThan0~2 (
// Equation(s):
// \inst10|LessThan0~2_combout  = ((\inst10|LessThan0~0_combout  & ((\inst10|LessThan0~1_combout ) # (!\inst10|speed [6])))) # (!\inst10|speed [9])

	.dataa(\inst10|speed [6]),
	.datab(\inst10|speed [9]),
	.datac(\inst10|LessThan0~1_combout ),
	.datad(\inst10|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst10|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan0~2 .lut_mask = 16'hF733;
defparam \inst10|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y88_N22
cycloneiv_lcell_comb \inst10|speed~30 (
// Equation(s):
// \inst10|speed~30_combout  = (\inst10|dir~q  & ((\inst10|LessThan1~2_combout ) # ((\inst10|LessThan1~0_combout )))) # (!\inst10|dir~q  & (((\inst10|LessThan0~2_combout ))))

	.dataa(\inst10|dir~q ),
	.datab(\inst10|LessThan1~2_combout ),
	.datac(\inst10|LessThan1~0_combout ),
	.datad(\inst10|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inst10|speed~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|speed~30 .lut_mask = 16'hFDA8;
defparam \inst10|speed~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y88_N1
dffeas \inst10|speed[0] (
	.clk(\inst10|cnt[15]~clkctrl_outclk ),
	.d(\inst10|speed[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|speed~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|speed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|speed[0] .is_wysiwyg = "true";
defparam \inst10|speed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y88_N2
cycloneiv_lcell_comb \inst10|speed[1]~12 (
// Equation(s):
// \inst10|speed[1]~12_combout  = (\inst10|dir~q  & ((\inst10|speed [1] & (\inst10|speed[0]~11  & VCC)) # (!\inst10|speed [1] & (!\inst10|speed[0]~11 )))) # (!\inst10|dir~q  & ((\inst10|speed [1] & (!\inst10|speed[0]~11 )) # (!\inst10|speed [1] & 
// ((\inst10|speed[0]~11 ) # (GND)))))
// \inst10|speed[1]~13  = CARRY((\inst10|dir~q  & (!\inst10|speed [1] & !\inst10|speed[0]~11 )) # (!\inst10|dir~q  & ((!\inst10|speed[0]~11 ) # (!\inst10|speed [1]))))

	.dataa(\inst10|dir~q ),
	.datab(\inst10|speed [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|speed[0]~11 ),
	.combout(\inst10|speed[1]~12_combout ),
	.cout(\inst10|speed[1]~13 ));
// synopsys translate_off
defparam \inst10|speed[1]~12 .lut_mask = 16'h9617;
defparam \inst10|speed[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y88_N3
dffeas \inst10|speed[1] (
	.clk(\inst10|cnt[15]~clkctrl_outclk ),
	.d(\inst10|speed[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|speed~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|speed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|speed[1] .is_wysiwyg = "true";
defparam \inst10|speed[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y88_N5
dffeas \inst10|speed[2] (
	.clk(\inst10|cnt[15]~clkctrl_outclk ),
	.d(\inst10|speed[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|speed~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|speed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|speed[2] .is_wysiwyg = "true";
defparam \inst10|speed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y88_N20
cycloneiv_lcell_comb \inst10|LessThan1~0 (
// Equation(s):
// \inst10|LessThan1~0_combout  = (\inst10|speed [2]) # ((\inst10|speed [8]) # ((\inst10|speed [7]) # (\inst10|speed [9])))

	.dataa(\inst10|speed [2]),
	.datab(\inst10|speed [8]),
	.datac(\inst10|speed [7]),
	.datad(\inst10|speed [9]),
	.cin(gnd),
	.combout(\inst10|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \inst10|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y88_N28
cycloneiv_lcell_comb \inst10|dir~0 (
// Equation(s):
// \inst10|dir~0_combout  = (\inst10|dir~q  & ((\inst10|LessThan1~0_combout ) # ((\inst10|LessThan1~2_combout )))) # (!\inst10|dir~q  & (((!\inst10|LessThan0~2_combout ))))

	.dataa(\inst10|LessThan1~0_combout ),
	.datab(\inst10|LessThan1~2_combout ),
	.datac(\inst10|dir~q ),
	.datad(\inst10|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inst10|dir~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|dir~0 .lut_mask = 16'hE0EF;
defparam \inst10|dir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y88_N29
dffeas \inst10|dir (
	.clk(\inst10|cnt[15]~clkctrl_outclk ),
	.d(\inst10|dir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|dir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|dir .is_wysiwyg = "true";
defparam \inst10|dir .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y88_N18
cycloneiv_lcell_comb \inst10|speed[9]~28 (
// Equation(s):
// \inst10|speed[9]~28_combout  = \inst10|speed [9] $ (\inst10|speed[8]~27  $ (\inst10|dir~q ))

	.dataa(gnd),
	.datab(\inst10|speed [9]),
	.datac(gnd),
	.datad(\inst10|dir~q ),
	.cin(\inst10|speed[8]~27 ),
	.combout(\inst10|speed[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|speed[9]~28 .lut_mask = 16'hC33C;
defparam \inst10|speed[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y88_N19
dffeas \inst10|speed[9] (
	.clk(\inst10|cnt[15]~clkctrl_outclk ),
	.d(\inst10|speed[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|speed~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|speed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|speed[9] .is_wysiwyg = "true";
defparam \inst10|speed[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y88_N14
cycloneiv_lcell_comb \inst10|Add3~0 (
// Equation(s):
// \inst10|Add3~0_combout  = (\inst10|speed [3] & (\inst10|speed [2] $ (VCC))) # (!\inst10|speed [3] & (\inst10|speed [2] & VCC))
// \inst10|Add3~1  = CARRY((\inst10|speed [3] & \inst10|speed [2]))

	.dataa(\inst10|speed [3]),
	.datab(\inst10|speed [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|Add3~0_combout ),
	.cout(\inst10|Add3~1 ));
// synopsys translate_off
defparam \inst10|Add3~0 .lut_mask = 16'h6688;
defparam \inst10|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y88_N16
cycloneiv_lcell_comb \inst10|Add3~2 (
// Equation(s):
// \inst10|Add3~2_combout  = (\inst10|speed [4] & (\inst10|Add3~1  & VCC)) # (!\inst10|speed [4] & (!\inst10|Add3~1 ))
// \inst10|Add3~3  = CARRY((!\inst10|speed [4] & !\inst10|Add3~1 ))

	.dataa(\inst10|speed [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~1 ),
	.combout(\inst10|Add3~2_combout ),
	.cout(\inst10|Add3~3 ));
// synopsys translate_off
defparam \inst10|Add3~2 .lut_mask = 16'hA505;
defparam \inst10|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y88_N18
cycloneiv_lcell_comb \inst10|Add3~4 (
// Equation(s):
// \inst10|Add3~4_combout  = (\inst10|speed [5] & (\inst10|Add3~3  $ (GND))) # (!\inst10|speed [5] & (!\inst10|Add3~3  & VCC))
// \inst10|Add3~5  = CARRY((\inst10|speed [5] & !\inst10|Add3~3 ))

	.dataa(\inst10|speed [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~3 ),
	.combout(\inst10|Add3~4_combout ),
	.cout(\inst10|Add3~5 ));
// synopsys translate_off
defparam \inst10|Add3~4 .lut_mask = 16'hA50A;
defparam \inst10|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y88_N20
cycloneiv_lcell_comb \inst10|Add3~6 (
// Equation(s):
// \inst10|Add3~6_combout  = (\inst10|speed [6] & (!\inst10|Add3~5 )) # (!\inst10|speed [6] & ((\inst10|Add3~5 ) # (GND)))
// \inst10|Add3~7  = CARRY((!\inst10|Add3~5 ) # (!\inst10|speed [6]))

	.dataa(\inst10|speed [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~5 ),
	.combout(\inst10|Add3~6_combout ),
	.cout(\inst10|Add3~7 ));
// synopsys translate_off
defparam \inst10|Add3~6 .lut_mask = 16'h5A5F;
defparam \inst10|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y88_N22
cycloneiv_lcell_comb \inst10|Add3~8 (
// Equation(s):
// \inst10|Add3~8_combout  = (\inst10|speed [7] & (\inst10|Add3~7  $ (GND))) # (!\inst10|speed [7] & (!\inst10|Add3~7  & VCC))
// \inst10|Add3~9  = CARRY((\inst10|speed [7] & !\inst10|Add3~7 ))

	.dataa(\inst10|speed [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~7 ),
	.combout(\inst10|Add3~8_combout ),
	.cout(\inst10|Add3~9 ));
// synopsys translate_off
defparam \inst10|Add3~8 .lut_mask = 16'hA50A;
defparam \inst10|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y88_N24
cycloneiv_lcell_comb \inst10|Add3~10 (
// Equation(s):
// \inst10|Add3~10_combout  = (\inst10|speed [8] & (!\inst10|Add3~9 )) # (!\inst10|speed [8] & ((\inst10|Add3~9 ) # (GND)))
// \inst10|Add3~11  = CARRY((!\inst10|Add3~9 ) # (!\inst10|speed [8]))

	.dataa(\inst10|speed [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~9 ),
	.combout(\inst10|Add3~10_combout ),
	.cout(\inst10|Add3~11 ));
// synopsys translate_off
defparam \inst10|Add3~10 .lut_mask = 16'h5A5F;
defparam \inst10|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y88_N26
cycloneiv_lcell_comb \inst10|Add3~12 (
// Equation(s):
// \inst10|Add3~12_combout  = (\inst10|speed [9] & (\inst10|Add3~11  $ (GND))) # (!\inst10|speed [9] & (!\inst10|Add3~11  & VCC))
// \inst10|Add3~13  = CARRY((\inst10|speed [9] & !\inst10|Add3~11 ))

	.dataa(gnd),
	.datab(\inst10|speed [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~11 ),
	.combout(\inst10|Add3~12_combout ),
	.cout(\inst10|Add3~13 ));
// synopsys translate_off
defparam \inst10|Add3~12 .lut_mask = 16'hC30C;
defparam \inst10|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y88_N28
cycloneiv_lcell_comb \inst10|Add3~14 (
// Equation(s):
// \inst10|Add3~14_combout  = \inst10|Add3~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst10|Add3~13 ),
	.combout(\inst10|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add3~14 .lut_mask = 16'hF0F0;
defparam \inst10|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y88_N4
cycloneiv_lcell_comb \inst7|posx[0]~10 (
// Equation(s):
// \inst7|posx[0]~10_combout  = \inst7|posx [0] $ (VCC)
// \inst7|posx[0]~11  = CARRY(\inst7|posx [0])

	.dataa(gnd),
	.datab(\inst7|posx [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|posx[0]~10_combout ),
	.cout(\inst7|posx[0]~11 ));
// synopsys translate_off
defparam \inst7|posx[0]~10 .lut_mask = 16'h33CC;
defparam \inst7|posx[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y88_N5
dffeas \inst7|posx[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[0] .is_wysiwyg = "true";
defparam \inst7|posx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y88_N6
cycloneiv_lcell_comb \inst7|posx[1]~12 (
// Equation(s):
// \inst7|posx[1]~12_combout  = (\inst7|posx [1] & (!\inst7|posx[0]~11 )) # (!\inst7|posx [1] & ((\inst7|posx[0]~11 ) # (GND)))
// \inst7|posx[1]~13  = CARRY((!\inst7|posx[0]~11 ) # (!\inst7|posx [1]))

	.dataa(\inst7|posx [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posx[0]~11 ),
	.combout(\inst7|posx[1]~12_combout ),
	.cout(\inst7|posx[1]~13 ));
// synopsys translate_off
defparam \inst7|posx[1]~12 .lut_mask = 16'h5A5F;
defparam \inst7|posx[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y88_N7
dffeas \inst7|posx[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[1] .is_wysiwyg = "true";
defparam \inst7|posx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y88_N8
cycloneiv_lcell_comb \inst7|posx[2]~14 (
// Equation(s):
// \inst7|posx[2]~14_combout  = (\inst7|posx [2] & (\inst7|posx[1]~13  $ (GND))) # (!\inst7|posx [2] & (!\inst7|posx[1]~13  & VCC))
// \inst7|posx[2]~15  = CARRY((\inst7|posx [2] & !\inst7|posx[1]~13 ))

	.dataa(gnd),
	.datab(\inst7|posx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posx[1]~13 ),
	.combout(\inst7|posx[2]~14_combout ),
	.cout(\inst7|posx[2]~15 ));
// synopsys translate_off
defparam \inst7|posx[2]~14 .lut_mask = 16'hC30C;
defparam \inst7|posx[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y88_N9
dffeas \inst7|posx[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[2] .is_wysiwyg = "true";
defparam \inst7|posx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y88_N10
cycloneiv_lcell_comb \inst7|posx[3]~16 (
// Equation(s):
// \inst7|posx[3]~16_combout  = (\inst7|posx [3] & (!\inst7|posx[2]~15 )) # (!\inst7|posx [3] & ((\inst7|posx[2]~15 ) # (GND)))
// \inst7|posx[3]~17  = CARRY((!\inst7|posx[2]~15 ) # (!\inst7|posx [3]))

	.dataa(\inst7|posx [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posx[2]~15 ),
	.combout(\inst7|posx[3]~16_combout ),
	.cout(\inst7|posx[3]~17 ));
// synopsys translate_off
defparam \inst7|posx[3]~16 .lut_mask = 16'h5A5F;
defparam \inst7|posx[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y88_N11
dffeas \inst7|posx[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[3] .is_wysiwyg = "true";
defparam \inst7|posx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y88_N12
cycloneiv_lcell_comb \inst7|posx[4]~18 (
// Equation(s):
// \inst7|posx[4]~18_combout  = (\inst7|posx [4] & (\inst7|posx[3]~17  $ (GND))) # (!\inst7|posx [4] & (!\inst7|posx[3]~17  & VCC))
// \inst7|posx[4]~19  = CARRY((\inst7|posx [4] & !\inst7|posx[3]~17 ))

	.dataa(\inst7|posx [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posx[3]~17 ),
	.combout(\inst7|posx[4]~18_combout ),
	.cout(\inst7|posx[4]~19 ));
// synopsys translate_off
defparam \inst7|posx[4]~18 .lut_mask = 16'hA50A;
defparam \inst7|posx[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y88_N13
dffeas \inst7|posx[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[4] .is_wysiwyg = "true";
defparam \inst7|posx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y88_N14
cycloneiv_lcell_comb \inst7|posx[5]~20 (
// Equation(s):
// \inst7|posx[5]~20_combout  = (\inst7|posx [5] & (!\inst7|posx[4]~19 )) # (!\inst7|posx [5] & ((\inst7|posx[4]~19 ) # (GND)))
// \inst7|posx[5]~21  = CARRY((!\inst7|posx[4]~19 ) # (!\inst7|posx [5]))

	.dataa(gnd),
	.datab(\inst7|posx [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posx[4]~19 ),
	.combout(\inst7|posx[5]~20_combout ),
	.cout(\inst7|posx[5]~21 ));
// synopsys translate_off
defparam \inst7|posx[5]~20 .lut_mask = 16'h3C3F;
defparam \inst7|posx[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y88_N15
dffeas \inst7|posx[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[5] .is_wysiwyg = "true";
defparam \inst7|posx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y88_N16
cycloneiv_lcell_comb \inst7|posx[6]~22 (
// Equation(s):
// \inst7|posx[6]~22_combout  = (\inst7|posx [6] & (\inst7|posx[5]~21  $ (GND))) # (!\inst7|posx [6] & (!\inst7|posx[5]~21  & VCC))
// \inst7|posx[6]~23  = CARRY((\inst7|posx [6] & !\inst7|posx[5]~21 ))

	.dataa(gnd),
	.datab(\inst7|posx [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posx[5]~21 ),
	.combout(\inst7|posx[6]~22_combout ),
	.cout(\inst7|posx[6]~23 ));
// synopsys translate_off
defparam \inst7|posx[6]~22 .lut_mask = 16'hC30C;
defparam \inst7|posx[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y88_N17
dffeas \inst7|posx[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[6] .is_wysiwyg = "true";
defparam \inst7|posx[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y88_N18
cycloneiv_lcell_comb \inst7|posx[7]~24 (
// Equation(s):
// \inst7|posx[7]~24_combout  = (\inst7|posx [7] & (!\inst7|posx[6]~23 )) # (!\inst7|posx [7] & ((\inst7|posx[6]~23 ) # (GND)))
// \inst7|posx[7]~25  = CARRY((!\inst7|posx[6]~23 ) # (!\inst7|posx [7]))

	.dataa(gnd),
	.datab(\inst7|posx [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posx[6]~23 ),
	.combout(\inst7|posx[7]~24_combout ),
	.cout(\inst7|posx[7]~25 ));
// synopsys translate_off
defparam \inst7|posx[7]~24 .lut_mask = 16'h3C3F;
defparam \inst7|posx[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y88_N19
dffeas \inst7|posx[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[7] .is_wysiwyg = "true";
defparam \inst7|posx[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y88_N20
cycloneiv_lcell_comb \inst7|posx[8]~26 (
// Equation(s):
// \inst7|posx[8]~26_combout  = (\inst7|posx [8] & (\inst7|posx[7]~25  $ (GND))) # (!\inst7|posx [8] & (!\inst7|posx[7]~25  & VCC))
// \inst7|posx[8]~27  = CARRY((\inst7|posx [8] & !\inst7|posx[7]~25 ))

	.dataa(gnd),
	.datab(\inst7|posx [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posx[7]~25 ),
	.combout(\inst7|posx[8]~26_combout ),
	.cout(\inst7|posx[8]~27 ));
// synopsys translate_off
defparam \inst7|posx[8]~26 .lut_mask = 16'hC30C;
defparam \inst7|posx[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y88_N21
dffeas \inst7|posx[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[8] .is_wysiwyg = "true";
defparam \inst7|posx[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y88_N22
cycloneiv_lcell_comb \inst7|posx[9]~28 (
// Equation(s):
// \inst7|posx[9]~28_combout  = \inst7|posx [9] $ (\inst7|posx[8]~27 )

	.dataa(\inst7|posx [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|posx[8]~27 ),
	.combout(\inst7|posx[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|posx[9]~28 .lut_mask = 16'h5A5A;
defparam \inst7|posx[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y88_N23
dffeas \inst7|posx[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[9] .is_wysiwyg = "true";
defparam \inst7|posx[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y88_N6
cycloneiv_lcell_comb \inst10|LessThan2~1 (
// Equation(s):
// \inst10|LessThan2~1_cout  = CARRY((\inst7|posx [0] & !\inst10|speed [0]))

	.dataa(\inst7|posx [0]),
	.datab(\inst10|speed [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst10|LessThan2~1_cout ));
// synopsys translate_off
defparam \inst10|LessThan2~1 .lut_mask = 16'h0022;
defparam \inst10|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y88_N8
cycloneiv_lcell_comb \inst10|LessThan2~3 (
// Equation(s):
// \inst10|LessThan2~3_cout  = CARRY((\inst10|speed [1] & ((!\inst10|LessThan2~1_cout ) # (!\inst7|posx [1]))) # (!\inst10|speed [1] & (!\inst7|posx [1] & !\inst10|LessThan2~1_cout )))

	.dataa(\inst10|speed [1]),
	.datab(\inst7|posx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan2~1_cout ),
	.combout(),
	.cout(\inst10|LessThan2~3_cout ));
// synopsys translate_off
defparam \inst10|LessThan2~3 .lut_mask = 16'h002B;
defparam \inst10|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y88_N10
cycloneiv_lcell_comb \inst10|LessThan2~5 (
// Equation(s):
// \inst10|LessThan2~5_cout  = CARRY((\inst10|speed [2] & (\inst7|posx [2] & !\inst10|LessThan2~3_cout )) # (!\inst10|speed [2] & ((\inst7|posx [2]) # (!\inst10|LessThan2~3_cout ))))

	.dataa(\inst10|speed [2]),
	.datab(\inst7|posx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan2~3_cout ),
	.combout(),
	.cout(\inst10|LessThan2~5_cout ));
// synopsys translate_off
defparam \inst10|LessThan2~5 .lut_mask = 16'h004D;
defparam \inst10|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y88_N12
cycloneiv_lcell_comb \inst10|LessThan2~7 (
// Equation(s):
// \inst10|LessThan2~7_cout  = CARRY((\inst10|speed [3] & ((!\inst10|LessThan2~5_cout ) # (!\inst7|posx [3]))) # (!\inst10|speed [3] & (!\inst7|posx [3] & !\inst10|LessThan2~5_cout )))

	.dataa(\inst10|speed [3]),
	.datab(\inst7|posx [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan2~5_cout ),
	.combout(),
	.cout(\inst10|LessThan2~7_cout ));
// synopsys translate_off
defparam \inst10|LessThan2~7 .lut_mask = 16'h002B;
defparam \inst10|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y88_N14
cycloneiv_lcell_comb \inst10|LessThan2~9 (
// Equation(s):
// \inst10|LessThan2~9_cout  = CARRY((\inst7|posx [4] & ((!\inst10|LessThan2~7_cout ) # (!\inst10|speed [4]))) # (!\inst7|posx [4] & (!\inst10|speed [4] & !\inst10|LessThan2~7_cout )))

	.dataa(\inst7|posx [4]),
	.datab(\inst10|speed [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan2~7_cout ),
	.combout(),
	.cout(\inst10|LessThan2~9_cout ));
// synopsys translate_off
defparam \inst10|LessThan2~9 .lut_mask = 16'h002B;
defparam \inst10|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y88_N16
cycloneiv_lcell_comb \inst10|LessThan2~11 (
// Equation(s):
// \inst10|LessThan2~11_cout  = CARRY((\inst7|posx [5] & (\inst10|speed [5] & !\inst10|LessThan2~9_cout )) # (!\inst7|posx [5] & ((\inst10|speed [5]) # (!\inst10|LessThan2~9_cout ))))

	.dataa(\inst7|posx [5]),
	.datab(\inst10|speed [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan2~9_cout ),
	.combout(),
	.cout(\inst10|LessThan2~11_cout ));
// synopsys translate_off
defparam \inst10|LessThan2~11 .lut_mask = 16'h004D;
defparam \inst10|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y88_N18
cycloneiv_lcell_comb \inst10|LessThan2~13 (
// Equation(s):
// \inst10|LessThan2~13_cout  = CARRY((\inst7|posx [6] & ((!\inst10|LessThan2~11_cout ) # (!\inst10|speed [6]))) # (!\inst7|posx [6] & (!\inst10|speed [6] & !\inst10|LessThan2~11_cout )))

	.dataa(\inst7|posx [6]),
	.datab(\inst10|speed [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan2~11_cout ),
	.combout(),
	.cout(\inst10|LessThan2~13_cout ));
// synopsys translate_off
defparam \inst10|LessThan2~13 .lut_mask = 16'h002B;
defparam \inst10|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y88_N20
cycloneiv_lcell_comb \inst10|LessThan2~15 (
// Equation(s):
// \inst10|LessThan2~15_cout  = CARRY((\inst7|posx [7] & (\inst10|speed [7] & !\inst10|LessThan2~13_cout )) # (!\inst7|posx [7] & ((\inst10|speed [7]) # (!\inst10|LessThan2~13_cout ))))

	.dataa(\inst7|posx [7]),
	.datab(\inst10|speed [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan2~13_cout ),
	.combout(),
	.cout(\inst10|LessThan2~15_cout ));
// synopsys translate_off
defparam \inst10|LessThan2~15 .lut_mask = 16'h004D;
defparam \inst10|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y88_N22
cycloneiv_lcell_comb \inst10|LessThan2~17 (
// Equation(s):
// \inst10|LessThan2~17_cout  = CARRY((\inst7|posx [8] & ((!\inst10|LessThan2~15_cout ) # (!\inst10|speed [8]))) # (!\inst7|posx [8] & (!\inst10|speed [8] & !\inst10|LessThan2~15_cout )))

	.dataa(\inst7|posx [8]),
	.datab(\inst10|speed [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan2~15_cout ),
	.combout(),
	.cout(\inst10|LessThan2~17_cout ));
// synopsys translate_off
defparam \inst10|LessThan2~17 .lut_mask = 16'h002B;
defparam \inst10|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y88_N24
cycloneiv_lcell_comb \inst10|LessThan2~18 (
// Equation(s):
// \inst10|LessThan2~18_combout  = (\inst7|posx [9] & ((\inst10|LessThan2~17_cout ) # (!\inst10|speed [9]))) # (!\inst7|posx [9] & (\inst10|LessThan2~17_cout  & !\inst10|speed [9]))

	.dataa(\inst7|posx [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|speed [9]),
	.cin(\inst10|LessThan2~17_cout ),
	.combout(\inst10|LessThan2~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan2~18 .lut_mask = 16'hA0FA;
defparam \inst10|LessThan2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y88_N10
cycloneiv_lcell_comb \inst10|LessThan3~1 (
// Equation(s):
// \inst10|LessThan3~1_cout  = CARRY((\inst10|speed [0] & !\inst7|posx [0]))

	.dataa(\inst10|speed [0]),
	.datab(\inst7|posx [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst10|LessThan3~1_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~1 .lut_mask = 16'h0022;
defparam \inst10|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y88_N12
cycloneiv_lcell_comb \inst10|LessThan3~3 (
// Equation(s):
// \inst10|LessThan3~3_cout  = CARRY((\inst7|posx [1] & ((!\inst10|LessThan3~1_cout ) # (!\inst10|speed [1]))) # (!\inst7|posx [1] & (!\inst10|speed [1] & !\inst10|LessThan3~1_cout )))

	.dataa(\inst7|posx [1]),
	.datab(\inst10|speed [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan3~1_cout ),
	.combout(),
	.cout(\inst10|LessThan3~3_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~3 .lut_mask = 16'h002B;
defparam \inst10|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y88_N14
cycloneiv_lcell_comb \inst10|LessThan3~5 (
// Equation(s):
// \inst10|LessThan3~5_cout  = CARRY((\inst10|speed [2] & (!\inst7|posx [2] & !\inst10|LessThan3~3_cout )) # (!\inst10|speed [2] & ((!\inst10|LessThan3~3_cout ) # (!\inst7|posx [2]))))

	.dataa(\inst10|speed [2]),
	.datab(\inst7|posx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan3~3_cout ),
	.combout(),
	.cout(\inst10|LessThan3~5_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~5 .lut_mask = 16'h0017;
defparam \inst10|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y88_N16
cycloneiv_lcell_comb \inst10|LessThan3~7 (
// Equation(s):
// \inst10|LessThan3~7_cout  = CARRY((\inst10|Add3~0_combout  & (\inst7|posx [3] & !\inst10|LessThan3~5_cout )) # (!\inst10|Add3~0_combout  & ((\inst7|posx [3]) # (!\inst10|LessThan3~5_cout ))))

	.dataa(\inst10|Add3~0_combout ),
	.datab(\inst7|posx [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan3~5_cout ),
	.combout(),
	.cout(\inst10|LessThan3~7_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~7 .lut_mask = 16'h004D;
defparam \inst10|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y88_N18
cycloneiv_lcell_comb \inst10|LessThan3~9 (
// Equation(s):
// \inst10|LessThan3~9_cout  = CARRY((\inst10|Add3~2_combout  & ((!\inst10|LessThan3~7_cout ) # (!\inst7|posx [4]))) # (!\inst10|Add3~2_combout  & (!\inst7|posx [4] & !\inst10|LessThan3~7_cout )))

	.dataa(\inst10|Add3~2_combout ),
	.datab(\inst7|posx [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan3~7_cout ),
	.combout(),
	.cout(\inst10|LessThan3~9_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~9 .lut_mask = 16'h002B;
defparam \inst10|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y88_N20
cycloneiv_lcell_comb \inst10|LessThan3~11 (
// Equation(s):
// \inst10|LessThan3~11_cout  = CARRY((\inst7|posx [5] & ((!\inst10|LessThan3~9_cout ) # (!\inst10|Add3~4_combout ))) # (!\inst7|posx [5] & (!\inst10|Add3~4_combout  & !\inst10|LessThan3~9_cout )))

	.dataa(\inst7|posx [5]),
	.datab(\inst10|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan3~9_cout ),
	.combout(),
	.cout(\inst10|LessThan3~11_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~11 .lut_mask = 16'h002B;
defparam \inst10|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y88_N22
cycloneiv_lcell_comb \inst10|LessThan3~13 (
// Equation(s):
// \inst10|LessThan3~13_cout  = CARRY((\inst7|posx [6] & (\inst10|Add3~6_combout  & !\inst10|LessThan3~11_cout )) # (!\inst7|posx [6] & ((\inst10|Add3~6_combout ) # (!\inst10|LessThan3~11_cout ))))

	.dataa(\inst7|posx [6]),
	.datab(\inst10|Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan3~11_cout ),
	.combout(),
	.cout(\inst10|LessThan3~13_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~13 .lut_mask = 16'h004D;
defparam \inst10|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y88_N24
cycloneiv_lcell_comb \inst10|LessThan3~15 (
// Equation(s):
// \inst10|LessThan3~15_cout  = CARRY((\inst7|posx [7] & ((!\inst10|LessThan3~13_cout ) # (!\inst10|Add3~8_combout ))) # (!\inst7|posx [7] & (!\inst10|Add3~8_combout  & !\inst10|LessThan3~13_cout )))

	.dataa(\inst7|posx [7]),
	.datab(\inst10|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan3~13_cout ),
	.combout(),
	.cout(\inst10|LessThan3~15_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~15 .lut_mask = 16'h002B;
defparam \inst10|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y88_N26
cycloneiv_lcell_comb \inst10|LessThan3~17 (
// Equation(s):
// \inst10|LessThan3~17_cout  = CARRY((\inst7|posx [8] & (\inst10|Add3~10_combout  & !\inst10|LessThan3~15_cout )) # (!\inst7|posx [8] & ((\inst10|Add3~10_combout ) # (!\inst10|LessThan3~15_cout ))))

	.dataa(\inst7|posx [8]),
	.datab(\inst10|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan3~15_cout ),
	.combout(),
	.cout(\inst10|LessThan3~17_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~17 .lut_mask = 16'h004D;
defparam \inst10|LessThan3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y88_N28
cycloneiv_lcell_comb \inst10|LessThan3~18 (
// Equation(s):
// \inst10|LessThan3~18_combout  = (\inst10|Add3~12_combout  & ((\inst10|LessThan3~17_cout ) # (!\inst7|posx [9]))) # (!\inst10|Add3~12_combout  & (\inst10|LessThan3~17_cout  & !\inst7|posx [9]))

	.dataa(\inst10|Add3~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|posx [9]),
	.cin(\inst10|LessThan3~17_cout ),
	.combout(\inst10|LessThan3~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan3~18 .lut_mask = 16'hA0FA;
defparam \inst10|LessThan3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y88_N0
cycloneiv_lcell_comb \inst10|output_r~0 (
// Equation(s):
// \inst10|output_r~0_combout  = (\inst7|ready~q  & (\inst10|LessThan2~18_combout  & ((\inst10|Add3~14_combout ) # (\inst10|LessThan3~18_combout ))))

	.dataa(\inst7|ready~q ),
	.datab(\inst10|Add3~14_combout ),
	.datac(\inst10|LessThan2~18_combout ),
	.datad(\inst10|LessThan3~18_combout ),
	.cin(gnd),
	.combout(\inst10|output_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|output_r~0 .lut_mask = 16'hA080;
defparam \inst10|output_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y88_N8
cycloneiv_lcell_comb \inst10|output_r[2]~feeder (
// Equation(s):
// \inst10|output_r[2]~feeder_combout  = \inst10|output_r~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|output_r~0_combout ),
	.cin(gnd),
	.combout(\inst10|output_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|output_r[2]~feeder .lut_mask = 16'hFF00;
defparam \inst10|output_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y88_N9
dffeas \inst10|output_r[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|output_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|output_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|output_r[2] .is_wysiwyg = "true";
defparam \inst10|output_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y88_N30
cycloneiv_lcell_comb \inst10|output_r[3]~feeder (
// Equation(s):
// \inst10|output_r[3]~feeder_combout  = \inst10|output_r~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|output_r~0_combout ),
	.cin(gnd),
	.combout(\inst10|output_r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|output_r[3]~feeder .lut_mask = 16'hFF00;
defparam \inst10|output_r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y88_N31
dffeas \inst10|output_r[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|output_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|output_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|output_r[3] .is_wysiwyg = "true";
defparam \inst10|output_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y88_N4
cycloneiv_lcell_comb \inst10|output_r[4]~feeder (
// Equation(s):
// \inst10|output_r[4]~feeder_combout  = \inst10|output_r~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|output_r~0_combout ),
	.cin(gnd),
	.combout(\inst10|output_r[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|output_r[4]~feeder .lut_mask = 16'hFF00;
defparam \inst10|output_r[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y88_N5
dffeas \inst10|output_r[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|output_r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|output_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|output_r[4] .is_wysiwyg = "true";
defparam \inst10|output_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y88_N6
cycloneiv_lcell_comb \inst10|output_r[6]~feeder (
// Equation(s):
// \inst10|output_r[6]~feeder_combout  = \inst10|output_r~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|output_r~0_combout ),
	.cin(gnd),
	.combout(\inst10|output_r[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|output_r[6]~feeder .lut_mask = 16'hFF00;
defparam \inst10|output_r[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y88_N7
dffeas \inst10|output_r[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|output_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|output_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|output_r[6] .is_wysiwyg = "true";
defparam \inst10|output_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y88_N1
dffeas \inst10|output_r[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|output_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|output_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|output_r[7] .is_wysiwyg = "true";
defparam \inst10|output_r[7] .power_up = "low";
// synopsys translate_on

endmodule
