# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../lab_5.srcs/sources_1/new/ach44.sv" \
"../../../../lab_5.srcs/sources_1/new/fa.sv" \
"../../../../lab_5.srcs/sim_1/new/ach44_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
