module LAB09(G,A,B,Cin,clock,S0,S1,S2);
input [7:0] A;
input [7:0] B;
input Cin;
input clock;
input S0;
input S1;
input S2;

output [7:0] G;

reg [7:0] G;
reg [7:0] A;
reg [7:0] B;

always @(*)begin
	case({S2,S1,S0,Cin})
	4'b0000:
		G=A;
	4'b0001:
		G=A+1;
	4'b0010:
		G=A+B;
	4'b0011:
		G=A+B+1;
	4'b0100:
		G=A+~B;
	4'b0101:
		G=A+~B+1;
	4'b0110:
		G=A-1;
	4'b0111:
		G=A;
	4'b1x00:
		G=A&B;
	4'b1x01:
		G=A|B;
	4'b1x10:
		G=A^B;
	4'b1x11:
		G=~A;
	endcase
end 
endmodule