# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RISC_V_core.srcs/sources_1/imports/srcs/ALU.v" \
"../../../../RISC_V_core.srcs/sources_1/imports/srcs/CU.v" \
"../../../../RISC_V_core.srcs/sources_1/imports/srcs/Core.v" \
"../../../../RISC_V_core.srcs/sources_1/imports/srcs/D_mem.v" \
"../../../../RISC_V_core.srcs/sources_1/imports/srcs/Decode.v" \
"../../../../RISC_V_core.srcs/sources_1/imports/srcs/Forwarding_Unit.v" \
"../../../../RISC_V_core.srcs/sources_1/imports/srcs/I_mem.v" \
"../../../../RISC_V_core.srcs/sources_1/imports/srcs/Length_Units.v" \
"../../../../RISC_V_core.srcs/sources_1/imports/srcs/PC.v" \
"../../../../RISC_V_core.srcs/sources_1/imports/srcs/PC_sel_Unit.v" \
"../../../../RISC_V_core.srcs/sources_1/imports/srcs/RF.v" \
"../../../../RISC_V_core.srcs/sources_1/imports/srcs/Stage_Regs.v" \
"../../../../RISC_V_core.srcs/sources_1/imports/srcs/Stall_Unit.v" \
"../../../../RISC_V_core.srcs/sources_1/imports/srcs/imm_units.v" \
"../../../../RISC_V_core.srcs/sim_1/imports/tb/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
