# RISCV-Processor-ASIC

**Author:** Soham Kapur
<br>
**Description:** ASIC Implementation of a 4-Stage Pipelined 32-bit RISC-V Processor
<br>
![RISC-V_Sync_BlockDiagram](https://github.com/user-attachments/assets/c3b3c558-d4b9-4446-8af6-0a3a94a6ec06)
