VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/ss_pcm_dup.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml
Circuit name: ss_pcm_dup

# Loading Architecture Description
Warning 1: Model 'fourteennm_fp_mac.opmode{sp_mult_add}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 2: Model 'fourteennm_fp_mac.opmode{sp_vector1}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'fourteennm_fp_mac.opmode{sp_vector2}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
# Loading Architecture Description took 0.43 seconds (max_rss 47.1 MiB, delta_rss +31.3 MiB)

Timing analysis: ON
Circuit netlist file: ss_pcm_dup.net
Circuit placement file: ss_pcm_dup.place
Circuit routing file: ss_pcm_dup.route
Circuit SDC file: ss_pcm_dup.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 4: MLAB[0].control_in[0] unconnected pin in architecture.
Warning 5: MLAB[0].control_in[1] unconnected pin in architecture.
Warning 6: MLAB[0].control_in[2] unconnected pin in architecture.
Warning 7: MLAB[0].control_in[3] unconnected pin in architecture.
Warning 8: MLAB[0].control_in[4] unconnected pin in architecture.
Warning 9: MLAB[0].cin[0] unconnected pin in architecture.
Warning 10: MLAB[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 1.97 seconds (max_rss 336.2 MiB, delta_rss +289.1 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/ss_pcm_dup.blif
# Load circuit
Found constant-one generator 'po25'
# Load circuit took 0.00 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 5 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 87
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 87
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 305
    .input :     106
    .output:      98
    0-LUT  :       1
    6-LUT  :     100
  Nets  : 207
    Avg Fanout:     2.4
    Max Fanout:    53.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 708
  Timing Graph Edges: 904
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'ss_pcm_dup.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
# Packing
Warning 11: Block type 'DSP' grid location specification startx (20 = 20) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/ss_pcm_dup.blif'.

After removing unused inputs...
	total blocks: 305, total nets: 207, total inputs: 106, total outputs: 98
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 7.12e-10
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: iolane:1,1 LAB:0.8,1 LABMLAB:1,1 PLL_OCT_CLK_CTRL:1,1 DSP:1,1 M20K:1,1
Packing with high fanout thresholds: iolane:128 LAB:32 LABMLAB:128 PLL_OCT_CLK_CTRL:128 DSP:128 M20K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    12/305       3%                            2     4 x 3     
    24/305       7%                            3     5 x 4     
    36/305      11%                            4     5 x 4     
    48/305      15%                            5     7 x 5     
    60/305      19%                            6     7 x 5     
    72/305      23%                            8     7 x 5     
    84/305      27%                            9     8 x 6     
    96/305      31%                           11     8 x 6     
   108/305      35%                           19     8 x 6     
   120/305      39%                           31    12 x 9     
   132/305      43%                           43    15 x 11    
   144/305      47%                           55    36 x 27    
   156/305      51%                           67    39 x 29    
   168/305      55%                           79    44 x 33    
   180/305      59%                           91    47 x 35    
   192/305      62%                          103    52 x 39    
   204/305      66%                          115    55 x 41    
   216/305      70%                          127    61 x 45    
   228/305      74%                          139    63 x 47    
   240/305      78%                          151    88 x 65    
   252/305      82%                          163    90 x 67    
   264/305      86%                          175    96 x 71    
   276/305      90%                          187    98 x 73    
   288/305      94%                          199   104 x 77    
   300/305      98%                          211   106 x 79    

Logic Element (alm) detailed count:
  Total number of Logic Elements used : 101
  LEs used for logic and registers    : 0
  LEs used for logic only             : 101
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.072e-05 sec
Full Max Req/Worst Slack updates 1 in 6.021e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.4728e-05 sec
FPGA sized to 109 x 81 (auto)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.00 Type: LAB
	Block Utilization: 0.98 Type: io_cell

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB         13                                15.3077                      7.76923   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell        204                               0.480392                     0.519608   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 207 nets, 207 nets not absorbed.

Netlist conversion complete.

# Packing took 0.62 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'ss_pcm_dup.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.038889 seconds).
Warning 12: Treated 1 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.04 seconds (max_rss 366.7 MiB, delta_rss +30.5 MiB)
Warning 13: Netlist contains 1 global net to non-global architecture pin connections
Warning 14: Logic block #12 (po25) has only 1 output pin 'po25.data_out[0]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 207
Netlist num_blocks: 217
Netlist EMPTY blocks: 0.
Netlist PLL blocks: 0.
Netlist clock_gate blocks: 0.
Netlist clock_div blocks: 0.
Netlist LAB blocks: 13.
Netlist MLAB blocks: 0.
Netlist OCT blocks: 0.
Netlist io_cell blocks: 204.
Netlist DSP blocks: 0.
Netlist M20K blocks: 0.
Netlist inputs pins: 106
Netlist output pins: 98

Pb types usage...
  LAB             : 13
   alm            : 101
    comb_block    : 101
     lut          : 101
      lut6        : 101
       lut        : 101
  io_cell         : 204
   pad            : 204
    inpad         : 106
    outpad        : 98

# Create Device
## Build Device Grid
FPGA sized to 109 x 81: 8829 grid tiles (auto)

Resource usage...
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_gate
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_div
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		13	blocks of type: LAB
	Architecture
		5386	blocks of type: LAB
		1667	blocks of type: LABMLAB
	Netlist
		0	blocks of type: MLAB
	Architecture
		1667	blocks of type: LABMLAB
	Netlist
		0	blocks of type: OCT
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		204	blocks of type: io_cell
	Architecture
		208	blocks of type: iolane
	Netlist
		0	blocks of type: DSP
	Architecture
		390	blocks of type: DSP
	Netlist
		0	blocks of type: M20K
	Architecture
		858	blocks of type: M20K

Device Utilization: 0.01 (target 1.00)
	Physical Tile iolane:
	Block Utilization: 0.98 Logical Block: io_cell
	Physical Tile LAB:
	Block Utilization: 0.00 Logical Block: LAB
	Physical Tile LABMLAB:
	Block Utilization: 0.00 Logical Block: MLAB
	Block Utilization: 0.01 Logical Block: LAB
	Physical Tile PLL_OCT_CLK_CTRL:
	Block Utilization: 0.00 Logical Block: OCT
	Block Utilization: 0.00 Logical Block: clock_gate
	Block Utilization: 0.00 Logical Block: clock_div
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M20K:
	Block Utilization: 0.00 Logical Block: M20K

FPGA size limited by block type(s): io_cell

## Build Device Grid took 0.06 seconds (max_rss 367.1 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1113961
OPIN->CHANX/CHANY edge count before creating direct connections: 6310344
OPIN->CHANX/CHANY edge count after creating direct connections: 7034821
CHAN->CHAN type edge count:15441607
## Build routing resource graph took 21.20 seconds (max_rss 1051.0 MiB, delta_rss +683.9 MiB)
  RR Graph Nodes: 2201514
  RR Graph Edges: 23590389
# Create Device took 21.68 seconds (max_rss 1051.0 MiB, delta_rss +683.9 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 497.## Computing delta delays took 6.07 seconds (max_rss 1051.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 6.12 seconds (max_rss 1051.0 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1051.0 MiBk 6.07 seconds (max_rss 1051.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 6.12 seconds (max_rss 1051.0 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1051.0 MiB, delta_rss +0.0 MiB)

There are 296 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 11541

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 65.8911 td_cost: 1.63479e-07
Initial placement estimated Critical Path Delay (CPD): 3.463 ns
Initial placement estimated setup Total Negative Slack (sTNS): -242.166 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -3.463 ns

Initial placement estimated setup slack histogram:
[ -3.5e-09: -3.1e-09)  9 (  9.3%) |*************
[ -3.1e-09: -2.8e-09) 19 ( 19.6%) |****************************
[ -2.8e-09: -2.4e-09) 33 ( 34.0%) |************************************************
[ -2.4e-09: -2.1e-09) 22 ( 22.7%) |********************************
[ -2.1e-09: -1.7e-09)  9 (  9.3%) |*************
[ -1.7e-09: -1.4e-09)  1 (  1.0%) |*
[ -1.4e-09:   -1e-09)  1 (  1.0%) |*
[   -1e-09: -6.9e-10)  0 (  0.0%) |
[ -6.9e-10: -3.5e-10)  1 (  1.0%) |*
[ -3.5e-10:        0)  2 (  2.1%) |***
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 651
Warning 15: Starting t: 81 of 217 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp    2    0.0 5.3e-04   0.905      47.15 9.6151e-08   3.323       -215   -3.323   0.373  0.0589  103.3     1.31      1302  0.950
   3    0.0 5.1e-04   0.922      40.34 6.8793e-08   3.205       -205   -3.205   0.298  0.0394   96.4     1.76      1953  0.950
   4    0.0 4.8e-04   0.951      37.26 4.088e-08    3.294       -195   -3.294   0.273  0.0194   82.7     2.65      2604  0.950
   5    0.0 4.6e-04   0.924      35.97 3.2049e-08   3.081       -188   -3.081   0.260  0.0406   68.9     3.56      3255  0.950
   6    0.0 4.3e-04   0.931      34.74 2.1345e-08   3.110       -180   -3.110   0.240  0.0347   56.5     4.37      3906  0.950
   7    0.0 4.1e-04   0.907      34.02 1.1067e-08   3.366       -184   -3.366   0.229  0.0310   45.2     5.11      4557  0.950
   8    0.0 3.9e-04   0.923      33.70 1.5053e-08   3.132       -187   -3.132   0.229  0.0456   35.6     5.73      5208  0.950
   9    0.0 3.7e-04   0.879      32.76 1.0481e-08   3.389       -198   -3.389   0.241  0.0471   28.1     6.23      5859  0.950
  10    0.0 3.5e-04   0.911      32.86 1.1253e-08   3.140       -191   -3.140   0.229  0.0362   22.5     6.59      6510  0.950
  11    0.0 3.4e-04   0.910      33.77 1.5897e-08   2.978       -189   -2.978   0.229  0.0490   17.8     6.90      7161  0.950
  12    0.0 3.2e-04   0.929      32.82 1.1815e-08   3.089       -195   -3.089   0.189  0.0402   14.0     7.15      7812  0.950
  13    0.0 3.0e-04   0.869      32.63 7.4941e-09   3.265       -187   -3.265   0.195  0.0445   10.5     7.38      8463  0.950
  14    0.0 2.9e-04   0.924      32.25 1.1982e-08   3.030       -187   -3.030   0.186  0.0412    7.9     7.55      9114  0.950
  15    0.0 2.7e-04   0.957      32.16 8.1203e-09   3.243       -188   -3.243   0.232  0.0273    5.9     7.68      9765  0.950
  16    0.0 2.6e-04   0.871      31.78 7.6786e-09   3.103       -186   -3.103   0.198  0.0390    4.7     7.76     10416  0.950
  17    0.0 2.5e-04   0.935      31.49 1.4768e-08   2.673       -170   -2.673   0.183  0.0383    3.5     7.83     11067  0.950
  18    0.0 2.3e-04   0.827      30.68 4.3083e-09   3.624       -192   -3.624   0.224  0.0683    2.6     7.89     11718  0.950
  19    0.0 2.2e-04   0.900      30.67 6.3209e-09   3.227       -191   -3.227   0.204  0.0556    2.1     7.93     12369  0.950
  20    0.0 2.1e-04   0.963      30.90 1.2655e-08   2.745       -173   -2.745   0.214  0.0187    1.6     7.96     13020  0.950
  21    0.0 2.0e-04   0.958      30.84 7.8923e-09   3.024       -182   -3.024   0.241  0.0356    1.2     7.99     13671  0.950
  22    0.0 1.9e-04   0.910      30.70 7.6066e-09   3.024       -182   -3.024   0.243  0.0367    1.0     8.00     14322  0.950
  23    0.0 1.8e-04   0.889      29.72 8.6273e-09   3.030       -190   -3.030   0.224  0.0310    1.0     8.00     14973  0.950
  24    0.0 1.7e-04   0.945      29.29 5.9316e-09   3.030       -180   -3.030   0.218  0.0178    1.0     8.00     15624  0.950
  25    0.0 1.6e-04   0.977      28.96 1.1425e-08   2.868       -187   -2.868   0.197  0.0162    1.0     8.00     16275  0.950
  26    0.0 1.6e-04   0.928      29.03 8.0087e-09   3.030       -179   -3.030   0.184  0.0442    1.0     8.00     16926  0.950
  27    0.0 1.5e-04   0.962      29.39 4.8269e-09   3.275       -170   -3.275   0.204  0.0350    1.0     8.00     17577  0.950
  28    0.0 1.4e-04   0.912      29.39 6.9387e-09   3.243       -177   -3.243   0.235  0.0739    1.0     8.00     18228  0.950
  29    0.0 1.3e-04   0.938      29.62 9.5881e-09   2.881       -170   -2.881   0.204  0.0353    1.0     8.00     18879  0.950
  30    0.0 1.3e-04   0.947      29.72 1.0357e-08   3.030       -180   -3.030   0.237  0.0371    1.0     8.00     19530  0.950
  31    0.0 1.2e-04   0.905      29.54 6.588e-09    3.030       -175   -3.030   0.190  0.0265    1.0     8.00     20181  0.950
  32    0.0 1.1e-04   0.935      29.41 1.2155e-08   2.568       -162   -2.568   0.184  0.0307    1.0     8.00     20832  0.950
  33    0.0 1.1e-04   0.805      29.51 3.8391e-09   3.303       -177   -3.303   0.204  0.0429    1.0     8.00     21483  0.950
  34    0.0 1.0e-04   0.944      28.94 1.0612e-08   2.635       -167   -2.635   0.178  0.0336    1.0     8.00     22134  0.950
  35    0.0 9.8e-05   0.932      29.02 7.6174e-09   2.868       -177   -2.868   0.192  0.0345    1.0     8.00     22785  0.950
  36    0.0 9.3e-05   0.993      28.92 8.9821e-09   2.549       -156   -2.549   0.129  0.0039    1.0     8.00     23436  0.950
  37    0.0 7.5e-05   0.959      29.09 1.1457e-08   2.549       -161   -2.549   0.172  0.0219    1.0     8.00     24087  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=29.3581, TD costs=1.19975e-08, CPD=  2.857 (ns) 
  38    0.0 7.1e-05   0.908      30.71 9.247e-09    2.857       -175   -2.857   0.137  0.0307    1.0     8.00     24738  0.950
  39    0.0 5.7e-05   0.946      31.40 8.0316e-09   2.739       -167   -2.739   0.094  0.0151    1.0     8.00     25389  0.800
  40    0.0 4.5e-05   0.900      32.07 1.1874e-08   2.549       -166   -2.549   0.114  0.0314    1.0     8.00     26040  0.800
  41    0.0 3.6e-05   0.780      32.49 6.2064e-09   3.265       -183   -3.265   0.123  0.0680    1.0     8.00     26691  0.800
  42    0.0 2.9e-05   0.863      31.08 6.8811e-09   3.288       -183   -3.288   0.134  0.0441    1.0     8.00     27342  0.800
  43    0.0 2.3e-05   0.872      31.17 7.7157e-09   3.170       -180   -3.170   0.111  0.0393    1.0     8.00     27993  0.800
  44    0.0 0.0e+00   0.867      31.81 9.2063e-09   3.024       -183   -3.024   0.118  0.0568    1.0     8.00     28644  0.800
## Placement Quench took 0.00 seconds (max_rss 1051.0 MiB)
post-quench CPD = 2.739 (ns) 

BB estimate of min-dist (placement) wire length: 4946

Completed placement consistency check successfully.

Swaps called: 28861

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 2.739 ns, Fmax: 365.097 MHz
Placement estimated setup Worst Negative Slack (sWNS):## Placement Quench took 0.00 seconds (max_rss 1051.0 MiB)
post-quench CPD = 2.739 (ns) 

BB estimate of min-dist (placement) wire length: 4946

Completed placement consistency check successfully.

Swaps called: 28861

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 2.739 ns, Fmax: 365.097 MHz
Placement estimated setup Worst Negative Slack (sWNS): -2.739 ns
Placement estimated setup Total Negative Slack (sTNS): -178.115 ns

Placement estimated setup slack histogram:
[ -2.7e-09: -2.5e-09)  9 (  9.3%) |*************
[ -2.5e-09: -2.2e-09) 14 ( 14.4%) |********************
[ -2.2e-09: -1.9e-09) 34 ( 35.1%) |************************************************
[ -1.9e-09: -1.6e-09) 19 ( 19.6%) |***************************
[ -1.6e-09: -1.4e-09)  4 (  4.1%) |******
[ -1.4e-09: -1.1e-09)  6 (  6.2%) |********
[ -1.1e-09: -8.2e-10)  4 (  4.1%) |******
[ -8.2e-10: -5.5e-10)  0 (  0.0%) |
[ -5.5e-10: -2.7e-10)  3 (  3.1%) |****
[ -2.7e-10:        0)  4 (  4.1%) |******

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.788963, bb_cost: 31.5661, td_cost: 1.39153e-08, 

Placement resource usage:
  LAB     implemented as LAB    : 12
  LAB     implemented as LABMLAB: 1
  io_cell implemented as iolane : 204

Placement number of temperatures: 44
Placement total # of swap attempts: 28861
	Swaps accepted:  5998 (20.8 %)
	Swaps rejected: 15530 (53.8 %)
	Swaps aborted:  7333 (25.4 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
LAB                Uniform                1.40             12.62           81.19          6.19         
                   Median                 1.31             18.04           54.11          27.85        
                   Centroid               1.31             16.71           68.70          14.59        
                   W. Centroid            1.33             17.45           66.93          15.62        
                   W. Median              0.13             10.53           44.74          44.74        
                   Crit. Uniform          1.81             2.10            71.70          26.20        
                   Feasible Region        1.43             5.58            83.25          11.17        

io_cell            Uniform                26.19            28.39           71.61          0.00         
                   Median                 20.14            19.26           44.31          36.43        
                   Centroid               19.98            19.74           43.34          36.92        
                   W. Centroid            20.88            19.91           44.62          35.47        
                   W. Median              1.90             13.14           30.84          56.02        
                   Crit. Uniform          1.31             5.84            94.16          0.00         
                   Feasible Region        0.88             5.10            18.04          76.86        


Placement Quench timing analysis took 0.000286586 seconds (0.000264985 STA, 2.1601e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0151961 seconds (0.0139744 STA, 0.00122173 slack) (46 full updates: 46 setup, 0 hold, 0 combined).
updat[      0.2:      0.3) 110 ( 37.0%) |***********************************************
[      0.3:      0.4)  12 (  4.0%) |*****
[      0.4:      0.5)  26 (  8.8%) |***********
[      0.5:      0.6)  30 ( 10.1%) |*************
[      0.6:      0.7)  11 (  3.7%) |*****
[      0.7:      0.8)  48 ( 16.2%) |*********************
[      0.8:      0.9)  17 (  5.7%) |*******
[      0.9:        1)  37 ( 12.5%) |************.3) 110 ( 37.0%) |***********************************************
[      0.3:      0.4)  12 (  4.0%) |*****
[      0.4:      0.5)  26 (  8.8%) |***********
[      0.5:      0.6)  30 ( 10.1%) |*************
[      0.6:      0.7)  11 (  3.7%) |*****
[      0.7:      0.8)  48 ( 16.2%) |*********************
[      0.8:      0.9)  17 (  5.7%) |*******
[      0.9:        1)  37 ( 12.5%) |****************
## Initializing router criticalities took 0.00 seconds (max_rss 1051.0 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    NIncr Slack updates 46 in 0.0003004 sec
Full Max Req/Worst Slack updates 29 in 7.3037e-05 sec
Incr Max Req/Worst Slack updates 17 in 4.7398e-05 sec
Incr Criticality updates 5 in 6.8077e-05 sec
Full Criticality updates 41 in 0.00040416 sec
   2    0.0     0.5    1  125471     129     208      57 ( 0.003%)    5728 ( 0.2%)    3.282     -217.1     -3.282      0.000      0.000      N/A
   3    0.0     0.6    0   70620      55      99      29 ( 0.001%)    5850 ( 0.2%)    3.171     -215.3     -3.171      0.000      0.000      N/A
   4    0.0     0.8    0   48513      33      74      15 ( 0.001%)    5870 ( 0.2%)    3.233     -218.2     -3.233      0.000      0.000      N/A
   5    0.0     1.1    0   21330      15      43       5 ( 0.000%)    5856 ( 0.2%)    3.171     -214.3     -3.171      0.000      0.000      N/A
   6    0.0     1.4    0    8455       4       6       1 ( 0.000%)    5846 ( 0.2%)    3.171     -214.5     -3.171      0.000      0.000      N/A
   7    0.0     1.9    0    9911       2       2       1 ( 0.000%)    5846 ( 0.2%)    3.171     -214.5     -3.171      0.000      0.000      N/A
   8    0.0     2.4    0    7572       1       1       0 ( 0.000%)    5852 ( 0.2%)    3.171     -214.5     -3.171      0.000      0.000      N/A
Restoring best routing
Critical path: 3.171 ns
Successfully routed after 8 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  2 (  0.7%) |**
[      0.1:      0.2)  4 (  1.3%) |****
[      0.2:      0.3) 10 (  3.4%) |*********
[      0.3:      0.4) 25 (  8.4%) |***********************
[      0.4:      0.5) 41 ( 13.8%) |**************************************
[  Restoring best routing
Critical path: 3.171 ns
Successfully routed after 8 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  2 (  0.7%) |**
[      0.1:      0.2)  4 (  1.3%) |****
[      0.2:      0.3) 10 (  3.4%) |*********
[      0.3:      0.4) 25 (  8.4%) |***********************
[      0.4:      0.5) 41 ( 13.8%) |**************************************
[      0.5:      0.6) 52 ( 17.5%) |************************************************
[      0.6:      0.7) 51 ( 17.2%) |***********************************************
[      0.7:      0.8) 48 ( 16.2%) |********************************************
[      0.8:      0.9) 47 ( 15.8%) |*******************************************
[      0.9:        1) 17 (  5.7%) |****************
Router Stats: total_nets_routed: 445 total_connections_routed: 729 total_heap_pushes: 458498 total_heap_pops: 112503 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 458498 total_external_heap_pops: 112503 total_external_SOURCE_pushes: 729 total_external_SOURCE_pops: 649 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 729 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 729 total_external_SINK_pushes: 20602 total_external_SINK_pops: 19122 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 20996 total_external_IPIN_pops: 20602 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 10573 total_external_OPIN_pops: 9557 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 301 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 301 total_external_CHANX_pushes: 216920 total_external_CHANX_pops: 41298 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 1271 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 1271 total_external_CHANY_pushes: 188678 total_external_CHANY_pops: 21275 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 1150 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 1150 total_number_of_adding_all_rt: 4721 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.29 seconds (max_rss 1051.0 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.11 seconds (max_rss 1051.0 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1231162508
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1051.0 MiB, delta_rss +0.0 MiB)
Found 501 mismatches between routing and packing results.
Fixed 196 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 1051.0 MiB, delta_rss +0.0        PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB         13                                15.3077                      7.76923   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell        204                               0.480392                     0.519608   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 207 nets, 207 nets not absorbed.


Average number of bends per net: 2.40777  Maximum # of bends: 14

Number of global nets: 1
Number of routed nets (nonglobal): 206
Wire length results (in units of 1 clb segments)...
	Total wirelength: 5852, average net length: 28.4078
	Maximum net length: 192

Wire length results in terms of physical segments...
	Total wiring segmAbsorbed logical nets 0 out of 207 nets, 207 nets not absorbed.


Average number of bends per net: 2.40777  Maximum # of bends: 14

Number of global nets: 1
Number of routed nets (nonglobal): 206
Wire length results (in units of 1 clb segments)...
	Total wirelength: 5852, average net length: 28.4078
	Maximum net length: 192

Wire length results in terms of physical segments...
	Total wiring segments used: 1067, average wire segments per net: 5.17961
	Maximum segments used by a net: 30
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 3

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     0 (  0.0%) |
[      0.2:      0.3)     0 (  0.0%) |
[      0.1:      0.2)     4 (  0.0%) |
[        0:      0.1) 17276 (100.0%) |*********************************************
Maximum routing channel utilization:      0.12 at (84,34)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      250
                         1       0   0.000      250
                         2       0   0.000      250
                         3       0   0.000      250
                         4       0   0.000      250
                         5       0   0.000      250
                         6       0   0.000      250
                         7       0   0.000      250
                         8       0   0.000      250
                         9       0   0.000      250
                        10       0   0.000      250
                        11       0   0.000      250
                        12       1   0.037      250
                        13       0   0.000      250
                        14       2   0.037      250
                        15       1   0.018      250
                        16       3   0.092      250
                        17       1   0.018      250
                        18       4   1.064      250
                        19       1   0.018      250
                        20       6   0.899      250
                        21       3   0.110      250
                        22       4   0.679      250
                        23       1   0.018      250
                        24       3   0.110      250
                        25       2   0.037      250
                        26       2   0.110      250
                        27       2   0.055      250
                        28       4   0.807      250
                        29       1   0.055      250
                        30       5   1.835      250
                        31       2   0.073      250
                        32       6   2.073      250
                        33      11   1.853      250
                        34      29   3.853      250
                        35       9   0.294      250
                        36       5   0.165      250
                        37       1   0.037      250
                        38       1   0.018      250
                        39       1   0.018      250
                        40       1   0.037      250
                        41       0   0.000      250
                        42       0   0.000      250
                        43       0   0.000      250
                        44       1   0.018      250
                        45       0   0.000      250
                        46       3   0.312      250
                                          55       3   0.789      250
                        56       5   1.046      250
                        57       2   0.110      250
                        58       0   0.000      250
                        59       3   0.092      250
                        60       2   0.092      250
                        61       1   0.018      250
                        62       2   0.110      250
               3   0.789      250
                        56       5   1.046      250
                        57       2   0.110      250
                        58       0   0.000      250
                        59       3   0.092      250
                        60       2   0.092      250
                        61       1   0.018      250
                        62       2   0.110      250
                        63       1   0.037      250
                        64       4   0.771      250
                        65       0   0.000      250
                        66       4   0.220      250
                        67       1   0.018      250
                        68       3   0.183      250
                        69       2   0.110      250
                        70       8   1.394      250
                        71       1   0.018      250
                        72       8   0.257      250
                        73       2   0.037      250
                        74       2   0.055      250
                        75       0   0.000      250
                        76       1   0.055      250
                        77       0   0.000      250
                        78       2   0.073      250
                        79       1   0.018      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      120
                         1       0   0.000      120
                         2       0   0.000      120
                         3       0   0.000      120
                         4       0   0.000      120
                         5       0   0.000      120
                         6       0   0.000      120
                         7       0   0.000      120
                         8       0   0.000      120
                         9       0   0.000      120
                        10       0   0.000      120
                        11       0   0.000      120
                        12       0   0.000      120
                        13       0   0.000      120
                        14       0   0.000      120
                        15       0   0.000      120
                        16       0   0.000      120
                        17       0   0.000      120
                        18       2   0.444      120
                        19       5   1.235      120
                        20      10   2.753      120
                        21      28   7.914      120
                        22      13   2.469      120
                        23      17   1.519      120
                        24       8   1.049      120
                        25       1   0.025      120
                        26       0   0.000      120
                        27       0   0.000      120
                        28       1   0.025      120
                        29       0   0.000      120
                        30       0   0.000      120
                        31       1   0.025      120
                        32       0   0.000      120
                        33       0   0.000      120
                        34       0   0.000      120
                        35       0   0.000      120
                        36       0   0.000      120
                        37       1   0.198      120
                        38       1   0.198      120
                        39       1   0.198      120
                        40       0   0.000      120
                        41       0   0.000      120
                        42       0   0.000      120
                        43       0   0.000      120
                                          52       0   0.000      120
                        53       0   0.000      120
                        54       0   0.000      120
                        55       0   0.000      120
                        56       0   0.000      120
                        57       0   0.000      120
                        58       0   0.000      120
                        59       0   0.000      120
      52       0   0.000      120
                        53       0   0.000      120
                        54       0   0.000      120
                        55       0   0.000      120
                        56       0   0.000      120
                        57       0   0.000      120
                        58       0   0.000      120
                        59       0   0.000      120
                        60       0   0.000      120
                        61       0   0.000      120
                        62       0   0.000      120
                        63       0   0.000      120
                        64       0   0.000      120
                        65       0   0.000      120
                        66       0   0.000      120
                        67       0   0.000      120
                        68       0   0.000      120
                        69       1   0.198      120
                        70       0   0.000      120
                        71       0   0.000      120
                        72       0   0.000      120
                        73       0   0.000      120
                        74       0   0.000      120
                        75       0   0.000      120
                        76       0   0.000      120
                        77       0   0.000      120
                        78       0   0.000      120
                        79       0   0.000      120
                        80       0   0.000      120
                        81       1   0.049      120
                        82       5   0.728      120
                        83      22   3.580      120
                        84      12   3.358      120
                        85      17   4.000      120
                        86      19   5.765      120
                        87       6   2.494      120
                        88       2   0.444      120
                        89       1   0.025      120
                        90       0   0.000      120
                        91       0   0.000      120
                        92       0   0.000      120
                        93       0   0.000      120
                        94       0   0.000      120
                        95       0   0.000      120
                        96       0   0.000      120
                        97       0   0.000      120
                        98       0   0.000      120
                        99       0   0.000      120
                       100       0   0.000      120
                       101       0   0.000      120
                       102       0   0.000      120
                       103       0   0.000      120
                       104       0   0.000      120
                       105       0   0.000      120
                       106       0   0.000      120
                       107       0   0.000      120

Total tracks in x-direction: 20000, in y-direction: 12960

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 1.22706e+08, per logic tile: 13898.0

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      2 112320
                                                      Y      2  69120
                                                      Y      3 128304
                                                              ------ -----------
                                             2     0.00211
                                             4    0.000825
                                            10    0.000139
                                            24     0.00502

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                      ----------
                                             2     0.00211
                                             4    0.000825
                                            10    0.000139
                                            24     0.00502

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2     0.00486
                                             3    0.000507
                                             4     0.00117
                                            16     0.00923

Segment occupancy by length: Length utilization
                             ------ -----------
                             L2         0.00316
                             L3        0.000507
                             L4        0.000952
                             L10        0.000139
                             L16         0.00923
                             L24         0.00502

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             H2    0     0.00211
                             H4    1    0.000825
                            H10    2    0.000139
                            H24    3     0.00502
                             V2    4     0.00486
                             V3    5    0.000507
                             V4    6     0.00117
                            V16    7     0.00923

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  8.9e-11:  3.2e-10)  1 (  1.0%) |**
[  3.2e-10:  5.4e-10)  4 (  4.1%) |**********
[  5.4e-10:  7.7e-10) 13 ( 13.4%) |*******************************
[  7.7e-10:    1e-09) 19 ( 19.6%) |**********************************************
[    1e-09:  1.2e-09) 20 ( 20.6%) |************************************************
[  1.2e-09:  1.5e-09) 20 ( 20.6%) |************************************************
[  1.5e-09:  1.7e-09) 11 ( 11.3%) |**************************
[  1.7e-09:  1.9e-09)  5 (  5.2%) |************
[  1.9e-09:  2.1e-09)  3 (  3.1%) |*******
[  2.1e-09:  2.4e-09)  1 (  1.0%) |**

Final critical path delay (least slack): 3.171 ns, Fmax: 315.358 MHz
Final setup Worst Negative Slack (sWNS): -3.171 ns
Final setup Total Negative Slack (sTNS): -214.532 ns

Final setup slack histogram:
[ -3.2e-09: -2.9e-09)  8 (  8.2%) |**************
[ -2.9e-09: -2.6e-09) 28 ( 28.9%) |************************************************
[ -2.6e-09: -2.2e-09) 23 ( 23.7%) |***************************************
[ -2.2e-09: -1.9e-09) 18 ( 18.6%) |*******************************
[ -1.9e-09: -1.6e-09)  7 (  7.2%) |************
[ -1.6e-09: -1.3e-09)  3 (  3.1%) |*****
[ -1.3e-09:   -1e-09)  2 (  2.1%) |***
[   -1e-09: -7.1e-10)  1 (  1.0%) |**
[ -7.1e-10:   -4e-10)  3 (  3.1%) |*****
[   -4e-10: -8.9e-11)  4 (  4.1%) |*******

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 1.1882e-05 sec
Full Max Req/Worst Slack updates 1 in 5.16e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.1581e-05 sec
Flow timing analysis took 0.0290329 seconds (0.026979 STA, 0.00205395 slack) (57 full updates: 47 setup, 0 hold, 10 combined).
VPR succeeded
The entire flow of VPR took 529.72 seconds (max_rss 1051.0 MiB)
Incr Slack updates 9 in 7.3387e-05 sec
Full Max Req/Worst Slack updates 4 in 2.056e-05 sec
Incr Max Req/Worst Slack updates 5 in 4.783e-05 sec
Incr Criticality updates 3 in 4.9262e-05 sec
Full Criticality updates 6 in 0.000147986 sec
