INFO-FLOW: Workspace /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer/solution1 opened at Wed Dec 11 16:33:37 -03 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     set_part xcvu9p-flgb2104-1-i 
Execute       ap_part_info -name xcvu9p-flgb2104-1-i -data single -quiet 
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcvu9p-flgb2104-1-i 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data resources 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-i'
Execute       ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.46 sec.
Execute     ap_part_info -data single -name xcvu9p-flgb2104-1-i 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data resources 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.61 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/out.gold.dat 
Execute     is_xip /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/out.gold.dat 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer_test.c 
Execute     is_xip /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer_test.c 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer.c 
Execute     is_xip /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer.c 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 10.08 sec.
Command ap_source done; error code: 1; 11.7 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer/solution1 opened at Wed Dec 11 16:35:08 -03 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     set_part xcvu9p-flgb2104-1-i 
Execute       ap_part_info -name xcvu9p-flgb2104-1-i -data single -quiet 
Command       ap_part_info done; 1.22 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcvu9p-flgb2104-1-i 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data resources 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-i'
Execute       ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.34 sec.
Execute     ap_part_info -data single -name xcvu9p-flgb2104-1-i 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data resources 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.48 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/out.gold.dat 
Execute     is_xip /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/out.gold.dat 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer_test.c 
Execute     is_xip /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer_test.c 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer.c 
Execute     is_xip /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer.c 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.69 sec.
Command ap_source done; 6.18 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer/solution1 opened at Wed Dec 11 16:36:17 -03 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     set_part xcvu9p-flgb2104-1-i 
Execute       ap_part_info -name xcvu9p-flgb2104-1-i -data single -quiet 
Command       ap_part_info done; 1.3 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcvu9p-flgb2104-1-i 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data resources 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-i'
Execute       ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.41 sec.
Execute     ap_part_info -data single -name xcvu9p-flgb2104-1-i 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data resources 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.55 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/out.gold.dat 
Execute     is_xip /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/out.gold.dat 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer_test.c 
Execute     is_xip /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer_test.c 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer.c 
Execute     is_xip /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer.c 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.2 sec.
Command ap_source done; error code: 1; 3.76 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer/solution1 opened at Wed Dec 11 16:37:44 -03 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     set_part xcvu9p-flgb2104-1-i 
Execute       ap_part_info -name xcvu9p-flgb2104-1-i -data single -quiet 
Command       ap_part_info done; 1.26 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcvu9p-flgb2104-1-i 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data resources 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-i'
Execute       ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.37 sec.
Execute     ap_part_info -data single -name xcvu9p-flgb2104-1-i 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data resources 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.51 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/out.gold.dat 
Execute     is_xip /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/out.gold.dat 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer_test.c 
Execute     is_xip /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer_test.c 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer.c 
Execute     is_xip /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer.c 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.04 sec.
Command ap_source done; 6.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer/solution1 opened at Wed Dec 11 17:09:52 -03 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     set_part xcvu9p-flgb2104-1-i 
Execute       ap_part_info -name xcvu9p-flgb2104-1-i -data single -quiet 
Command       ap_part_info done; 1.24 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcvu9p-flgb2104-1-i 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data resources 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-i'
Execute       ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.38 sec.
Execute     ap_part_info -data single -name xcvu9p-flgb2104-1-i 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data resources 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.52 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/out.gold.dat 
Execute     is_xip /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/out.gold.dat 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer_test.c 
Execute     is_xip /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer_test.c 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer.c 
Execute     is_xip /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab5_ulisses_buffer/sbuffer.c 
Execute     ap_part_info -name xcvu9p-flgb2104-1-i -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.24 sec.
Command ap_source done; 10.76 sec.
Execute cleanup_all 
