INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/new/bram_controller_addr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_controller_addr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ipshared/f44a/sources_1/new/housekeeping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ipshared/f44a/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_main_0_0/sim/design_1_main_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_main_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ipshared/8a7c/hdl/cccd_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cccd_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ipshared/8a7c/hdl/cccd_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cccd_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_cccd_0_0/sim/design_1_cccd_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cccd_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ipshared/d293/hdl/tdc_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdc_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ipshared/d293/src/dac_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ipshared/d293/src/data_recorder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ipshared/d293/src/trig_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trig_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ipshared/d293/hdl/tdc_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdc_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_tdc_0_1/sim/design_1_tdc_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_tdc_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_bram_controller_addr_0_0/sim/design_1_bram_controller_addr_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_bram_controller_addr_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_1_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_I4GRPB
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_HS4N6K
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HEP/Documents/universefactory/project/project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_util_ds_buf_1_0/util_ds_buf.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity util_ds_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_util_ds_buf_1_0/sim/design_1_util_ds_buf_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_util_ds_buf_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/HEP/Documents/universefactory/project/project.ip_user_files/bd/design_1/ip/design_1_util_ds_buf_0_0/sim/design_1_util_ds_buf_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_util_ds_buf_0_0
