; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_convolution_div_14(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %8 = shl i32 %7, 6, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = shl i32 %9, 2, !dbg !12
  %11 = and i32 %10, 60, !dbg !12
  %12 = lshr i32 %9, 4, !dbg !12
  %13 = and i32 %12, 7, !dbg !12
  %14 = or disjoint i32 %13, 8, !dbg !12
  %15 = or disjoint i32 %13, 16, !dbg !12
  %16 = or disjoint i32 %13, 24, !dbg !12
  %17 = or disjoint i32 %13, 32, !dbg !12
  %18 = or disjoint i32 %13, 40, !dbg !12
  %19 = or disjoint i32 %13, 48, !dbg !12
  %20 = or disjoint i32 %13, 56, !dbg !12
  %21 = or disjoint i32 %8, %11, !dbg !13
  %22 = or disjoint i32 %8, %13, !dbg !13
  %23 = or disjoint i32 %8, %14, !dbg !13
  %24 = or disjoint i32 %8, %15, !dbg !13
  %25 = or disjoint i32 %8, %16, !dbg !13
  %26 = or disjoint i32 %8, %17, !dbg !13
  %27 = or disjoint i32 %8, %18, !dbg !13
  %28 = or disjoint i32 %8, %19, !dbg !13
  %29 = or disjoint i32 %8, %20, !dbg !13
  %30 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !14
  %31 = shl i32 %30, 4, !dbg !15
  %32 = and i32 %9, 15, !dbg !16
  %33 = or disjoint i32 %31, %13, !dbg !17
  %34 = or disjoint i32 %31, %14, !dbg !17
  %35 = or disjoint i32 %31, %32, !dbg !17
  %36 = icmp slt i32 %33, 9, !dbg !18
  %37 = icmp slt i32 %34, 9, !dbg !18
  %38 = icmp slt i32 %35, 9, !dbg !18
  %.frozen = freeze i32 %21, !dbg !19
  %39 = sdiv i32 %.frozen, 64, !dbg !19
  %40 = mul i32 %39, 64, !dbg !20
  %.decomposed = sub i32 %.frozen, %40, !dbg !20
  %41 = shl i32 %33, 6, !dbg !21
  %42 = shl i32 %34, 6, !dbg !21
  %43 = mul i32 %39, 576, !dbg !22
  %44 = add i32 %43, %.decomposed, !dbg !23
  %45 = add i32 %44, %41, !dbg !24
  %46 = add i32 %44, %42, !dbg !24
  %47 = sext i32 %45 to i64, !dbg !25
  %48 = getelementptr float, ptr addrspace(1) %0, i64 %47, !dbg !25
  %49 = sext i32 %46 to i64, !dbg !25
  %50 = getelementptr float, ptr addrspace(1) %0, i64 %49, !dbg !25
  %51 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %48, i1 %36) #2, !dbg !26
  %52 = extractvalue { i32, i32, i32, i32 } %51, 0, !dbg !26
  %53 = extractvalue { i32, i32, i32, i32 } %51, 1, !dbg !26
  %54 = extractvalue { i32, i32, i32, i32 } %51, 2, !dbg !26
  %55 = extractvalue { i32, i32, i32, i32 } %51, 3, !dbg !26
  %56 = bitcast i32 %52 to float, !dbg !26
  %57 = bitcast i32 %53 to float, !dbg !26
  %58 = bitcast i32 %54 to float, !dbg !26
  %59 = bitcast i32 %55 to float, !dbg !26
  %60 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %50, i1 %37) #2, !dbg !26
  %61 = extractvalue { i32, i32, i32, i32 } %60, 0, !dbg !26
  %62 = extractvalue { i32, i32, i32, i32 } %60, 1, !dbg !26
  %63 = extractvalue { i32, i32, i32, i32 } %60, 2, !dbg !26
  %64 = extractvalue { i32, i32, i32, i32 } %60, 3, !dbg !26
  %65 = bitcast i32 %61 to float, !dbg !26
  %66 = bitcast i32 %62 to float, !dbg !26
  %67 = bitcast i32 %63 to float, !dbg !26
  %68 = bitcast i32 %64 to float, !dbg !26
  %69 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %1, i1 true) #2, !dbg !27
  %70 = bitcast i32 %69 to float, !dbg !27
  %71 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %56, float %70) #2, !dbg !28
  %72 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %57, float %70) #2, !dbg !28
  %73 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %58, float %70) #2, !dbg !28
  %74 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %59, float %70) #2, !dbg !28
  %75 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %65, float %70) #2, !dbg !28
  %76 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %66, float %70) #2, !dbg !28
  %77 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %67, float %70) #2, !dbg !28
  %78 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %68, float %70) #2, !dbg !28
  %79 = mul i32 %22, 9, !dbg !29
  %80 = mul i32 %23, 9, !dbg !29
  %81 = mul i32 %24, 9, !dbg !29
  %82 = mul i32 %25, 9, !dbg !29
  %83 = mul i32 %26, 9, !dbg !29
  %84 = mul i32 %27, 9, !dbg !29
  %85 = mul i32 %28, 9, !dbg !29
  %86 = mul i32 %29, 9, !dbg !29
  %87 = add i32 %35, %79, !dbg !30
  %88 = add i32 %35, %80, !dbg !30
  %89 = add i32 %35, %81, !dbg !30
  %90 = add i32 %35, %82, !dbg !30
  %91 = add i32 %35, %83, !dbg !30
  %92 = add i32 %35, %84, !dbg !30
  %93 = add i32 %35, %85, !dbg !30
  %94 = add i32 %35, %86, !dbg !30
  %95 = sext i32 %87 to i64, !dbg !31
  %96 = getelementptr float, ptr addrspace(1) %2, i64 %95, !dbg !31
  %97 = sext i32 %88 to i64, !dbg !31
  %98 = getelementptr float, ptr addrspace(1) %2, i64 %97, !dbg !31
  %99 = sext i32 %89 to i64, !dbg !31
  %100 = getelementptr float, ptr addrspace(1) %2, i64 %99, !dbg !31
  %101 = sext i32 %90 to i64, !dbg !31
  %102 = getelementptr float, ptr addrspace(1) %2, i64 %101, !dbg !31
  %103 = sext i32 %91 to i64, !dbg !31
  %104 = getelementptr float, ptr addrspace(1) %2, i64 %103, !dbg !31
  %105 = sext i32 %92 to i64, !dbg !31
  %106 = getelementptr float, ptr addrspace(1) %2, i64 %105, !dbg !31
  %107 = sext i32 %93 to i64, !dbg !31
  %108 = getelementptr float, ptr addrspace(1) %2, i64 %107, !dbg !31
  %109 = sext i32 %94 to i64, !dbg !31
  %110 = getelementptr float, ptr addrspace(1) %2, i64 %109, !dbg !31
  %111 = shl i32 %9, 6, !dbg !32
  %112 = and i32 %111, 960, !dbg !32
  %113 = or disjoint i32 %112, %13, !dbg !32
  %114 = and i32 %9, 127, !dbg !32
  %115 = lshr exact i32 %112, 4, !dbg !32
  %116 = add nuw nsw i32 %115, %113, !dbg !32
  %117 = zext nneg i32 %116 to i64, !dbg !32
  %118 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %117, !dbg !32
  %119 = bitcast float %71 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %118, <1 x i32> %119, i1 true) #2, !dbg !32
  %120 = or disjoint i32 %113, 16, !dbg !32
  %121 = lshr i32 %120, 4, !dbg !32
  %122 = add nuw nsw i32 %121, %120, !dbg !32
  %123 = zext nneg i32 %122 to i64, !dbg !32
  %124 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %123, !dbg !32
  %125 = bitcast float %72 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %124, <1 x i32> %125, i1 true) #2, !dbg !32
  %126 = or disjoint i32 %113, 32, !dbg !32
  %127 = lshr i32 %126, 4, !dbg !32
  %128 = add nuw nsw i32 %127, %126, !dbg !32
  %129 = zext nneg i32 %128 to i64, !dbg !32
  %130 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %129, !dbg !32
  %131 = bitcast float %73 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %130, <1 x i32> %131, i1 true) #2, !dbg !32
  %132 = or disjoint i32 %113, 48, !dbg !32
  %133 = lshr i32 %132, 4, !dbg !32
  %134 = add nuw nsw i32 %133, %132, !dbg !32
  %135 = zext nneg i32 %134 to i64, !dbg !32
  %136 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %135, !dbg !32
  %137 = bitcast float %74 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %136, <1 x i32> %137, i1 true) #2, !dbg !32
  %138 = or disjoint i32 %113, 8, !dbg !32
  %139 = add nuw nsw i32 %138, %115, !dbg !32
  %140 = zext nneg i32 %139 to i64, !dbg !32
  %141 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %140, !dbg !32
  %142 = bitcast float %75 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %141, <1 x i32> %142, i1 true) #2, !dbg !32
  %143 = or disjoint i32 %113, 24, !dbg !32
  %144 = lshr i32 %143, 4, !dbg !32
  %145 = add nuw nsw i32 %144, %143, !dbg !32
  %146 = zext nneg i32 %145 to i64, !dbg !32
  %147 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %146, !dbg !32
  %148 = bitcast float %76 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %147, <1 x i32> %148, i1 true) #2, !dbg !32
  %149 = or disjoint i32 %113, 40, !dbg !32
  %150 = lshr i32 %149, 4, !dbg !32
  %151 = add nuw nsw i32 %150, %149, !dbg !32
  %152 = zext nneg i32 %151 to i64, !dbg !32
  %153 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %152, !dbg !32
  %154 = bitcast float %77 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %153, <1 x i32> %154, i1 true) #2, !dbg !32
  %155 = or disjoint i32 %113, 56, !dbg !32
  %156 = lshr i32 %155, 4, !dbg !32
  %157 = add nuw nsw i32 %156, %155, !dbg !32
  %158 = zext nneg i32 %157 to i64, !dbg !32
  %159 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %158, !dbg !32
  %160 = bitcast float %78 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %159, <1 x i32> %160, i1 true) #2, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %161 = lshr i32 %114, 4, !dbg !32
  %162 = add nuw nsw i32 %161, %114, !dbg !32
  %163 = zext nneg i32 %162 to i64, !dbg !32
  %164 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %163, !dbg !32
  %165 = load i32, ptr addrspace(3) %164, align 4, !dbg !32
  %166 = or disjoint i32 %114, 128, !dbg !32
  %167 = lshr i32 %166, 4, !dbg !32
  %168 = add nuw nsw i32 %167, %166, !dbg !32
  %169 = zext nneg i32 %168 to i64, !dbg !32
  %170 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %169, !dbg !32
  %171 = load i32, ptr addrspace(3) %170, align 4, !dbg !32
  %172 = or disjoint i32 %114, 256, !dbg !32
  %173 = lshr i32 %172, 4, !dbg !32
  %174 = add nuw nsw i32 %173, %172, !dbg !32
  %175 = zext nneg i32 %174 to i64, !dbg !32
  %176 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %175, !dbg !32
  %177 = load i32, ptr addrspace(3) %176, align 4, !dbg !32
  %178 = or disjoint i32 %114, 384, !dbg !32
  %179 = lshr i32 %178, 4, !dbg !32
  %180 = add nuw nsw i32 %179, %178, !dbg !32
  %181 = zext nneg i32 %180 to i64, !dbg !32
  %182 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %181, !dbg !32
  %183 = load i32, ptr addrspace(3) %182, align 4, !dbg !32
  %184 = or disjoint i32 %114, 512, !dbg !32
  %185 = lshr i32 %184, 4, !dbg !32
  %186 = add nuw nsw i32 %185, %184, !dbg !32
  %187 = zext nneg i32 %186 to i64, !dbg !32
  %188 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %187, !dbg !32
  %189 = load i32, ptr addrspace(3) %188, align 4, !dbg !32
  %190 = or disjoint i32 %114, 640, !dbg !32
  %191 = lshr i32 %190, 4, !dbg !32
  %192 = add nuw nsw i32 %191, %190, !dbg !32
  %193 = zext nneg i32 %192 to i64, !dbg !32
  %194 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %193, !dbg !32
  %195 = load i32, ptr addrspace(3) %194, align 4, !dbg !32
  %196 = or disjoint i32 %114, 768, !dbg !32
  %197 = lshr i32 %196, 4, !dbg !32
  %198 = add nuw nsw i32 %197, %196, !dbg !32
  %199 = zext nneg i32 %198 to i64, !dbg !32
  %200 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %199, !dbg !32
  %201 = load i32, ptr addrspace(3) %200, align 4, !dbg !32
  %202 = or disjoint i32 %114, 896, !dbg !32
  %203 = lshr i32 %202, 4, !dbg !32
  %204 = add nuw nsw i32 %203, %202, !dbg !32
  %205 = zext nneg i32 %204 to i64, !dbg !32
  %206 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %205, !dbg !32
  %207 = load i32, ptr addrspace(3) %206, align 4, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %165, ptr addrspace(1) %96, i1 %38) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %171, ptr addrspace(1) %98, i1 %38) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %177, ptr addrspace(1) %100, i1 %38) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %183, ptr addrspace(1) %102, i1 %38) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %189, ptr addrspace(1) %104, i1 %38) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %195, ptr addrspace(1) %106, i1 %38) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %201, ptr addrspace(1) %108, i1 %38) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %207, ptr addrspace(1) %110, i1 %38) #2, !dbg !32
  %208 = getelementptr float, ptr addrspace(1) %3, i64 %47, !dbg !33
  %209 = getelementptr float, ptr addrspace(1) %3, i64 %49, !dbg !33
  %210 = bitcast float %71 to i32, !dbg !34
  %211 = bitcast float %72 to i32, !dbg !34
  %212 = bitcast float %73 to i32, !dbg !34
  %213 = bitcast float %74 to i32, !dbg !34
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %210, i32 %211, i32 %212, i32 %213, ptr addrspace(1) %208, i1 %36) #2, !dbg !34
  %214 = bitcast float %75 to i32, !dbg !34
  %215 = bitcast float %76 to i32, !dbg !34
  %216 = bitcast float %77 to i32, !dbg !34
  %217 = bitcast float %78 to i32, !dbg !34
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %214, i32 %215, i32 %216, i32 %217, ptr addrspace(1) %209, i1 %37) #2, !dbg !34
  ret void, !dbg !35
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "chsslsmfnk7untiqij46yeb3khg6ojo74arremstybswpavcmcwb.py", directory: "inductor_cache/hs")
!4 = !{ptr @triton_poi_fused_convolution_div_14, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_div_14, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_div_14", linkageName: "triton_poi_fused_convolution_div_14", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 44, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 30, column: 19, scope: !7)
!20 = !DILocation(line: 29, column: 19, scope: !7)
!21 = !DILocation(line: 32, column: 38, scope: !7)
!22 = !DILocation(line: 32, column: 47, scope: !7)
!23 = !DILocation(line: 32, column: 35, scope: !7)
!24 = !DILocation(line: 32, column: 43, scope: !7)
!25 = !DILocation(line: 32, column: 30, scope: !7)
!26 = !DILocation(line: 32, column: 52, scope: !7)
!27 = !DILocation(line: 33, column: 19, scope: !7)
!28 = !DILocation(line: 35, column: 18, scope: !7)
!29 = !DILocation(line: 36, column: 32, scope: !7)
!30 = !DILocation(line: 36, column: 30, scope: !7)
!31 = !DILocation(line: 36, column: 25, scope: !7)
!32 = !DILocation(line: 36, column: 43, scope: !7)
!33 = !DILocation(line: 37, column: 25, scope: !7)
!34 = !DILocation(line: 37, column: 53, scope: !7)
!35 = !DILocation(line: 37, column: 4, scope: !7)
