// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kp_502_7_kp_502_7,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200t-sbv484-2,HLS_INPUT_CLOCK=14.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=12.766000,HLS_SYN_LAT=71,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=10092,HLS_SYN_LUT=5801,HLS_VERSION=2021_2}" *)

module kp_502_7 (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        B_address0,
        B_ce0,
        B_q0,
        C_address0,
        C_ce0,
        C_q0,
        X1_address0,
        X1_ce0,
        X1_we0,
        X1_d0,
        X1_q0,
        X1_address1,
        X1_ce1,
        X1_we1,
        X1_d1,
        X1_q1,
        X2_address0,
        X2_ce0,
        X2_we0,
        X2_d0,
        X2_q0,
        X2_address1,
        X2_ce1,
        X2_we1,
        X2_d1,
        X2_q1,
        D_address0,
        D_ce0,
        D_we0,
        D_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [0:0] A_address0;
output   A_ce0;
input  [255:0] A_q0;
output  [0:0] B_address0;
output   B_ce0;
input  [255:0] B_q0;
output  [0:0] C_address0;
output   C_ce0;
input  [255:0] C_q0;
output  [0:0] X1_address0;
output   X1_ce0;
output   X1_we0;
output  [255:0] X1_d0;
input  [255:0] X1_q0;
output  [0:0] X1_address1;
output   X1_ce1;
output   X1_we1;
output  [255:0] X1_d1;
input  [255:0] X1_q1;
output  [0:0] X2_address0;
output   X2_ce0;
output   X2_we0;
output  [255:0] X2_d0;
input  [255:0] X2_q0;
output  [0:0] X2_address1;
output   X2_ce1;
output   X2_we1;
output  [255:0] X2_d1;
input  [255:0] X2_q1;
output  [0:0] D_address0;
output   D_ce0;
output   D_we0;
output  [255:0] D_d0;

reg ap_idle;
reg A_ce0;
reg B_ce0;
reg C_ce0;
reg[0:0] X1_address0;
reg X1_ce0;
reg X1_we0;
reg[255:0] X1_d0;
reg[0:0] X1_address1;
reg X1_ce1;
reg X1_we1;
reg[255:0] X1_d1;
reg[0:0] X2_address0;
reg X2_ce0;
reg X2_we0;
reg[255:0] X2_d0;
reg[0:0] X2_address1;
reg X2_ce1;
reg X2_we1;
reg[255:0] X2_d1;
reg D_ce0;
reg D_we0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_state24_pp0_stage3_iter5;
wire    ap_block_state28_pp0_stage3_iter6;
wire    ap_block_state32_pp0_stage3_iter7;
wire    ap_block_state36_pp0_stage3_iter8;
wire    ap_block_state40_pp0_stage3_iter9;
wire    ap_block_state44_pp0_stage3_iter10;
wire    ap_block_state48_pp0_stage3_iter11;
wire    ap_block_state52_pp0_stage3_iter12;
wire    ap_block_state56_pp0_stage3_iter13;
wire    ap_block_state60_pp0_stage3_iter14;
wire    ap_block_state64_pp0_stage3_iter15;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] tmp_reg_1039;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [255:0] reg_257;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_state26_pp0_stage1_iter6;
wire    ap_block_state30_pp0_stage1_iter7;
wire    ap_block_state34_pp0_stage1_iter8;
wire    ap_block_state38_pp0_stage1_iter9;
wire    ap_block_state42_pp0_stage1_iter10;
wire    ap_block_state46_pp0_stage1_iter11;
wire    ap_block_state50_pp0_stage1_iter12;
wire    ap_block_state54_pp0_stage1_iter13;
wire    ap_block_state58_pp0_stage1_iter14;
wire    ap_block_state62_pp0_stage1_iter15;
wire    ap_block_state66_pp0_stage1_iter16;
wire    ap_block_pp0_stage1_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
wire    ap_block_state25_pp0_stage0_iter6;
wire    ap_block_state29_pp0_stage0_iter7;
wire    ap_block_state33_pp0_stage0_iter8;
wire    ap_block_state37_pp0_stage0_iter9;
wire    ap_block_state41_pp0_stage0_iter10;
wire    ap_block_state45_pp0_stage0_iter11;
wire    ap_block_state49_pp0_stage0_iter12;
wire    ap_block_state53_pp0_stage0_iter13;
wire    ap_block_state57_pp0_stage0_iter14;
wire    ap_block_state61_pp0_stage0_iter15;
wire    ap_block_state65_pp0_stage0_iter16;
wire    ap_block_pp0_stage0_11001;
reg   [255:0] reg_262;
wire   [63:0] grp_fu_224_p2;
reg   [63:0] reg_267;
reg   [0:0] and_ln16_reg_1312;
reg   [0:0] and_ln16_reg_1312_pp0_iter13_reg;
reg   [0:0] and_ln21_reg_1323;
reg   [0:0] and_ln21_reg_1323_pp0_iter14_reg;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
wire    ap_block_state27_pp0_stage2_iter6;
wire    ap_block_state31_pp0_stage2_iter7;
wire    ap_block_state35_pp0_stage2_iter8;
wire    ap_block_state39_pp0_stage2_iter9;
wire    ap_block_state43_pp0_stage2_iter10;
wire    ap_block_state47_pp0_stage2_iter11;
wire    ap_block_state51_pp0_stage2_iter12;
wire    ap_block_state55_pp0_stage2_iter13;
wire    ap_block_state59_pp0_stage2_iter14;
wire    ap_block_state63_pp0_stage2_iter15;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] and_ln16_1_reg_1332;
reg   [0:0] and_ln16_1_reg_1332_pp0_iter14_reg;
reg   [0:0] and_ln21_1_reg_1347;
reg   [0:0] and_ln21_1_reg_1347_pp0_iter14_reg;
wire   [63:0] grp_fu_228_p2;
reg   [63:0] reg_271;
wire   [0:0] tmp_fu_283_p3;
reg   [0:0] tmp_reg_1039_pp0_iter1_reg;
reg   [0:0] tmp_reg_1039_pp0_iter2_reg;
reg   [0:0] tmp_reg_1039_pp0_iter3_reg;
reg   [0:0] tmp_reg_1039_pp0_iter4_reg;
reg   [0:0] tmp_reg_1039_pp0_iter5_reg;
reg   [0:0] tmp_reg_1039_pp0_iter6_reg;
reg   [0:0] tmp_reg_1039_pp0_iter7_reg;
reg   [0:0] tmp_reg_1039_pp0_iter8_reg;
reg   [0:0] tmp_reg_1039_pp0_iter9_reg;
reg   [0:0] tmp_reg_1039_pp0_iter10_reg;
reg   [0:0] tmp_reg_1039_pp0_iter11_reg;
reg   [0:0] tmp_reg_1039_pp0_iter12_reg;
reg   [0:0] tmp_reg_1039_pp0_iter13_reg;
reg   [0:0] tmp_reg_1039_pp0_iter14_reg;
reg   [0:0] tmp_reg_1039_pp0_iter15_reg;
wire   [63:0] zext_ln9_fu_299_p1;
reg   [63:0] zext_ln9_reg_1043;
wire   [63:0] trunc_ln9_fu_316_p1;
reg   [63:0] trunc_ln9_reg_1061;
reg   [63:0] trunc_ln9_reg_1061_pp0_iter1_reg;
reg   [63:0] trunc_ln9_reg_1061_pp0_iter2_reg;
reg   [63:0] trunc_ln9_reg_1061_pp0_iter3_reg;
reg   [63:0] trunc_ln9_reg_1061_pp0_iter4_reg;
wire   [63:0] trunc_ln10_fu_320_p1;
reg   [63:0] trunc_ln10_reg_1067;
reg   [63:0] tmp_8_reg_1072;
reg   [63:0] tmp_8_reg_1072_pp0_iter1_reg;
reg   [63:0] tmp_8_reg_1072_pp0_iter2_reg;
reg   [63:0] tmp_8_reg_1072_pp0_iter3_reg;
reg   [63:0] tmp_8_reg_1072_pp0_iter4_reg;
reg   [63:0] tmp_3_reg_1078;
reg   [63:0] tmp_17_reg_1083;
reg   [63:0] tmp_17_reg_1083_pp0_iter1_reg;
reg   [63:0] tmp_17_reg_1083_pp0_iter2_reg;
reg   [63:0] tmp_17_reg_1083_pp0_iter3_reg;
reg   [63:0] tmp_17_reg_1083_pp0_iter4_reg;
reg   [63:0] tmp_18_reg_1089;
reg   [63:0] tmp_26_reg_1094;
reg   [63:0] tmp_26_reg_1094_pp0_iter1_reg;
reg   [63:0] tmp_26_reg_1094_pp0_iter2_reg;
reg   [63:0] tmp_26_reg_1094_pp0_iter3_reg;
reg   [63:0] tmp_26_reg_1094_pp0_iter4_reg;
reg   [63:0] tmp_26_reg_1094_pp0_iter5_reg;
reg   [63:0] tmp_27_reg_1100;
wire   [63:0] temp_B_fu_384_p1;
reg   [63:0] temp_B_reg_1105;
reg   [63:0] temp_B_reg_1105_pp0_iter1_reg;
reg   [63:0] temp_B_reg_1105_pp0_iter2_reg;
reg   [63:0] temp_B_reg_1105_pp0_iter3_reg;
reg   [63:0] temp_B_reg_1105_pp0_iter4_reg;
reg   [63:0] temp_B_reg_1105_pp0_iter5_reg;
reg   [63:0] temp_B_reg_1105_pp0_iter6_reg;
reg   [63:0] temp_B_reg_1105_pp0_iter7_reg;
wire   [63:0] temp_A_fu_389_p1;
reg   [63:0] temp_A_reg_1112;
reg   [63:0] temp_A_reg_1112_pp0_iter1_reg;
reg   [63:0] temp_A_reg_1112_pp0_iter2_reg;
reg   [63:0] temp_A_reg_1112_pp0_iter3_reg;
wire   [63:0] temp_A_1_fu_393_p1;
reg   [63:0] temp_A_1_reg_1118;
reg   [63:0] temp_A_1_reg_1118_pp0_iter1_reg;
reg   [63:0] temp_A_1_reg_1118_pp0_iter2_reg;
reg   [63:0] temp_A_1_reg_1118_pp0_iter3_reg;
wire   [63:0] temp_A_2_fu_397_p1;
reg   [63:0] temp_A_2_reg_1124;
reg   [63:0] temp_A_2_reg_1124_pp0_iter1_reg;
reg   [63:0] temp_A_2_reg_1124_pp0_iter2_reg;
reg   [63:0] temp_A_2_reg_1124_pp0_iter3_reg;
wire   [63:0] temp_B_1_fu_401_p1;
reg   [63:0] temp_B_1_reg_1130;
wire    ap_block_pp0_stage3_11001;
reg   [63:0] temp_B_1_reg_1130_pp0_iter1_reg;
reg   [63:0] temp_B_1_reg_1130_pp0_iter2_reg;
reg   [63:0] temp_B_1_reg_1130_pp0_iter3_reg;
reg   [63:0] temp_B_1_reg_1130_pp0_iter4_reg;
reg   [63:0] temp_B_1_reg_1130_pp0_iter5_reg;
reg   [63:0] temp_B_1_reg_1130_pp0_iter6_reg;
reg   [63:0] temp_B_1_reg_1130_pp0_iter7_reg;
wire   [63:0] temp_B_2_fu_406_p1;
reg   [63:0] temp_B_2_reg_1137;
reg   [63:0] temp_B_2_reg_1137_pp0_iter1_reg;
reg   [63:0] temp_B_2_reg_1137_pp0_iter2_reg;
reg   [63:0] temp_B_2_reg_1137_pp0_iter3_reg;
reg   [63:0] temp_B_2_reg_1137_pp0_iter4_reg;
reg   [63:0] temp_B_2_reg_1137_pp0_iter5_reg;
reg   [63:0] temp_B_2_reg_1137_pp0_iter6_reg;
reg   [63:0] temp_B_2_reg_1137_pp0_iter7_reg;
reg   [63:0] temp_B_2_reg_1137_pp0_iter8_reg;
wire   [63:0] temp_A_3_fu_411_p1;
reg   [63:0] temp_A_3_reg_1144;
reg   [63:0] temp_A_3_reg_1144_pp0_iter1_reg;
reg   [63:0] temp_A_3_reg_1144_pp0_iter2_reg;
reg   [63:0] temp_A_3_reg_1144_pp0_iter3_reg;
reg   [63:0] temp_A_3_reg_1144_pp0_iter4_reg;
reg   [0:0] D_addr_reg_1155;
reg   [0:0] D_addr_reg_1155_pp0_iter2_reg;
reg   [0:0] D_addr_reg_1155_pp0_iter3_reg;
reg   [0:0] X1_addr_reg_1160;
reg   [0:0] X1_addr_reg_1160_pp0_iter2_reg;
reg   [0:0] X1_addr_reg_1160_pp0_iter3_reg;
reg   [0:0] X1_addr_reg_1160_pp0_iter4_reg;
reg   [0:0] X1_addr_reg_1160_pp0_iter5_reg;
reg   [0:0] X1_addr_reg_1160_pp0_iter6_reg;
reg   [0:0] X1_addr_reg_1160_pp0_iter7_reg;
reg   [0:0] X1_addr_reg_1160_pp0_iter8_reg;
reg   [0:0] X1_addr_reg_1160_pp0_iter9_reg;
reg   [0:0] X1_addr_reg_1160_pp0_iter10_reg;
reg   [0:0] X1_addr_reg_1160_pp0_iter11_reg;
reg   [0:0] X1_addr_reg_1160_pp0_iter12_reg;
reg   [0:0] X1_addr_reg_1160_pp0_iter13_reg;
reg   [0:0] X1_addr_reg_1160_pp0_iter14_reg;
reg   [0:0] X1_addr_reg_1160_pp0_iter15_reg;
reg   [0:0] X1_addr_reg_1160_pp0_iter16_reg;
reg   [0:0] X2_addr_reg_1166;
reg   [0:0] X2_addr_reg_1166_pp0_iter2_reg;
reg   [0:0] X2_addr_reg_1166_pp0_iter3_reg;
reg   [0:0] X2_addr_reg_1166_pp0_iter4_reg;
reg   [0:0] X2_addr_reg_1166_pp0_iter5_reg;
reg   [0:0] X2_addr_reg_1166_pp0_iter6_reg;
reg   [0:0] X2_addr_reg_1166_pp0_iter7_reg;
reg   [0:0] X2_addr_reg_1166_pp0_iter8_reg;
reg   [0:0] X2_addr_reg_1166_pp0_iter9_reg;
reg   [0:0] X2_addr_reg_1166_pp0_iter10_reg;
reg   [0:0] X2_addr_reg_1166_pp0_iter11_reg;
reg   [0:0] X2_addr_reg_1166_pp0_iter12_reg;
reg   [0:0] X2_addr_reg_1166_pp0_iter13_reg;
reg   [0:0] X2_addr_reg_1166_pp0_iter14_reg;
reg   [0:0] X2_addr_reg_1166_pp0_iter15_reg;
reg   [0:0] X2_addr_reg_1166_pp0_iter16_reg;
wire   [63:0] temp_B_3_fu_415_p1;
reg   [63:0] temp_B_3_reg_1172;
reg   [63:0] temp_B_3_reg_1172_pp0_iter2_reg;
reg   [63:0] temp_B_3_reg_1172_pp0_iter3_reg;
reg   [63:0] temp_B_3_reg_1172_pp0_iter4_reg;
reg   [63:0] temp_B_3_reg_1172_pp0_iter5_reg;
reg   [63:0] temp_B_3_reg_1172_pp0_iter6_reg;
reg   [63:0] temp_B_3_reg_1172_pp0_iter7_reg;
reg   [63:0] temp_B_3_reg_1172_pp0_iter8_reg;
reg   [63:0] temp_B_3_reg_1172_pp0_iter9_reg;
wire   [63:0] grp_fu_193_p2;
reg   [63:0] mul_reg_1179;
reg   [63:0] mul_reg_1179_pp0_iter2_reg;
wire   [63:0] grp_fu_197_p2;
reg   [63:0] mul3_reg_1184;
wire   [63:0] trunc_ln13_fu_420_p1;
reg   [63:0] trunc_ln13_reg_1189;
wire   [63:0] grp_fu_202_p2;
reg   [63:0] mul3_1_reg_1194;
reg   [63:0] tmp_10_reg_1199;
wire   [63:0] grp_fu_207_p2;
reg   [63:0] mul3_2_reg_1204;
reg   [63:0] tmp_19_reg_1209;
reg   [63:0] tmp_28_reg_1214;
wire   [63:0] bitcast_ln13_fu_454_p1;
reg   [63:0] mul_1_reg_1224;
reg   [63:0] mul_1_reg_1224_pp0_iter2_reg;
reg   [63:0] mul_2_reg_1229;
reg   [63:0] mul_2_reg_1229_pp0_iter2_reg;
reg   [63:0] mul3_3_reg_1234;
wire   [63:0] bitcast_ln13_2_fu_458_p1;
wire   [63:0] bitcast_ln13_4_fu_462_p1;
reg   [63:0] mul_3_reg_1249;
reg   [63:0] mul_3_reg_1249_pp0_iter2_reg;
wire   [63:0] bitcast_ln13_6_fu_466_p1;
wire   [63:0] grp_fu_212_p2;
reg   [63:0] mul6_reg_1259;
reg   [63:0] mul6_1_reg_1264;
reg   [63:0] mul6_2_reg_1269;
reg   [63:0] mul6_3_reg_1274;
wire   [63:0] grp_fu_181_p2;
reg   [63:0] x_assign_reg_1279;
reg   [63:0] x_assign_1_reg_1286;
wire   [63:0] grp_fu_185_p2;
reg   [63:0] x_assign_2_reg_1294;
wire   [63:0] bitcast_ln13_1_fu_470_p1;
reg   [63:0] bitcast_ln13_1_reg_1302;
wire   [0:0] or_ln16_fu_499_p2;
reg   [0:0] or_ln16_reg_1307;
wire   [0:0] grp_fu_247_p2;
reg   [0:0] and_ln16_reg_1312_pp0_iter4_reg;
reg   [0:0] and_ln16_reg_1312_pp0_iter5_reg;
reg   [0:0] and_ln16_reg_1312_pp0_iter6_reg;
reg   [0:0] and_ln16_reg_1312_pp0_iter7_reg;
reg   [0:0] and_ln16_reg_1312_pp0_iter8_reg;
reg   [0:0] and_ln16_reg_1312_pp0_iter9_reg;
reg   [0:0] and_ln16_reg_1312_pp0_iter10_reg;
reg   [0:0] and_ln16_reg_1312_pp0_iter11_reg;
reg   [0:0] and_ln16_reg_1312_pp0_iter12_reg;
reg   [63:0] x_assign_3_reg_1316;
reg   [0:0] and_ln21_reg_1323_pp0_iter5_reg;
reg   [0:0] and_ln21_reg_1323_pp0_iter6_reg;
reg   [0:0] and_ln21_reg_1323_pp0_iter7_reg;
reg   [0:0] and_ln21_reg_1323_pp0_iter8_reg;
reg   [0:0] and_ln21_reg_1323_pp0_iter9_reg;
reg   [0:0] and_ln21_reg_1323_pp0_iter10_reg;
reg   [0:0] and_ln21_reg_1323_pp0_iter11_reg;
reg   [0:0] and_ln21_reg_1323_pp0_iter12_reg;
reg   [0:0] and_ln21_reg_1323_pp0_iter13_reg;
wire   [0:0] or_ln16_1_fu_535_p2;
reg   [0:0] or_ln16_1_reg_1327;
wire   [0:0] and_ln16_1_fu_541_p2;
reg   [0:0] and_ln16_1_reg_1332_pp0_iter5_reg;
reg   [0:0] and_ln16_1_reg_1332_pp0_iter6_reg;
reg   [0:0] and_ln16_1_reg_1332_pp0_iter7_reg;
reg   [0:0] and_ln16_1_reg_1332_pp0_iter8_reg;
reg   [0:0] and_ln16_1_reg_1332_pp0_iter9_reg;
reg   [0:0] and_ln16_1_reg_1332_pp0_iter10_reg;
reg   [0:0] and_ln16_1_reg_1332_pp0_iter11_reg;
reg   [0:0] and_ln16_1_reg_1332_pp0_iter12_reg;
reg   [0:0] and_ln16_1_reg_1332_pp0_iter13_reg;
wire   [0:0] or_ln16_2_fu_576_p2;
reg   [0:0] or_ln16_2_reg_1336;
wire   [0:0] or_ln16_3_fu_623_p2;
reg   [0:0] or_ln16_3_reg_1342;
wire   [0:0] and_ln21_1_fu_629_p2;
reg   [0:0] and_ln21_1_reg_1347_pp0_iter5_reg;
reg   [0:0] and_ln21_1_reg_1347_pp0_iter6_reg;
reg   [0:0] and_ln21_1_reg_1347_pp0_iter7_reg;
reg   [0:0] and_ln21_1_reg_1347_pp0_iter8_reg;
reg   [0:0] and_ln21_1_reg_1347_pp0_iter9_reg;
reg   [0:0] and_ln21_1_reg_1347_pp0_iter10_reg;
reg   [0:0] and_ln21_1_reg_1347_pp0_iter11_reg;
reg   [0:0] and_ln21_1_reg_1347_pp0_iter12_reg;
reg   [0:0] and_ln21_1_reg_1347_pp0_iter13_reg;
wire   [0:0] and_ln16_2_fu_634_p2;
reg   [0:0] and_ln16_2_reg_1351;
reg   [0:0] and_ln16_2_reg_1351_pp0_iter5_reg;
reg   [0:0] and_ln16_2_reg_1351_pp0_iter6_reg;
reg   [0:0] and_ln16_2_reg_1351_pp0_iter7_reg;
reg   [0:0] and_ln16_2_reg_1351_pp0_iter8_reg;
reg   [0:0] and_ln16_2_reg_1351_pp0_iter9_reg;
reg   [0:0] and_ln16_2_reg_1351_pp0_iter10_reg;
reg   [0:0] and_ln16_2_reg_1351_pp0_iter11_reg;
reg   [0:0] and_ln16_2_reg_1351_pp0_iter12_reg;
reg   [0:0] and_ln16_2_reg_1351_pp0_iter13_reg;
reg   [0:0] and_ln16_2_reg_1351_pp0_iter14_reg;
reg   [0:0] and_ln16_2_reg_1351_pp0_iter15_reg;
wire   [0:0] and_ln21_2_fu_639_p2;
reg   [0:0] and_ln21_2_reg_1355;
reg   [0:0] and_ln21_2_reg_1355_pp0_iter5_reg;
reg   [0:0] and_ln21_2_reg_1355_pp0_iter6_reg;
reg   [0:0] and_ln21_2_reg_1355_pp0_iter7_reg;
reg   [0:0] and_ln21_2_reg_1355_pp0_iter8_reg;
reg   [0:0] and_ln21_2_reg_1355_pp0_iter9_reg;
reg   [0:0] and_ln21_2_reg_1355_pp0_iter10_reg;
reg   [0:0] and_ln21_2_reg_1355_pp0_iter11_reg;
reg   [0:0] and_ln21_2_reg_1355_pp0_iter12_reg;
reg   [0:0] and_ln21_2_reg_1355_pp0_iter13_reg;
reg   [0:0] and_ln21_2_reg_1355_pp0_iter14_reg;
wire   [0:0] grp_fu_252_p2;
reg   [0:0] and_ln16_3_reg_1359;
reg   [0:0] and_ln16_3_reg_1359_pp0_iter5_reg;
reg   [0:0] and_ln16_3_reg_1359_pp0_iter6_reg;
reg   [0:0] and_ln16_3_reg_1359_pp0_iter7_reg;
reg   [0:0] and_ln16_3_reg_1359_pp0_iter8_reg;
reg   [0:0] and_ln16_3_reg_1359_pp0_iter9_reg;
reg   [0:0] and_ln16_3_reg_1359_pp0_iter10_reg;
reg   [0:0] and_ln16_3_reg_1359_pp0_iter11_reg;
reg   [0:0] and_ln16_3_reg_1359_pp0_iter12_reg;
reg   [0:0] and_ln16_3_reg_1359_pp0_iter13_reg;
reg   [0:0] and_ln16_3_reg_1359_pp0_iter14_reg;
reg   [0:0] and_ln16_3_reg_1359_pp0_iter15_reg;
wire   [63:0] bitcast_ln23_4_fu_649_p1;
reg   [63:0] bitcast_ln23_4_reg_1363;
reg   [63:0] bitcast_ln23_4_reg_1363_pp0_iter5_reg;
reg   [63:0] bitcast_ln23_4_reg_1363_pp0_iter6_reg;
reg   [63:0] bitcast_ln23_4_reg_1363_pp0_iter7_reg;
reg   [63:0] mul1_reg_1369;
reg   [63:0] mul1_reg_1369_pp0_iter5_reg;
reg   [63:0] mul1_reg_1369_pp0_iter6_reg;
reg   [63:0] mul1_reg_1369_pp0_iter7_reg;
reg   [63:0] mul1_reg_1369_pp0_iter8_reg;
wire   [63:0] bitcast_ln32_4_fu_658_p1;
reg   [63:0] bitcast_ln32_4_reg_1376;
reg   [63:0] bitcast_ln32_4_reg_1376_pp0_iter5_reg;
reg   [63:0] bitcast_ln32_4_reg_1376_pp0_iter6_reg;
reg   [63:0] bitcast_ln32_4_reg_1376_pp0_iter7_reg;
reg   [63:0] mul33_1_reg_1382;
reg   [63:0] mul33_1_reg_1382_pp0_iter5_reg;
reg   [63:0] mul33_1_reg_1382_pp0_iter6_reg;
reg   [63:0] mul33_1_reg_1382_pp0_iter7_reg;
reg   [63:0] mul33_1_reg_1382_pp0_iter8_reg;
reg   [0:0] and_ln21_3_reg_1388;
reg   [0:0] and_ln21_3_reg_1388_pp0_iter5_reg;
reg   [0:0] and_ln21_3_reg_1388_pp0_iter6_reg;
reg   [0:0] and_ln21_3_reg_1388_pp0_iter7_reg;
reg   [0:0] and_ln21_3_reg_1388_pp0_iter8_reg;
reg   [0:0] and_ln21_3_reg_1388_pp0_iter9_reg;
reg   [0:0] and_ln21_3_reg_1388_pp0_iter10_reg;
reg   [0:0] and_ln21_3_reg_1388_pp0_iter11_reg;
reg   [0:0] and_ln21_3_reg_1388_pp0_iter12_reg;
reg   [0:0] and_ln21_3_reg_1388_pp0_iter13_reg;
reg   [0:0] and_ln21_3_reg_1388_pp0_iter14_reg;
reg   [0:0] and_ln21_3_reg_1388_pp0_iter15_reg;
wire   [63:0] bitcast_ln32_5_fu_667_p1;
reg   [63:0] bitcast_ln32_5_reg_1392;
reg   [63:0] bitcast_ln32_5_reg_1392_pp0_iter6_reg;
reg   [63:0] bitcast_ln32_5_reg_1392_pp0_iter7_reg;
reg   [63:0] bitcast_ln32_5_reg_1392_pp0_iter8_reg;
reg   [63:0] mul33_2_reg_1398;
reg   [63:0] mul33_2_reg_1398_pp0_iter6_reg;
reg   [63:0] mul33_2_reg_1398_pp0_iter7_reg;
reg   [63:0] mul33_2_reg_1398_pp0_iter8_reg;
reg   [63:0] mul33_2_reg_1398_pp0_iter9_reg;
wire   [63:0] bitcast_ln32_6_fu_676_p1;
reg   [63:0] bitcast_ln32_6_reg_1404;
reg   [63:0] bitcast_ln32_6_reg_1404_pp0_iter6_reg;
reg   [63:0] bitcast_ln32_6_reg_1404_pp0_iter7_reg;
reg   [63:0] bitcast_ln32_6_reg_1404_pp0_iter8_reg;
reg   [63:0] mul33_3_reg_1410;
reg   [63:0] mul33_3_reg_1410_pp0_iter6_reg;
reg   [63:0] mul33_3_reg_1410_pp0_iter7_reg;
reg   [63:0] mul33_3_reg_1410_pp0_iter8_reg;
reg   [63:0] mul33_3_reg_1410_pp0_iter9_reg;
wire   [63:0] grp_fu_242_p2;
reg   [63:0] temp_D_reg_1417;
reg   [63:0] temp_D_1_reg_1423;
reg   [63:0] temp_D_2_reg_1429;
reg   [63:0] temp_D_3_reg_1435;
reg   [63:0] sub_reg_1441;
reg   [63:0] add_reg_1446;
reg   [63:0] sub32_1_reg_1451;
wire   [63:0] grp_fu_189_p2;
reg   [63:0] add_1_reg_1456;
reg   [63:0] sub32_2_reg_1461;
reg   [63:0] add_2_reg_1466;
reg   [63:0] sub32_3_reg_1471;
wire   [63:0] grp_fu_220_p2;
reg   [63:0] div_reg_1476;
reg   [63:0] div_reg_1476_pp0_iter11_reg;
reg   [63:0] div_reg_1476_pp0_iter12_reg;
reg   [63:0] div_reg_1476_pp0_iter13_reg;
reg   [63:0] div_reg_1476_pp0_iter14_reg;
reg   [63:0] div_1_reg_1481;
reg   [63:0] div_1_reg_1481_pp0_iter11_reg;
reg   [63:0] div_1_reg_1481_pp0_iter12_reg;
reg   [63:0] div_1_reg_1481_pp0_iter13_reg;
reg   [63:0] div_1_reg_1481_pp0_iter14_reg;
reg   [63:0] add_3_reg_1486;
reg   [63:0] div_2_reg_1491;
reg   [63:0] div_2_reg_1491_pp0_iter11_reg;
reg   [63:0] div_2_reg_1491_pp0_iter12_reg;
reg   [63:0] div_2_reg_1491_pp0_iter13_reg;
reg   [63:0] div_2_reg_1491_pp0_iter14_reg;
reg   [63:0] div_2_reg_1491_pp0_iter15_reg;
reg   [63:0] div_3_reg_1496;
reg   [63:0] div_3_reg_1496_pp0_iter12_reg;
reg   [63:0] div_3_reg_1496_pp0_iter13_reg;
reg   [63:0] div_3_reg_1496_pp0_iter14_reg;
reg   [63:0] div_3_reg_1496_pp0_iter15_reg;
reg   [63:0] div34_2_reg_1501;
reg   [63:0] div39_2_reg_1506;
reg   [63:0] div34_3_reg_1511;
reg   [63:0] div39_3_reg_1516;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage0;
reg   [3:0] i_fu_94;
wire   [3:0] add_ln8_fu_305_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i_1;
wire   [255:0] tmp_9_fu_684_p5;
wire    ap_block_pp0_stage2;
wire   [255:0] tmp_6_fu_717_p5;
wire   [255:0] tmp_4_fu_743_p5;
wire    ap_block_pp0_stage3;
wire   [255:0] tmp_15_fu_773_p5;
wire   [255:0] tmp_13_fu_806_p5;
wire   [255:0] tmp_11_fu_832_p5;
wire    ap_block_pp0_stage1;
wire   [255:0] tmp_24_fu_861_p5;
wire   [255:0] tmp_22_fu_893_p5;
wire   [255:0] tmp_20_fu_919_p5;
wire   [255:0] tmp_33_fu_948_p5;
wire   [255:0] tmp_31_fu_980_p5;
wire   [255:0] tmp_29_fu_1006_p5;
wire   [255:0] tmp_s_fu_701_p5;
wire   [255:0] tmp_7_fu_730_p5;
wire   [255:0] tmp_5_fu_756_p5;
wire   [255:0] tmp_16_fu_790_p5;
wire   [255:0] tmp_14_fu_819_p5;
wire   [255:0] tmp_12_fu_845_p5;
wire   [255:0] tmp_25_fu_877_p5;
wire   [255:0] tmp_23_fu_906_p5;
wire   [255:0] tmp_21_fu_932_p5;
wire   [255:0] tmp_34_fu_964_p5;
wire   [255:0] tmp_32_fu_993_p5;
wire   [255:0] tmp_30_fu_1019_p5;
reg   [63:0] grp_fu_181_p0;
reg   [63:0] grp_fu_181_p1;
reg   [63:0] grp_fu_185_p0;
reg   [63:0] grp_fu_185_p1;
reg   [63:0] grp_fu_189_p0;
reg   [63:0] grp_fu_189_p1;
reg   [63:0] grp_fu_193_p0;
reg   [63:0] grp_fu_193_p1;
reg   [63:0] grp_fu_197_p0;
reg   [63:0] grp_fu_197_p1;
reg   [63:0] grp_fu_202_p0;
reg   [63:0] grp_fu_202_p1;
reg   [63:0] grp_fu_207_p0;
reg   [63:0] grp_fu_207_p1;
reg   [63:0] grp_fu_212_p0;
reg   [63:0] grp_fu_212_p1;
reg   [63:0] grp_fu_220_p0;
reg   [63:0] grp_fu_220_p1;
reg   [63:0] grp_fu_224_p0;
reg   [63:0] grp_fu_224_p1;
reg   [63:0] grp_fu_228_p0;
reg   [63:0] grp_fu_228_p1;
reg   [63:0] grp_fu_232_p0;
reg   [63:0] grp_fu_237_p0;
reg   [63:0] grp_fu_242_p1;
reg   [0:0] grp_fu_247_p0;
wire   [0:0] grp_fu_232_p2;
wire   [0:0] grp_fu_237_p2;
wire   [0:0] tmp_1_fu_291_p3;
wire   [10:0] tmp_2_fu_473_p4;
wire   [51:0] trunc_ln16_fu_483_p1;
wire   [0:0] icmp_ln16_1_fu_493_p2;
wire   [0:0] icmp_ln16_fu_487_p2;
wire   [63:0] bitcast_ln13_3_fu_506_p1;
wire   [10:0] tmp_37_fu_509_p4;
wire   [51:0] trunc_ln16_1_fu_519_p1;
wire   [0:0] icmp_ln16_3_fu_529_p2;
wire   [0:0] icmp_ln16_2_fu_523_p2;
wire   [63:0] bitcast_ln13_5_fu_547_p1;
wire   [10:0] tmp_40_fu_550_p4;
wire   [51:0] trunc_ln16_2_fu_560_p1;
wire   [0:0] icmp_ln16_5_fu_570_p2;
wire   [0:0] icmp_ln16_4_fu_564_p2;
wire   [63:0] bitcast_ln13_7_fu_582_p1;
wire   [10:0] tmp_43_fu_597_p4;
wire   [51:0] trunc_ln16_3_fu_607_p1;
wire   [0:0] icmp_ln16_7_fu_617_p2;
wire   [0:0] icmp_ln16_6_fu_611_p2;
wire   [63:0] xor_ln23_fu_644_p2;
wire   [63:0] xor_ln32_fu_653_p2;
wire   [63:0] xor_ln32_1_fu_662_p2;
wire   [63:0] xor_ln32_2_fu_671_p2;
wire   [63:0] bitcast_ln32_fu_680_p1;
wire   [63:0] bitcast_ln33_fu_697_p1;
wire   [63:0] bitcast_ln23_fu_714_p1;
wire   [63:0] bitcast_ln32_1_fu_769_p1;
wire   [63:0] bitcast_ln33_1_fu_786_p1;
wire   [63:0] bitcast_ln23_1_fu_803_p1;
wire   [63:0] bitcast_ln32_2_fu_858_p1;
wire   [63:0] bitcast_ln33_2_fu_874_p1;
wire   [63:0] bitcast_ln23_2_fu_890_p1;
wire   [63:0] bitcast_ln32_3_fu_945_p1;
wire   [63:0] bitcast_ln33_3_fu_961_p1;
wire   [63:0] bitcast_ln23_3_fu_977_p1;
reg   [4:0] grp_fu_232_opcode;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
reg   [4:0] grp_fu_237_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter15_stage1;
reg    ap_idle_pp0_0to14;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to16;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1717;
reg    ap_condition_1722;
reg    ap_condition_1726;
reg    ap_condition_1731;
reg    ap_condition_1736;
reg    ap_condition_1740;
reg    ap_condition_972;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kp_502_7_dsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_4_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_181_p0),
    .din1(grp_fu_181_p1),
    .ce(1'b1),
    .dout(grp_fu_181_p2)
);

kp_502_7_dsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_4_full_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_185_p0),
    .din1(grp_fu_185_p1),
    .ce(1'b1),
    .dout(grp_fu_185_p2)
);

kp_502_7_dsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_4_full_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_189_p0),
    .din1(grp_fu_189_p1),
    .ce(1'b1),
    .dout(grp_fu_189_p2)
);

kp_502_7_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_193_p0),
    .din1(grp_fu_193_p1),
    .ce(1'b1),
    .dout(grp_fu_193_p2)
);

kp_502_7_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_197_p0),
    .din1(grp_fu_197_p1),
    .ce(1'b1),
    .dout(grp_fu_197_p2)
);

kp_502_7_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_202_p0),
    .din1(grp_fu_202_p1),
    .ce(1'b1),
    .dout(grp_fu_202_p2)
);

kp_502_7_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_207_p0),
    .din1(grp_fu_207_p1),
    .ce(1'b1),
    .dout(grp_fu_207_p2)
);

kp_502_7_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_212_p0),
    .din1(grp_fu_212_p1),
    .ce(1'b1),
    .dout(grp_fu_212_p2)
);

kp_502_7_ddiv_64ns_64ns_64_21_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 21 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_21_no_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_220_p0),
    .din1(grp_fu_220_p1),
    .ce(1'b1),
    .dout(grp_fu_220_p2)
);

kp_502_7_ddiv_64ns_64ns_64_21_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 21 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_21_no_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_224_p0),
    .din1(grp_fu_224_p1),
    .ce(1'b1),
    .dout(grp_fu_224_p2)
);

kp_502_7_ddiv_64ns_64ns_64_21_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 21 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_21_no_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_228_p0),
    .din1(grp_fu_228_p1),
    .ce(1'b1),
    .dout(grp_fu_228_p2)
);

kp_502_7_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_232_p0),
    .din1(64'd0),
    .ce(1'b1),
    .opcode(grp_fu_232_opcode),
    .dout(grp_fu_232_p2)
);

kp_502_7_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_237_p0),
    .din1(64'd0),
    .ce(1'b1),
    .opcode(grp_fu_237_opcode),
    .dout(grp_fu_237_p2)
);

kp_502_7_dsqrt_64ns_64ns_64_17_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsqrt_64ns_64ns_64_17_no_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd0),
    .din1(grp_fu_242_p1),
    .ce(1'b1),
    .dout(grp_fu_242_p2)
);

kp_502_7_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(1'b1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter16 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter15_stage1) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter15_stage1) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter15_stage1) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter15_stage1) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter15_stage1) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter15_stage1) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter15_stage1) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter15_stage1) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter15_stage1) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter15_stage1) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter15_stage1) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter15_stage1) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter15_stage1) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter15_stage1) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter15_stage1) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_972)) begin
        if ((tmp_fu_283_p3 == 1'd0)) begin
            i_fu_94 <= add_ln8_fu_305_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_94 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reg_257 <= X1_q0;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        reg_257 <= X1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reg_262 <= X2_q0;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        reg_262 <= X2_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        D_addr_reg_1155 <= zext_ln9_reg_1043;
        D_addr_reg_1155_pp0_iter2_reg <= D_addr_reg_1155;
        D_addr_reg_1155_pp0_iter3_reg <= D_addr_reg_1155_pp0_iter2_reg;
        X1_addr_reg_1160 <= zext_ln9_reg_1043;
        X1_addr_reg_1160_pp0_iter10_reg <= X1_addr_reg_1160_pp0_iter9_reg;
        X1_addr_reg_1160_pp0_iter11_reg <= X1_addr_reg_1160_pp0_iter10_reg;
        X1_addr_reg_1160_pp0_iter12_reg <= X1_addr_reg_1160_pp0_iter11_reg;
        X1_addr_reg_1160_pp0_iter13_reg <= X1_addr_reg_1160_pp0_iter12_reg;
        X1_addr_reg_1160_pp0_iter14_reg <= X1_addr_reg_1160_pp0_iter13_reg;
        X1_addr_reg_1160_pp0_iter15_reg <= X1_addr_reg_1160_pp0_iter14_reg;
        X1_addr_reg_1160_pp0_iter16_reg <= X1_addr_reg_1160_pp0_iter15_reg;
        X1_addr_reg_1160_pp0_iter2_reg <= X1_addr_reg_1160;
        X1_addr_reg_1160_pp0_iter3_reg <= X1_addr_reg_1160_pp0_iter2_reg;
        X1_addr_reg_1160_pp0_iter4_reg <= X1_addr_reg_1160_pp0_iter3_reg;
        X1_addr_reg_1160_pp0_iter5_reg <= X1_addr_reg_1160_pp0_iter4_reg;
        X1_addr_reg_1160_pp0_iter6_reg <= X1_addr_reg_1160_pp0_iter5_reg;
        X1_addr_reg_1160_pp0_iter7_reg <= X1_addr_reg_1160_pp0_iter6_reg;
        X1_addr_reg_1160_pp0_iter8_reg <= X1_addr_reg_1160_pp0_iter7_reg;
        X1_addr_reg_1160_pp0_iter9_reg <= X1_addr_reg_1160_pp0_iter8_reg;
        X2_addr_reg_1166 <= zext_ln9_reg_1043;
        X2_addr_reg_1166_pp0_iter10_reg <= X2_addr_reg_1166_pp0_iter9_reg;
        X2_addr_reg_1166_pp0_iter11_reg <= X2_addr_reg_1166_pp0_iter10_reg;
        X2_addr_reg_1166_pp0_iter12_reg <= X2_addr_reg_1166_pp0_iter11_reg;
        X2_addr_reg_1166_pp0_iter13_reg <= X2_addr_reg_1166_pp0_iter12_reg;
        X2_addr_reg_1166_pp0_iter14_reg <= X2_addr_reg_1166_pp0_iter13_reg;
        X2_addr_reg_1166_pp0_iter15_reg <= X2_addr_reg_1166_pp0_iter14_reg;
        X2_addr_reg_1166_pp0_iter16_reg <= X2_addr_reg_1166_pp0_iter15_reg;
        X2_addr_reg_1166_pp0_iter2_reg <= X2_addr_reg_1166;
        X2_addr_reg_1166_pp0_iter3_reg <= X2_addr_reg_1166_pp0_iter2_reg;
        X2_addr_reg_1166_pp0_iter4_reg <= X2_addr_reg_1166_pp0_iter3_reg;
        X2_addr_reg_1166_pp0_iter5_reg <= X2_addr_reg_1166_pp0_iter4_reg;
        X2_addr_reg_1166_pp0_iter6_reg <= X2_addr_reg_1166_pp0_iter5_reg;
        X2_addr_reg_1166_pp0_iter7_reg <= X2_addr_reg_1166_pp0_iter6_reg;
        X2_addr_reg_1166_pp0_iter8_reg <= X2_addr_reg_1166_pp0_iter7_reg;
        X2_addr_reg_1166_pp0_iter9_reg <= X2_addr_reg_1166_pp0_iter8_reg;
        and_ln16_1_reg_1332 <= and_ln16_1_fu_541_p2;
        and_ln16_1_reg_1332_pp0_iter10_reg <= and_ln16_1_reg_1332_pp0_iter9_reg;
        and_ln16_1_reg_1332_pp0_iter11_reg <= and_ln16_1_reg_1332_pp0_iter10_reg;
        and_ln16_1_reg_1332_pp0_iter12_reg <= and_ln16_1_reg_1332_pp0_iter11_reg;
        and_ln16_1_reg_1332_pp0_iter13_reg <= and_ln16_1_reg_1332_pp0_iter12_reg;
        and_ln16_1_reg_1332_pp0_iter14_reg <= and_ln16_1_reg_1332_pp0_iter13_reg;
        and_ln16_1_reg_1332_pp0_iter5_reg <= and_ln16_1_reg_1332;
        and_ln16_1_reg_1332_pp0_iter6_reg <= and_ln16_1_reg_1332_pp0_iter5_reg;
        and_ln16_1_reg_1332_pp0_iter7_reg <= and_ln16_1_reg_1332_pp0_iter6_reg;
        and_ln16_1_reg_1332_pp0_iter8_reg <= and_ln16_1_reg_1332_pp0_iter7_reg;
        and_ln16_1_reg_1332_pp0_iter9_reg <= and_ln16_1_reg_1332_pp0_iter8_reg;
        and_ln21_reg_1323_pp0_iter10_reg <= and_ln21_reg_1323_pp0_iter9_reg;
        and_ln21_reg_1323_pp0_iter11_reg <= and_ln21_reg_1323_pp0_iter10_reg;
        and_ln21_reg_1323_pp0_iter12_reg <= and_ln21_reg_1323_pp0_iter11_reg;
        and_ln21_reg_1323_pp0_iter13_reg <= and_ln21_reg_1323_pp0_iter12_reg;
        and_ln21_reg_1323_pp0_iter14_reg <= and_ln21_reg_1323_pp0_iter13_reg;
        and_ln21_reg_1323_pp0_iter5_reg <= and_ln21_reg_1323;
        and_ln21_reg_1323_pp0_iter6_reg <= and_ln21_reg_1323_pp0_iter5_reg;
        and_ln21_reg_1323_pp0_iter7_reg <= and_ln21_reg_1323_pp0_iter6_reg;
        and_ln21_reg_1323_pp0_iter8_reg <= and_ln21_reg_1323_pp0_iter7_reg;
        and_ln21_reg_1323_pp0_iter9_reg <= and_ln21_reg_1323_pp0_iter8_reg;
        bitcast_ln32_5_reg_1392_pp0_iter6_reg <= bitcast_ln32_5_reg_1392;
        bitcast_ln32_5_reg_1392_pp0_iter7_reg <= bitcast_ln32_5_reg_1392_pp0_iter6_reg;
        bitcast_ln32_5_reg_1392_pp0_iter8_reg <= bitcast_ln32_5_reg_1392_pp0_iter7_reg;
        div_1_reg_1481_pp0_iter11_reg <= div_1_reg_1481;
        div_1_reg_1481_pp0_iter12_reg <= div_1_reg_1481_pp0_iter11_reg;
        div_1_reg_1481_pp0_iter13_reg <= div_1_reg_1481_pp0_iter12_reg;
        div_1_reg_1481_pp0_iter14_reg <= div_1_reg_1481_pp0_iter13_reg;
        div_reg_1476_pp0_iter11_reg <= div_reg_1476;
        div_reg_1476_pp0_iter12_reg <= div_reg_1476_pp0_iter11_reg;
        div_reg_1476_pp0_iter13_reg <= div_reg_1476_pp0_iter12_reg;
        div_reg_1476_pp0_iter14_reg <= div_reg_1476_pp0_iter13_reg;
        mul33_2_reg_1398_pp0_iter6_reg <= mul33_2_reg_1398;
        mul33_2_reg_1398_pp0_iter7_reg <= mul33_2_reg_1398_pp0_iter6_reg;
        mul33_2_reg_1398_pp0_iter8_reg <= mul33_2_reg_1398_pp0_iter7_reg;
        mul33_2_reg_1398_pp0_iter9_reg <= mul33_2_reg_1398_pp0_iter8_reg;
        or_ln16_1_reg_1327 <= or_ln16_1_fu_535_p2;
        or_ln16_2_reg_1336 <= or_ln16_2_fu_576_p2;
        or_ln16_3_reg_1342 <= or_ln16_3_fu_623_p2;
        temp_B_3_reg_1172 <= temp_B_3_fu_415_p1;
        temp_B_3_reg_1172_pp0_iter2_reg <= temp_B_3_reg_1172;
        temp_B_3_reg_1172_pp0_iter3_reg <= temp_B_3_reg_1172_pp0_iter2_reg;
        temp_B_3_reg_1172_pp0_iter4_reg <= temp_B_3_reg_1172_pp0_iter3_reg;
        temp_B_3_reg_1172_pp0_iter5_reg <= temp_B_3_reg_1172_pp0_iter4_reg;
        temp_B_3_reg_1172_pp0_iter6_reg <= temp_B_3_reg_1172_pp0_iter5_reg;
        temp_B_3_reg_1172_pp0_iter7_reg <= temp_B_3_reg_1172_pp0_iter6_reg;
        temp_B_3_reg_1172_pp0_iter8_reg <= temp_B_3_reg_1172_pp0_iter7_reg;
        temp_B_3_reg_1172_pp0_iter9_reg <= temp_B_3_reg_1172_pp0_iter8_reg;
        tmp_reg_1039 <= ap_sig_allocacmp_i_1[32'd3];
        tmp_reg_1039_pp0_iter10_reg <= tmp_reg_1039_pp0_iter9_reg;
        tmp_reg_1039_pp0_iter11_reg <= tmp_reg_1039_pp0_iter10_reg;
        tmp_reg_1039_pp0_iter12_reg <= tmp_reg_1039_pp0_iter11_reg;
        tmp_reg_1039_pp0_iter13_reg <= tmp_reg_1039_pp0_iter12_reg;
        tmp_reg_1039_pp0_iter14_reg <= tmp_reg_1039_pp0_iter13_reg;
        tmp_reg_1039_pp0_iter15_reg <= tmp_reg_1039_pp0_iter14_reg;
        tmp_reg_1039_pp0_iter1_reg <= tmp_reg_1039;
        tmp_reg_1039_pp0_iter2_reg <= tmp_reg_1039_pp0_iter1_reg;
        tmp_reg_1039_pp0_iter3_reg <= tmp_reg_1039_pp0_iter2_reg;
        tmp_reg_1039_pp0_iter4_reg <= tmp_reg_1039_pp0_iter3_reg;
        tmp_reg_1039_pp0_iter5_reg <= tmp_reg_1039_pp0_iter4_reg;
        tmp_reg_1039_pp0_iter6_reg <= tmp_reg_1039_pp0_iter5_reg;
        tmp_reg_1039_pp0_iter7_reg <= tmp_reg_1039_pp0_iter6_reg;
        tmp_reg_1039_pp0_iter8_reg <= tmp_reg_1039_pp0_iter7_reg;
        tmp_reg_1039_pp0_iter9_reg <= tmp_reg_1039_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln21_1_reg_1347_pp0_iter8_reg) & (1'd0 == and_ln16_1_reg_1332_pp0_iter9_reg) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_1_reg_1456 <= grp_fu_189_p2;
        sub32_1_reg_1451 <= grp_fu_185_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd0 == and_ln21_2_reg_1355_pp0_iter9_reg) & (1'd0 == and_ln16_2_reg_1351_pp0_iter9_reg) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_2_reg_1466 <= grp_fu_185_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln21_3_reg_1388_pp0_iter9_reg) & (1'd0 == and_ln16_3_reg_1359_pp0_iter9_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_3_reg_1486 <= grp_fu_189_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln21_reg_1323_pp0_iter8_reg) & (1'd0 == and_ln16_reg_1312_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_reg_1446 <= grp_fu_185_p2;
        sub_reg_1441 <= grp_fu_181_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        and_ln16_2_reg_1351 <= and_ln16_2_fu_634_p2;
        and_ln16_2_reg_1351_pp0_iter10_reg <= and_ln16_2_reg_1351_pp0_iter9_reg;
        and_ln16_2_reg_1351_pp0_iter11_reg <= and_ln16_2_reg_1351_pp0_iter10_reg;
        and_ln16_2_reg_1351_pp0_iter12_reg <= and_ln16_2_reg_1351_pp0_iter11_reg;
        and_ln16_2_reg_1351_pp0_iter13_reg <= and_ln16_2_reg_1351_pp0_iter12_reg;
        and_ln16_2_reg_1351_pp0_iter14_reg <= and_ln16_2_reg_1351_pp0_iter13_reg;
        and_ln16_2_reg_1351_pp0_iter15_reg <= and_ln16_2_reg_1351_pp0_iter14_reg;
        and_ln16_2_reg_1351_pp0_iter5_reg <= and_ln16_2_reg_1351;
        and_ln16_2_reg_1351_pp0_iter6_reg <= and_ln16_2_reg_1351_pp0_iter5_reg;
        and_ln16_2_reg_1351_pp0_iter7_reg <= and_ln16_2_reg_1351_pp0_iter6_reg;
        and_ln16_2_reg_1351_pp0_iter8_reg <= and_ln16_2_reg_1351_pp0_iter7_reg;
        and_ln16_2_reg_1351_pp0_iter9_reg <= and_ln16_2_reg_1351_pp0_iter8_reg;
        and_ln21_1_reg_1347_pp0_iter10_reg <= and_ln21_1_reg_1347_pp0_iter9_reg;
        and_ln21_1_reg_1347_pp0_iter11_reg <= and_ln21_1_reg_1347_pp0_iter10_reg;
        and_ln21_1_reg_1347_pp0_iter12_reg <= and_ln21_1_reg_1347_pp0_iter11_reg;
        and_ln21_1_reg_1347_pp0_iter13_reg <= and_ln21_1_reg_1347_pp0_iter12_reg;
        and_ln21_1_reg_1347_pp0_iter14_reg <= and_ln21_1_reg_1347_pp0_iter13_reg;
        and_ln21_1_reg_1347_pp0_iter5_reg <= and_ln21_1_reg_1347;
        and_ln21_1_reg_1347_pp0_iter6_reg <= and_ln21_1_reg_1347_pp0_iter5_reg;
        and_ln21_1_reg_1347_pp0_iter7_reg <= and_ln21_1_reg_1347_pp0_iter6_reg;
        and_ln21_1_reg_1347_pp0_iter8_reg <= and_ln21_1_reg_1347_pp0_iter7_reg;
        and_ln21_1_reg_1347_pp0_iter9_reg <= and_ln21_1_reg_1347_pp0_iter8_reg;
        div_2_reg_1491_pp0_iter11_reg <= div_2_reg_1491;
        div_2_reg_1491_pp0_iter12_reg <= div_2_reg_1491_pp0_iter11_reg;
        div_2_reg_1491_pp0_iter13_reg <= div_2_reg_1491_pp0_iter12_reg;
        div_2_reg_1491_pp0_iter14_reg <= div_2_reg_1491_pp0_iter13_reg;
        div_2_reg_1491_pp0_iter15_reg <= div_2_reg_1491_pp0_iter14_reg;
        mul_reg_1179_pp0_iter2_reg <= mul_reg_1179;
        tmp_10_reg_1199 <= {{C_q0[127:64]}};
        tmp_17_reg_1083_pp0_iter1_reg <= tmp_17_reg_1083;
        tmp_17_reg_1083_pp0_iter2_reg <= tmp_17_reg_1083_pp0_iter1_reg;
        tmp_17_reg_1083_pp0_iter3_reg <= tmp_17_reg_1083_pp0_iter2_reg;
        tmp_17_reg_1083_pp0_iter4_reg <= tmp_17_reg_1083_pp0_iter3_reg;
        tmp_19_reg_1209 <= {{C_q0[191:128]}};
        tmp_26_reg_1094_pp0_iter1_reg <= tmp_26_reg_1094;
        tmp_26_reg_1094_pp0_iter2_reg <= tmp_26_reg_1094_pp0_iter1_reg;
        tmp_26_reg_1094_pp0_iter3_reg <= tmp_26_reg_1094_pp0_iter2_reg;
        tmp_26_reg_1094_pp0_iter4_reg <= tmp_26_reg_1094_pp0_iter3_reg;
        tmp_26_reg_1094_pp0_iter5_reg <= tmp_26_reg_1094_pp0_iter4_reg;
        tmp_28_reg_1214 <= {{C_q0[255:192]}};
        tmp_8_reg_1072_pp0_iter1_reg <= tmp_8_reg_1072;
        tmp_8_reg_1072_pp0_iter2_reg <= tmp_8_reg_1072_pp0_iter1_reg;
        tmp_8_reg_1072_pp0_iter3_reg <= tmp_8_reg_1072_pp0_iter2_reg;
        tmp_8_reg_1072_pp0_iter4_reg <= tmp_8_reg_1072_pp0_iter3_reg;
        trunc_ln13_reg_1189 <= trunc_ln13_fu_420_p1;
        trunc_ln9_reg_1061_pp0_iter1_reg <= trunc_ln9_reg_1061;
        trunc_ln9_reg_1061_pp0_iter2_reg <= trunc_ln9_reg_1061_pp0_iter1_reg;
        trunc_ln9_reg_1061_pp0_iter3_reg <= trunc_ln9_reg_1061_pp0_iter2_reg;
        trunc_ln9_reg_1061_pp0_iter4_reg <= trunc_ln9_reg_1061_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        and_ln16_3_reg_1359 <= grp_fu_252_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        and_ln16_3_reg_1359_pp0_iter10_reg <= and_ln16_3_reg_1359_pp0_iter9_reg;
        and_ln16_3_reg_1359_pp0_iter11_reg <= and_ln16_3_reg_1359_pp0_iter10_reg;
        and_ln16_3_reg_1359_pp0_iter12_reg <= and_ln16_3_reg_1359_pp0_iter11_reg;
        and_ln16_3_reg_1359_pp0_iter13_reg <= and_ln16_3_reg_1359_pp0_iter12_reg;
        and_ln16_3_reg_1359_pp0_iter14_reg <= and_ln16_3_reg_1359_pp0_iter13_reg;
        and_ln16_3_reg_1359_pp0_iter15_reg <= and_ln16_3_reg_1359_pp0_iter14_reg;
        and_ln16_3_reg_1359_pp0_iter5_reg <= and_ln16_3_reg_1359;
        and_ln16_3_reg_1359_pp0_iter6_reg <= and_ln16_3_reg_1359_pp0_iter5_reg;
        and_ln16_3_reg_1359_pp0_iter7_reg <= and_ln16_3_reg_1359_pp0_iter6_reg;
        and_ln16_3_reg_1359_pp0_iter8_reg <= and_ln16_3_reg_1359_pp0_iter7_reg;
        and_ln16_3_reg_1359_pp0_iter9_reg <= and_ln16_3_reg_1359_pp0_iter8_reg;
        and_ln21_2_reg_1355_pp0_iter10_reg <= and_ln21_2_reg_1355_pp0_iter9_reg;
        and_ln21_2_reg_1355_pp0_iter11_reg <= and_ln21_2_reg_1355_pp0_iter10_reg;
        and_ln21_2_reg_1355_pp0_iter12_reg <= and_ln21_2_reg_1355_pp0_iter11_reg;
        and_ln21_2_reg_1355_pp0_iter13_reg <= and_ln21_2_reg_1355_pp0_iter12_reg;
        and_ln21_2_reg_1355_pp0_iter14_reg <= and_ln21_2_reg_1355_pp0_iter13_reg;
        and_ln21_2_reg_1355_pp0_iter5_reg <= and_ln21_2_reg_1355;
        and_ln21_2_reg_1355_pp0_iter6_reg <= and_ln21_2_reg_1355_pp0_iter5_reg;
        and_ln21_2_reg_1355_pp0_iter7_reg <= and_ln21_2_reg_1355_pp0_iter6_reg;
        and_ln21_2_reg_1355_pp0_iter8_reg <= and_ln21_2_reg_1355_pp0_iter7_reg;
        and_ln21_2_reg_1355_pp0_iter9_reg <= and_ln21_2_reg_1355_pp0_iter8_reg;
        div_3_reg_1496_pp0_iter12_reg <= div_3_reg_1496;
        div_3_reg_1496_pp0_iter13_reg <= div_3_reg_1496_pp0_iter12_reg;
        div_3_reg_1496_pp0_iter14_reg <= div_3_reg_1496_pp0_iter13_reg;
        div_3_reg_1496_pp0_iter15_reg <= div_3_reg_1496_pp0_iter14_reg;
        mul_1_reg_1224_pp0_iter2_reg <= mul_1_reg_1224;
        mul_2_reg_1229_pp0_iter2_reg <= mul_2_reg_1229;
        temp_A_1_reg_1118_pp0_iter1_reg <= temp_A_1_reg_1118;
        temp_A_1_reg_1118_pp0_iter2_reg <= temp_A_1_reg_1118_pp0_iter1_reg;
        temp_A_1_reg_1118_pp0_iter3_reg <= temp_A_1_reg_1118_pp0_iter2_reg;
        temp_A_2_reg_1124_pp0_iter1_reg <= temp_A_2_reg_1124;
        temp_A_2_reg_1124_pp0_iter2_reg <= temp_A_2_reg_1124_pp0_iter1_reg;
        temp_A_2_reg_1124_pp0_iter3_reg <= temp_A_2_reg_1124_pp0_iter2_reg;
        temp_A_reg_1112_pp0_iter1_reg <= temp_A_reg_1112;
        temp_A_reg_1112_pp0_iter2_reg <= temp_A_reg_1112_pp0_iter1_reg;
        temp_A_reg_1112_pp0_iter3_reg <= temp_A_reg_1112_pp0_iter2_reg;
        temp_B_reg_1105_pp0_iter1_reg <= temp_B_reg_1105;
        temp_B_reg_1105_pp0_iter2_reg <= temp_B_reg_1105_pp0_iter1_reg;
        temp_B_reg_1105_pp0_iter3_reg <= temp_B_reg_1105_pp0_iter2_reg;
        temp_B_reg_1105_pp0_iter4_reg <= temp_B_reg_1105_pp0_iter3_reg;
        temp_B_reg_1105_pp0_iter5_reg <= temp_B_reg_1105_pp0_iter4_reg;
        temp_B_reg_1105_pp0_iter6_reg <= temp_B_reg_1105_pp0_iter5_reg;
        temp_B_reg_1105_pp0_iter7_reg <= temp_B_reg_1105_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        and_ln16_reg_1312 <= grp_fu_247_p2;
        x_assign_3_reg_1316 <= grp_fu_181_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        and_ln16_reg_1312_pp0_iter10_reg <= and_ln16_reg_1312_pp0_iter9_reg;
        and_ln16_reg_1312_pp0_iter11_reg <= and_ln16_reg_1312_pp0_iter10_reg;
        and_ln16_reg_1312_pp0_iter12_reg <= and_ln16_reg_1312_pp0_iter11_reg;
        and_ln16_reg_1312_pp0_iter13_reg <= and_ln16_reg_1312_pp0_iter12_reg;
        and_ln16_reg_1312_pp0_iter4_reg <= and_ln16_reg_1312;
        and_ln16_reg_1312_pp0_iter5_reg <= and_ln16_reg_1312_pp0_iter4_reg;
        and_ln16_reg_1312_pp0_iter6_reg <= and_ln16_reg_1312_pp0_iter5_reg;
        and_ln16_reg_1312_pp0_iter7_reg <= and_ln16_reg_1312_pp0_iter6_reg;
        and_ln16_reg_1312_pp0_iter8_reg <= and_ln16_reg_1312_pp0_iter7_reg;
        and_ln16_reg_1312_pp0_iter9_reg <= and_ln16_reg_1312_pp0_iter8_reg;
        and_ln21_3_reg_1388_pp0_iter10_reg <= and_ln21_3_reg_1388_pp0_iter9_reg;
        and_ln21_3_reg_1388_pp0_iter11_reg <= and_ln21_3_reg_1388_pp0_iter10_reg;
        and_ln21_3_reg_1388_pp0_iter12_reg <= and_ln21_3_reg_1388_pp0_iter11_reg;
        and_ln21_3_reg_1388_pp0_iter13_reg <= and_ln21_3_reg_1388_pp0_iter12_reg;
        and_ln21_3_reg_1388_pp0_iter14_reg <= and_ln21_3_reg_1388_pp0_iter13_reg;
        and_ln21_3_reg_1388_pp0_iter15_reg <= and_ln21_3_reg_1388_pp0_iter14_reg;
        and_ln21_3_reg_1388_pp0_iter5_reg <= and_ln21_3_reg_1388;
        and_ln21_3_reg_1388_pp0_iter6_reg <= and_ln21_3_reg_1388_pp0_iter5_reg;
        and_ln21_3_reg_1388_pp0_iter7_reg <= and_ln21_3_reg_1388_pp0_iter6_reg;
        and_ln21_3_reg_1388_pp0_iter8_reg <= and_ln21_3_reg_1388_pp0_iter7_reg;
        and_ln21_3_reg_1388_pp0_iter9_reg <= and_ln21_3_reg_1388_pp0_iter8_reg;
        bitcast_ln13_1_reg_1302 <= bitcast_ln13_1_fu_470_p1;
        bitcast_ln23_4_reg_1363_pp0_iter5_reg <= bitcast_ln23_4_reg_1363;
        bitcast_ln23_4_reg_1363_pp0_iter6_reg <= bitcast_ln23_4_reg_1363_pp0_iter5_reg;
        bitcast_ln23_4_reg_1363_pp0_iter7_reg <= bitcast_ln23_4_reg_1363_pp0_iter6_reg;
        bitcast_ln32_4_reg_1376_pp0_iter5_reg <= bitcast_ln32_4_reg_1376;
        bitcast_ln32_4_reg_1376_pp0_iter6_reg <= bitcast_ln32_4_reg_1376_pp0_iter5_reg;
        bitcast_ln32_4_reg_1376_pp0_iter7_reg <= bitcast_ln32_4_reg_1376_pp0_iter6_reg;
        bitcast_ln32_6_reg_1404_pp0_iter6_reg <= bitcast_ln32_6_reg_1404;
        bitcast_ln32_6_reg_1404_pp0_iter7_reg <= bitcast_ln32_6_reg_1404_pp0_iter6_reg;
        bitcast_ln32_6_reg_1404_pp0_iter8_reg <= bitcast_ln32_6_reg_1404_pp0_iter7_reg;
        mul1_reg_1369_pp0_iter5_reg <= mul1_reg_1369;
        mul1_reg_1369_pp0_iter6_reg <= mul1_reg_1369_pp0_iter5_reg;
        mul1_reg_1369_pp0_iter7_reg <= mul1_reg_1369_pp0_iter6_reg;
        mul1_reg_1369_pp0_iter8_reg <= mul1_reg_1369_pp0_iter7_reg;
        mul33_1_reg_1382_pp0_iter5_reg <= mul33_1_reg_1382;
        mul33_1_reg_1382_pp0_iter6_reg <= mul33_1_reg_1382_pp0_iter5_reg;
        mul33_1_reg_1382_pp0_iter7_reg <= mul33_1_reg_1382_pp0_iter6_reg;
        mul33_1_reg_1382_pp0_iter8_reg <= mul33_1_reg_1382_pp0_iter7_reg;
        mul33_3_reg_1410_pp0_iter6_reg <= mul33_3_reg_1410;
        mul33_3_reg_1410_pp0_iter7_reg <= mul33_3_reg_1410_pp0_iter6_reg;
        mul33_3_reg_1410_pp0_iter8_reg <= mul33_3_reg_1410_pp0_iter7_reg;
        mul33_3_reg_1410_pp0_iter9_reg <= mul33_3_reg_1410_pp0_iter8_reg;
        mul_3_reg_1249_pp0_iter2_reg <= mul_3_reg_1249;
        or_ln16_reg_1307 <= or_ln16_fu_499_p2;
        temp_A_3_reg_1144_pp0_iter1_reg <= temp_A_3_reg_1144;
        temp_A_3_reg_1144_pp0_iter2_reg <= temp_A_3_reg_1144_pp0_iter1_reg;
        temp_A_3_reg_1144_pp0_iter3_reg <= temp_A_3_reg_1144_pp0_iter2_reg;
        temp_A_3_reg_1144_pp0_iter4_reg <= temp_A_3_reg_1144_pp0_iter3_reg;
        temp_B_1_reg_1130_pp0_iter1_reg <= temp_B_1_reg_1130;
        temp_B_1_reg_1130_pp0_iter2_reg <= temp_B_1_reg_1130_pp0_iter1_reg;
        temp_B_1_reg_1130_pp0_iter3_reg <= temp_B_1_reg_1130_pp0_iter2_reg;
        temp_B_1_reg_1130_pp0_iter4_reg <= temp_B_1_reg_1130_pp0_iter3_reg;
        temp_B_1_reg_1130_pp0_iter5_reg <= temp_B_1_reg_1130_pp0_iter4_reg;
        temp_B_1_reg_1130_pp0_iter6_reg <= temp_B_1_reg_1130_pp0_iter5_reg;
        temp_B_1_reg_1130_pp0_iter7_reg <= temp_B_1_reg_1130_pp0_iter6_reg;
        temp_B_2_reg_1137_pp0_iter1_reg <= temp_B_2_reg_1137;
        temp_B_2_reg_1137_pp0_iter2_reg <= temp_B_2_reg_1137_pp0_iter1_reg;
        temp_B_2_reg_1137_pp0_iter3_reg <= temp_B_2_reg_1137_pp0_iter2_reg;
        temp_B_2_reg_1137_pp0_iter4_reg <= temp_B_2_reg_1137_pp0_iter3_reg;
        temp_B_2_reg_1137_pp0_iter5_reg <= temp_B_2_reg_1137_pp0_iter4_reg;
        temp_B_2_reg_1137_pp0_iter6_reg <= temp_B_2_reg_1137_pp0_iter5_reg;
        temp_B_2_reg_1137_pp0_iter7_reg <= temp_B_2_reg_1137_pp0_iter6_reg;
        temp_B_2_reg_1137_pp0_iter8_reg <= temp_B_2_reg_1137_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln16_1_reg_1332) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        and_ln21_1_reg_1347 <= and_ln21_1_fu_629_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_2_reg_1351) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        and_ln21_2_reg_1355 <= and_ln21_2_fu_639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'd0 == and_ln16_3_reg_1359) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        and_ln21_3_reg_1388 <= grp_fu_252_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'd0 == and_ln16_reg_1312) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln21_reg_1323 <= grp_fu_247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'd0 == and_ln16_reg_1312) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        bitcast_ln23_4_reg_1363 <= bitcast_ln23_4_fu_649_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'd0 == and_ln16_1_reg_1332) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        bitcast_ln32_4_reg_1376 <= bitcast_ln32_4_fu_658_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln16_2_reg_1351) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bitcast_ln32_5_reg_1392 <= bitcast_ln32_5_fu_667_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'd0 == and_ln16_3_reg_1359_pp0_iter5_reg) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        bitcast_ln32_6_reg_1404 <= bitcast_ln32_6_fu_676_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd0 == and_ln21_2_reg_1355_pp0_iter14_reg) & (1'd0 == and_ln16_2_reg_1351_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        div34_2_reg_1501 <= grp_fu_220_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd0 == and_ln21_3_reg_1388_pp0_iter14_reg) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        div34_3_reg_1511 <= grp_fu_224_p2;
        div39_3_reg_1516 <= grp_fu_228_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln21_2_reg_1355_pp0_iter14_reg) & (1'd0 == and_ln16_2_reg_1351_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        div39_2_reg_1506 <= grp_fu_228_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln16_1_reg_1332_pp0_iter9_reg) & (1'd1 == and_ln21_1_reg_1347_pp0_iter9_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        div_1_reg_1481 <= grp_fu_224_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln16_2_reg_1351_pp0_iter9_reg) & (1'd1 == and_ln21_2_reg_1355_pp0_iter9_reg) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        div_2_reg_1491 <= grp_fu_220_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_3_reg_1359_pp0_iter10_reg) & (1'd1 == and_ln21_3_reg_1388_pp0_iter10_reg) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        div_3_reg_1496 <= grp_fu_220_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln16_reg_1312_pp0_iter9_reg) & (1'd1 == and_ln21_reg_1323_pp0_iter9_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        div_reg_1476 <= grp_fu_220_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'd0 == and_ln16_reg_1312) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mul1_reg_1369 <= grp_fu_202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'd0 == and_ln16_1_reg_1332) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mul33_1_reg_1382 <= grp_fu_207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'd0 == and_ln16_2_reg_1351) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul33_2_reg_1398 <= grp_fu_193_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'd0 == and_ln16_3_reg_1359_pp0_iter5_reg) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mul33_3_reg_1410 <= grp_fu_212_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul3_1_reg_1194 <= grp_fu_202_p2;
        mul3_2_reg_1204 <= grp_fu_207_p2;
        mul3_reg_1184 <= grp_fu_197_p2;
        mul_reg_1179 <= grp_fu_193_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mul3_3_reg_1234 <= grp_fu_202_p2;
        mul_1_reg_1224 <= grp_fu_193_p2;
        mul_2_reg_1229 <= grp_fu_197_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mul6_1_reg_1264 <= grp_fu_207_p2;
        mul6_2_reg_1269 <= grp_fu_212_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mul6_3_reg_1274 <= grp_fu_197_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul6_reg_1259 <= grp_fu_212_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mul_3_reg_1249 <= grp_fu_193_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_1_reg_1347_pp0_iter14_reg) & (1'd0 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln21_reg_1323_pp0_iter14_reg) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_267 <= grp_fu_224_p2;
        reg_271 <= grp_fu_228_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_2_reg_1355_pp0_iter8_reg) & (1'd0 == and_ln16_2_reg_1351_pp0_iter9_reg) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        sub32_2_reg_1461 <= grp_fu_189_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd0 == and_ln21_3_reg_1388_pp0_iter8_reg) & (1'd0 == and_ln16_3_reg_1359_pp0_iter9_reg) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        sub32_3_reg_1471 <= grp_fu_189_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_1039 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        temp_A_1_reg_1118 <= temp_A_1_fu_393_p1;
        temp_A_2_reg_1124 <= temp_A_2_fu_397_p1;
        temp_A_reg_1112 <= temp_A_fu_389_p1;
        temp_B_reg_1105 <= temp_B_fu_384_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_1039 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        temp_A_3_reg_1144 <= temp_A_3_fu_411_p1;
        temp_B_1_reg_1130 <= temp_B_1_fu_401_p1;
        temp_B_2_reg_1137 <= temp_B_2_fu_406_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'd0 == and_ln21_1_reg_1347_pp0_iter7_reg) & (1'd0 == and_ln16_1_reg_1332_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        temp_D_1_reg_1423 <= grp_fu_242_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'd0 == and_ln21_2_reg_1355_pp0_iter7_reg) & (1'd0 == and_ln16_2_reg_1351_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        temp_D_2_reg_1429 <= grp_fu_242_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'd0 == and_ln21_3_reg_1388_pp0_iter7_reg) & (1'd0 == and_ln16_3_reg_1359_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        temp_D_3_reg_1435 <= grp_fu_242_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'd0 == and_ln21_reg_1323_pp0_iter7_reg) & (1'd0 == and_ln16_reg_1312_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_D_reg_1417 <= grp_fu_242_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_1039 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_17_reg_1083 <= {{B_q0[191:128]}};
        tmp_18_reg_1089 <= {{A_q0[191:128]}};
        tmp_26_reg_1094 <= {{B_q0[255:192]}};
        tmp_27_reg_1100 <= {{A_q0[255:192]}};
        tmp_3_reg_1078 <= {{A_q0[127:64]}};
        tmp_8_reg_1072 <= {{B_q0[127:64]}};
        trunc_ln10_reg_1067 <= trunc_ln10_fu_320_p1;
        trunc_ln9_reg_1061 <= trunc_ln9_fu_316_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        x_assign_1_reg_1286 <= grp_fu_181_p2;
        x_assign_2_reg_1294 <= grp_fu_185_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        x_assign_reg_1279 <= grp_fu_181_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_283_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zext_ln9_reg_1043[0] <= zext_ln9_fu_299_p1[0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_ce0 = 1'b1;
    end else begin
        B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_ce0 = 1'b1;
    end else begin
        C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        D_ce0 = 1'b1;
    end else begin
        D_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        D_we0 = 1'b1;
    end else begin
        D_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_2_reg_1355_pp0_iter14_reg) & (1'd0 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'd1 == and_ln21_2_reg_1355_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        X1_address0 = X1_addr_reg_1160_pp0_iter15_reg;
    end else if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln21_1_reg_1347_pp0_iter14_reg) & (1'd0 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'd1 == and_ln21_1_reg_1347_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0)))) begin
        X1_address0 = X1_addr_reg_1160_pp0_iter14_reg;
    end else begin
        X1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'd1 == and_ln21_3_reg_1388_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln21_3_reg_1388_pp0_iter15_reg) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1)))) begin
        X1_address1 = X1_addr_reg_1160_pp0_iter16_reg;
    end else if ((((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_reg_1323_pp0_iter14_reg) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'd1 == and_ln21_reg_1323_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage2)))) begin
        X1_address1 = X1_addr_reg_1160_pp0_iter14_reg;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        X1_address1 = X1_addr_reg_1160_pp0_iter13_reg;
    end else begin
        X1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_2_reg_1355_pp0_iter14_reg) & (1'd0 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'd1 == and_ln21_2_reg_1355_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln21_1_reg_1347_pp0_iter14_reg) & (1'd0 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'd1 == and_ln21_1_reg_1347_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        X1_ce0 = 1'b1;
    end else begin
        X1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'd1 == and_ln21_3_reg_1388_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln21_3_reg_1388_pp0_iter15_reg) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_reg_1323_pp0_iter14_reg) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'd1 == and_ln21_reg_1323_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        X1_ce1 = 1'b1;
    end else begin
        X1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter15 == 1'b1)) begin
        if ((1'b1 == ap_condition_1740)) begin
            X1_d0 = tmp_20_fu_919_p5;
        end else if ((1'b1 == ap_condition_1736)) begin
            X1_d0 = tmp_22_fu_893_p5;
        end else if ((1'b1 == ap_condition_1731)) begin
            X1_d0 = tmp_24_fu_861_p5;
        end else if ((1'b1 == ap_condition_1726)) begin
            X1_d0 = tmp_11_fu_832_p5;
        end else if ((1'b1 == ap_condition_1722)) begin
            X1_d0 = tmp_13_fu_806_p5;
        end else if ((1'b1 == ap_condition_1717)) begin
            X1_d0 = tmp_15_fu_773_p5;
        end else begin
            X1_d0 = 'bx;
        end
    end else begin
        X1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1))) begin
        X1_d1 = tmp_29_fu_1006_p5;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'd1 == and_ln21_3_reg_1388_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1))) begin
        X1_d1 = tmp_31_fu_980_p5;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln21_3_reg_1388_pp0_iter15_reg) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1))) begin
        X1_d1 = tmp_33_fu_948_p5;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage2))) begin
        X1_d1 = tmp_4_fu_743_p5;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'd1 == and_ln21_reg_1323_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage2))) begin
        X1_d1 = tmp_6_fu_717_p5;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_reg_1323_pp0_iter14_reg) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage2))) begin
        X1_d1 = tmp_9_fu_684_p5;
    end else begin
        X1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_2_reg_1355_pp0_iter14_reg) & (1'd0 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'd1 == and_ln21_2_reg_1355_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln21_1_reg_1347_pp0_iter14_reg) & (1'd0 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'd1 == and_ln21_1_reg_1347_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        X1_we0 = 1'b1;
    end else begin
        X1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'd1 == and_ln21_3_reg_1388_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln21_3_reg_1388_pp0_iter15_reg) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_reg_1323_pp0_iter14_reg) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'd1 == and_ln21_reg_1323_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        X1_we1 = 1'b1;
    end else begin
        X1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_2_reg_1355_pp0_iter14_reg) & (1'd0 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'd1 == and_ln21_2_reg_1355_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        X2_address0 = X2_addr_reg_1166_pp0_iter15_reg;
    end else if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln21_1_reg_1347_pp0_iter14_reg) & (1'd0 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'd1 == and_ln21_1_reg_1347_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0)))) begin
        X2_address0 = X2_addr_reg_1166_pp0_iter14_reg;
    end else begin
        X2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'd1 == and_ln21_3_reg_1388_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln21_3_reg_1388_pp0_iter15_reg) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1)))) begin
        X2_address1 = X2_addr_reg_1166_pp0_iter16_reg;
    end else if ((((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_reg_1323_pp0_iter14_reg) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'd1 == and_ln21_reg_1323_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage2)))) begin
        X2_address1 = X2_addr_reg_1166_pp0_iter14_reg;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        X2_address1 = X2_addr_reg_1166_pp0_iter13_reg;
    end else begin
        X2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_2_reg_1355_pp0_iter14_reg) & (1'd0 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'd1 == and_ln21_2_reg_1355_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln21_1_reg_1347_pp0_iter14_reg) & (1'd0 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'd1 == and_ln21_1_reg_1347_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        X2_ce0 = 1'b1;
    end else begin
        X2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'd1 == and_ln21_3_reg_1388_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln21_3_reg_1388_pp0_iter15_reg) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_reg_1323_pp0_iter14_reg) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'd1 == and_ln21_reg_1323_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        X2_ce1 = 1'b1;
    end else begin
        X2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter15 == 1'b1)) begin
        if ((1'b1 == ap_condition_1740)) begin
            X2_d0 = tmp_21_fu_932_p5;
        end else if ((1'b1 == ap_condition_1736)) begin
            X2_d0 = tmp_23_fu_906_p5;
        end else if ((1'b1 == ap_condition_1731)) begin
            X2_d0 = tmp_25_fu_877_p5;
        end else if ((1'b1 == ap_condition_1726)) begin
            X2_d0 = tmp_12_fu_845_p5;
        end else if ((1'b1 == ap_condition_1722)) begin
            X2_d0 = tmp_14_fu_819_p5;
        end else if ((1'b1 == ap_condition_1717)) begin
            X2_d0 = tmp_16_fu_790_p5;
        end else begin
            X2_d0 = 'bx;
        end
    end else begin
        X2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1))) begin
        X2_d1 = tmp_30_fu_1019_p5;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'd1 == and_ln21_3_reg_1388_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1))) begin
        X2_d1 = tmp_32_fu_993_p5;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln21_3_reg_1388_pp0_iter15_reg) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1))) begin
        X2_d1 = tmp_34_fu_964_p5;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage2))) begin
        X2_d1 = tmp_5_fu_756_p5;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'd1 == and_ln21_reg_1323_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage2))) begin
        X2_d1 = tmp_7_fu_730_p5;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_reg_1323_pp0_iter14_reg) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage2))) begin
        X2_d1 = tmp_s_fu_701_p5;
    end else begin
        X2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_2_reg_1355_pp0_iter14_reg) & (1'd0 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'd1 == and_ln21_2_reg_1355_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln21_1_reg_1347_pp0_iter14_reg) & (1'd0 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'd1 == and_ln21_1_reg_1347_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        X2_we0 = 1'b1;
    end else begin
        X2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'd1 == and_ln21_3_reg_1388_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln21_3_reg_1388_pp0_iter15_reg) & (1'd0 == and_ln16_3_reg_1359_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_reg_1323_pp0_iter14_reg) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_reg_1312_pp0_iter13_reg) & (1'd1 == and_ln21_reg_1323_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln16_reg_1312_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        X2_we1 = 1'b1;
    end else begin
        X2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_1039 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_1039_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_condition_exit_pp0_iter15_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter15_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to14 = 1'b1;
    end else begin
        ap_idle_pp0_0to14 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to16 = 1'b1;
    end else begin
        ap_idle_pp0_1to16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_94;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_181_p0 = bitcast_ln23_4_reg_1363_pp0_iter7_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_181_p0 = mul_3_reg_1249_pp0_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_181_p0 = mul_1_reg_1224_pp0_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_181_p0 = mul_reg_1179_pp0_iter2_reg;
    end else begin
        grp_fu_181_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_181_p1 = temp_D_reg_1417;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_181_p1 = mul6_3_reg_1274;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_181_p1 = mul6_1_reg_1264;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_181_p1 = mul6_reg_1259;
    end else begin
        grp_fu_181_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_185_p0 = temp_D_2_reg_1429;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_185_p0 = bitcast_ln32_4_reg_1376_pp0_iter7_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_185_p0 = temp_D_reg_1417;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_185_p0 = mul_2_reg_1229_pp0_iter2_reg;
    end else begin
        grp_fu_185_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_185_p1 = temp_B_2_reg_1137_pp0_iter8_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_185_p1 = temp_D_1_reg_1423;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_185_p1 = temp_B_reg_1105_pp0_iter7_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_185_p1 = mul6_2_reg_1269;
    end else begin
        grp_fu_185_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_189_p0 = temp_D_3_reg_1435;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_189_p0 = bitcast_ln32_6_reg_1404_pp0_iter8_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_189_p0 = bitcast_ln32_5_reg_1392_pp0_iter8_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_189_p0 = temp_D_1_reg_1423;
    end else begin
        grp_fu_189_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_189_p1 = temp_B_3_reg_1172_pp0_iter9_reg;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_189_p1 = temp_D_3_reg_1435;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_189_p1 = temp_D_2_reg_1429;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_189_p1 = temp_B_1_reg_1130_pp0_iter7_reg;
    end else begin
        grp_fu_189_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_193_p0 = temp_A_2_reg_1124_pp0_iter3_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_193_p0 = temp_B_3_fu_415_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_193_p0 = temp_B_1_fu_401_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_193_p0 = temp_B_fu_384_p1;
    end else begin
        grp_fu_193_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_193_p1 = 64'd4611686018427387904;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_193_p1 = temp_B_3_fu_415_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_193_p1 = temp_B_1_fu_401_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_193_p1 = temp_B_fu_384_p1;
    end else begin
        grp_fu_193_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_197_p0 = mul3_3_reg_1234;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_197_p0 = temp_B_2_fu_406_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_197_p0 = temp_A_fu_389_p1;
    end else begin
        grp_fu_197_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_197_p1 = bitcast_ln13_6_fu_466_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_197_p1 = temp_B_2_fu_406_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_197_p1 = 64'd4616189618054758400;
    end else begin
        grp_fu_197_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_202_p0 = temp_A_reg_1112_pp0_iter3_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_202_p0 = temp_A_3_fu_411_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_202_p0 = temp_A_1_fu_393_p1;
    end else begin
        grp_fu_202_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_202_p1 = 64'd4611686018427387904;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_202_p1 = 64'd4616189618054758400;
    end else begin
        grp_fu_202_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_207_p0 = temp_A_1_reg_1118_pp0_iter3_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_207_p0 = mul3_1_reg_1194;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_207_p0 = temp_A_2_fu_397_p1;
    end else begin
        grp_fu_207_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_207_p1 = 64'd4611686018427387904;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_207_p1 = bitcast_ln13_2_fu_458_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_207_p1 = 64'd4616189618054758400;
    end else begin
        grp_fu_207_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_212_p0 = temp_A_3_reg_1144_pp0_iter4_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_212_p0 = mul3_2_reg_1204;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_212_p0 = mul3_reg_1184;
    end else begin
        grp_fu_212_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_212_p1 = 64'd4611686018427387904;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_212_p1 = bitcast_ln13_4_fu_462_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_212_p1 = bitcast_ln13_fu_454_p1;
    end else begin
        grp_fu_212_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_220_p0 = sub32_2_reg_1461;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_220_p0 = bitcast_ln32_6_reg_1404;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_220_p0 = bitcast_ln32_5_reg_1392;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_220_p0 = bitcast_ln23_4_reg_1363;
    end else begin
        grp_fu_220_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_220_p1 = mul33_2_reg_1398_pp0_iter9_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_220_p1 = mul33_3_reg_1410;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_220_p1 = mul33_2_reg_1398;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_220_p1 = mul1_reg_1369;
    end else begin
        grp_fu_220_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_224_p0 = sub32_3_reg_1471;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_224_p0 = sub32_1_reg_1451;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_224_p0 = sub_reg_1441;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_224_p0 = bitcast_ln32_4_reg_1376;
    end else begin
        grp_fu_224_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_224_p1 = mul33_3_reg_1410_pp0_iter9_reg;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_224_p1 = mul33_1_reg_1382_pp0_iter8_reg;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_224_p1 = mul1_reg_1369_pp0_iter8_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_224_p1 = mul33_1_reg_1382;
    end else begin
        grp_fu_224_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_228_p0 = add_3_reg_1486;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_228_p0 = add_2_reg_1466;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_228_p0 = add_1_reg_1456;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_228_p0 = add_reg_1446;
    end else begin
        grp_fu_228_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_228_p1 = mul33_3_reg_1410_pp0_iter9_reg;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_228_p1 = mul33_2_reg_1398_pp0_iter9_reg;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_228_p1 = mul33_1_reg_1382_pp0_iter8_reg;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_228_p1 = mul1_reg_1369_pp0_iter8_reg;
    end else begin
        grp_fu_228_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'd0 == and_ln16_1_fu_541_p2) & (1'b0 == ap_block_pp0_stage0_00001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'd0 == and_ln16_2_fu_634_p2) & (1'b0 == ap_block_pp0_stage1_00001)) | ((grp_fu_247_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage3_00001)))) begin
        grp_fu_232_opcode = 5'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage2_00001))) begin
        grp_fu_232_opcode = 5'd4;
    end else begin
        grp_fu_232_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_232_p0 = x_assign_2_reg_1294;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_232_p0 = x_assign_1_reg_1286;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_232_p0 = x_assign_reg_1279;
    end else begin
        grp_fu_232_p0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_fu_252_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage2_00001))) begin
        grp_fu_237_opcode = 5'd1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage3_00001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_00001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1_00001)))) begin
        grp_fu_237_opcode = 5'd4;
    end else begin
        grp_fu_237_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_237_p0 = x_assign_3_reg_1316;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_237_p0 = x_assign_2_reg_1294;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_237_p0 = x_assign_1_reg_1286;
    end else begin
        grp_fu_237_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_242_p1 = x_assign_3_reg_1316;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            grp_fu_242_p1 = x_assign_2_reg_1294;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_242_p1 = x_assign_1_reg_1286;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_242_p1 = x_assign_reg_1279;
        end else begin
            grp_fu_242_p1 = 'bx;
        end
    end else begin
        grp_fu_242_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_247_p0 = or_ln16_reg_1307;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_247_p0 = or_ln16_fu_499_p2;
    end else begin
        grp_fu_247_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to16 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter15_stage1) & (ap_idle_pp0_0to14 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = zext_ln9_fu_299_p1;

assign B_address0 = zext_ln9_fu_299_p1;

assign C_address0 = zext_ln9_reg_1043;

assign D_address0 = D_addr_reg_1155_pp0_iter3_reg;

assign D_d0 = {{{{bitcast_ln13_7_fu_582_p1}, {bitcast_ln13_5_fu_547_p1}}, {bitcast_ln13_3_fu_506_p1}}, {bitcast_ln13_1_reg_1302}};

assign add_ln8_fu_305_p2 = (ap_sig_allocacmp_i_1 + 4'd4);

assign and_ln16_1_fu_541_p2 = (or_ln16_1_fu_535_p2 & grp_fu_237_p2);

assign and_ln16_2_fu_634_p2 = (or_ln16_2_reg_1336 & grp_fu_237_p2);

assign and_ln21_1_fu_629_p2 = (or_ln16_1_reg_1327 & grp_fu_232_p2);

assign and_ln21_2_fu_639_p2 = (or_ln16_2_reg_1336 & grp_fu_232_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage3_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage2_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage3_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage2_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage3_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage2_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage3_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1717 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln21_1_reg_1347_pp0_iter14_reg) & (1'd0 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1722 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'd1 == and_ln21_1_reg_1347_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1726 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln16_1_reg_1332_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1731 = ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln21_2_reg_1355_pp0_iter14_reg) & (1'd0 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_1736 = ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'd1 == and_ln21_2_reg_1355_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_1740 = ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln16_2_reg_1351_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_972 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign bitcast_ln13_1_fu_470_p1 = x_assign_reg_1279;

assign bitcast_ln13_2_fu_458_p1 = tmp_10_reg_1199;

assign bitcast_ln13_3_fu_506_p1 = x_assign_1_reg_1286;

assign bitcast_ln13_4_fu_462_p1 = tmp_19_reg_1209;

assign bitcast_ln13_5_fu_547_p1 = x_assign_2_reg_1294;

assign bitcast_ln13_6_fu_466_p1 = tmp_28_reg_1214;

assign bitcast_ln13_7_fu_582_p1 = x_assign_3_reg_1316;

assign bitcast_ln13_fu_454_p1 = trunc_ln13_reg_1189;

assign bitcast_ln23_1_fu_803_p1 = div_1_reg_1481_pp0_iter14_reg;

assign bitcast_ln23_2_fu_890_p1 = div_2_reg_1491_pp0_iter15_reg;

assign bitcast_ln23_3_fu_977_p1 = div_3_reg_1496_pp0_iter15_reg;

assign bitcast_ln23_4_fu_649_p1 = xor_ln23_fu_644_p2;

assign bitcast_ln23_fu_714_p1 = div_reg_1476_pp0_iter14_reg;

assign bitcast_ln32_1_fu_769_p1 = reg_267;

assign bitcast_ln32_2_fu_858_p1 = div34_2_reg_1501;

assign bitcast_ln32_3_fu_945_p1 = div34_3_reg_1511;

assign bitcast_ln32_4_fu_658_p1 = xor_ln32_fu_653_p2;

assign bitcast_ln32_5_fu_667_p1 = xor_ln32_1_fu_662_p2;

assign bitcast_ln32_6_fu_676_p1 = xor_ln32_2_fu_671_p2;

assign bitcast_ln32_fu_680_p1 = reg_267;

assign bitcast_ln33_1_fu_786_p1 = reg_271;

assign bitcast_ln33_2_fu_874_p1 = div39_2_reg_1506;

assign bitcast_ln33_3_fu_961_p1 = div39_3_reg_1516;

assign bitcast_ln33_fu_697_p1 = reg_271;

assign grp_fu_247_p2 = (grp_fu_247_p0 & grp_fu_232_p2);

assign grp_fu_252_p2 = (or_ln16_3_reg_1342 & grp_fu_237_p2);

assign icmp_ln16_1_fu_493_p2 = ((trunc_ln16_fu_483_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln16_2_fu_523_p2 = ((tmp_37_fu_509_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln16_3_fu_529_p2 = ((trunc_ln16_1_fu_519_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln16_4_fu_564_p2 = ((tmp_40_fu_550_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln16_5_fu_570_p2 = ((trunc_ln16_2_fu_560_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln16_6_fu_611_p2 = ((tmp_43_fu_597_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln16_7_fu_617_p2 = ((trunc_ln16_3_fu_607_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_487_p2 = ((tmp_2_fu_473_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign or_ln16_1_fu_535_p2 = (icmp_ln16_3_fu_529_p2 | icmp_ln16_2_fu_523_p2);

assign or_ln16_2_fu_576_p2 = (icmp_ln16_5_fu_570_p2 | icmp_ln16_4_fu_564_p2);

assign or_ln16_3_fu_623_p2 = (icmp_ln16_7_fu_617_p2 | icmp_ln16_6_fu_611_p2);

assign or_ln16_fu_499_p2 = (icmp_ln16_fu_487_p2 | icmp_ln16_1_fu_493_p2);

assign temp_A_1_fu_393_p1 = tmp_3_reg_1078;

assign temp_A_2_fu_397_p1 = tmp_18_reg_1089;

assign temp_A_3_fu_411_p1 = tmp_27_reg_1100;

assign temp_A_fu_389_p1 = trunc_ln10_reg_1067;

assign temp_B_1_fu_401_p1 = tmp_8_reg_1072;

assign temp_B_2_fu_406_p1 = tmp_17_reg_1083;

assign temp_B_3_fu_415_p1 = tmp_26_reg_1094;

assign temp_B_fu_384_p1 = trunc_ln9_reg_1061;

assign tmp_11_fu_832_p5 = {{X1_q1[255:128]}, {64'd9221120237041090560}, {X1_q1[63:0]}};

assign tmp_12_fu_845_p5 = {{X2_q1[255:128]}, {64'd9221120237041090560}, {X2_q1[63:0]}};

assign tmp_13_fu_806_p5 = {{X1_q1[255:128]}, {bitcast_ln23_1_fu_803_p1}, {X1_q1[63:0]}};

assign tmp_14_fu_819_p5 = {{X2_q1[255:128]}, {bitcast_ln23_1_fu_803_p1}, {X2_q1[63:0]}};

assign tmp_15_fu_773_p5 = {{X1_q1[255:128]}, {bitcast_ln32_1_fu_769_p1}, {X1_q1[63:0]}};

assign tmp_16_fu_790_p5 = {{X2_q1[255:128]}, {bitcast_ln33_1_fu_786_p1}, {X2_q1[63:0]}};

assign tmp_1_fu_291_p3 = ap_sig_allocacmp_i_1[32'd2];

assign tmp_20_fu_919_p5 = {{X1_q0[255:192]}, {64'd9221120237041090560}, {X1_q0[127:0]}};

assign tmp_21_fu_932_p5 = {{X2_q0[255:192]}, {64'd9221120237041090560}, {X2_q0[127:0]}};

assign tmp_22_fu_893_p5 = {{X1_q0[255:192]}, {bitcast_ln23_2_fu_890_p1}, {X1_q0[127:0]}};

assign tmp_23_fu_906_p5 = {{X2_q0[255:192]}, {bitcast_ln23_2_fu_890_p1}, {X2_q0[127:0]}};

assign tmp_24_fu_861_p5 = {{X1_q0[255:192]}, {bitcast_ln32_2_fu_858_p1}, {X1_q0[127:0]}};

assign tmp_25_fu_877_p5 = {{X2_q0[255:192]}, {bitcast_ln33_2_fu_874_p1}, {X2_q0[127:0]}};

assign tmp_29_fu_1006_p5 = {{64'd9221120237041090560}, {reg_257[191:0]}};

assign tmp_2_fu_473_p4 = {{bitcast_ln13_1_fu_470_p1[62:52]}};

assign tmp_30_fu_1019_p5 = {{64'd9221120237041090560}, {reg_262[191:0]}};

assign tmp_31_fu_980_p5 = {{bitcast_ln23_3_fu_977_p1}, {reg_257[191:0]}};

assign tmp_32_fu_993_p5 = {{bitcast_ln23_3_fu_977_p1}, {reg_262[191:0]}};

assign tmp_33_fu_948_p5 = {{bitcast_ln32_3_fu_945_p1}, {reg_257[191:0]}};

assign tmp_34_fu_964_p5 = {{bitcast_ln33_3_fu_961_p1}, {reg_262[191:0]}};

assign tmp_37_fu_509_p4 = {{bitcast_ln13_3_fu_506_p1[62:52]}};

assign tmp_40_fu_550_p4 = {{bitcast_ln13_5_fu_547_p1[62:52]}};

assign tmp_43_fu_597_p4 = {{bitcast_ln13_7_fu_582_p1[62:52]}};

assign tmp_4_fu_743_p5 = {{reg_257[255:64]}, {64'd9221120237041090560}};

assign tmp_5_fu_756_p5 = {{reg_262[255:64]}, {64'd9221120237041090560}};

assign tmp_6_fu_717_p5 = {{reg_257[255:64]}, {bitcast_ln23_fu_714_p1}};

assign tmp_7_fu_730_p5 = {{reg_262[255:64]}, {bitcast_ln23_fu_714_p1}};

assign tmp_9_fu_684_p5 = {{reg_257[255:64]}, {bitcast_ln32_fu_680_p1}};

assign tmp_fu_283_p3 = ap_sig_allocacmp_i_1[32'd3];

assign tmp_s_fu_701_p5 = {{reg_262[255:64]}, {bitcast_ln33_fu_697_p1}};

assign trunc_ln10_fu_320_p1 = A_q0[63:0];

assign trunc_ln13_fu_420_p1 = C_q0[63:0];

assign trunc_ln16_1_fu_519_p1 = bitcast_ln13_3_fu_506_p1[51:0];

assign trunc_ln16_2_fu_560_p1 = bitcast_ln13_5_fu_547_p1[51:0];

assign trunc_ln16_3_fu_607_p1 = bitcast_ln13_7_fu_582_p1[51:0];

assign trunc_ln16_fu_483_p1 = bitcast_ln13_1_fu_470_p1[51:0];

assign trunc_ln9_fu_316_p1 = B_q0[63:0];

assign xor_ln23_fu_644_p2 = (trunc_ln9_reg_1061_pp0_iter4_reg ^ 64'd9223372036854775808);

assign xor_ln32_1_fu_662_p2 = (tmp_17_reg_1083_pp0_iter4_reg ^ 64'd9223372036854775808);

assign xor_ln32_2_fu_671_p2 = (tmp_26_reg_1094_pp0_iter5_reg ^ 64'd9223372036854775808);

assign xor_ln32_fu_653_p2 = (tmp_8_reg_1072_pp0_iter4_reg ^ 64'd9223372036854775808);

assign zext_ln9_fu_299_p1 = tmp_1_fu_291_p3;

always @ (posedge ap_clk) begin
    zext_ln9_reg_1043[63:1] <= 63'b000000000000000000000000000000000000000000000000000000000000000;
end

endmodule //kp_502_7
