# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do lab04_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/NJU/3rd\ semester/digital\ logical\ circuit\ experiments/lab04 {D:/NJU/3rd semester/digital logical circuit experiments/lab04/lab04.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:14 on Oct 08,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/NJU/3rd semester/digital logical circuit experiments/lab04" D:/NJU/3rd semester/digital logical circuit experiments/lab04/lab04.v 
# -- Compiling module lab04
# 
# Top level modules:
# 	lab04
# End time: 21:06:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
