// generated by newgenasym  Thu Jul 20 17:10:31 2006


module sn74lvc1g80 (clk, d, \q* );
    input clk;
    input d;
    output \q* ;


    initial
        begin
        end

endmodule
