// Seed: 2153855640
module module_0 (
    output wand id_0
);
endmodule
module module_1 #(
    parameter id_2 = 32'd10,
    parameter id_6 = 32'd42
) (
    output tri1 id_0,
    output wor  id_1,
    input  tri  _id_2
);
  supply1 [1  &  1  &  id_2  &  {  id_2  ,  -1  ,  -1  -  id_2  }  &  1 'b0 &  -1  &  -1  ==  id_2 :
      -1] id_4;
  wire [-1 : id_2  ==  -1] id_5;
  parameter id_6 = 1;
  wire  ["" : id_6] id_7;
  logic [-1 : id_6] id_8;
  ;
  assign id_0 = -1'b0;
  assign id_4 = -1 == -1;
  wire id_9;
  assign id_0 = id_4;
  wire id_10;
  ;
  module_0 modCall_1 (id_0);
endmodule
