===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2237 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2600 ( 16.7%)    0.2600 ( 21.2%)  FIR Parser
    1.0529 ( 67.6%)    0.7198 ( 58.8%)  'firrtl.circuit' Pipeline
    0.1280 (  8.2%)    0.0713 (  5.8%)    'firrtl.module' Pipeline
    0.1126 (  7.2%)    0.0625 (  5.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0153 (  1.0%)    0.0088 (  0.7%)      LowerCHIRRTL
    0.0123 (  0.8%)    0.0123 (  1.0%)    InferWidths
    0.0528 (  3.4%)    0.0528 (  4.3%)    InferResets
    0.0023 (  0.1%)    0.0023 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1243 (  8.0%)    0.1243 ( 10.2%)    LowerFIRRTLTypes
    0.5860 ( 37.6%)    0.3096 ( 25.3%)    'firrtl.module' Pipeline
    0.0875 (  5.6%)    0.0480 (  3.9%)      ExpandWhens
    0.4985 ( 32.0%)    0.2616 ( 21.4%)      Canonicalizer
    0.0203 (  1.3%)    0.0203 (  1.7%)    Inliner
    0.0272 (  1.7%)    0.0272 (  2.2%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1017 (  6.5%)    0.1017 (  8.3%)    'firrtl.module' Pipeline
    0.1017 (  6.5%)    0.1017 (  8.3%)      Canonicalizer
    0.0815 (  5.2%)    0.0815 (  6.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0890 (  5.7%)    0.0890 (  7.3%)  'hw.module' Pipeline
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWCleanup
    0.0270 (  1.7%)    0.0270 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0600 (  3.9%)    0.0600 (  4.9%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0052 (  0.3%)    0.0052 (  0.4%)  HWLegalizeNames
    0.0163 (  1.0%)    0.0163 (  1.3%)  'hw.module' Pipeline
    0.0163 (  1.0%)    0.0163 (  1.3%)    PrettifyVerilog
    0.0508 (  3.3%)    0.0508 (  4.2%)  ExportVerilog emission
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.5568 (100.0%)    1.2237 (100.0%)  Total

{
  totalTime: 1.234,
  maxMemory: 68956160
}
