{
  "Top": "aes_ha",
  "RtlTop": "aes_ha",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "spartan7",
    "Device": "xc7s15",
    "Package": "-ftgb196",
    "Speed": "-2"
  },
  "HlsSolution": {
    "Config": [
      "config_sdx -target=none",
      "config_export -vivado_optimization_level=2",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0"
    ],
    "DirectiveTcl": [
      "set_directive_unroll AddRoundKey\/AddRoundKey_label0 ",
      "set_directive_unroll AddRoundKey\/AddRoundKey_label1 ",
      "set_directive_unroll SubBytes\/SubBytes_label2 ",
      "set_directive_unroll SubBytes\/SubBytes_label3 ",
      "set_directive_unroll KeyExpansion\/KeyExpansion_label0 ",
      "set_directive_unroll conv_1dTostate\/conv_1dTostate_label0 ",
      "set_directive_unroll conv_1dTostate\/conv_1dTostate_label1 ",
      "set_directive_unroll conv_stateTo1d\/conv_stateTo1d_label2 ",
      "set_directive_unroll conv_stateTo1d\/conv_stateTo1d_label3 ",
      "set_directive_unroll MixColumns\/MixColumns_label0 ",
      "set_directive_unroll AES_CTR_xcrypt_buffer\/AES_CTR_xcrypt_buffer_label5 ",
      "set_directive_inline ShiftRows ",
      "set_directive_inline Cipher ",
      "set_directive_unroll KeyExpansion\/KeyExpansion_label1 "
    ],
    "DirectiveInfo": [
      "unroll AddRoundKey\/AddRoundKey_label0 {} {}",
      "unroll AddRoundKey\/AddRoundKey_label1 {} {}",
      "unroll SubBytes\/SubBytes_label2 {} {}",
      "unroll SubBytes\/SubBytes_label3 {} {}",
      "unroll KeyExpansion\/KeyExpansion_label0 {} {}",
      "unroll conv_1dTostate\/conv_1dTostate_label0 {} {}",
      "unroll conv_1dTostate\/conv_1dTostate_label1 {} {}",
      "unroll conv_stateTo1d\/conv_stateTo1d_label2 {} {}",
      "unroll conv_stateTo1d\/conv_stateTo1d_label3 {} {}",
      "unroll MixColumns\/MixColumns_label0 {} {}",
      "unroll AES_CTR_xcrypt_buffer\/AES_CTR_xcrypt_buffer_label5 {} {}",
      "inline ShiftRows {} {}",
      "inline Cipher {} {}",
      "unroll KeyExpansion\/KeyExpansion_label1 {} {}"
    ]
  },
  "Args": {
    "key": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "unsigned",
        "dataWidth": "8",
        "arraySizes": ["16"],
        "interfaceRef": "s_axi_slv",
        "memoryRef": "key"
      }
    },
    "iv": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "unsigned",
        "dataWidth": "8",
        "arraySizes": ["16"],
        "interfaceRef": "s_axi_slv",
        "memoryRef": "iv"
      }
    },
    "in": {
      "index": "2",
      "type": {
        "kinds": ["pointer"],
        "dataType": "unsigned",
        "dataWidth": "8",
        "interfaceRef": "m_axi_mst"
      }
    },
    "out": {
      "index": "3",
      "type": {
        "kinds": ["pointer"],
        "dataType": "unsigned",
        "dataWidth": "8",
        "interfaceRef": "m_axi_mst"
      }
    },
    "length": {
      "index": "4",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_slv",
        "registerRefs": ["length_r"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "aes_ha",
    "Version": "1.0",
    "DisplayName": "Aes_ha",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/hls\/dma\/aes_ha.c",
      "..\/..\/c_src\/aes.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/AddRoundKey.vhd",
      "impl\/vhdl\/AES_CTR_xcrypt_buffe.vhd",
      "impl\/vhdl\/AES_CTR_xcrypt_buffe_buffer.vhd",
      "impl\/vhdl\/AES_CTR_xcrypt_buffe_sbox.vhd",
      "impl\/vhdl\/aes_ha_ctx_RoundKey.vhd",
      "impl\/vhdl\/aes_ha_mst_m_axi.vhd",
      "impl\/vhdl\/aes_ha_slv_s_axi.vhd",
      "impl\/vhdl\/aes_ha_text.vhd",
      "impl\/vhdl\/KeyExpansion.vhd",
      "impl\/vhdl\/KeyExpansion_sbox.vhd",
      "impl\/vhdl\/MixColumns.vhd",
      "impl\/vhdl\/aes_ha.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AddRoundKey.v",
      "impl\/verilog\/AES_CTR_xcrypt_buffe.v",
      "impl\/verilog\/AES_CTR_xcrypt_buffe_buffer.v",
      "impl\/verilog\/AES_CTR_xcrypt_buffe_sbox.v",
      "impl\/verilog\/AES_CTR_xcrypt_buffe_sbox_rom.dat",
      "impl\/verilog\/aes_ha_ctx_RoundKey.v",
      "impl\/verilog\/aes_ha_mst_m_axi.v",
      "impl\/verilog\/aes_ha_slv_s_axi.v",
      "impl\/verilog\/aes_ha_text.v",
      "impl\/verilog\/KeyExpansion.v",
      "impl\/verilog\/KeyExpansion_sbox.v",
      "impl\/verilog\/KeyExpansion_sbox_rom.dat",
      "impl\/verilog\/MixColumns.v",
      "impl\/verilog\/aes_ha.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/aes_ha_v1_0\/data\/aes_ha.mdd",
      "impl\/misc\/drivers\/aes_ha_v1_0\/data\/aes_ha.tcl",
      "impl\/misc\/drivers\/aes_ha_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/aes_ha_v1_0\/src\/xaes_ha.c",
      "impl\/misc\/drivers\/aes_ha_v1_0\/src\/xaes_ha.h",
      "impl\/misc\/drivers\/aes_ha_v1_0\/src\/xaes_ha_hw.h",
      "impl\/misc\/drivers\/aes_ha_v1_0\/src\/xaes_ha_linux.c",
      "impl\/misc\/drivers\/aes_ha_v1_0\/src\/xaes_ha_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/nas\/ei\/share\/TUEIEDA\/LabSDS\/ST23\/ge42beg\/lab-module-3\/hls\/aes_ha_dma_prj\/sol3\/.autopilot\/db\/aes_ha.design.xml",
    "DebugDir": "\/nas\/ei\/share\/TUEIEDA\/LabSDS\/ST23\/ge42beg\/lab-module-3\/hls\/aes_ha_dma_prj\/sol3\/.debug",
    "ProtoInst": ["\/nas\/ei\/share\/TUEIEDA\/LabSDS\/ST23\/ge42beg\/lab-module-3\/hls\/aes_ha_dma_prj\/sol3\/.debug\/aes_ha.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_slv m_axi_mst",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "slv",
      "bundle_role": "interrupt"
    },
    "m_axi_mst": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_mst",
      "data_width": "32",
      "param_prefix": "C_M_AXI_MST",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "offset_slave_name": "s_axi_slv",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_slv": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_slv",
      "param_prefix": "C_S_AXI_SLV",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "in_r",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of in_r",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_r",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of in_r"
            }]
        },
        {
          "offset": "0x38",
          "name": "out_r",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of out_r",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of out_r"
            }]
        },
        {
          "offset": "0x40",
          "name": "length_r",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of length_r",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "length_r",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of length_r"
            }]
        }
      ],
      "memories": {
        "key": {
          "offset": "16",
          "range": "16"
        },
        "iv": {
          "offset": "32",
          "range": "16"
        }
      },
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_slv_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_slv_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_slv_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_slv_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_slv_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_slv_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_slv_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_slv_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_slv_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_slv_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_slv_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_slv_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_slv_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_slv_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_slv_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_slv_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_slv_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mst_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mst_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mst_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_mst_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mst_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mst_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mst_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mst_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mst_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mst_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mst_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mst_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mst_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mst_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mst_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mst_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_mst_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mst_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mst_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mst_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mst_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mst_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mst_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_mst_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mst_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mst_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mst_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mst_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mst_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mst_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mst_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mst_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mst_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mst_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mst_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mst_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_mst_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mst_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mst_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mst_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mst_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mst_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mst_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mst_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mst_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "aes_ha",
      "Instances": [
        {
          "ModuleName": "KeyExpansion",
          "InstanceName": "grp_KeyExpansion_fu_286"
        },
        {
          "ModuleName": "AES_CTR_xcrypt_buffe",
          "InstanceName": "grp_AES_CTR_xcrypt_buffe_fu_296",
          "Instances": [
            {
              "ModuleName": "MixColumns",
              "InstanceName": "call_ret4_MixColumns_fu_935"
            },
            {
              "ModuleName": "AddRoundKey",
              "InstanceName": "grp_AddRoundKey_fu_955"
            }
          ]
        }
      ]
    },
    "Info": {
      "KeyExpansion": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AddRoundKey": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MixColumns": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "AES_CTR_xcrypt_buffe": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "aes_ha": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "KeyExpansion": {
        "Latency": {
          "LatencyBest": "90",
          "LatencyAvg": "90",
          "LatencyWorst": "90",
          "PipelineII": "90",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.337"
        },
        "Area": {
          "BRAM_18K": "1",
          "FF": "1011",
          "LUT": "3537",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "AddRoundKey": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.566"
        },
        "Area": {
          "FF": "253",
          "LUT": "527",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "MixColumns": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.357"
        },
        "Area": {
          "FF": "0",
          "LUT": "624",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "AES_CTR_xcrypt_buffe": {
        "Latency": {
          "LatencyBest": "49",
          "LatencyAvg": "1553",
          "LatencyWorst": "3105",
          "PipelineIIMin": "49",
          "PipelineIIMax": "3105",
          "PipelineII": "49 ~ 3105",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.592"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "16",
            "LatencyMin": "48",
            "LatencyMax": "3104",
            "Latency": "48 ~ 3104",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "194",
            "PipelineDepth": "3 ~ 194",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "16",
                "Latency": "32",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "Cipher_label0",
                "TripCount": "9",
                "Latency": "109",
                "PipelineII": "",
                "PipelineDepth": "12"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "9",
          "FF": "1086",
          "LUT": "2410",
          "URAM": "0",
          "DSP48E": "0"
        }
      },
      "aes_ha": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "16",
            "Latency": "32",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "144",
            "PipelineDepthMax": "3200",
            "PipelineDepth": "144 ~ 3200",
            "Loops": [
              {
                "Name": "Loop 2.1",
                "TripCount": "16",
                "Latency": "32",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 2.2",
                "TripCount": "16",
                "Latency": "48",
                "PipelineII": "",
                "PipelineDepth": "3"
              }
            ]
          },
          {
            "Name": "Loop 3",
            "TripCount": "16",
            "Latency": "32",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "18",
          "FF": "3447",
          "LUT": "7887",
          "URAM": "0",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "aes_ha",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-07-06 16:11:28 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
