INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/testbench/tb_fsic.v" into library work
INFO: [VRFC 10-311] analyzing module tb_fsic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/testbench/fpga.v" into library work
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/testbench/fsic_clock.v" into library work
INFO: [VRFC 10-311] analyzing module fsic_clock_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/rtl/fsic.v" into library work
INFO: [VRFC 10-311] analyzing module FSIC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_ctrl_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axil_axis.sv" into library work
INFO: [VRFC 10-311] analyzing module AXIL_AXIS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axilite_master.sv" into library work
INFO: [VRFC 10-311] analyzing module axilite_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axilite_slave.sv" into library work
INFO: [VRFC 10-311] analyzing module axilite_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axis_master.sv" into library work
INFO: [VRFC 10-311] analyzing module axis_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axis_slave.sv" into library work
INFO: [VRFC 10-311] analyzing module axis_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axis_switch/rtl/sw_caravel.v" into library work
INFO: [VRFC 10-311] analyzing module AXIS_SW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/config_ctrl/rtl/config_ctrl.v" into library work
INFO: [VRFC 10-311] analyzing module CFG_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v" into library work
INFO: [VRFC 10-311] analyzing module FSIC_CLKRST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v" into library work
INFO: [VRFC 10-311] analyzing module fsic_coreclk_phase_cnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v" into library work
INFO: [VRFC 10-311] analyzing module fsic_io_serdes_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/io_serdes/rtl/io_serdes.v" into library work
INFO: [VRFC 10-311] analyzing module IO_SERDES
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v" into library work
INFO: [VRFC 10-311] analyzing module LOGIC_ANLZ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/logic_analyzer/rtl/Sram.v" into library work
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/mprj_io/rtl/fsic_mprj_io.v" into library work
INFO: [VRFC 10-311] analyzing module MPRJ_IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/rtl/user_subsys.v" into library work
INFO: [VRFC 10-311] analyzing module USER_SUBSYS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v" into library work
INFO: [VRFC 10-311] analyzing module AXIL_SLAV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v" into library work
INFO: [VRFC 10-311] analyzing module AXIS_MSTR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v" into library work
INFO: [VRFC 10-311] analyzing module AXIS_SLAV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v" into library work
INFO: [VRFC 10-311] analyzing module IRQ_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/la_mux/rtl/la_mux.v" into library work
INFO: [VRFC 10-311] analyzing module LA_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v" into library work
INFO: [VRFC 10-311] analyzing module USER_PRJ0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v" into library work
INFO: [VRFC 10-311] analyzing module ccs_in_wait_coupled_v1
INFO: [VRFC 10-311] analyzing module ccs_in_wait_v1
INFO: [VRFC 10-311] analyzing module ccs_out_wait_v1
INFO: [VRFC 10-311] analyzing module mgc_io_sync_v2
INFO: [VRFC 10-311] analyzing module ccs_out_v1
INFO: [VRFC 10-311] analyzing module ccs_genreg_v1
INFO: [VRFC 10-311] analyzing module ccs_fifo_wait_core_v5
INFO: [VRFC 10-311] analyzing module ccs_pipe_v6
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_7_64_7_80_80_64_5_gen
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_6_64_7_80_80_64_5_gen
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_run_fsm
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_staller
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dy_rsci_dy_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_run_fsm
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_staller
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_dx_rsci_dx_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_pix_in_rsci_pix_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_run_fsm
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_staller
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj_crc32_dat_out_triosy_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj_crc32_pix_in_triosy_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dy_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_pix_out_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dat_in_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_dx_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_pix_out_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_pix_in_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dat_out_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_pix_in_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dy_in_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dx_in_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng
INFO: [VRFC 10-311] analyzing module EdgeDetect_Top_struct
INFO: [VRFC 10-311] analyzing module EdgeDetect_Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj0/rtl/spram.v" into library work
INFO: [VRFC 10-311] analyzing module SPRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v" into library work
INFO: [VRFC 10-311] analyzing module USER_PRJ1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj1/rtl/fir.v" into library work
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj1/rtl/multiplier_adder.v" into library work
INFO: [VRFC 10-311] analyzing module multiplier_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj1/rtl/bram11.v" into library work
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v" into library work
INFO: [VRFC 10-311] analyzing module USER_PRJ2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v" into library work
INFO: [VRFC 10-311] analyzing module USER_PRJ3
