The detrimental effect of cache-miss latency on program performance can be mitigated but never avoided. So a truly radical approach is to run multiple threads on the CPU, which can take advantage of idle CPU resources during each others&#8217; waiting times. See Appendix A for a brief introduction to the MIPS MT system.