Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 10 14:00:25 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
| Design       : mb_usb_hdmi_top
| Device       : xc7s50
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   357 |
|    Minimum number of control sets                        |   307 |
|    Addition due to synthesis replication                 |    50 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1045 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   357 |
| >= 0 to < 4        |    29 |
| >= 4 to < 6        |    87 |
| >= 6 to < 8        |    42 |
| >= 8 to < 10       |    67 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     6 |
| >= 16              |    98 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1772 |          576 |
| No           | No                    | Yes                    |             131 |           54 |
| No           | Yes                   | No                     |            1402 |          515 |
| Yes          | No                    | No                     |             814 |          258 |
| Yes          | No                    | Yes                    |              25 |           13 |
| Yes          | Yes                   | No                     |            2067 |          660 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                          |                                                                                                                      Enable Signal                                                                                                                     |                                                                                                                          Set/Reset Signal                                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/cs_bo11_out                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ram_reader_0/read_data_valid_i_1_n_0                                                                                                                                                                                                                   | sdcard_init_0/SR[0]                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                                                                                                             |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                          |                1 |              1 |         1.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG          |                                                                                                                                                                                                                                                        | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0                                                                                       |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0                                                                                               |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/mosi_o5_out                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1_n_0                                                                                                                 |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Functional_Reset                                                                                                                                              |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0                                                                                         |                1 |              1 |         1.00 |
| ~mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0     | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                      | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.take_Intr_2nd_Phase_reg                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0     | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                  | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                                                     | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                                                             |                1 |              2 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                          |                1 |              3 |         3.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG          |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0     | mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                 | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/state_r_reg[3][0]                                                                                                                                                                                                               | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                    | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_ref_i_IBUF_BUFG                                           | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                      | mb_block_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                   |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                                                                                                           |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0[0]                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                        | mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                           |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                              |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                       |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                       |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                            |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/ena                                                                                                                                                                          |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/sram_addra[13]_i_1_n_0                                                                                                                                                       | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/sram_wea[3]_i_1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                               | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                             |                2 |              4 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                             | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                 |                1 |              4 |         4.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG          |                                                                                                                                                                                                                                                        | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                 | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                   | mb_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG          | mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                      | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                          |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                   |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                     | mb_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                          |                3 |              4 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                               |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                                      |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/byteCnt_v[9]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                         |                3 |              4 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                3 |              4 |         1.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/rtnState_v[3]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/tx_v[47]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/tx_v[47]_i_1_n_0                                                                                                                                                                                                                | sdcard_init_0/m_sdcard/tx_v[43]_i_1_n_0                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/CEA2                                                                                                                                                                                                                            | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                       |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                         |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                       |                2 |              5 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                            |                2 |              5 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                        |                1 |              5 |         5.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                2 |              5 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                         |                5 |              5 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/state_v[4]_i_2_n_0                                                                                                                                                                                                              | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                            |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                          |                4 |              5 |         1.25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                     |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                       |                2 |              5 |         2.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                |                2 |              5 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                            |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                            |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                            |                1 |              5 |         5.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     |                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                            |                2 |              5 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                            |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                            |                2 |              5 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                          |                3 |              6 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                          |                3 |              6 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                          |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                          |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                          |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                          |                1 |              6 |         6.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                              |                3 |              6 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                          |                3 |              6 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                       |                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                          |                5 |              6 |         1.20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                          |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                          |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                     |                2 |              6 |         3.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/byteCnt_v[9]_i_1_n_0                                                                                                                                                                                                            | sdcard_init_0/m_sdcard/byteCnt_v[8]_i_1_n_0                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                          |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                          |                2 |              6 |         3.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0     | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                |                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                                                                                                 |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                     |                2 |              6 |         3.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                        | mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0     | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                   |                2 |              6 |         3.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                              |                3 |              6 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0     | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                                             |                3 |              6 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                 |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                      |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                                                   |                5 |              6 |         1.20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                         |                3 |              6 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                      | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                                                                                    |                2 |              7 |         3.50 |
|  clk_ref_i_IBUF_BUFG                                           |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                5 |              7 |         1.40 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                   | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                              |                1 |              7 |         7.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                 |                3 |              7 |         2.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/E[5]                                                                                                                                                                                                                            | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/E[4]                                                                                                                                                                                                                            | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/E[12]                                                                                                                                                                                                                           | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/E[10]                                                                                                                                                                                                                           | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/E[6]                                                                                                                                                                                                                            | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/E[2]                                                                                                                                                                                                                            | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/E[13]                                                                                                                                                                                                                           | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/E[3]                                                                                                                                                                                                                            | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/E[8]                                                                                                                                                                                                                            | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/E[11]                                                                                                                                                                                                                           | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/E[15]                                                                                                                                                                                                                           | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/E[14]                                                                                                                                                                                                                           | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                       |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                       |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/rx_v[7]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/bitCnt_v[7]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/data_o[7]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/error_o[7]_i_2_n_0                                                                                                                                                                                                              | sdcard_init_0/m_sdcard/error_o[7]_i_1_n_0                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/error_o[15]_i_2_n_0                                                                                                                                                                                                             | sdcard_init_0/m_sdcard/error_o[15]_i_1_n_0                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/E[1]                                                                                                                                                                                                                            | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                          | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                            |                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                             |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG          | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                    | mb_block_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0     | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  clk_ref_i_IBUF_BUFG                                           | pwm_maker/ready_reg_n_0                                                                                                                                                                                                                                | pwm_maker/counter[7]_i_1__0_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | sdcard_init_0/m_sdcard/sclkPhaseTimer_v[7]_i_1_n_0                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0     | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                              |                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                       |                2 |              8 |         4.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG          | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                       |                3 |              8 |         2.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                       |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                       |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                       |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                       |                3 |              8 |         2.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads02_out                                                                                                                                    |                3 |              8 |         2.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/E[0]                                                                                                                                                                                                                            | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/E[7]                                                                                                                                                                                                                            | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/E[9]                                                                                                                                                                                                                            | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/SR[0]                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                                                                                                               |                5 |              9 |         1.80 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |              9 |         2.25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                                    |                4 |              9 |         2.25 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                4 |              9 |         2.25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                |                2 |              9 |         4.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                          |                5 |              9 |         1.80 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                    | mb_block_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                         |                2 |              9 |         4.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |              9 |         2.25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                         |                3 |             10 |         3.33 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0     | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                      |                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1  | mb_block_i/hdmi_text_controller_0/inst/vga/vc                                                                                                                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/SR[0]                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                       |                4 |             10 |         2.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                          |                4 |             10 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                       |                3 |             10 |         3.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  clk_ref_i_IBUF_BUFG                                           | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                                                        |                3 |             11 |         3.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |             11 |         5.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                          |                6 |             11 |         1.83 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out3  |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                5 |             11 |         2.20 |
|  clk_ref_i_IBUF_BUFG                                           | audio_addr_i/counter[11]_i_2_n_0                                                                                                                                                                                                                       | audio_addr_i/counter[11]_i_1_n_0                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  clk_ref_i_IBUF_BUFG                                           | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                   |                3 |             12 |         4.00 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1  |                                                                                                                                                                                                                                                        | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/SR[0]                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                          |                3 |             12 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                   |               12 |             12 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                          |               10 |             12 |         1.20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/addr_v                                                                                                                                                                                                                          | sdcard_init_0/m_sdcard/addr_v[16]_i_1_n_0                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                          |                4 |             12 |         3.00 |
|  clk_ref_i_IBUF_BUFG                                           |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                   |                3 |             13 |         4.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |         3.25 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_awready0                                                                                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/SR[0]                                                                                                                                                                                   |                2 |             14 |         7.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/sram_addra[13]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                   |                2 |             14 |         7.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                         |                7 |             14 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_arready0                                                                                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/SR[0]                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  clk_ref_i_IBUF_BUFG                                           |                                                                                                                                                                                                                                                        | sys_rst_IBUF                                                                                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             16 |         3.20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                       |                2 |             16 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                                                                  | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             17 |         3.40 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                     |                7 |             17 |         2.43 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  clk_ref_i_IBUF_BUFG                                           |                                                                                                                                                                                                                                                        | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                          | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                        |                4 |             19 |         4.75 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                        |                5 |             20 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/addr_v                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/hdmi_text_controller_0/inst/vga/SR[0]                                                                                                                                                                                                                  |                6 |             20 |         3.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ram_reader_0/ram_address[23]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                5 |             21 |         4.20 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                 |                5 |             21 |         4.20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                               |                4 |             22 |         5.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/ram_addr_r[3]_i_1_n_0                                                                                                                                                                                                                    | sdcard_init_0/m_sdcard/SR[0]                                                                                                                                                                                                                                      |                6 |             22 |         3.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                               |                7 |             22 |         3.14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                          |               12 |             22 |         1.83 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0     |                                                                                                                                                                                                                                                        | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                                             |                5 |             23 |         4.60 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                          |                8 |             23 |         2.88 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                         |                6 |             24 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                          |               13 |             25 |         1.92 |
|  clk_ref_i_IBUF_BUFG                                           | audio_addr_i/addr[0]_i_1_n_0                                                                                                                                                                                                                           | audio_addr_i/counter[11]_i_1_n_0                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                       |                                                                                                                                                                                                                                                                   |                9 |             25 |         2.78 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                       |                                                                                                                                                                                                                                                                   |               11 |             25 |         2.27 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                              |               14 |             25 |         1.79 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ram_reader_0/ram_cmd1                                                                                                                                                                                                                                  | sdcard_init_0/SR[0]                                                                                                                                                                                                                                               |                4 |             26 |         6.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                        |                8 |             27 |         3.38 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                   | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                        |                5 |             28 |         5.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                             |                7 |             29 |         4.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                7 |             30 |         4.29 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                     | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                     |               10 |             30 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                                        |               11 |             31 |         2.82 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4                                                                                                                          | mb_block_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_reg_wren                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |               14 |             32 |         2.29 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0     | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                  |                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                         |               13 |             32 |         2.46 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                       | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                             | mb_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                              | mb_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                                                     | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                   | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      |                                                                                                                                                                                                                                                                   |               19 |             32 |         1.68 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                               | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |               32 |             32 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               13 |             32 |         2.46 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                                                  | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_1                                                                                                                                                                  | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/SR[0]                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                               | mb_block_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                                                                 |               15 |             33 |         2.20 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               10 |             33 |         3.30 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                          |               18 |             34 |         1.89 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_4                                                                                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |                9 |             35 |         3.89 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                7 |             36 |         5.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                               |                9 |             38 |         4.22 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | sdcard_init_0/m_sdcard/tx_v[39]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                   |               13 |             39 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                             |               23 |             42 |         1.83 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1  |                                                                                                                                                                                                                                                        | mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]                                                                                                                                                                                                |               21 |             42 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                          |               16 |             45 |         2.81 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                          |               26 |             46 |         1.77 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                          |               16 |             46 |         2.88 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                          |               15 |             46 |         3.07 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |               16 |             47 |         2.94 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0     | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |               11 |             47 |         4.27 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |               18 |             47 |         2.61 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                                                                               |               28 |             63 |         2.25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ram_reader_0/data_burst[15]                                                                                                                                                                                                                            | sdcard_init_0/SR[0]                                                                                                                                                                                                                                               |               13 |             64 |         4.92 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                   |                8 |             64 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                                                                   |                                                                                                                                                                                                                                                                   |               16 |             64 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                         |                                                                                                                                                                                                                                                                   |               17 |             64 |         3.76 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                     |                                                                                                                                                                                                                                                                   |               18 |             64 |         3.56 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                            |                                                                                                                                                                                                                                                                   |               15 |             64 |         4.27 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                              |                                                                                                                                                                                                                                                                   |               19 |             64 |         3.37 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                    |               20 |             64 |         3.20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                                   |                8 |             64 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ram_reader_0/data_burst[79]                                                                                                                                                                                                                            | sdcard_init_0/SR[0]                                                                                                                                                                                                                                               |               19 |             64 |         3.37 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                                                                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               25 |             66 |         2.64 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               20 |             71 |         3.55 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                            |                                                                                                                                                                                                                                                                   |                9 |             72 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                            |                                                                                                                                                                                                                                                                   |                9 |             72 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               23 |             80 |         3.48 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0     |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |               26 |             81 |         3.12 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1  |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |               28 |             81 |         2.89 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                                                                   |               11 |             88 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2                |                                                                                                                                                                                                                                                                   |               11 |             88 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                            |                                                                                                                                                                                                                                                                   |               11 |             88 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               31 |             94 |         3.03 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |               32 |            128 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |              145 |            494 |         3.41 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |              373 |           1157 |         3.10 |
+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


