int F_1 ( T_1 * V_1 , int * V_2 , T_2 * * V_3 )
{
int V_4 ;
T_3 * V_5 ;
* V_2 = 0 ;
V_4 = F_2 ( V_1 , V_2 , V_3 ) ;
if ( V_4 == - 1 ) {
return - 1 ;
}
if ( V_4 == V_6 ) {
return 0 ;
}
V_5 = ( T_3 * ) F_3 ( sizeof( T_3 ) ) ;
V_1 -> V_7 = ( void * ) V_5 ;
V_5 -> V_8 = V_4 ;
F_4 ( V_5 , V_4 ) ;
V_1 -> V_9 = 0 ;
V_1 -> V_10 = V_11 ;
V_1 -> V_12 = V_13 ;
V_1 -> V_14 = V_15 ;
if ( V_4 == V_16 ) {
V_1 -> V_17 = V_18 ;
V_1 -> V_19 = V_20 ;
}
else if ( V_4 == V_21 ) {
V_1 -> V_17 = V_18 ;
V_1 -> V_19 = V_20 ;
}
else if ( V_4 == V_22 ) {
V_1 -> V_17 = V_23 ;
V_1 -> V_19 = V_20 ;
}
else if ( V_4 == V_24 ) {
V_1 -> V_17 = V_23 ;
V_1 -> V_19 = V_20 ;
}
return ( 1 ) ;
}
static T_4 V_11 ( T_1 * V_1 , int * V_2 , T_2 * * V_3 , T_5 * V_25 )
{
T_3 * V_5 = ( T_3 * ) V_1 -> V_7 ;
T_6 V_26 [ V_27 ] ;
int V_28 = 0 , V_29 ;
T_6 * V_30 ;
T_7 V_31 ;
if ( ! F_5 ( V_5 , V_1 -> V_32 , & V_28 , & V_29 , V_2 , V_3 ) )
return ( FALSE ) ;
* V_25 = ( F_6 ( V_1 -> V_32 ) - 16 ) ;
if ( F_7 ( V_26 , V_28 , V_1 -> V_32 ) != V_28 ) {
* V_2 = F_8 ( V_1 -> V_32 , V_3 ) ;
if ( * V_2 == 0 )
* V_2 = V_33 ;
return ( FALSE ) ;
}
if ( V_28 < ( int ) V_5 -> V_34 ) {
* V_2 = F_8 ( V_1 -> V_32 , V_3 ) ;
if ( * V_2 == 0 )
* V_3 = F_9 ( L_1 , V_28 , V_5 -> V_34 ) ;
* V_2 = V_35 ;
return ( FALSE ) ;
}
if ( ( V_5 -> V_8 == V_16 ) || ( V_5 -> V_8 == V_21 ) )
V_31 = ( T_7 ) ( V_28 + V_36 + V_37 ) ;
else
V_31 = ( T_7 ) ( V_28 + V_36 + V_38 ) ;
F_10 ( V_1 -> V_39 , V_31 ) ;
V_30 = F_11 ( V_1 -> V_39 ) ;
switch ( V_5 -> V_8 )
{
case V_21 :
F_12 ( V_1 , V_30 , V_26 , V_28 ) ;
break;
case V_16 :
F_13 ( V_1 , V_30 , V_26 , V_28 , V_29 ) ;
break;
case V_22 :
F_14 ( V_1 , V_30 , V_26 , V_28 , V_29 ) ;
break;
case V_24 :
F_14 ( V_1 , V_30 , V_26 , V_28 , V_29 ) ;
break;
}
if ( V_1 -> V_19 == V_40 )
V_1 -> V_19 = V_1 -> V_41 . V_42 ;
else {
if ( V_1 -> V_19 != V_1 -> V_41 . V_42 )
V_1 -> V_19 = V_43 ;
}
return ( TRUE ) ;
}
static T_4 V_13 ( T_1 * V_1 , T_5 V_44 , struct V_45 * V_41 V_46 , T_8 * V_47 , int T_9 V_46 ,
int * V_2 , T_2 * * V_3 )
{
T_3 * V_5 = ( T_3 * ) V_1 -> V_7 ;
T_6 V_26 [ V_27 ] ;
int V_28 , V_29 ;
if ( F_15 ( V_1 -> V_48 , V_44 , V_49 , V_2 ) == - 1 )
return ( FALSE ) ;
if ( ! F_5 ( V_5 , V_1 -> V_48 , & V_28 , & V_29 , V_2 , V_3 ) )
return ( FALSE ) ;
if ( F_7 ( V_26 , V_28 , V_1 -> V_48 ) != V_28 ) {
* V_2 = F_8 ( V_1 -> V_48 , V_3 ) ;
if ( * V_2 == 0 )
* V_2 = V_33 ;
return ( FALSE ) ;
}
switch ( V_5 -> V_8 ) {
case V_21 :
F_12 ( V_1 , V_47 , V_26 , V_28 ) ;
break;
case V_16 :
F_13 ( V_1 , V_47 , V_26 , V_28 , V_29 ) ;
break;
case V_22 :
F_14 ( V_1 , V_47 , V_26 , V_28 , V_29 ) ;
break;
case V_24 :
F_14 ( V_1 , V_47 , V_26 , V_28 , V_29 ) ;
break;
}
return ( TRUE ) ;
}
static T_4 F_5 ( T_3 * V_5 , T_10 V_32 , int * V_28 , int * V_29 , int * V_2 , T_2 * * V_3 )
{
int V_50 , V_51 ;
T_6 V_52 [ 16 ] ;
V_53 = V_54 ;
* V_28 = 0 ;
while ( 1 ) {
if ( F_7 ( V_52 , 16 , V_32 ) != 16 ) {
* V_2 = F_8 ( V_32 , V_3 ) ;
return ( FALSE ) ;
}
if ( ( V_50 = F_16 ( V_5 , V_52 , & V_51 , V_29 ) ) != 0 ) {
if ( V_50 > V_27 ) {
* V_2 = V_35 ;
* V_3 = F_9 ( L_2 , V_50 ) ;
return ( FALSE ) ;
}
else if ( V_51 != V_55 ) {
if ( F_15 ( V_32 , V_50 , V_56 , V_2 ) < 0 )
return ( FALSE ) ;
}
else {
* V_28 = V_50 ;
return ( TRUE ) ;
}
}
}
}
static int F_2 ( T_1 * V_1 , int * V_2 , T_2 * * V_3 )
{
T_6 V_26 [ V_27 ] ;
T_6 V_52 [ 16 ] ;
int V_28 = 0 ;
T_6 V_57 ;
T_6 * V_58 = NULL ;
T_6 * V_59 = NULL ;
T_6 * V_60 = NULL ;
T_5 V_61 = - 1 ;
T_11 V_62 = 0 ;
int V_50 , V_51 ;
T_7 V_63 = 0 ;
T_7 V_64 ;
V_61 = F_6 ( V_1 -> V_32 ) ;
if ( V_61 == - 1 ) {
* V_2 = F_8 ( V_1 -> V_32 , V_3 ) ;
return ( - 1 ) ;
}
V_64 = 1000 ;
while ( ( F_7 ( V_52 , 16 , V_1 -> V_32 ) ) == 16 ) {
if ( ( V_50 = F_16 ( NULL , V_52 , & V_51 , NULL ) ) != 0 ) {
if ( V_50 > V_27 ) {
return ( V_6 ) ;
}
else if ( V_51 != V_55 ) {
if ( F_15 ( V_1 -> V_32 , V_50 , V_56 , V_2 ) < 0 )
return ( - 1 ) ;
}
else {
V_28 = V_50 ;
if ( F_7 ( V_26 , V_28 , V_1 -> V_32 ) != V_28 ) {
* V_2 = F_8 ( V_1 -> V_32 , V_3 ) ;
if ( * V_2 != 0 && * V_2 != V_33 )
return ( - 1 ) ;
return ( V_6 ) ;
}
if ( V_28 > V_65 ) {
V_58 = & ( V_26 [ V_28 - V_65 ] ) ;
V_63 = F_17 ( & V_58 [ V_66 ] ) ;
V_57 = 0 ;
while ( ( ( V_63 + V_57 ) % 4 ) != 0 )
V_57 = V_57 + 1 ;
V_62 = F_18 ( & V_58 [ V_67 ] ) ;
if ( V_28 == ( V_63 + V_65 + V_57 ) && ( V_62 & V_68 ) == 0x1000000 ) {
V_64 = V_21 ;
}
}
if ( ( V_28 > V_69 ) && ( V_64 == 1000 ) ) {
V_60 = & ( V_26 [ V_28 - V_69 ] ) ;
V_63 = F_17 ( & V_60 [ V_70 ] ) ;
V_57 = 0 ;
while ( ( ( V_63 + V_57 ) % 4 ) != 0 )
V_57 = V_57 + 1 ;
if ( V_28 == ( V_63 + V_69 + V_57 ) )
V_64 = V_22 ;
}
if ( ( V_28 > V_71 ) && ( V_64 == 1000 ) ) {
V_63 = ( 256 * ( V_26 [ V_72 + 1 ] & 0x1f ) ) + V_26 [ V_72 ] ;
V_57 = 0 ;
while ( ( ( V_63 + V_57 ) % 4 ) != 0 )
V_57 = V_57 + 1 ;
if ( V_28 == ( V_63 + V_71 + V_73 + 12 + V_57 ) )
V_64 = V_16 ;
}
if ( ( V_28 > V_74 ) && ( V_64 == 1000 ) ) {
V_59 = & ( V_26 [ V_28 - V_74 ] ) ;
V_63 = F_17 ( & V_59 [ V_75 ] ) ;
V_57 = 0 ;
while ( ( ( V_63 + V_57 ) % 4 ) != 0 )
V_57 = V_57 + 1 ;
if ( V_28 == ( V_63 + V_74 + V_57 ) )
V_64 = V_24 ;
}
if ( V_64 != 1000 )
{
if ( F_15 ( V_1 -> V_32 , V_61 , V_49 , V_2 ) == - 1 ) {
return ( - 1 ) ;
}
return ( V_64 ) ;
}
}
}
}
* V_2 = F_8 ( V_1 -> V_32 , V_3 ) ;
if ( * V_2 != 0 && * V_2 != V_33 )
return ( - 1 ) ;
return ( V_6 ) ;
}
static void F_12 ( T_1 * V_1 , T_6 * V_30 , T_6 * V_26 , int V_28 )
{
T_3 * V_5 = ( T_3 * ) V_1 -> V_7 ;
int V_76 = 0 ;
register int V_57 ;
register T_6 * V_77 , * V_78 ;
T_12 V_79 , V_80 ;
T_6 V_81 , V_82 ;
T_13 V_83 = V_84 , V_85 = V_84 ;
T_11 V_86 ;
T_13 V_87 , V_88 , V_89 = V_84 ;
T_13 V_90 ;
T_7 V_91 ;
T_12 V_92 ;
int V_93 ;
int V_94 , V_95 ;
T_11 V_62 ;
int V_96 ;
T_7 V_97 , V_98 , V_99 = 0 ;
T_11 V_100 , V_101 ;
T_7 V_102 ;
T_14 V_103 ;
T_15 V_104 ;
int V_105 , V_106 , V_107 ;
T_13 V_108 ;
V_77 = & ( V_26 [ V_28 - V_5 -> V_34 ] ) ;
V_81 = V_77 [ V_5 -> V_109 ] & V_5 -> V_110 ;
V_93 = ! ( V_77 [ V_5 -> V_109 ] & V_5 -> V_111 ) ;
V_79 = F_17 ( & V_77 [ V_5 -> V_112 ] ) ;
V_97 = F_17 ( & V_77 [ V_5 -> V_113 ] ) & V_5 -> V_114 ;
V_82 = V_77 [ V_5 -> V_115 ] ;
V_94 = ( V_77 [ V_5 -> V_116 ] & ( T_6 ) V_5 -> V_117 ) != 0 ;
V_95 = ( V_77 [ V_5 -> V_109 ] & V_5 -> V_118 ) != 0 ;
V_62 = F_18 ( & V_77 [ V_5 -> V_119 ] ) ;
V_86 = F_17 ( & V_77 [ V_5 -> V_120 + 6 ] ) ;
for ( V_57 = 0 ; V_57 < 4 ; V_57 ++ )
V_86 = ( V_86 << 8 ) | V_77 [ V_5 -> V_120 + V_57 ] ;
V_98 = F_17 ( & V_77 [ V_5 -> V_121 + 1 ] ) ;
V_101 = F_17 ( & V_77 [ V_5 -> V_122 ] ) ;
V_91 = F_17 ( & V_77 [ V_5 -> V_123 ] ) ;
V_92 = ( V_77 [ V_5 -> V_124 ] & 0x80 ) ? ( - 1 * ( V_77 [ V_5 -> V_124 ] & 0x7f ) ) : V_77 [ V_5 -> V_124 ] ;
if ( V_81 == V_5 -> V_125 )
V_96 = F_19 ( V_26 ) ;
else if ( ( V_81 == V_5 -> V_126 ) || ( V_81 == V_5 -> V_127 ) )
V_96 = F_20 ( V_26 ) ;
else
V_96 = 1 ;
V_78 = & ( V_26 [ ( ( V_81 == V_5 -> V_125 ) ? 4 : 6 ) ] ) ;
V_79 -= ( V_81 == V_5 -> V_125 ) ? 4 : 6 ;
if ( V_79 > ( V_28 - ( int ) V_5 -> V_34 ) )
V_79 = ( V_28 - ( int ) V_5 -> V_34 ) ;
V_80 = V_79 ;
V_83 = F_21 ( & V_77 [ V_5 -> V_128 ] ) ;
V_85 = F_21 ( & V_77 [ V_5 -> V_129 ] ) ;
V_100 = ( T_11 ) ( ( V_85 - V_83 ) / V_130 ) ;
V_87 = V_83 / V_130 ;
V_88 = ( V_87 / V_131 ) ;
V_89 = V_87 - ( V_88 * V_131 ) ;
V_90 = V_85 / V_130 ;
V_105 = ( V_95 ? 34 : 32 ) ;
if ( V_62 & V_5 -> V_132 )
{
V_107 = V_105 + 40 ;
}
else if ( V_62 & V_5 -> V_133 )
{
V_107 = V_105 + 28 ;
}
else if ( V_62 & V_5 -> V_134 )
{
V_107 = V_105 + 24 ;
}
else if ( V_62 & V_5 -> V_135 )
{
V_107 = V_105 + 28 ;
}
else
{
V_107 = V_105 + 20 ;
}
V_106 = F_22 ( V_78 , V_107 , V_98 , V_82 ) ;
if ( ( V_78 [ V_106 ] == 0xdd ) && ( V_106 + 15 <= V_80 ) && ( V_94 != 0 ) )
V_108 = F_23 ( V_78 , V_106 ) ;
else
V_108 = 0 ;
V_102 = V_36 + V_37 ;
V_1 -> V_41 . V_136 = ( V_80 - 4 ) + V_102 ;
V_1 -> V_41 . V_137 = ( V_79 - 4 ) + V_102 ;
V_1 -> V_41 . V_138 = V_139 ;
V_1 -> V_41 . V_140 . V_141 = ( V_142 ) V_88 ;
V_1 -> V_41 . V_140 . V_143 = ( int ) ( V_89 * 1000 ) ;
V_1 -> V_41 . V_42 = V_20 ;
V_104 . V_144 = 0 ;
V_104 . V_145 = V_36 ;
V_103 . V_145 = V_37 ;
V_103 . V_146 = ( V_81 == V_5 -> V_127 ) ? V_147 : 0 ;
V_103 . V_96 = V_96 ;
V_103 . V_148 = ( V_81 == V_5 -> V_125 ) ? V_149 : V_150 ;
V_103 . signal = V_93 ? 100 : ( V_151 ) V_92 ;
V_103 . V_152 = V_93 ? ( ( V_151 ) V_92 ) : 100 ;
V_103 . V_153 = 0 ;
if ( V_93 )
V_103 . V_153 |= V_154 ;
if ( V_101 & V_5 -> V_155 )
V_103 . V_153 |= V_156 ;
if ( ! V_93 && ( V_101 & V_5 -> V_157 ) )
V_103 . V_153 |= V_158 ;
if ( ! V_93 && ( V_101 & V_5 -> V_159 ) )
V_103 . V_153 |= V_160 ;
if ( V_91 & V_5 -> V_161 )
V_103 . V_153 |= V_162 ;
else if ( V_91 & V_5 -> V_163 )
V_103 . V_153 |= V_164 ;
else if ( V_91 & V_5 -> V_165 )
V_103 . V_153 |= V_166 ;
V_103 . V_167 = ( T_11 ) V_101 ;
V_104 . V_168 = ( T_7 ) V_97 ;
V_104 . V_169 = ( T_7 ) V_98 ;
V_104 . V_170 = ( T_7 ) V_82 ;
if ( ! V_93 && V_108 != 0 )
V_104 . V_171 = ( T_11 ) V_86 ;
else
V_104 . V_171 = 0 ;
V_104 . V_172 = ( T_11 ) V_100 ;
V_103 . V_173 = ( T_7 ) V_91 ;
V_104 . V_174 = ( T_7 ) V_80 ;
V_103 . V_175 = ( T_7 ) V_99 ;
V_104 . V_176 = ( T_11 ) V_108 ;
V_104 . V_177 = V_87 ;
V_104 . V_178 = V_90 ;
F_24 ( & V_30 [ V_76 ] , V_104 . V_144 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_104 . V_145 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_104 . V_174 ) ;
V_76 += 2 ;
memset ( & V_30 [ V_76 ] , 0 , 2 ) ;
V_76 += 2 ;
F_25 ( & V_30 [ V_76 ] , V_104 . V_169 ) ;
V_76 += 4 ;
F_24 ( & V_30 [ V_76 ] , V_104 . V_168 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_104 . V_170 ) ;
V_76 += 2 ;
F_25 ( & V_30 [ V_76 ] , V_104 . V_171 ) ;
V_76 += 4 ;
F_25 ( & V_30 [ V_76 ] , V_104 . V_176 ) ;
V_76 += 4 ;
F_26 ( & V_30 [ V_76 ] , V_104 . V_177 ) ;
V_76 += 8 ;
F_26 ( & V_30 [ V_76 ] , V_104 . V_178 ) ;
V_76 += 8 ;
F_25 ( & V_30 [ V_76 ] , V_104 . V_172 ) ;
V_76 += 4 ;
memset ( & V_30 [ V_76 ] , 0 , 4 ) ;
V_76 += 4 ;
F_24 ( & V_30 [ V_76 ] , V_103 . V_145 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_103 . V_146 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_103 . V_148 ) ;
V_76 += 2 ;
V_30 [ V_76 ] = V_103 . V_96 ;
V_76 += 1 ;
V_30 [ V_76 ] = V_103 . signal ;
V_76 += 1 ;
V_30 [ V_76 ] = V_103 . V_152 ;
V_76 += 1 ;
V_30 [ V_76 ] = 0 ;
V_76 += 1 ;
F_24 ( & V_30 [ V_76 ] , V_103 . V_153 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_103 . V_175 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_103 . V_173 ) ;
V_76 += 2 ;
F_25 ( & V_30 [ V_76 ] , V_103 . V_167 ) ;
V_76 += 4 ;
if ( V_28 < ( ( int ) V_80 + ( int ) V_5 -> V_34 ) )
memcpy ( & V_30 [ V_76 ] , V_78 , V_79 ) ;
else if ( V_79 >= 4 )
memcpy ( & V_30 [ V_76 ] , V_78 , V_79 - 4 ) ;
else
memcpy ( & V_30 [ V_76 ] , V_78 , V_79 ) ;
}
static void F_13 ( T_1 * V_1 , T_6 * V_30 , T_6 * V_26 , int V_28 , int V_29 )
{
T_3 * V_5 = ( T_3 * ) V_1 -> V_7 ;
int V_76 = 0 ;
int V_179 = 8 ;
register int V_57 ;
register T_6 * V_180 , * V_181 , * V_78 , * V_182 ;
T_12 V_80 , V_183 ;
T_6 V_184 , V_185 , V_82 , V_186 , V_187 ;
T_13 V_83 = V_84 , V_85 = V_84 ;
T_13 V_86 = V_84 ;
T_13 V_87 , V_88 , V_89 = V_84 ;
T_13 V_90 ;
T_7 V_91 , V_188 ;
T_11 V_101 ;
T_12 V_92 ;
int V_93 ;
int V_94 , V_95 ;
T_11 V_62 ;
T_6 V_96 ;
T_7 V_97 , V_99 = 0 ;
T_11 V_98 , V_100 ;
T_7 V_102 ;
T_14 V_103 ;
T_15 V_104 ;
V_151 V_152 = 0 ;
int V_105 , V_106 , V_107 ;
T_13 V_108 , V_189 ;
T_7 V_148 = 0 ;
T_7 V_190 = 0 ;
T_13 V_191 ;
V_180 = & ( V_26 [ 0 ] ) ;
V_181 = & ( V_26 [ V_28 - V_5 -> V_34 ] ) ;
V_184 = V_180 [ V_5 -> V_192 ] ;
V_187 = V_184 & ( T_6 ) V_193 ;
V_185 = V_180 [ V_5 -> V_194 ] ;
V_186 = V_185 & ( T_6 ) V_195 ;
V_80 = ( 256 * ( V_180 [ V_5 -> V_112 + 1 ] & 0x1f ) ) + V_180 [ V_5 -> V_112 ] ;
V_183 = V_80 ;
V_93 = V_29 ;
V_97 = F_17 ( & V_180 [ V_5 -> V_113 ] ) ;
V_82 = V_181 [ V_5 -> V_115 ] ;
V_188 = F_17 ( & V_181 [ V_5 -> V_116 ] ) ;
V_94 = ( V_188 & V_5 -> V_117 ) != 0 ;
V_95 = ( V_188 & V_5 -> V_118 ) != 0 ;
V_62 = F_18 ( & V_181 [ V_5 -> V_119 ] ) ;
V_86 = 0x00000000 ;
V_98 = F_27 ( & V_181 [ V_5 -> V_121 ] ) ;
V_189 = ( V_181 [ V_5 -> V_120 + 6 ] << 8 ) | ( V_181 [ V_5 -> V_120 + 7 ] ) ;
for ( V_57 = 0 ; V_57 < 4 ; V_57 ++ )
V_189 = ( V_189 << 8 ) | V_181 [ V_5 -> V_120 + V_57 ] ;
V_101 = F_18 ( & V_181 [ V_5 -> V_122 ] ) ;
V_91 = F_17 ( & V_181 [ V_5 -> V_123 ] ) ;
if ( ( V_91 & 0xFC00 ) != 0 )
V_99 = F_28 ( & V_180 [ V_5 -> V_196 ] ) ;
V_92 = V_180 [ V_5 -> V_124 ] ;
if ( V_93 ) {
if ( V_92 & 0x80 )
V_152 = - 1 * ( V_92 & 0x7f ) ;
else
V_152 = V_92 & 0x7f ;
} else {
if ( V_92 > 128 ) V_92 = V_92 - 256 ;
}
V_182 = & ( V_26 [ V_179 ] ) ;
if ( V_186 == V_197 ) {
if ( V_187 < 4 ) {
V_96 = F_20 ( V_182 ) ;
V_148 |= V_150 ;
}
else {
V_96 = F_19 ( V_182 ) ;
V_148 |= V_149 ;
}
}
else if ( V_186 == V_198 ) {
V_96 = ( V_182 [ 3 ] & 0x7f ) + ( V_182 [ 6 ] & 0x80 ) ;
V_190 |= V_199 | ( ( V_182 [ 3 ] & 0x80 ) ? V_200 : 0 ) |
( ( V_182 [ 6 ] & 0x80 ) ? V_201 : 0 ) ;
V_148 |= V_149 ;
}
else if ( V_186 == V_202 ) {
V_96 = ( V_182 [ 0 ] & 0x7f ) + ( V_182 [ 3 ] & 0x80 ) ;
V_190 |= V_199 | ( ( V_182 [ 0 ] & 0x80 ) ? V_200 : 0 ) |
( ( V_182 [ 3 ] & 0x80 ) ? V_201 : 0 ) ;
V_148 |= V_149 ;
}
else {
V_96 = 1 ;
}
V_78 = & ( V_26 [ 8 + 12 ] ) ;
if ( V_80 > ( V_28 - ( int ) V_5 -> V_34 ) ) {
V_80 = ( V_28 - ( int ) V_5 -> V_34 ) ;
}
V_83 = F_21 ( & V_181 [ V_5 -> V_128 ] ) ;
V_85 = F_21 ( & V_181 [ V_5 -> V_129 ] ) ;
V_100 = ( T_11 ) ( ( V_85 - V_83 ) / V_130 ) ;
V_87 = V_83 / V_130 ;
V_88 = ( V_87 / V_131 ) ;
V_89 = V_87 - ( V_88 * V_131 ) ;
V_90 = V_85 / V_130 ;
V_105 = ( V_95 ? 34 : 32 ) ;
if ( V_62 & V_5 -> V_132 )
{
V_107 = V_105 + 40 ;
}
else if ( V_62 & V_5 -> V_133 )
{
V_107 = V_105 + 28 ;
}
else if ( V_62 & V_5 -> V_134 )
{
V_107 = V_105 + 24 ;
}
else if ( V_62 & V_5 -> V_135 )
{
V_107 = V_105 + 28 ;
}
else
{
V_107 = V_105 + 20 ;
}
V_106 = F_22 ( V_78 , V_107 , V_98 , V_82 ) ;
if ( ( V_78 [ V_106 ] == 0xdd ) && ( V_106 + 15 <= V_80 ) && ( V_94 != 0 ) )
V_108 = F_23 ( V_78 , V_106 ) ;
else
V_108 = 0 ;
if ( ! V_29 ) {
if ( V_189 < V_83 ) {
V_86 = V_83 - V_189 ;
} else {
V_191 = V_189 - V_83 ;
if ( V_191 > 0x10000000 )
V_86 = 0 ;
else
V_86 = V_191 ;
}
}
V_102 = V_36 + V_37 ;
V_1 -> V_41 . V_136 = ( V_183 - 4 ) + V_102 ;
V_1 -> V_41 . V_137 = ( V_80 - 4 ) + V_102 ;
V_1 -> V_41 . V_138 = V_139 ;
V_1 -> V_41 . V_140 . V_141 = ( V_142 ) V_88 ;
V_1 -> V_41 . V_140 . V_143 = ( int ) ( V_89 * 1000 ) ;
V_1 -> V_41 . V_42 = V_20 ;
V_104 . V_144 = 0 ;
V_104 . V_145 = V_36 ;
V_103 . V_145 = V_37 ;
V_103 . V_146 = V_190 ;
if ( V_91 & V_203 )
V_103 . V_146 |= V_204 ;
if ( ( V_184 & V_205 ) != V_206 )
V_103 . V_146 |= V_147 ;
V_103 . V_96 = V_96 ;
V_103 . V_148 = V_148 ;
if ( V_93 ) {
V_103 . V_152 = ( V_151 ) V_152 ;
V_103 . signal = 100 ;
}
else {
V_103 . V_152 = 100 ;
V_103 . signal = ( V_151 ) V_92 ;
}
V_103 . V_153 = 0 ;
if ( V_93 )
V_103 . V_153 |= V_154 ;
if ( V_101 & V_5 -> V_155 )
V_103 . V_153 |= V_156 ;
if ( ! V_93 && ( V_101 & V_5 -> V_157 ) )
V_103 . V_153 |= V_158 ;
if ( ! V_93 && ( V_101 & V_5 -> V_159 ) )
V_103 . V_153 |= V_160 ;
if ( V_91 & V_5 -> V_161 )
V_103 . V_153 |= V_162 ;
else if ( V_91 & V_5 -> V_163 )
V_103 . V_153 |= V_164 ;
else if ( V_91 & V_5 -> V_165 )
V_103 . V_153 |= V_166 ;
V_103 . V_167 = ( T_11 ) V_101 ;
V_104 . V_168 = ( T_7 ) V_97 ;
V_104 . V_174 = ( T_7 ) V_80 ;
V_103 . V_175 = ( T_7 ) V_99 ;
V_104 . V_169 = ( T_11 ) V_98 ;
V_104 . V_170 = ( T_7 ) V_82 ;
if ( ! V_93 && ( V_108 != 0 ) )
V_104 . V_171 = ( T_11 ) V_86 ;
else
V_104 . V_171 = 0 ;
V_104 . V_172 = ( T_11 ) V_100 ;
V_103 . V_173 = ( T_7 ) V_91 ;
V_104 . V_177 = V_87 ;
V_104 . V_178 = V_90 ;
V_104 . V_176 = ( T_11 ) ( V_108 ) ;
F_24 ( & V_30 [ V_76 ] , V_104 . V_144 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_104 . V_145 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_104 . V_174 ) ;
V_76 += 2 ;
memset ( & V_30 [ V_76 ] , 0 , 2 ) ;
V_76 += 2 ;
F_25 ( & V_30 [ V_76 ] , V_104 . V_169 ) ;
V_76 += 4 ;
F_24 ( & V_30 [ V_76 ] , V_104 . V_168 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_104 . V_170 ) ;
V_76 += 2 ;
F_25 ( & V_30 [ V_76 ] , V_104 . V_171 ) ;
V_76 += 4 ;
F_25 ( & V_30 [ V_76 ] , V_104 . V_176 ) ;
V_76 += 4 ;
F_26 ( & V_30 [ V_76 ] , V_104 . V_177 ) ;
V_76 += 8 ;
F_26 ( & V_30 [ V_76 ] , V_104 . V_178 ) ;
V_76 += 8 ;
F_25 ( & V_30 [ V_76 ] , V_104 . V_172 ) ;
V_76 += 4 ;
memset ( & V_30 [ V_76 ] , 0 , 4 ) ;
V_76 += 4 ;
F_24 ( & V_30 [ V_76 ] , V_103 . V_145 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_103 . V_146 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_103 . V_148 ) ;
V_76 += 2 ;
V_30 [ V_76 ] = V_103 . V_96 ;
V_76 += 1 ;
V_30 [ V_76 ] = V_103 . signal ;
V_76 += 1 ;
V_30 [ V_76 ] = V_103 . V_152 ;
V_76 += 1 ;
V_30 [ V_76 ] = 0 ;
V_76 += 1 ;
F_24 ( & V_30 [ V_76 ] , V_103 . V_153 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_103 . V_175 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_103 . V_173 ) ;
V_76 += 2 ;
F_25 ( & V_30 [ V_76 ] , V_103 . V_167 ) ;
V_76 += 4 ;
if ( V_28 < ( ( int ) V_183 + ( int ) V_5 -> V_34 ) )
memcpy ( & V_30 [ V_76 ] , V_78 , V_80 ) ;
else if ( V_80 >= 4 )
memcpy ( & V_30 [ V_76 ] , V_78 , V_80 - 4 ) ;
else
memcpy ( & V_30 [ V_76 ] , V_78 , V_80 ) ;
}
static void F_14 ( T_1 * V_1 , T_6 * V_30 , T_6 * V_26 , int V_28 , int V_29 )
{
T_3 * V_5 = ( T_3 * ) V_1 -> V_7 ;
int V_76 = 0 ;
register int V_57 ;
register T_6 * V_77 , * V_78 ;
T_7 V_80 , V_183 ;
T_6 V_82 ;
T_13 V_83 = V_84 , V_85 = V_84 ;
T_11 V_86 = 0 ;
T_13 V_87 , V_88 , V_89 = V_84 ;
T_13 V_90 ;
T_7 V_207 , V_91 , V_188 ;
T_11 V_101 ;
T_7 V_97 ;
T_11 V_98 , V_100 ;
int V_94 ;
T_11 V_62 ;
T_16 V_208 ;
T_15 V_209 ;
T_7 V_210 ;
int V_211 , V_106 , V_107 ;
T_13 V_108 , V_189 ;
T_13 V_191 ;
V_78 = & ( V_26 [ 0 ] ) ;
V_77 = & ( V_26 [ V_28 - V_5 -> V_34 ] ) ;
V_80 = F_17 ( & V_77 [ V_5 -> V_112 ] ) ;
V_183 = V_80 ;
if ( V_80 > ( V_28 - ( int ) V_5 -> V_34 ) ) {
V_80 = ( V_28 - ( int ) V_5 -> V_34 ) ;
}
V_97 = F_17 ( & V_77 [ V_5 -> V_113 ] ) & V_5 -> V_114 ;
V_82 = V_77 [ V_5 -> V_115 ] ;
V_62 = F_18 ( & V_77 [ V_5 -> V_119 ] ) ;
if ( V_5 -> V_8 == V_24 ) {
V_188 = F_17 ( & V_77 [ V_5 -> V_116 ] ) ;
V_94 = V_188 & V_5 -> V_117 ;
V_211 = ( V_188 & V_5 -> V_212 ) ? 16 : 14 ;
V_101 = F_17 ( & V_77 [ V_5 -> V_122 ] ) ;
}
else {
V_94 = V_77 [ V_5 -> V_116 ] & V_5 -> V_117 ;
V_211 = ( V_62 & V_5 -> V_212 ) ? 16 : 14 ;
V_101 = F_17 ( & V_77 [ V_5 -> V_122 ] ) ;
}
V_91 = F_17 ( & V_77 [ V_5 -> V_123 ] ) ;
V_98 = F_27 ( & V_77 [ V_5 -> V_121 ] ) ;
V_189 = ( V_77 [ V_5 -> V_120 + 6 ] << 8 ) | ( V_77 [ V_5 -> V_120 + 7 ] ) ;
for ( V_57 = 0 ; V_57 < 4 ; V_57 ++ )
V_189 = ( V_189 << 8 ) | V_77 [ V_5 -> V_120 + V_57 ] ;
V_207 = F_17 ( & V_77 [ V_5 -> V_213 ] ) ;
V_83 = F_21 ( & V_77 [ V_5 -> V_128 ] ) ;
V_85 = F_21 ( & V_77 [ V_5 -> V_129 ] ) ;
V_100 = ( T_11 ) ( ( V_85 - V_83 ) ) ;
V_87 = V_83 / V_130 ;
V_88 = ( V_87 / V_131 ) ;
V_89 = V_87 - ( V_88 * V_131 ) ;
V_90 = V_85 / V_130 ;
if ( V_62 & V_5 -> V_132 )
{
V_107 = V_211 + 40 ;
}
else if ( V_62 & V_5 -> V_133 )
{
V_107 = V_211 + 28 ;
}
else if ( V_62 & V_5 -> V_134 )
{
V_107 = V_211 + 24 ;
}
else if ( V_62 & V_5 -> V_135 )
{
V_107 = V_211 + 28 ;
}
else
{
V_107 = V_211 + 20 ;
}
V_106 = F_22 ( V_78 , V_107 , V_98 , V_82 ) ;
if ( ( V_78 [ V_106 ] == 0xdd ) && ( V_106 + 15 <= V_80 ) && ( V_94 != 0 ) )
V_108 = F_23 ( V_78 , V_106 ) ;
else
V_108 = 0 ;
if ( ! V_29 ) {
if ( V_108 < V_83 ) {
V_86 = ( T_11 ) ( V_83 - V_108 ) ;
} else {
V_191 = V_108 - V_83 ;
if ( V_191 > 0x10000000 ) {
V_86 = 0 ;
} else
V_86 = ( T_11 ) V_191 ;
}
}
V_210 = V_36 + V_38 ;
V_1 -> V_41 . V_136 = ( V_183 - 4 ) + V_210 ;
V_1 -> V_41 . V_137 = ( V_80 - 4 ) + V_210 ;
V_1 -> V_41 . V_138 = V_139 ;
V_1 -> V_41 . V_140 . V_141 = ( V_142 ) V_88 ;
V_1 -> V_41 . V_140 . V_143 = ( int ) ( V_89 * 1000 ) ;
V_1 -> V_41 . V_42 = V_20 ;
V_209 . V_144 = 1 ;
V_209 . V_145 = V_36 ;
V_208 . V_145 = V_38 ;
V_208 . V_167 = ( T_11 ) V_101 ;
V_208 . V_173 = ( T_7 ) V_91 ;
V_209 . V_174 = ( T_7 ) V_80 ;
V_209 . V_169 = ( T_11 ) V_98 ;
V_209 . V_168 = ( T_7 ) V_97 ;
V_209 . V_170 = ( T_7 ) V_82 ;
if ( ! V_29 && ( V_108 != 0 ) )
V_209 . V_171 = ( T_11 ) V_86 ;
else
V_209 . V_171 = 0 ;
V_209 . V_172 = ( T_11 ) V_100 ;
V_208 . V_214 = ( T_11 ) V_207 ;
V_208 . V_153 = 0 ;
if ( V_29 )
V_208 . V_153 |= V_154 ;
if ( V_101 & V_5 -> V_155 )
V_208 . V_153 |= V_156 ;
V_209 . V_177 = V_87 ;
V_209 . V_178 = V_90 ;
V_209 . V_176 = ( T_11 ) ( V_108 ) ;
V_208 . V_215 = 0 ;
F_24 ( & V_30 [ V_76 ] , V_209 . V_144 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_209 . V_145 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_209 . V_174 ) ;
V_76 += 2 ;
memset ( & V_30 [ V_76 ] , 0 , 2 ) ;
V_76 += 2 ;
F_25 ( & V_30 [ V_76 ] , V_209 . V_169 ) ;
V_76 += 4 ;
F_24 ( & V_30 [ V_76 ] , V_209 . V_168 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_209 . V_170 ) ;
V_76 += 2 ;
F_25 ( & V_30 [ V_76 ] , V_209 . V_171 ) ;
V_76 += 4 ;
F_25 ( & V_30 [ V_76 ] , V_209 . V_176 ) ;
V_76 += 4 ;
F_26 ( & V_30 [ V_76 ] , V_209 . V_177 ) ;
V_76 += 8 ;
F_26 ( & V_30 [ V_76 ] , V_209 . V_178 ) ;
V_76 += 8 ;
F_25 ( & V_30 [ V_76 ] , V_209 . V_172 ) ;
V_76 += 4 ;
memset ( & V_30 [ V_76 ] , 0 , 4 ) ;
V_76 += 4 ;
F_24 ( & V_30 [ V_76 ] , V_208 . V_145 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_208 . V_153 ) ;
V_76 += 2 ;
F_24 ( & V_30 [ V_76 ] , V_208 . V_173 ) ;
V_76 += 2 ;
memset ( & V_30 [ V_76 ] , 0 , 2 ) ;
V_76 += 2 ;
F_25 ( & V_30 [ V_76 ] , V_208 . V_167 ) ;
V_76 += 4 ;
F_25 ( & V_30 [ V_76 ] , V_208 . V_214 ) ;
V_76 += 4 ;
memset ( & V_30 [ V_76 ] , 0 , 4 ) ;
V_76 += 4 ;
if ( V_28 < ( ( int ) V_183 + ( int ) V_5 -> V_34 ) )
memcpy ( & V_30 [ V_76 ] , V_78 , V_80 ) ;
else if ( V_80 >= 4 )
memcpy ( & V_30 [ V_76 ] , V_78 , V_80 - 4 ) ;
else
memcpy ( & V_30 [ V_76 ] , V_78 , V_80 ) ;
}
static int F_16 ( T_3 * V_5 , T_6 * V_26 , int * V_51 , int * V_29 )
{
T_6 V_216 ;
T_11 V_217 , V_218 ;
int V_219 = 0 ;
V_216 = V_26 [ 0 ] ;
V_217 = F_18 ( & V_26 [ 8 ] ) ;
V_218 = F_18 ( & V_26 [ 12 ] ) ;
if ( V_5 != NULL ) {
if ( ( V_216 & V_5 -> V_220 ) == V_5 -> V_220 )
* V_29 = 1 ;
else if ( ( V_216 & V_5 -> V_221 ) == V_5 -> V_221 )
* V_29 = 0 ;
else * V_29 = 2 ;
}
switch ( V_216 ) {
case 0x21 :
case 0x31 :
V_219 = ( int ) ( V_217 & 0xffff ) ;
* V_51 = V_55 ;
break;
case 0xc1 :
case 0x8b :
V_219 = ( int ) ( V_217 & 0xffff ) ;
* V_51 = V_222 ;
break;
case 0xfe :
V_219 = ( int ) ( V_218 & 0xffff ) ;
* V_51 = V_222 ;
break;
default:
break;
}
return ( V_219 ) ;
}
static T_6 F_19 ( T_6 * V_223 )
{
switch ( V_223 [ 0 ] & 0x0f ) {
case 0x0b : return ( 6 * 2 ) ;
case 0x0f : return ( 9 * 2 ) ;
case 0x0a : return ( 12 * 2 ) ;
case 0x0e : return ( 18 * 2 ) ;
case 0x09 : return ( 24 * 2 ) ;
case 0x0d : return ( 36 * 2 ) ;
case 0x08 : return ( 48 * 2 ) ;
case 0x0c : return ( 54 * 2 ) ;
default: return ( 0 ) ;
}
}
static T_6 F_20 ( T_6 * V_223 )
{
switch ( V_223 [ 0 ] ) {
case 0x0a : return ( 1 * 2 ) ;
case 0x14 : return ( 2 * 2 ) ;
case 0x37 : return ( 11 ) ;
case 0x6e : return ( 11 * 2 ) ;
default: return ( 0 ) ;
}
}
static void F_4 ( T_3 * V_5 , T_7 V_224 )
{
switch ( V_224 ) {
case V_16 :
V_5 -> V_34 = V_71 ;
V_5 -> V_116 = V_225 ;
V_5 -> V_109 = V_226 ;
V_5 -> V_113 = V_227 ;
V_5 -> V_115 = V_228 ;
V_5 -> V_121 = V_229 ;
V_5 -> V_122 = V_230 ;
V_5 -> V_231 = V_232 ;
V_5 -> V_124 = V_233 ;
V_5 -> V_128 = V_234 ;
V_5 -> V_129 = V_235 ;
V_5 -> V_120 = V_236 ;
V_5 -> V_123 = V_237 ;
V_5 -> V_238 = V_239 ;
V_5 -> V_240 = V_241 ;
V_5 -> V_112 = V_72 ;
V_5 -> V_192 = V_242 ;
V_5 -> V_194 = V_243 ;
V_5 -> V_213 = V_244 ;
V_5 -> V_245 = V_246 ;
V_5 -> V_196 = V_247 ;
V_5 -> V_221 = V_248 ;
V_5 -> V_220 = V_249 ;
V_5 -> V_110 = V_250 ;
V_5 -> V_251 = V_193 ;
V_5 -> V_114 = 0xffff ;
V_5 -> V_117 = V_252 ;
V_5 -> V_253 = V_254 ;
V_5 -> V_155 = V_255 ;
V_5 -> V_157 = V_256 ;
V_5 -> V_159 = V_257 ;
V_5 -> V_258 = V_259 ;
V_5 -> V_260 = 0 ;
V_5 -> V_261 = 0 ;
V_5 -> V_262 = 0 ;
V_5 -> V_263 = 0 ;
V_5 -> V_264 = 0 ;
V_5 -> V_265 = 0 ;
V_5 -> V_126 = V_266 ;
V_5 -> V_127 = V_267 ;
V_5 -> V_161 = V_268 ;
V_5 -> V_163 = V_269 ;
V_5 -> V_165 = V_270 ;
V_5 -> V_119 = V_271 ;
V_5 -> V_132 = V_272 ;
V_5 -> V_133 = V_273 ;
V_5 -> V_134 = V_274 ;
V_5 -> V_135 = V_275 ;
V_5 -> V_118 = V_276 ;
break;
case V_22 :
V_5 -> V_34 = V_69 ;
V_5 -> V_116 = V_277 ;
V_5 -> V_109 = V_278 ;
V_5 -> V_113 = V_279 ;
V_5 -> V_115 = V_280 ;
V_5 -> V_121 = V_281 ;
V_5 -> V_112 = V_70 ;
V_5 -> V_122 = V_282 ;
V_5 -> V_231 = V_283 ;
V_5 -> V_124 = V_284 ;
V_5 -> V_128 = V_285 ;
V_5 -> V_129 = V_286 ;
V_5 -> V_120 = V_287 ;
V_5 -> V_123 = V_288 ;
V_5 -> V_213 = V_289 ;
V_5 -> V_221 = V_290 ;
V_5 -> V_220 = V_291 ;
V_5 -> V_111 = V_292 ;
V_5 -> V_110 = V_293 ;
V_5 -> V_114 = V_294 ;
V_5 -> V_117 = V_295 ;
V_5 -> V_155 = V_296 ;
V_5 -> V_297 = V_298 ;
V_5 -> V_299 = V_300 ;
V_5 -> V_301 = V_302 ;
V_5 -> V_260 = V_303 ;
V_5 -> V_261 = V_304 ;
V_5 -> V_262 = V_305 ;
V_5 -> V_263 = V_306 ;
V_5 -> V_264 = V_307 ;
V_5 -> V_265 = V_308 ;
V_5 -> V_126 = 0 ;
V_5 -> V_127 = 0 ;
V_5 -> V_125 = 0 ;
V_5 -> V_119 = V_309 ;
V_5 -> V_132 = V_310 ;
V_5 -> V_133 = V_311 ;
V_5 -> V_134 = V_312 ;
V_5 -> V_135 = V_313 ;
V_5 -> V_118 = V_314 ;
V_5 -> V_212 = V_315 ;
break;
case V_21 :
V_5 -> V_34 = V_65 ;
V_5 -> V_109 = V_316 ;
V_5 -> V_116 = V_317 ;
V_5 -> V_113 = V_318 ;
V_5 -> V_115 = V_319 ;
V_5 -> V_121 = V_320 ;
V_5 -> V_112 = V_66 ;
V_5 -> V_122 = V_321 ;
V_5 -> V_231 = V_322 ;
V_5 -> V_124 = V_323 ;
V_5 -> V_128 = V_324 ;
V_5 -> V_129 = V_325 ;
V_5 -> V_120 = V_326 ;
V_5 -> V_123 = V_327 ;
V_5 -> V_213 = V_328 ;
V_5 -> V_245 = V_329 ;
V_5 -> V_196 = V_330 ;
V_5 -> V_155 = V_331 ;
V_5 -> V_157 = V_256 ;
V_5 -> V_332 = V_333 ;
V_5 -> V_159 = V_257 ;
V_5 -> V_111 = V_334 ;
V_5 -> V_110 = V_335 ;
V_5 -> V_114 = V_336 ;
V_5 -> V_117 = V_337 ;
V_5 -> V_221 = V_338 ;
V_5 -> V_220 = V_339 ;
V_5 -> V_297 = V_340 ;
V_5 -> V_299 = V_341 ;
V_5 -> V_301 = V_342 ;
V_5 -> V_260 = 0 ;
V_5 -> V_261 = 0 ;
V_5 -> V_262 = 0 ;
V_5 -> V_263 = 0 ;
V_5 -> V_264 = 0 ;
V_5 -> V_265 = 0 ;
V_5 -> V_126 = V_266 ;
V_5 -> V_127 = V_267 ;
V_5 -> V_125 = V_343 ;
V_5 -> V_161 = V_344 ;
V_5 -> V_163 = V_345 ;
V_5 -> V_165 = V_346 ;
V_5 -> V_119 = V_67 ;
V_5 -> V_132 = V_347 ;
V_5 -> V_133 = V_348 ;
V_5 -> V_134 = V_349 ;
V_5 -> V_135 = V_350 ;
V_5 -> V_118 = V_351 ;
break;
case V_24 :
V_5 -> V_34 = V_74 ;
V_5 -> V_116 = V_352 ;
V_5 -> V_113 = V_353 ;
V_5 -> V_115 = V_354 ;
V_5 -> V_121 = V_355 ;
V_5 -> V_112 = V_75 ;
V_5 -> V_122 = V_356 ;
V_5 -> V_231 = V_357 ;
V_5 -> V_128 = V_358 ;
V_5 -> V_129 = V_359 ;
V_5 -> V_120 = V_360 ;
V_5 -> V_123 = V_361 ;
V_5 -> V_213 = V_362 ;
V_5 -> V_245 = V_363 ;
V_5 -> V_238 = V_364 ;
V_5 -> V_240 = V_365 ;
V_5 -> V_221 = V_366 ;
V_5 -> V_220 = V_367 ;
V_5 -> V_114 = V_368 ;
V_5 -> V_117 = V_369 ;
V_5 -> V_155 = V_296 ;
V_5 -> V_119 = V_370 ;
V_5 -> V_132 = V_371 ;
V_5 -> V_133 = V_372 ;
V_5 -> V_134 = V_373 ;
V_5 -> V_135 = V_374 ;
V_5 -> V_118 = V_375 ;
V_5 -> V_212 = V_376 ;
break;
}
}
int F_22 ( T_6 * V_78 , int V_107 , T_11 V_98 , T_6 V_82 )
{
int V_377 ;
T_11 V_378 ;
if ( V_78 [ V_107 ] == 0xdd )
return ( V_107 ) ;
for ( V_377 = V_107 ; V_377 < ( V_107 + V_379 ) ; V_377 ++ ) {
if ( V_78 [ V_377 ] == 0xdd ) {
if ( V_78 [ V_377 + 15 ] == 0xe2 ) {
if ( V_78 [ V_377 + 4 ] != V_82 )
continue;
V_378 = F_29 ( & V_78 [ V_377 + 1 ] ) ;
if ( V_378 != V_98 )
continue;
return ( V_377 ) ;
}
else
{
if ( V_78 [ V_377 + V_380 ] != V_82 )
continue;
V_378 = F_29 ( & V_78 [ V_377 + V_381 ] ) ;
if ( V_378 != V_98 )
continue;
return ( V_377 ) ;
}
}
}
return ( V_107 ) ;
}
T_13 F_23 ( T_6 * V_78 , int V_106 )
{
int V_382 ;
T_13 V_108 ;
if ( V_78 [ V_106 + 15 ] == 0xe2 )
V_382 = 5 ;
else
V_382 = 8 ;
V_108 = F_30 ( & V_78 [ V_106 + V_382 ] ) ;
return ( V_108 & 0xffffffff ) ;
}
