<h1 align="center">ğŸš€ RISC-V MYTH Workshop - VSD</h1>
<p align="center">
  <b>Microprocessor for You in Thirty Hours</b><br>
  <i>Hands-on Workshop on RISC-V CPU Design using TL-Verilog</i><br>
  <img src="https://img.shields.io/badge/Completed-100%25-brightgreen.svg" />
  <img src="https://img.shields.io/badge/Tool-MakerchipIDE-blueviolet.svg" />
  <img src="https://img.shields.io/badge/Language-TL--Verilog-blue.svg" />
</p>

---

## ğŸ§  What I Learned

Over **5 days**, I explored and implemented key concepts in RISC-V microprocessor design:

| Day | Topics Covered |
|-----|----------------|
| âœ… Day 1 | RISC-V Overview, Instruction Formats (R, I, S, B, U, J), Base Integer ISA |
| âœ… Day 2 | TL-Verilog Syntax & Makerchip IDE, Combinational Circuits |
| âœ… Day 3 | Sequential Logic, Program Counter, Instruction Fetch |
| âœ… Day 4 | Decoding Instructions, ALU Operations, Control Signals |
| âœ… Day 5 | Data Hazards, Forwarding, Pipelining & Final Integration |

---

## ğŸ”§ Final Project Overview

âœ”ï¸ **Built a Pipelined RISC-V CPU in TL-Verilog**  
âœ”ï¸ **Handled Hazards using Forwarding/Bypassing**  
âœ”ï¸ **Verified using Waveform Simulations on Makerchip**  
âœ”ï¸ **Visualized RTL Structure & Execution Flow**

---

## ğŸ“· Output Snapshots

### ğŸ§± RTL Block View
<img src="assets/final_cpu_rtl.png" width="700"/>

---

### ğŸ” Waveform Output - Part 1
<img src="assets/waveform_1.png" width="1000"/>

---

### ğŸ” Waveform Output - Part 2
<img src="assets/waveform_2.png" width="1000"/>

---

## ğŸ“ Repository Layout

```bash
riscv-MYTH/
â”œâ”€â”€ Day_1/                # ISA + Formats
â”œâ”€â”€ Day_2/                # TL-Verilog Basics
â”œâ”€â”€ Day_3/                # Instruction Fetch Logic
â”œâ”€â”€ Day_4/                # Decode + ALU Control
â”œâ”€â”€ Day_5/                # Final Pipeline + Hazard Handling
â””â”€â”€ final_project/        # Completed CPU Design
