$date
  Wed May 08 17:45:47 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module rom_tb $end
$var reg 1 ! clk $end
$var reg 7 " address[6:0] $end
$var reg 16 # data[15:0] $end
$var reg 4 $ teste[3:0] $end
$scope module rom_rom $end
$var reg 1 % clk $end
$var reg 7 & address[6:0] $end
$var reg 16 ' data[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
bUUUUUUU "
bUUUUUUUUUUUUUUUU #
bUUUU $
U%
bUUUUUUU &
bUUUUUUUUUUUUUUUU '
#50000000
0!
b0000000 "
0%
b0000000 &
#100000000
1!
b0000000000010001 #
1%
b0000000000010001 '
#150000000
0!
b0000101 "
0%
b0000101 &
#200000000
1!
b0000000000000010 #
b0001 $
1%
b0000000000000010 '
#250000000
0!
b0000010 "
0%
b0000010 &
#300000000
1!
b0000000000011000 #
1%
b0000000000011000 '
#350000000
0!
b0000100 "
0%
b0000100 &
#400000000
1!
b0000000000001100 #
1%
b0000000000001100 '
#450000000
0!
b0000011 "
0%
b0000011 &
#500000000
1!
b0000000000001010 #
1%
b0000000000001010 '
#550000000
0!
b0000001 "
0%
b0000001 &
#600000000
1!
b0000000000000101 #
1%
b0000000000000101 '
#650000000
