{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715147326000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715147326007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 01:48:45 2024 " "Processing started: Wed May 08 01:48:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715147326007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147326007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147326007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715147331879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_subtraction " "Found entity 1: matrix_subtraction" {  } { { "SUB.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/SUB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_element_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_element_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_element_mult " "Found entity 1: matrix_element_mult" {  } { { "matrix_element_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/matrix_element_MULT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux25to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux25to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux25to1 " "Found entity 1: mux25to1" {  } { { "mux25to1.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/mux25to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp16_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file fp16_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 float_compare " "Found entity 1: float_compare" {  } { { "fp16_compare.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/fp16_compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_point_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file fixed_point_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_mult " "Found entity 1: signed_mult" {  } { { "fixed_point_mult.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/fixed_point_mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_matrix.v.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_matrix.v.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_multiply " "Found entity 1: matrix_multiply" {  } { { "MULT_matrix.v.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/MULT_matrix.v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16to1 " "Found entity 1: mux16to1" {  } { { "mux16to1.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/mux16to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pooling.v 1 1 " "Found 1 design units, including 1 entities, in source file pooling.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_maxpool " "Found entity 1: matrix_maxpool" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu.v 1 1 " "Found 1 design units, including 1 entities, in source file relu.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_relu " "Found entity 1: matrix_relu" {  } { { "Relu.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Relu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp16_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file fp16_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatMult " "Found entity 1: floatMult" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_addition " "Found entity 1: matrix_addition" {  } { { "ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp16_add.v 1 1 " "Found 1 design units, including 1 entities, in source file fp16_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatAdd " "Found entity 1: floatAdd" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE Conv.v(5) " "Verilog HDL Declaration information at Conv.v(5): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Conv.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Conv.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715147337535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv.v 1 1 " "Found 1 design units, including 1 entities, in source file conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_conv " "Found entity 1: matrix_conv" {  } { { "Conv.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Conv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE DOT.v(5) " "Verilog HDL Declaration information at DOT.v(5): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "DOT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DOT.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715147337535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot.v 1 1 " "Found 1 design units, including 1 entities, in source file dot.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_dot " "Found entity 1: matrix_dot" {  } { { "DOT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DOT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_010.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_010.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_010 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_010" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_010.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_010.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337597 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337613 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337613 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337613 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337613 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715147337613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715147337613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337628 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715147337628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715147337628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_012_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_012_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337628 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_012 " "Found entity 2: Computer_System_mm_interconnect_0_router_012" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715147337628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715147337628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337628 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_003 " "Found entity 2: Computer_System_mm_interconnect_0_router_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715147337644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715147337644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337644 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715147337644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715147337644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337644 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_9.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_9 " "Found entity 1: Computer_System_sram_9" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_9.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_9.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_8.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_8 " "Found entity 1: Computer_System_sram_8" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_8.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_8.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_7.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_7 " "Found entity 1: Computer_System_sram_7" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_7.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_6.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_6 " "Found entity 1: Computer_System_sram_6" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_6.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_6.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_5.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_5 " "Found entity 1: Computer_System_sram_5" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_5.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_4.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_4 " "Found entity 1: Computer_System_sram_4" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_4.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_3.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_3 " "Found entity 1: Computer_System_sram_3" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_3.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_2 " "Found entity 1: Computer_System_sram_2" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_2.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_11.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_11.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_11 " "Found entity 1: Computer_System_sram_11" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_11.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_11.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_10.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_10 " "Found entity 1: Computer_System_sram_10" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_10.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_10.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_1 " "Found entity 1: Computer_System_sram_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_1.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_0 " "Found entity 1: Computer_System_sram_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_pll_0 " "Found entity 1: Computer_System_pll_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_pll_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_inst_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_inst_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_inst_sram " "Found entity 1: Computer_System_inst_sram" {  } { { "Computer_System/synthesis/submodules/Computer_System_inst_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_inst_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_done_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_done_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_done_sram " "Found entity 1: Computer_System_done_sram" {  } { { "Computer_System/synthesis/submodules/Computer_System_done_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_done_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL_sys_pll " "Found entity 1: Computer_System_System_PLL_sys_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Computer " "Found entity 1: DE1_SoC_Computer" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDigit " "Found entity 1: HexDigit" {  } { { "hex_decoder.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/hex_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT " "Found entity 1: MULT" {  } { { "MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/MULT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1/pll1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1/pll1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_0002 " "Found entity 1: pll1_0002" {  } { { "pll1/pll1_0002.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll1/pll1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100 " "Found entity 1: pll_100" {  } { { "pll_100.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll_100.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100/pll_100_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_100/pll_100_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100_0002 " "Found entity 1: pll_100_0002" {  } { { "pll_100/pll_100_0002.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll_100/pll_100_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147337832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147337832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147337832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Computer " "Elaborating entity \"DE1_SoC_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715147338269 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src1_address_I DE1_SoC_Computer.v(1194) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1194): object \"src1_address_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src2_address_I DE1_SoC_Computer.v(1195) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1195): object \"src2_address_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dest_address_I DE1_SoC_Computer.v(1196) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1196): object \"dest_address_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src1_sram_num_I DE1_SoC_Computer.v(1197) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1197): object \"src1_sram_num_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src2_sram_num_I DE1_SoC_Computer.v(1198) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1198): object \"src2_sram_num_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dest_sram_num_I DE1_SoC_Computer.v(1199) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1199): object \"dest_sram_num_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src1_row_I DE1_SoC_Computer.v(1200) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1200): object \"src1_row_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src1_col_I DE1_SoC_Computer.v(1201) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1201): object \"src1_col_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src2_row_I DE1_SoC_Computer.v(1202) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1202): object \"src2_row_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src2_col_I DE1_SoC_Computer.v(1203) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1203): object \"src2_col_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_I DE1_SoC_Computer.v(1204) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1204): object \"sel_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_address_mux_E DE1_SoC_Computer.v(1592) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1592): object \"sel_address_mux_E\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_writedata_mux_E DE1_SoC_Computer.v(1593) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1593): object \"sel_writedata_mux_E\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1593 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_write_en_mux_E DE1_SoC_Computer.v(1594) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1594): object \"sel_write_en_mux_E\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1594 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_readdata_mux_E DE1_SoC_Computer.v(1595) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1595): object \"sel_readdata_mux_E\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1595 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 DE1_SoC_Computer.v(413) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(413): truncated value with size 14 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 DE1_SoC_Computer.v(416) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(416): truncated value with size 16 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SoC_Computer.v(800) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(800): truncated value with size 32 to match size of target (10)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE1_SoC_Computer.v(849) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(849): truncated value with size 32 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE1_SoC_Computer.v(850) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(850): truncated value with size 32 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE1_SoC_Computer.v(851) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(851): truncated value with size 32 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(950) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(950): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(951) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(951): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(977) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(977): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(978) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(978): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(1004) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1004): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(1031) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1031): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(1057) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1057): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(1058) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1058): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(1084) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1084): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(1085) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1085): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(1111) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1111): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(1112) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1112): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(1138) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1138): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(1139) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1139): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(1165) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1165): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(1166) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1166): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 6 DE1_SoC_Computer.v(1518) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1518): truncated value with size 12 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DE1_SoC_Computer.v(1364) " "Verilog HDL Case Statement information at DE1_SoC_Computer.v(1364): all case item expressions in this case statement are onehot" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1364 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_SoC_Computer.v(2278) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2278): truncated value with size 32 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "done\[15..9\] 0 DE1_SoC_Computer.v(1599) " "Net \"done\[15..9\]\" at DE1_SoC_Computer.v(1599) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1599 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "done_prev\[15\] 0 DE1_SoC_Computer.v(2197) " "Net \"done_prev\[15\]\" at DE1_SoC_Computer.v(2197) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2197 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SoC_Computer.v(209) " "Output port \"DRAM_ADDR\" at DE1_SoC_Computer.v(209) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SoC_Computer.v(210) " "Output port \"DRAM_BA\" at DE1_SoC_Computer.v(210) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC_Computer.v(245) " "Output port \"LEDR\" at DE1_SoC_Computer.v(245) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE1_SoC_Computer.v(265) " "Output port \"VGA_B\" at DE1_SoC_Computer.v(265) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE1_SoC_Computer.v(268) " "Output port \"VGA_G\" at DE1_SoC_Computer.v(268) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE1_SoC_Computer.v(270) " "Output port \"VGA_R\" at DE1_SoC_Computer.v(270) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_Computer.v(196) " "Output port \"ADC_DIN\" at DE1_SoC_Computer.v(196) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_Computer.v(198) " "Output port \"ADC_SCLK\" at DE1_SoC_Computer.v(198) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SoC_Computer.v(204) " "Output port \"AUD_DACDAT\" at DE1_SoC_Computer.v(204) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SoC_Computer.v(206) " "Output port \"AUD_XCK\" at DE1_SoC_Computer.v(206) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SoC_Computer.v(211) " "Output port \"DRAM_CAS_N\" at DE1_SoC_Computer.v(211) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SoC_Computer.v(212) " "Output port \"DRAM_CKE\" at DE1_SoC_Computer.v(212) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SoC_Computer.v(213) " "Output port \"DRAM_CLK\" at DE1_SoC_Computer.v(213) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SoC_Computer.v(214) " "Output port \"DRAM_CS_N\" at DE1_SoC_Computer.v(214) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SoC_Computer.v(216) " "Output port \"DRAM_LDQM\" at DE1_SoC_Computer.v(216) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SoC_Computer.v(217) " "Output port \"DRAM_RAS_N\" at DE1_SoC_Computer.v(217) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SoC_Computer.v(218) " "Output port \"DRAM_UDQM\" at DE1_SoC_Computer.v(218) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SoC_Computer.v(219) " "Output port \"DRAM_WE_N\" at DE1_SoC_Computer.v(219) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SoC_Computer.v(222) " "Output port \"FPGA_I2C_SCLK\" at DE1_SoC_Computer.v(222) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_Computer.v(239) " "Output port \"IRDA_TXD\" at DE1_SoC_Computer.v(239) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SoC_Computer.v(261) " "Output port \"TD_RESET_N\" at DE1_SoC_Computer.v(261) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE1_SoC_Computer.v(266) " "Output port \"VGA_BLANK_N\" at DE1_SoC_Computer.v(266) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE1_SoC_Computer.v(267) " "Output port \"VGA_CLK\" at DE1_SoC_Computer.v(267) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE1_SoC_Computer.v(269) " "Output port \"VGA_HS\" at DE1_SoC_Computer.v(269) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE1_SoC_Computer.v(271) " "Output port \"VGA_SYNC_N\" at DE1_SoC_Computer.v(271) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE1_SoC_Computer.v(272) " "Output port \"VGA_VS\" at DE1_SoC_Computer.v(272) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 "|DE1_SoC_Computer"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "kernel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"kernel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDigit HexDigit:Digit0 " "Elaborating entity \"HexDigit\" for hierarchy \"HexDigit:Digit0\"" {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_addition matrix_addition:matrix_add_instance " "Elaborating entity \"matrix_addition\" for hierarchy \"matrix_addition:matrix_add_instance\"" {  } { { "DE1_SoC_Computer.v" "matrix_add_instance" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ADD.v(53) " "Verilog HDL assignment warning at ADD.v(53): truncated value with size 32 to match size of target (14)" {  } { { "ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/ADD.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ADD.v(58) " "Verilog HDL assignment warning at ADD.v(58): truncated value with size 32 to match size of target (14)" {  } { { "ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/ADD.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ADD.v(59) " "Verilog HDL assignment warning at ADD.v(59): truncated value with size 32 to match size of target (14)" {  } { { "ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/ADD.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ADD.v(60) " "Verilog HDL assignment warning at ADD.v(60): truncated value with size 32 to match size of target (10)" {  } { { "ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/ADD.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ADD.v(61) " "Verilog HDL assignment warning at ADD.v(61): truncated value with size 32 to match size of target (14)" {  } { { "ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/ADD.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ADD.v(67) " "Verilog HDL assignment warning at ADD.v(67): truncated value with size 32 to match size of target (14)" {  } { { "ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/ADD.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ADD.v(68) " "Verilog HDL assignment warning at ADD.v(68): truncated value with size 32 to match size of target (14)" {  } { { "ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/ADD.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ADD.v(69) " "Verilog HDL assignment warning at ADD.v(69): truncated value with size 32 to match size of target (10)" {  } { { "ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/ADD.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ADD.v(71) " "Verilog HDL assignment warning at ADD.v(71): truncated value with size 32 to match size of target (14)" {  } { { "ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/ADD.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ADD.v(75) " "Verilog HDL assignment warning at ADD.v(75): truncated value with size 32 to match size of target (14)" {  } { { "ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/ADD.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatAdd matrix_addition:matrix_add_instance\|floatAdd:floatadd " "Elaborating entity \"floatAdd\" for hierarchy \"matrix_addition:matrix_add_instance\|floatAdd:floatadd\"" {  } { { "ADD.v" "floatadd" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/ADD.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_ADD.v(43) " "Verilog HDL assignment warning at FP16_ADD.v(43): truncated value with size 32 to match size of target (6)" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_ADD.v(60) " "Verilog HDL assignment warning at FP16_ADD.v(60): truncated value with size 32 to match size of target (6)" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_ADD.v(63) " "Verilog HDL assignment warning at FP16_ADD.v(63): truncated value with size 32 to match size of target (6)" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_ADD.v(66) " "Verilog HDL assignment warning at FP16_ADD.v(66): truncated value with size 32 to match size of target (6)" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_ADD.v(69) " "Verilog HDL assignment warning at FP16_ADD.v(69): truncated value with size 32 to match size of target (6)" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_ADD.v(72) " "Verilog HDL assignment warning at FP16_ADD.v(72): truncated value with size 32 to match size of target (6)" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_ADD.v(75) " "Verilog HDL assignment warning at FP16_ADD.v(75): truncated value with size 32 to match size of target (6)" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_ADD.v(78) " "Verilog HDL assignment warning at FP16_ADD.v(78): truncated value with size 32 to match size of target (6)" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_ADD.v(81) " "Verilog HDL assignment warning at FP16_ADD.v(81): truncated value with size 32 to match size of target (6)" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_ADD.v(84) " "Verilog HDL assignment warning at FP16_ADD.v(84): truncated value with size 32 to match size of target (6)" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_ADD.v(87) " "Verilog HDL assignment warning at FP16_ADD.v(87): truncated value with size 32 to match size of target (6)" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftAmount FP16_ADD.v(15) " "Verilog HDL Always Construct warning at FP16_ADD.v(15): inferring latch(es) for variable \"shiftAmount\", which holds its previous value in one or more paths through the always construct" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout FP16_ADD.v(15) " "Verilog HDL Always Construct warning at FP16_ADD.v(15): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fraction FP16_ADD.v(15) " "Verilog HDL Always Construct warning at FP16_ADD.v(15): inferring latch(es) for variable \"fraction\", which holds its previous value in one or more paths through the always construct" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign FP16_ADD.v(15) " "Verilog HDL Always Construct warning at FP16_ADD.v(15): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa FP16_ADD.v(15) " "Verilog HDL Always Construct warning at FP16_ADD.v(15): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "FP16_ADD.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_ADD.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_conv matrix_conv:conv1_instance " "Elaborating entity \"matrix_conv\" for hierarchy \"matrix_conv:conv1_instance\"" {  } { { "DE1_SoC_Computer.v" "conv1_instance" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Conv.v(139) " "Verilog HDL assignment warning at Conv.v(139): truncated value with size 32 to match size of target (14)" {  } { { "Conv.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Conv.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Conv.v(143) " "Verilog HDL assignment warning at Conv.v(143): truncated value with size 32 to match size of target (4)" {  } { { "Conv.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Conv.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Conv.v(146) " "Verilog HDL assignment warning at Conv.v(146): truncated value with size 32 to match size of target (4)" {  } { { "Conv.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Conv.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Conv.v(162) " "Verilog HDL assignment warning at Conv.v(162): truncated value with size 32 to match size of target (10)" {  } { { "Conv.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Conv.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Conv.v(166) " "Verilog HDL assignment warning at Conv.v(166): truncated value with size 32 to match size of target (14)" {  } { { "Conv.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Conv.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Conv.v(167) " "Verilog HDL assignment warning at Conv.v(167): truncated value with size 32 to match size of target (10)" {  } { { "Conv.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Conv.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Conv.v(176) " "Verilog HDL assignment warning at Conv.v(176): truncated value with size 32 to match size of target (10)" {  } { { "Conv.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Conv.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Conv.v(181) " "Verilog HDL assignment warning at Conv.v(181): truncated value with size 32 to match size of target (10)" {  } { { "Conv.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Conv.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Conv.v(182) " "Verilog HDL assignment warning at Conv.v(182): truncated value with size 32 to match size of target (14)" {  } { { "Conv.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Conv.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Conv.v(183) " "Verilog HDL assignment warning at Conv.v(183): truncated value with size 32 to match size of target (14)" {  } { { "Conv.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Conv.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Conv.v(189) " "Verilog HDL assignment warning at Conv.v(189): truncated value with size 32 to match size of target (14)" {  } { { "Conv.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Conv.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "kernel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"kernel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatMult matrix_conv:conv1_instance\|floatMult:mul " "Elaborating entity \"floatMult\" for hierarchy \"matrix_conv:conv1_instance\|floatMult:mul\"" {  } { { "Conv.v" "mul" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Conv.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_MULT.v(31) " "Verilog HDL assignment warning at FP16_MULT.v(31): truncated value with size 32 to match size of target (6)" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_MULT.v(36) " "Verilog HDL assignment warning at FP16_MULT.v(36): truncated value with size 32 to match size of target (6)" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_MULT.v(41) " "Verilog HDL assignment warning at FP16_MULT.v(41): truncated value with size 32 to match size of target (6)" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_MULT.v(46) " "Verilog HDL assignment warning at FP16_MULT.v(46): truncated value with size 32 to match size of target (6)" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_MULT.v(51) " "Verilog HDL assignment warning at FP16_MULT.v(51): truncated value with size 32 to match size of target (6)" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_MULT.v(56) " "Verilog HDL assignment warning at FP16_MULT.v(56): truncated value with size 32 to match size of target (6)" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_MULT.v(61) " "Verilog HDL assignment warning at FP16_MULT.v(61): truncated value with size 32 to match size of target (6)" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_MULT.v(66) " "Verilog HDL assignment warning at FP16_MULT.v(66): truncated value with size 32 to match size of target (6)" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_MULT.v(71) " "Verilog HDL assignment warning at FP16_MULT.v(71): truncated value with size 32 to match size of target (6)" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FP16_MULT.v(76) " "Verilog HDL assignment warning at FP16_MULT.v(76): truncated value with size 32 to match size of target (6)" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign FP16_MULT.v(15) " "Verilog HDL Always Construct warning at FP16_MULT.v(15): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent FP16_MULT.v(15) " "Verilog HDL Always Construct warning at FP16_MULT.v(15): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fractionA FP16_MULT.v(15) " "Verilog HDL Always Construct warning at FP16_MULT.v(15): inferring latch(es) for variable \"fractionA\", which holds its previous value in one or more paths through the always construct" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fractionB FP16_MULT.v(15) " "Verilog HDL Always Construct warning at FP16_MULT.v(15): inferring latch(es) for variable \"fractionB\", which holds its previous value in one or more paths through the always construct" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fraction FP16_MULT.v(15) " "Verilog HDL Always Construct warning at FP16_MULT.v(15): inferring latch(es) for variable \"fraction\", which holds its previous value in one or more paths through the always construct" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa FP16_MULT.v(15) " "Verilog HDL Always Construct warning at FP16_MULT.v(15): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "FP16_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/FP16_MULT.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715147338300 "|DE1_SoC_Computer|matrix_conv:conv1_instance|floatMult:mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_maxpool matrix_maxpool:matrix_pooling_instance " "Elaborating entity \"matrix_maxpool\" for hierarchy \"matrix_maxpool:matrix_pooling_instance\"" {  } { { "DE1_SoC_Computer.v" "matrix_pooling_instance" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_index pooling.v(21) " "Verilog HDL or VHDL warning at pooling.v(21): object \"row_index\" assigned a value but never read" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "col_index pooling.v(22) " "Verilog HDL or VHDL warning at pooling.v(22): object \"col_index\" assigned a value but never read" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 pooling.v(31) " "Verilog HDL assignment warning at pooling.v(31): truncated value with size 10 to match size of target (6)" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling.v(49) " "Verilog HDL assignment warning at pooling.v(49): truncated value with size 32 to match size of target (14)" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling.v(55) " "Verilog HDL assignment warning at pooling.v(55): truncated value with size 32 to match size of target (14)" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pooling.v(58) " "Verilog HDL assignment warning at pooling.v(58): truncated value with size 32 to match size of target (6)" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling.v(66) " "Verilog HDL assignment warning at pooling.v(66): truncated value with size 32 to match size of target (14)" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pooling.v(67) " "Verilog HDL assignment warning at pooling.v(67): truncated value with size 32 to match size of target (6)" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling.v(84) " "Verilog HDL assignment warning at pooling.v(84): truncated value with size 32 to match size of target (14)" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling.v(87) " "Verilog HDL assignment warning at pooling.v(87): truncated value with size 32 to match size of target (14)" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pooling.v(88) " "Verilog HDL assignment warning at pooling.v(88): truncated value with size 32 to match size of target (6)" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pooling.v(91) " "Verilog HDL assignment warning at pooling.v(91): truncated value with size 32 to match size of target (16)" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling.v(94) " "Verilog HDL assignment warning at pooling.v(94): truncated value with size 32 to match size of target (14)" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling.v(96) " "Verilog HDL assignment warning at pooling.v(96): truncated value with size 32 to match size of target (14)" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_compare matrix_maxpool:matrix_pooling_instance\|float_compare:comp " "Elaborating entity \"float_compare\" for hierarchy \"matrix_maxpool:matrix_pooling_instance\|float_compare:comp\"" {  } { { "pooling.v" "comp" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fp16_compare.v(16) " "Verilog HDL assignment warning at fp16_compare.v(16): truncated value with size 32 to match size of target (1)" {  } { { "fp16_compare.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/fp16_compare.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance|float_compare:comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fp16_compare.v(17) " "Verilog HDL assignment warning at fp16_compare.v(17): truncated value with size 32 to match size of target (1)" {  } { { "fp16_compare.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/fp16_compare.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance|float_compare:comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fp16_compare.v(19) " "Verilog HDL assignment warning at fp16_compare.v(19): truncated value with size 32 to match size of target (1)" {  } { { "fp16_compare.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/fp16_compare.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance|float_compare:comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fp16_compare.v(20) " "Verilog HDL assignment warning at fp16_compare.v(20): truncated value with size 32 to match size of target (1)" {  } { { "fp16_compare.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/fp16_compare.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance|float_compare:comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_relu matrix_relu:matrix_relu_instance " "Elaborating entity \"matrix_relu\" for hierarchy \"matrix_relu:matrix_relu_instance\"" {  } { { "DE1_SoC_Computer.v" "matrix_relu_instance" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Relu.v(45) " "Verilog HDL assignment warning at Relu.v(45): truncated value with size 32 to match size of target (14)" {  } { { "Relu.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Relu.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Relu.v(50) " "Verilog HDL assignment warning at Relu.v(50): truncated value with size 32 to match size of target (14)" {  } { { "Relu.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Relu.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Relu.v(52) " "Verilog HDL assignment warning at Relu.v(52): truncated value with size 32 to match size of target (10)" {  } { { "Relu.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Relu.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Relu.v(53) " "Verilog HDL assignment warning at Relu.v(53): truncated value with size 32 to match size of target (14)" {  } { { "Relu.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Relu.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Relu.v(55) " "Verilog HDL assignment warning at Relu.v(55): truncated value with size 32 to match size of target (16)" {  } { { "Relu.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Relu.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Relu.v(59) " "Verilog HDL assignment warning at Relu.v(59): truncated value with size 32 to match size of target (14)" {  } { { "Relu.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Relu.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Relu.v(61) " "Verilog HDL assignment warning at Relu.v(61): truncated value with size 32 to match size of target (10)" {  } { { "Relu.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Relu.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Relu.v(63) " "Verilog HDL assignment warning at Relu.v(63): truncated value with size 32 to match size of target (14)" {  } { { "Relu.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Relu.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Relu.v(65) " "Verilog HDL assignment warning at Relu.v(65): truncated value with size 32 to match size of target (16)" {  } { { "Relu.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Relu.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Relu.v(68) " "Verilog HDL assignment warning at Relu.v(68): truncated value with size 32 to match size of target (14)" {  } { { "Relu.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Relu.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Relu.v(70) " "Verilog HDL assignment warning at Relu.v(70): truncated value with size 32 to match size of target (16)" {  } { { "Relu.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Relu.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_dot matrix_dot:matrix_dot_instance " "Elaborating entity \"matrix_dot\" for hierarchy \"matrix_dot:matrix_dot_instance\"" {  } { { "DE1_SoC_Computer.v" "matrix_dot_instance" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DOT.v(111) " "Verilog HDL assignment warning at DOT.v(111): truncated value with size 32 to match size of target (14)" {  } { { "DOT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DOT.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DOT.v(116) " "Verilog HDL assignment warning at DOT.v(116): truncated value with size 32 to match size of target (13)" {  } { { "DOT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DOT.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DOT.v(125) " "Verilog HDL assignment warning at DOT.v(125): truncated value with size 32 to match size of target (13)" {  } { { "DOT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DOT.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DOT.v(138) " "Verilog HDL assignment warning at DOT.v(138): truncated value with size 32 to match size of target (14)" {  } { { "DOT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DOT.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DOT.v(141) " "Verilog HDL assignment warning at DOT.v(141): truncated value with size 32 to match size of target (14)" {  } { { "DOT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DOT.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DOT.v(145) " "Verilog HDL assignment warning at DOT.v(145): truncated value with size 32 to match size of target (13)" {  } { { "DOT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DOT.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DOT.v(151) " "Verilog HDL assignment warning at DOT.v(151): truncated value with size 32 to match size of target (14)" {  } { { "DOT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DOT.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338316 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_subtraction matrix_subtraction:matrix_sum_instance " "Elaborating entity \"matrix_subtraction\" for hierarchy \"matrix_subtraction:matrix_sum_instance\"" {  } { { "DE1_SoC_Computer.v" "matrix_sum_instance" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 SUB.v(53) " "Verilog HDL assignment warning at SUB.v(53): truncated value with size 32 to match size of target (14)" {  } { { "SUB.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/SUB.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_subtraction:matrix_sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 SUB.v(58) " "Verilog HDL assignment warning at SUB.v(58): truncated value with size 32 to match size of target (14)" {  } { { "SUB.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/SUB.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_subtraction:matrix_sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 SUB.v(59) " "Verilog HDL assignment warning at SUB.v(59): truncated value with size 32 to match size of target (14)" {  } { { "SUB.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/SUB.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_subtraction:matrix_sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SUB.v(60) " "Verilog HDL assignment warning at SUB.v(60): truncated value with size 32 to match size of target (10)" {  } { { "SUB.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/SUB.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_subtraction:matrix_sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 SUB.v(61) " "Verilog HDL assignment warning at SUB.v(61): truncated value with size 32 to match size of target (14)" {  } { { "SUB.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/SUB.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_subtraction:matrix_sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 SUB.v(67) " "Verilog HDL assignment warning at SUB.v(67): truncated value with size 32 to match size of target (14)" {  } { { "SUB.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/SUB.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_subtraction:matrix_sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 SUB.v(68) " "Verilog HDL assignment warning at SUB.v(68): truncated value with size 32 to match size of target (14)" {  } { { "SUB.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/SUB.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_subtraction:matrix_sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SUB.v(69) " "Verilog HDL assignment warning at SUB.v(69): truncated value with size 32 to match size of target (10)" {  } { { "SUB.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/SUB.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_subtraction:matrix_sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 SUB.v(71) " "Verilog HDL assignment warning at SUB.v(71): truncated value with size 32 to match size of target (14)" {  } { { "SUB.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/SUB.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_subtraction:matrix_sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 SUB.v(75) " "Verilog HDL assignment warning at SUB.v(75): truncated value with size 32 to match size of target (14)" {  } { { "SUB.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/SUB.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_subtraction:matrix_sum_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_element_mult matrix_element_mult:matrix_mul_instance " "Elaborating entity \"matrix_element_mult\" for hierarchy \"matrix_element_mult:matrix_mul_instance\"" {  } { { "DE1_SoC_Computer.v" "matrix_mul_instance" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 matrix_element_MULT.v(53) " "Verilog HDL assignment warning at matrix_element_MULT.v(53): truncated value with size 32 to match size of target (14)" {  } { { "matrix_element_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/matrix_element_MULT.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_element_mult:matrix_mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 matrix_element_MULT.v(58) " "Verilog HDL assignment warning at matrix_element_MULT.v(58): truncated value with size 32 to match size of target (14)" {  } { { "matrix_element_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/matrix_element_MULT.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_element_mult:matrix_mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 matrix_element_MULT.v(59) " "Verilog HDL assignment warning at matrix_element_MULT.v(59): truncated value with size 32 to match size of target (14)" {  } { { "matrix_element_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/matrix_element_MULT.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_element_mult:matrix_mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 matrix_element_MULT.v(60) " "Verilog HDL assignment warning at matrix_element_MULT.v(60): truncated value with size 32 to match size of target (10)" {  } { { "matrix_element_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/matrix_element_MULT.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_element_mult:matrix_mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 matrix_element_MULT.v(61) " "Verilog HDL assignment warning at matrix_element_MULT.v(61): truncated value with size 32 to match size of target (14)" {  } { { "matrix_element_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/matrix_element_MULT.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_element_mult:matrix_mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 matrix_element_MULT.v(67) " "Verilog HDL assignment warning at matrix_element_MULT.v(67): truncated value with size 32 to match size of target (14)" {  } { { "matrix_element_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/matrix_element_MULT.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_element_mult:matrix_mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 matrix_element_MULT.v(68) " "Verilog HDL assignment warning at matrix_element_MULT.v(68): truncated value with size 32 to match size of target (14)" {  } { { "matrix_element_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/matrix_element_MULT.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_element_mult:matrix_mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 matrix_element_MULT.v(69) " "Verilog HDL assignment warning at matrix_element_MULT.v(69): truncated value with size 32 to match size of target (10)" {  } { { "matrix_element_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/matrix_element_MULT.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_element_mult:matrix_mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 matrix_element_MULT.v(71) " "Verilog HDL assignment warning at matrix_element_MULT.v(71): truncated value with size 32 to match size of target (14)" {  } { { "matrix_element_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/matrix_element_MULT.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_element_mult:matrix_mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 matrix_element_MULT.v(75) " "Verilog HDL assignment warning at matrix_element_MULT.v(75): truncated value with size 32 to match size of target (14)" {  } { { "matrix_element_MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/matrix_element_MULT.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338331 "|DE1_SoC_Computer|matrix_element_mult:matrix_mul_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux25to1 mux25to1:mux_gen\[0\].address_mux " "Elaborating entity \"mux25to1\" for hierarchy \"mux25to1:mux_gen\[0\].address_mux\"" {  } { { "DE1_SoC_Computer.v" "mux_gen\[0\].address_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux25to1 mux25to1:mux_gen\[0\].writedata_mux " "Elaborating entity \"mux25to1\" for hierarchy \"mux25to1:mux_gen\[0\].writedata_mux\"" {  } { { "DE1_SoC_Computer.v" "mux_gen\[0\].writedata_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux25to1 mux25to1:mux_gen\[0\].write_en_mux " "Elaborating entity \"mux25to1\" for hierarchy \"mux25to1:mux_gen\[0\].write_en_mux\"" {  } { { "DE1_SoC_Computer.v" "mux_gen\[0\].write_en_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16to1 mux16to1:add_src1_mux " "Elaborating entity \"mux16to1\" for hierarchy \"mux16to1:add_src1_mux\"" {  } { { "DE1_SoC_Computer.v" "add_src1_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:pll_25 " "Elaborating entity \"pll1\" for hierarchy \"pll1:pll_25\"" {  } { { "DE1_SoC_Computer.v" "pll_25" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_0002 pll1:pll_25\|pll1_0002:pll1_inst " "Elaborating entity \"pll1_0002\" for hierarchy \"pll1:pll_25\|pll1_0002:pll1_inst\"" {  } { { "pll1.v" "pll1_inst" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll1.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll1:pll_25\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll1:pll_25\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\"" {  } { { "pll1/pll1_0002.v" "altera_pll_i" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll1/pll1_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338410 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1715147338410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:pll_25\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll1:pll_25\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\"" {  } { { "pll1/pll1_0002.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll1/pll1_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:pll_25\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll1:pll_25\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.000000 MHz " "Parameter \"output_clock_frequency0\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338410 ""}  } { { "pll1/pll1_0002.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll1/pll1_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147338410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_100 pll_100:pll_100 " "Elaborating entity \"pll_100\" for hierarchy \"pll_100:pll_100\"" {  } { { "DE1_SoC_Computer.v" "pll_100" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_100_0002 pll_100:pll_100\|pll_100_0002:pll_100_inst " "Elaborating entity \"pll_100_0002\" for hierarchy \"pll_100:pll_100\|pll_100_0002:pll_100_inst\"" {  } { { "pll_100.v" "pll_100_inst" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll_100.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_100:pll_100\|pll_100_0002:pll_100_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_100:pll_100\|pll_100_0002:pll_100_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_100/pll_100_0002.v" "altera_pll_i" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll_100/pll_100_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338425 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1715147338425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_100:pll_100\|pll_100_0002:pll_100_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_100:pll_100\|pll_100_0002:pll_100_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_100/pll_100_0002.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll_100/pll_100_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_100:pll_100\|pll_100_0002:pll_100_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_100:pll_100\|pll_100_0002:pll_100_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338441 ""}  } { { "pll_100/pll_100_0002.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll_100/pll_100_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147338441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "Computer_System/synthesis/Computer_System.v" "arm_a9_hps" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "fpga_interfaces" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "hps_io" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338581 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338581 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338581 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338597 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147338597 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338628 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715147338628 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147338628 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715147338628 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338628 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338675 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338675 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147338675 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338675 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338691 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338691 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338691 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715147338691 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147338925 ""}  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147338925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147338956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147338956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147338988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339128 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1715147339128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147339159 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147339159 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147339159 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147339159 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147339159 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147339159 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL Computer_System:The_System\|Computer_System_System_PLL:system_pll " "Elaborating entity \"Computer_System_System_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "system_pll" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL_sys_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll " "Elaborating entity \"Computer_System_System_PLL_sys_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "sys_pll" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "altera_pll_i" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339378 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1715147339378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339378 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147339378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "reset_from_locked" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_done_sram Computer_System:The_System\|Computer_System_done_sram:done_sram " "Elaborating entity \"Computer_System_done_sram\" for hierarchy \"Computer_System:The_System\|Computer_System_done_sram:done_sram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "done_sram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_done_sram.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_done_sram.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_done_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_done_sram.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_done_sram.hex " "Parameter \"init_file\" = \"Computer_System_done_sram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339456 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_done_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_done_sram.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147339456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9b42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9b42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9b42 " "Found entity 1: altsyncram_9b42" {  } { { "db/altsyncram_9b42.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_9b42.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147339503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147339503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9b42 Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram\|altsyncram_9b42:auto_generated " "Elaborating entity \"altsyncram_9b42\" for hierarchy \"Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram\|altsyncram_9b42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_inst_sram Computer_System:The_System\|Computer_System_inst_sram:inst_sram " "Elaborating entity \"Computer_System_inst_sram\" for hierarchy \"Computer_System:The_System\|Computer_System_inst_sram:inst_sram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "inst_sram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_inst_sram.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_inst_sram.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_inst_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_inst_sram.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_inst_sram.hex " "Parameter \"init_file\" = \"Computer_System_inst_sram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 16 " "Parameter \"width_byteena_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339566 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_inst_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_inst_sram.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147339566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ft92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ft92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ft92 " "Found entity 1: altsyncram_ft92" {  } { { "db/altsyncram_ft92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_ft92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147339628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147339628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ft92 Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram\|altsyncram_ft92:auto_generated " "Elaborating entity \"altsyncram_ft92\" for hierarchy \"Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram\|altsyncram_ft92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_pll_0 Computer_System:The_System\|Computer_System_pll_0:pll_0 " "Elaborating entity \"Computer_System_pll_0\" for hierarchy \"Computer_System:The_System\|Computer_System_pll_0:pll_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "pll_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_pll_0.v" "altera_pll_i" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339988 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1715147339988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_pll_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 250.000000 MHz " "Parameter \"output_clock_frequency0\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147339988 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_pll_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147339988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_0 Computer_System:The_System\|Computer_System_sram_0:sram_0 " "Elaborating entity \"Computer_System_sram_0\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_0:sram_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147339988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_0.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_0.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_0.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_0.hex " "Parameter \"init_file\" = \"Computer_System_sram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340003 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_0.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147340003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hn92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hn92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hn92 " "Found entity 1: altsyncram_hn92" {  } { { "db/altsyncram_hn92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_hn92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147340050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147340050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hn92 Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_hn92:auto_generated " "Elaborating entity \"altsyncram_hn92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_hn92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147340081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147340081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_hn92:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_hn92:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_hn92.tdf" "decode2" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_hn92.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147340128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147340128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_hn92:auto_generated\|mux_4hb:mux4 " "Elaborating entity \"mux_4hb\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_hn92:auto_generated\|mux_4hb:mux4\"" {  } { { "db/altsyncram_hn92.tdf" "mux4" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_hn92.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_1 Computer_System:The_System\|Computer_System_sram_1:sram_1 " "Elaborating entity \"Computer_System_sram_1\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_1:sram_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_1" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_1.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_1.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_1.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_1.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_1.hex " "Parameter \"init_file\" = \"Computer_System_sram_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340253 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_1.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_1.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147340253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_in92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_in92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_in92 " "Found entity 1: altsyncram_in92" {  } { { "db/altsyncram_in92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_in92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147340300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147340300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_in92 Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram\|altsyncram_in92:auto_generated " "Elaborating entity \"altsyncram_in92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram\|altsyncram_in92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_10 Computer_System:The_System\|Computer_System_sram_10:sram_10 " "Elaborating entity \"Computer_System_sram_10\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_10:sram_10\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_10" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_10:sram_10\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_10:sram_10\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_10.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_10.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_10:sram_10\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_10:sram_10\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_10.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_10.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_10:sram_10\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_10:sram_10\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_10.hex " "Parameter \"init_file\" = \"Computer_System_sram_10.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340456 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_10.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_10.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147340456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2p92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2p92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2p92 " "Found entity 1: altsyncram_2p92" {  } { { "db/altsyncram_2p92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_2p92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147340503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147340503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2p92 Computer_System:The_System\|Computer_System_sram_10:sram_10\|altsyncram:the_altsyncram\|altsyncram_2p92:auto_generated " "Elaborating entity \"altsyncram_2p92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_10:sram_10\|altsyncram:the_altsyncram\|altsyncram_2p92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_11 Computer_System:The_System\|Computer_System_sram_11:sram_11 " "Elaborating entity \"Computer_System_sram_11\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_11:sram_11\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_11" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_11:sram_11\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_11:sram_11\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_11.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_11.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_11:sram_11\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_11:sram_11\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_11.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_11.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_11:sram_11\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_11:sram_11\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_11.hex " "Parameter \"init_file\" = \"Computer_System_sram_11.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340644 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_11.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_11.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147340644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3p92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3p92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3p92 " "Found entity 1: altsyncram_3p92" {  } { { "db/altsyncram_3p92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_3p92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147340691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147340691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3p92 Computer_System:The_System\|Computer_System_sram_11:sram_11\|altsyncram:the_altsyncram\|altsyncram_3p92:auto_generated " "Elaborating entity \"altsyncram_3p92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_11:sram_11\|altsyncram:the_altsyncram\|altsyncram_3p92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_2 Computer_System:The_System\|Computer_System_sram_2:sram_2 " "Elaborating entity \"Computer_System_sram_2\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_2:sram_2\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_2" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_2.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_2.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_2.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_2.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_2.hex " "Parameter \"init_file\" = \"Computer_System_sram_2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147340847 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_2.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_2.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147340847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jn92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jn92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jn92 " "Found entity 1: altsyncram_jn92" {  } { { "db/altsyncram_jn92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_jn92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147340894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147340894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jn92 Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram\|altsyncram_jn92:auto_generated " "Elaborating entity \"altsyncram_jn92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram\|altsyncram_jn92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147340894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_3 Computer_System:The_System\|Computer_System_sram_3:sram_3 " "Elaborating entity \"Computer_System_sram_3\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_3:sram_3\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_3" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_3.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_3.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_3.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_3.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_3.hex " "Parameter \"init_file\" = \"Computer_System_sram_3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341050 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_3.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_3.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147341050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kn92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kn92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kn92 " "Found entity 1: altsyncram_kn92" {  } { { "db/altsyncram_kn92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_kn92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147341081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147341081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kn92 Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram\|altsyncram_kn92:auto_generated " "Elaborating entity \"altsyncram_kn92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram\|altsyncram_kn92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_4 Computer_System:The_System\|Computer_System_sram_4:sram_4 " "Elaborating entity \"Computer_System_sram_4\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_4:sram_4\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_4" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_4.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_4.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_4.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_4.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_4.hex " "Parameter \"init_file\" = \"Computer_System_sram_4.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341253 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_4.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_4.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147341253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ln92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ln92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ln92 " "Found entity 1: altsyncram_ln92" {  } { { "db/altsyncram_ln92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_ln92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147341300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147341300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ln92 Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram\|altsyncram_ln92:auto_generated " "Elaborating entity \"altsyncram_ln92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram\|altsyncram_ln92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_5 Computer_System:The_System\|Computer_System_sram_5:sram_5 " "Elaborating entity \"Computer_System_sram_5\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_5:sram_5\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_5" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_5.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_5.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_5.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_5.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_5.hex " "Parameter \"init_file\" = \"Computer_System_sram_5.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341456 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_5.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_5.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147341456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mn92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mn92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mn92 " "Found entity 1: altsyncram_mn92" {  } { { "db/altsyncram_mn92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_mn92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147341503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147341503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mn92 Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram\|altsyncram_mn92:auto_generated " "Elaborating entity \"altsyncram_mn92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram\|altsyncram_mn92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_6 Computer_System:The_System\|Computer_System_sram_6:sram_6 " "Elaborating entity \"Computer_System_sram_6\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_6:sram_6\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_6" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_6.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_6.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_6.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_6.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_6.hex " "Parameter \"init_file\" = \"Computer_System_sram_6.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341659 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_6.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_6.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147341659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nn92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nn92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nn92 " "Found entity 1: altsyncram_nn92" {  } { { "db/altsyncram_nn92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_nn92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147341706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147341706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nn92 Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram\|altsyncram_nn92:auto_generated " "Elaborating entity \"altsyncram_nn92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram\|altsyncram_nn92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_7 Computer_System:The_System\|Computer_System_sram_7:sram_7 " "Elaborating entity \"Computer_System_sram_7\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_7:sram_7\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_7" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_7.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_7.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_7.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_7.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_7.hex " "Parameter \"init_file\" = \"Computer_System_sram_7.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147341862 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_7.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_7.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147341862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_on92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_on92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_on92 " "Found entity 1: altsyncram_on92" {  } { { "db/altsyncram_on92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_on92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147341925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147341925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_on92 Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram\|altsyncram_on92:auto_generated " "Elaborating entity \"altsyncram_on92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram\|altsyncram_on92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147341925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_8 Computer_System:The_System\|Computer_System_sram_8:sram_8 " "Elaborating entity \"Computer_System_sram_8\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_8:sram_8\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_8" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147342050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_8.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_8.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147342081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_8.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_8.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147342081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_8.hex " "Parameter \"init_file\" = \"Computer_System_sram_8.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342081 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_8.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_8.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147342081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pn92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pn92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pn92 " "Found entity 1: altsyncram_pn92" {  } { { "db/altsyncram_pn92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_pn92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147342128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147342128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pn92 Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram\|altsyncram_pn92:auto_generated " "Elaborating entity \"altsyncram_pn92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram\|altsyncram_pn92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147342128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_9 Computer_System:The_System\|Computer_System_sram_9:sram_9 " "Elaborating entity \"Computer_System_sram_9\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_9:sram_9\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_9" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147342269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_9:sram_9\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_9:sram_9\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_9.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_9.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147342269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_9:sram_9\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_9:sram_9\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_9.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_9.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147342269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_9:sram_9\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_9:sram_9\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_9.hex " "Parameter \"init_file\" = \"Computer_System_sram_9.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147342269 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_9.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_9.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147342269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qn92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qn92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qn92 " "Found entity 1: altsyncram_qn92" {  } { { "db/altsyncram_qn92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_qn92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147342315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147342315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qn92 Computer_System:The_System\|Computer_System_sram_9:sram_9\|altsyncram:the_altsyncram\|altsyncram_qn92:auto_generated " "Elaborating entity \"altsyncram_qn92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_9:sram_9\|altsyncram:the_altsyncram\|altsyncram_qn92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147342331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147342456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:inst_sram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:inst_sram_s2_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "inst_sram_s2_translator" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_0_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_0_s2_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_translator" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:done_sram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:done_sram_s2_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_translator" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:inst_sram_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:inst_sram_s2_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "inst_sram_s2_agent" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:inst_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:inst_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:inst_sram_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:inst_sram_s2_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "inst_sram_s2_agent_rsp_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:inst_sram_s2_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:inst_sram_s2_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "inst_sram_s2_agent_rdata_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_s2_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_agent" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_s2_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_agent_rsp_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_s2_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_s2_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_agent_rdata_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:done_sram_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:done_sram_s2_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_agent" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:done_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:done_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:done_sram_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:done_sram_s2_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_agent_rsp_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:done_sram_s2_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:done_sram_s2_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_agent_rdata_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_002" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_003" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_012 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_012\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_012:router_012\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_012" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_012_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_012:router_012\|Computer_System_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_012_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_012:router_012\|Computer_System_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "inst_sram_s2_burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147343909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147344347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147344362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147344393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147344393 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 32 to match size of target (30)" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715147344393 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147344581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147344612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147344628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147344643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147344753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147344800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147344862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147344878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_rsp_width_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147344893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147344893 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147344893 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147344893 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_rsp_width_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147344987 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147344987 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147344987 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715147344987 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_cmd_width_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147345050 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715147345050 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715147345050 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147345065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_cmd_width_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147345128 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715147345143 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715147345143 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147345175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147345190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_001 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147345190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147345190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_010 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_010\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter_010" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147345237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\|Computer_System_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\|Computer_System_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_010.v" "error_adapter_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_010.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147345253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147345268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147345284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147345299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147345299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_002\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_002" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147345315 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715147347877 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347877 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715147347877 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715147347893 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715147347893 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347893 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715147347893 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715147347909 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715147347909 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347909 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715147347909 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715147347924 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347924 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715147347924 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715147347940 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715147347940 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715147347940 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347940 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715147347940 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 598 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 631 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 663 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715147347956 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715147347956 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 25 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 528 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2629 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147348830 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1715147348830 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1715147348830 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "matrix_maxpool:matrix_pooling_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"matrix_maxpool:matrix_pooling_instance\|Div0\"" {  } { { "pooling.v" "Div0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147362448 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "matrix_maxpool:matrix_pooling_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"matrix_maxpool:matrix_pooling_instance\|Mod0\"" {  } { { "pooling.v" "Mod0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147362448 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715147362448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrix_maxpool:matrix_pooling_instance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"matrix_maxpool:matrix_pooling_instance\|lpm_divide:Div0\"" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147362511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrix_maxpool:matrix_pooling_instance\|lpm_divide:Div0 " "Instantiated megafunction \"matrix_maxpool:matrix_pooling_instance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147362511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147362511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147362511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147362511 ""}  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147362511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147362558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147362558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147362573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147362573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147362605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147362605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrix_maxpool:matrix_pooling_instance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"matrix_maxpool:matrix_pooling_instance\|lpm_divide:Mod0\"" {  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147362636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrix_maxpool:matrix_pooling_instance\|lpm_divide:Mod0 " "Instantiated megafunction \"matrix_maxpool:matrix_pooling_instance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147362636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147362636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147362636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715147362636 ""}  } { { "pooling.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pooling.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715147362636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147362686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147362686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147362717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147362717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715147362732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147362732 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715147363201 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 195 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 202 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 203 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 223 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 252 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715147372064 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 11 1715147372064 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 300 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 302 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 315 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 318 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 318 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 321 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 322 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 323 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 324 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 325 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 328 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 331 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 335 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 342 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 349 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715147376829 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1715147376829 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715147376829 "|DE1_SoC_Computer|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715147376829 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147377470 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2454 " "2454 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715147395567 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147396395 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.map.smsg " "Generated suppressed messages file C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147398692 ""}
