$date
	Fri Jun 13 00:42:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_4bit_tb $end
$var wire 4 ! out [3:0] $end
$var wire 1 " carry $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 3 % sel [2:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 3 ( sel [2:0] $end
$var reg 1 " carry $end
$var reg 4 ) out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 )
b0 (
b11 '
b101 &
b0 %
b11 $
b101 #
0"
b1000 !
$end
#10
b10 !
b10 )
b1 %
b1 (
#20
b1 !
b1 )
b10 %
b10 (
#30
b111 !
b111 )
b11 %
b11 (
#40
b110 !
b110 )
b100 %
b100 (
#50
b1010 !
b1010 )
b101 %
b101 (
#60
b110 %
b110 (
#70
b10 !
b10 )
b111 %
b111 (
#80
