{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Fitter" 0 -1 1385562675415 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Pong_juego_completo EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Pong_juego_completo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1385562675449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1385562675499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1385562675499 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1385562675660 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1385562675679 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1385562676279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1385562676279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1385562676279 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1385562676279 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 3643 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1385562676288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 3644 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1385562676288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 3645 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1385562676288 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1385562676288 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "61 " "TimeQuest Timing Analyzer is analyzing 61 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 1 0 "Fitter" 0 -1 1385562676921 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pong_juego_completo.sdc " "Synopsys Design Constraints File file not found: 'Pong_juego_completo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Fitter" 0 -1 1385562676925 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1385562676925 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1385562676958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385562677140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[0\] " "Destination node sincronismo_vga:sinc\|h_count\[0\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 588 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562677140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[1\] " "Destination node sincronismo_vga:sinc\|h_count\[1\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 587 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562677140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[2\] " "Destination node sincronismo_vga:sinc\|h_count\[2\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 586 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562677140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[3\] " "Destination node sincronismo_vga:sinc\|h_count\[3\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 585 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562677140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[4\] " "Destination node sincronismo_vga:sinc\|h_count\[4\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 584 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562677140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[5\] " "Destination node sincronismo_vga:sinc\|h_count\[5\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 583 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562677140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[6\] " "Destination node sincronismo_vga:sinc\|h_count\[6\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 582 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562677140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[7\] " "Destination node sincronismo_vga:sinc\|h_count\[7\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562677140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[8\] " "Destination node sincronismo_vga:sinc\|h_count\[8\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 580 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562677140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[9\] " "Destination node sincronismo_vga:sinc\|h_count\[9\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562677140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1385562677140 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1385562677140 ""}  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "cabecera.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/cabecera.vhd" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385562677140 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "texto:texto_en_pantalla\|bit_addr\[0\]~4  " "Automatically promoted node texto:texto_en_pantalla\|bit_addr\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385562677142 ""}  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { texto:texto_en_pantalla|bit_addr[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 2558 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385562677142 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "animacion:graficos\|process_2~32  " "Automatically promoted node animacion:graficos\|process_2~32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385562677143 ""}  } { { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { animacion:graficos|process_2~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 3545 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385562677143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "animacion:graficos\|graph_rgb\[2\]~4  " "Automatically promoted node animacion:graficos\|graph_rgb\[2\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385562677143 ""}  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 635 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { animacion:graficos|graph_rgb[2]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 2544 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385562677143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "on_off (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node on_off (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385562677143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "animacion:graficos\|graph_rgb\[2\]~4 " "Destination node animacion:graficos\|graph_rgb\[2\]~4" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 635 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { animacion:graficos|graph_rgb[2]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 2544 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562677143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "animacion:graficos\|process_4~15 " "Destination node animacion:graficos\|process_4~15" {  } { { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { animacion:graficos|process_4~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 2955 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562677143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "animacion:graficos\|en~3 " "Destination node animacion:graficos\|en~3" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 453 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { animacion:graficos|en~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 683 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562677143 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1385562677143 ""}  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { on_off } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "on_off" } } } } { "cabecera.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/cabecera.vhd" 17 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { on_off } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385562677143 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1385562677571 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1385562677573 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1385562677573 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1385562677576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1385562677578 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1385562677580 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1385562677581 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1385562677582 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1385562677828 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1385562677830 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1385562677830 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1385562677911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1385562679906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1385562681832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1385562681862 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1385562691775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1385562691775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1385562692396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1385562702445 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1385562702445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1385562716941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1385562716945 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1385562716945 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "10.05 " "Total time spent on timing analysis during the Fitter is 10.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1385562717042 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1385562717053 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "49 " "Found 49 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync 0 " "Pin \"hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync 0 " "Pin \"vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[0\] 0 " "Pin \"red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[1\] 0 " "Pin \"red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[2\] 0 " "Pin \"red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[3\] 0 " "Pin \"red\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[0\] 0 " "Pin \"green\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[1\] 0 " "Pin \"green\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[2\] 0 " "Pin \"green\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[3\] 0 " "Pin \"green\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue\[0\] 0 " "Pin \"blue\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue\[1\] 0 " "Pin \"blue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue\[2\] 0 " "Pin \"blue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue\[3\] 0 " "Pin \"blue\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d0\[0\] 0 " "Pin \"seg_output_d0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d0\[1\] 0 " "Pin \"seg_output_d0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d0\[2\] 0 " "Pin \"seg_output_d0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d0\[3\] 0 " "Pin \"seg_output_d0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d0\[4\] 0 " "Pin \"seg_output_d0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d0\[5\] 0 " "Pin \"seg_output_d0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d0\[6\] 0 " "Pin \"seg_output_d0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d1\[0\] 0 " "Pin \"seg_output_d1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d1\[1\] 0 " "Pin \"seg_output_d1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d1\[2\] 0 " "Pin \"seg_output_d1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d1\[3\] 0 " "Pin \"seg_output_d1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d1\[4\] 0 " "Pin \"seg_output_d1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d1\[5\] 0 " "Pin \"seg_output_d1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d1\[6\] 0 " "Pin \"seg_output_d1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d2\[0\] 0 " "Pin \"seg_output_d2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d2\[1\] 0 " "Pin \"seg_output_d2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d2\[2\] 0 " "Pin \"seg_output_d2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d2\[3\] 0 " "Pin \"seg_output_d2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d2\[4\] 0 " "Pin \"seg_output_d2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d2\[5\] 0 " "Pin \"seg_output_d2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d2\[6\] 0 " "Pin \"seg_output_d2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d3\[0\] 0 " "Pin \"seg_output_d3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d3\[1\] 0 " "Pin \"seg_output_d3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d3\[2\] 0 " "Pin \"seg_output_d3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d3\[3\] 0 " "Pin \"seg_output_d3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d3\[4\] 0 " "Pin \"seg_output_d3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d3\[5\] 0 " "Pin \"seg_output_d3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d3\[6\] 0 " "Pin \"seg_output_d3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vidas\[0\] 0 " "Pin \"vidas\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vidas\[1\] 0 " "Pin \"vidas\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vidas\[2\] 0 " "Pin \"vidas\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vidas\[3\] 0 " "Pin \"vidas\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vidas\[4\] 0 " "Pin \"vidas\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm_out\[0\] 0 " "Pin \"pwm_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm_out\[1\] 0 " "Pin \"pwm_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562717184 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 1 0 "Fitter" 0 -1 1385562717184 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1385562718241 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1385562718450 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1385562719607 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1385562720058 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 1 0 "Fitter" 0 -1 1385562720233 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/output_files/Pong_juego_completo.fit.smsg " "Generated suppressed messages file D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/output_files/Pong_juego_completo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1385562720553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1385562721374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 11:32:01 2013 " "Processing ended: Wed Nov 27 11:32:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1385562721374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1385562721374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1385562721374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1385562721374 ""}
