Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  1 05:06:42 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/mat_inv/UniformILPNew/mat_inv_UniformILPNew_28_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 DUT/ModCount131_instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Delay1No102_instance/Y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.273ns (6.594%)  route 3.867ns (93.406%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 6.317 - 4.000 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.622ns (routing 0.579ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.528ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU19                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    clk_IBUF_inst/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.880    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.908 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=203447, routed)      1.622     2.530    DUT/ModCount131_instance/clk_IBUF_BUFG
    SLICE_X107Y349       FDCE                                         r  DUT/ModCount131_instance/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y349       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.609 r  DUT/ModCount131_instance/count_reg[0]/Q
                         net (fo=31645, routed)       3.480     6.089    DUT/ModCount131_instance/Q[0]
    SLICE_X157Y311       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.187 r  DUT/ModCount131_instance/Y[2]_i_2__36/O
                         net (fo=1, routed)           0.337     6.524    DUT/MUX_Product310_6_impl_0_instance/count_reg[1]_0
    SLICE_X148Y308       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     6.620 r  DUT/MUX_Product310_6_impl_0_instance/Y[2]_i_1/O
                         net (fo=1, routed)           0.050     6.670    DUT/Delay1No102_instance/D[2]
    SLICE_X148Y308       FDCE                                         r  DUT/Delay1No102_instance/Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU19                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU19                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     4.294 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.294    clk_IBUF_inst/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.294 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.592    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.616 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=203447, routed)      1.701     6.317    DUT/Delay1No102_instance/clk_IBUF_BUFG
    SLICE_X148Y308       FDCE                                         r  DUT/Delay1No102_instance/Y_reg[2]/C
                         clock pessimism              0.394     6.711    
                         clock uncertainty           -0.035     6.676    
    SLICE_X148Y308       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.701    DUT/Delay1No102_instance/Y_reg[2]
  -------------------------------------------------------------------
                         required time                          6.701    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  0.031    




