# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
_RDI_DONT_SET_XILINX_AS_PATH=True
XDG_SESSION_ID=11229
HOSTNAME=wolverine.cs.ucr.edu
XILINX_DSP=
SHELL=/bin/bash
TERM=xterm-256color
MAKEFLAGS=PLATFORM=/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm TARGET=hw
HISTSIZE=1000
SSH_CLIENT=169.235.30.120 37502 22
MYVIVADO=
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2022.2/tps/lnx64
QTDIR=/usr/lib64/qt-3.3
HDI_PROCESSOR=x86_64
QTINC=/usr/lib64/qt-3.3/include
SYNTH_COMMON=/tools/Xilinx/Vitis/2022.2/scripts/rt/data
SSH_TTY=/dev/pts/1
LC_ALL=en_US.UTF-8
RDI_JAVA_VERSION=11.0.11_9
RT_TCL_PATH=/tools/Xilinx/Vitis/2022.2/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2022.2/bin
QT_GRAPHICSSYSTEM_CHECKED=1
RDI_OPT_EXT=.o
MAKEOVERRIDES=${-*-command-variables-*-}
USER=nmath018
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2022.2/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Default:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib/:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib//server:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Default:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/opt/xilinx/xrt/lib::/tools/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib
RDI_PATCHROOT=
TCL_LIBRARY=/tools/Xilinx/Vitis/2022.2/tps/tcl/tcl8.5
RDI_PLATFORM=lnx64
MAKELEVEL=1
RDI_BUILD=yes
MFLAGS=
RT_LIBPATH=/tools/Xilinx/Vitis/2022.2/scripts/rt/data
RDI_LIBDIR=/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Default:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o
PATH=/tools/Xilinx/Vivado/2022.2/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2022.2/tps/lnx64/gcc-8.3.0/bin:/tools/Xilinx/Vivado/2022.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.2/bin:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/bin:/tools/Xilinx/Vivado/2022.2/bin:/opt/xilinx/xrt/bin:/tools/Xilinx/Vitis_HLS/2022.2/bin:/tools/Xilinx/Model_Composer/2022.2/bin:/tools/Xilinx/Vitis/2022.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.2/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2022.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2022.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2022.2/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2022.2/aietools/bin:/tools/Xilinx/DocNav:/usr/lib64/qt-3.3/bin:/opt/micron/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/var/lib/snapd/snap/bin:/home/nmath018/.local/bin:/home/nmath018/bin
MAIL=/var/spool/mail/nmath018
XILINX_VITIS=/tools/Xilinx/Vitis/2022.2
PWD=/home/nmath018/topK_feature/hls_catch22
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2022.2
LANG=en_US.UTF-8
HDI_APPROOT=/tools/Xilinx/Vitis/2022.2
XILINX_HLS=/tools/Xilinx/Vitis_HLS/2022.2
PLATFORM=/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
XILINX_VIVADO=/tools/Xilinx/Vivado/2022.2
XILINX_SDK=/tools/Xilinx/Vitis/2022.2
HISTCONTROL=ignoredups
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2022.2/tps/isl
HOME=/home/nmath018
SHLVL=3
RDI_BASEROOT=/tools/Xilinx/Vitis
LANGUAGE=en_US:en
RDI_APPROOT=/tools/Xilinx/Vitis/2022.2
TARGET=hw
LOGNAME=nmath018
PYTHONPATH=/opt/xilinx/xrt/python:
RDI_JAVA_PLATFORM=
QTLIB=/usr/lib64/qt-3.3/lib
XDG_DATA_DIRS=/home/nmath018/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share:/var/lib/snapd/desktop
SSH_CONNECTION=169.235.30.120 37502 169.235.30.47 22
RDI_BINROOT=/tools/Xilinx/Vitis/2022.2/bin
LESSOPEN=||/usr/bin/lesspipe.sh %s
RDI_PROG=/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/77108
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2022.2
HDIPRELDPATH=/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Default:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/opt/xilinx/xrt/lib::/tools/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2022.2
RDI_DATADIR=/tools/Xilinx/Vitis/2022.2/data
RDI_INSTALLROOT=/tools/Xilinx
_=/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=32860
XILINX_CD_SESSION=61910545-76a7-4907-956d-0647a8ca62ed


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++ -t hw --platform /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm --save-temps -I/include -I./spiral_fft --config config.cfg -l --temp_dir ./_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1 -o./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin _x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.xo 

FINAL PROGRAM OPTIONS
--config config.cfg
--include /include
--include ./spiral_fft
--input_files _x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.xo
--link
--optimize 0
--output ./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin
--platform /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
--report_level 0
--save-temps
--target hw
--temp_dir ./_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1

PARSED COMMAND LINE OPTIONS
-t hw 
--platform /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm 
--save-temps 
-I/include 
-I./spiral_fft 
--config config.cfg 
-l 
--temp_dir ./_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1 
-o./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin 
_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.xo 

PARSED CONFIG FILE (1) OPTIONS
file: config.cfg

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 27 Nov 2023 18:01:36
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 27 Nov 2023 18:01:36
output: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link.xml
------------------------------------------
step: running system_link
timestamp: 27 Nov 2023 18:01:36
cmd: /tools/Xilinx/Vitis/2022.2/bin/system_link --xo /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.xo -keep --xpfm /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm --target hw --output_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int --temp_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 27 Nov 2023 18:02:01
cmd: /tools/Xilinx/Vitis/2022.2/bin/cf2sw -sdsl /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/sdsl.dat -rtd /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/cf2sw.rtd -nofilter /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/cf2sw_full.rtd -xclbin /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xclbin_orig.xml -o /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 27 Nov 2023 18:02:10
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 27 Nov 2023 18:02:11
cmd: /tools/Xilinx/Vitis/2022.2/bin/vpl -t hw -f /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm -s --remote_ip_cache /home/nmath018/topK_feature/hls_catch22/.ipcache --output_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int --log_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/logs/link --report_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link --config /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/vplConfig.ini -k /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link --no-info --iprepo /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0 --messageDb /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link/vpl.pb /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/dr.bd.tcl
Vivado Log File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/home/nmath018/topK_feature/hls_catch22
misc=BinaryName=krnl.link
[connectivity]
nk=topKQueryScores:1:topKQueryScores_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=krnl.link
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/home/nmath018/topK_feature/hls_catch22
--config /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/vplConfig.ini
--connectivity.nk topKQueryScores:1:topKQueryScores_1
--input_file /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/dr.bd.tcl
--iprepo /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0
--kernels /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/kernel_info.dat
--log_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/logs/link
--messageDb /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link/vpl.pb
--no-info
--output_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int
--platform /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
--remote_ip_cache /home/nmath018/topK_feature/hls_catch22/.ipcache
--report_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link
--save_temps
--target hw
--temp_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm 
-s 
--remote_ip_cache /home/nmath018/topK_feature/hls_catch22/.ipcache 
--output_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int 
--log_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/logs/link 
--report_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link 
--config /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/vplConfig.ini 
-k /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link 
--no-info 
--iprepo /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0 
--messageDb /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link/vpl.pb 
/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/home/nmath018/topK_feature/hls_catch22 
advanced.misc BinaryName=krnl.link 
connectivity.nk topKQueryScores:1:topKQueryScores_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 27 Nov 2023 18:02:19
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 27 November 2023 18:02:31
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 27 November 2023 18:02:31
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:566
   timestamp: 27 November 2023 18:02:31
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/pre_create_project.tcl
   File: vpl.tcl:1358
   timestamp: 27 November 2023 18:02:31
   -----------------------
   VPL internal step: create_project -part xcu250-figd2104-2L-e -force prj prj
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:881
   timestamp: 27 November 2023 18:02:31
   -----------------------
   VPL internal step: add_files .local/hw_platform/hw_bb_locked.dcp
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:916
   timestamp: 27 November 2023 18:02:38
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module ulp
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:922
   timestamp: 27 November 2023 18:02:38
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:924
   timestamp: 27 November 2023 18:02:38
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list level0_i/level1/level1_i/ulp:my_rm]
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:935
   timestamp: 27 November 2023 18:02:38
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:2428
   timestamp: 27 November 2023 18:02:39
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/nmath018/topK_feature/hls_catch22/.ipcache
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:2438
   timestamp: 27 November 2023 18:02:40
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/202210_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:2119
   timestamp: 27 November 2023 18:02:40
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
   File: vpl.tcl:194
   timestamp: 27 November 2023 18:02:45
   -----------------------
   VPL internal step: report locked IPs
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3145
   timestamp: 27 November 2023 18:03:19
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:219
   timestamp: 27 November 2023 18:03:19
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:236
   timestamp: 27 November 2023 18:03:20
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/postlink.tcl
   File: vpl.tcl:245
   timestamp: 27 November 2023 18:03:21
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:2766
   timestamp: 27 November 2023 18:03:21
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:282
   timestamp: 27 November 2023 18:03:21
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:294
   timestamp: 27 November 2023 18:03:22
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:304
   timestamp: 27 November 2023 18:03:22
   -----------------------
   VPL internal step: collect BD interface connectivity and write automation summary report
   File: vpl.tcl:308
   timestamp: 27 November 2023 18:03:22
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:311
   timestamp: 27 November 2023 18:03:22
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files ulp.bd]
   File: vpl.tcl:357
   timestamp: 27 November 2023 18:03:22
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files ulp.bd]]
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:2276
   timestamp: 27 November 2023 18:04:28
   -----------------------
   VPL internal step: writing user synth clock constraints in /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:2504
   timestamp: 27 November 2023 18:04:29
   -----------------------
   VPL internal step: add_files /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:2508
   timestamp: 27 November 2023 18:04:29
   -----------------------
   VPL internal step: move_files [get_files /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:2523
   timestamp: 27 November 2023 18:04:29
   -----------------------
   VPL internal step: read_xdc /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/output/dont_partition.xdc
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:4617
   timestamp: 27 November 2023 18:04:29
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3929
   timestamp: 27 November 2023 18:04:29
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:403
   timestamp: 27 November 2023 18:04:29
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 27 November 2023 18:04:30
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 27 November 2023 18:04:30
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:411
   timestamp: 27 November 2023 18:04:30
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:473
   timestamp: 27 November 2023 18:05:59
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 8  
   File: vpl.tcl:517
   timestamp: 27 November 2023 18:06:00
   -----------------------
   VPL internal step: generating resource usage report '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/output/resource.json'
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:5426
   timestamp: 27 November 2023 18:35:19
   -----------------------
   VPL internal step: log_generated_reports for synthesis '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/output/generated_reports.log'
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 27 November 2023 18:35:19
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_clock_shutdown_latch_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr0_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr0_2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr0_3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr0_4_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr1_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr1_2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr1_3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr1_4_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr2_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr2_2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr2_3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr2_4_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr3_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_shell_cmp_subsystem_0_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_gpio_debug_axi_ctrl_user_00_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_gpio_debug_axi_ctrl_user_01_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_gpio_debug_axi_ctrl_user_02_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_gpio_debug_axi_ctrl_user_03_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_inv_aresetn_ctrl_00_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_gpio_debug_axi_data_h2c_01_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_ctrl_slr0_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_ctrl_slr1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_ctrl_slr2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_ctrl_slr3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_kernel_00_slr0_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_kernel_00_slr1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_kernel_00_slr2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_kernel_00_slr3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_kernel_01_slr0_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_kernel_01_slr1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_kernel_01_slr2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_kernel_01_slr3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_pcie_slr0_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_pcie_slr1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_pcie_slr2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_pcie_slr3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_freerun_slr0_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_freerun_slr1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_freerun_slr2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_freerun_slr3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ii_level1_wire_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_memory_subsystem_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ss_ucs_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_cc_axi_data_h2c_00_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_cc_axi_data_h2c_01_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_cc_axi_data_h2c_02_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_cc_axi_data_h2c_03_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_rs_axi_data_h2c_03_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_rs_axi_ctrl_user_03_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_ip_rs_axi_data_c2h_00_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr2_4_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr3_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr3_2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr3_3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr3_4_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr3_5_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr3_6_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_clkwiz_aclk_kernel_00_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_aclk_kernel_00_cont_adapt_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_aclk_kernel_00_adapt_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_psreset_aclk_freerun_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_xbar_1_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_frequency_counter_aclk_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_frequency_counter_aclk_kernel_00_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_frequency_counter_aclk_kernel_01_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_53f9_bs_switch_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_3f43_user_debug_hub_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_7b93_xsdbm_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_7b93_lut_buffer_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_xbar_3_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_xbar_2_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr3_2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr3_3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr3_4_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr3_5_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr3_6_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr0_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr0_2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr0_3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr0_4_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr1_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr1_2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr1_3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr1_4_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr2_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr2_2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr2_3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_clock_throttling_aclk_kernel_00_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr0_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr0_2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr0_3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr0_4_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr1_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr1_2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr1_3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr1_4_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr2_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr2_2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr2_3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr2_4_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr3_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr3_2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr3_3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr3_4_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr3_5_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr3_6_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_psreset_kernel_00_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_aclk_kernel_01_adapt_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_aclk_kernel_01_cont_adapt_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_clkwiz_aclk_kernel_01_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_clock_throttling_aclk_kernel_01_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr0_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr0_2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr0_3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr0_4_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr1_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr1_2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr1_3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr1_4_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr2_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr2_2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr2_3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr2_4_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr3_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr3_2_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr3_3_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr3_4_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr3_5_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr3_6_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_psreset_kernel_01_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_3f43_build_info_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_3f43_user_debug_bridge_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_53f9_axi_jtag_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_53f9_bsip_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_topKQueryScores_1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_xbar_4_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_gpio_ucs_control_status_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_clock_throttling_avg_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_gpio_gapping_demand_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_gapping_demand_update_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_gapping_demand_toggle_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_build_info_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_xbar_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_auto_pc_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_auto_ds_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_45_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_44_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_43_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_42_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_auto_cc_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_m01_regslice_3_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_m00_regslice_3_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_41_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_40_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_m03_regslice_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_m02_regslice_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_m01_regslice_2_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_m00_regslice_2_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_39_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_1361_auto_cc_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_38_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_b35e_vip_S01_AXI_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_b35e_vip_S04_AXI_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_b35e_vip_M00_AXI_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_b35e_rs_M00_AXI_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_b35e_interconnect_ddrmem_ctrl_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_b35e_psr_ctrl_interconnect_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_b35e_psr_aclk1_SLR1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_b35e_psr_aclk3_SLR1_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: launched run bd_b35e_interconnect_M00_AXI_MEM00_0_synth_1
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 27 November 2023 18:35:22
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
   File: vpl.tcl:587
   timestamp: 27 November 2023 18:35:22
   -----------------------
   VPL internal step: log_generated_reports for implementation '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/output/generated_reports.log'
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:994
   timestamp: 27 November 2023 20:53:30
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/ocl_util.tcl:1608
   timestamp: 27 November 2023 20:54:02
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 27 Nov 2023 20:54:04
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 27 Nov 2023 20:54:04
cmd: cf2sw -a /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/address_map.xml -sdsl /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/sdsl.dat -xclbin /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xclbin_orig.xml -rtd /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link.rtd -o /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 27 Nov 2023 20:54:10
cmd: writeSystemDiagram
V++ internal step status: success
------------------------------------------
step: running writeAutomationSummary to write automation summary report
timestamp: 27 Nov 2023 20:54:10
cmd: writeAutomationSummary
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 27 Nov 2023 20:54:10
cmd: /tools/Xilinx/Vitis/2022.2/bin/xclbinutil --add-section BITSTREAM:RAW:/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link.rtd --append-section :JSON:/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link_xml.rtd --add-section BUILD_METADATA:JSON:/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link.xml --add-section SYSTEM_METADATA:RAW:/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u250_gen3x16_xdma_4_1_202210_1 --output /home/nmath018/topK_feature/hls_catch22/./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 27 Nov 2023 20:54:11
cmd: /tools/Xilinx/Vitis/2022.2/bin/xclbinutil --quiet --force --info /home/nmath018/topK_feature/hls_catch22/./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin.info --input /home/nmath018/topK_feature/hls_catch22/./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 27 Nov 2023 20:54:12
cmd: 
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 27 Nov 2023 20:54:12
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 27 Nov 2023 20:54:12
output: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link/system_estimate_krnl.link.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 27 Nov 2023 20:54:12
