{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 16 22:18:01 2012 " "Info: Processing started: Mon Jan 16 22:18:01 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simpleRAM -c simpleRAM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simpleRAM -c simpleRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "simpleRAM.v(27) " "Warning (10273): Verilog HDL warning at simpleRAM.v(27): extended using \"x\" or \"z\"" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleram.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file simpleram.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleRAM " "Info (12023): Found entity 1: simpleRAM" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "simpleRAM " "Info (12127): Elaborating entity \"simpleRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM7 simpleRAM.v(49) " "Warning (10240): Verilog HDL Always Construct warning at simpleRAM.v(49): inferring latch(es) for variable \"RAM7\", which holds its previous value in one or more paths through the always construct" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM6 simpleRAM.v(49) " "Warning (10240): Verilog HDL Always Construct warning at simpleRAM.v(49): inferring latch(es) for variable \"RAM6\", which holds its previous value in one or more paths through the always construct" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM5 simpleRAM.v(49) " "Warning (10240): Verilog HDL Always Construct warning at simpleRAM.v(49): inferring latch(es) for variable \"RAM5\", which holds its previous value in one or more paths through the always construct" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM4 simpleRAM.v(49) " "Warning (10240): Verilog HDL Always Construct warning at simpleRAM.v(49): inferring latch(es) for variable \"RAM4\", which holds its previous value in one or more paths through the always construct" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM3 simpleRAM.v(49) " "Warning (10240): Verilog HDL Always Construct warning at simpleRAM.v(49): inferring latch(es) for variable \"RAM3\", which holds its previous value in one or more paths through the always construct" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM2 simpleRAM.v(49) " "Warning (10240): Verilog HDL Always Construct warning at simpleRAM.v(49): inferring latch(es) for variable \"RAM2\", which holds its previous value in one or more paths through the always construct" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM1 simpleRAM.v(49) " "Warning (10240): Verilog HDL Always Construct warning at simpleRAM.v(49): inferring latch(es) for variable \"RAM1\", which holds its previous value in one or more paths through the always construct" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM0 simpleRAM.v(49) " "Warning (10240): Verilog HDL Always Construct warning at simpleRAM.v(49): inferring latch(es) for variable \"RAM0\", which holds its previous value in one or more paths through the always construct" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM7\[0\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM7\[0\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM7\[1\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM7\[1\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM7\[2\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM7\[2\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM7\[3\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM7\[3\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM7\[4\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM7\[4\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM7\[5\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM7\[5\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM7\[6\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM7\[6\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM7\[7\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM7\[7\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM6\[0\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM6\[0\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM6\[1\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM6\[1\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM6\[2\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM6\[2\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM6\[3\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM6\[3\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM6\[4\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM6\[4\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM6\[5\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM6\[5\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM6\[6\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM6\[6\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM6\[7\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM6\[7\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM5\[0\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM5\[0\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM5\[1\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM5\[1\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM5\[2\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM5\[2\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM5\[3\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM5\[3\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM5\[4\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM5\[4\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM5\[5\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM5\[5\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM5\[6\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM5\[6\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM5\[7\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM5\[7\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM4\[0\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM4\[0\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM4\[1\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM4\[1\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM4\[2\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM4\[2\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM4\[3\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM4\[3\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM4\[4\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM4\[4\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM4\[5\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM4\[5\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM4\[6\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM4\[6\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM4\[7\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM4\[7\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM3\[0\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM3\[0\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM3\[1\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM3\[1\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM3\[2\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM3\[2\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM3\[3\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM3\[3\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM3\[4\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM3\[4\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM3\[5\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM3\[5\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM3\[6\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM3\[6\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM3\[7\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM3\[7\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM2\[0\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM2\[0\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM2\[1\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM2\[1\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM2\[2\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM2\[2\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM2\[3\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM2\[3\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM2\[4\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM2\[4\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM2\[5\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM2\[5\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM2\[6\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM2\[6\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM2\[7\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM2\[7\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM1\[0\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM1\[0\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM1\[1\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM1\[1\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM1\[2\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM1\[2\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM1\[3\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM1\[3\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM1\[4\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM1\[4\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM1\[5\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM1\[5\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM1\[6\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM1\[6\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM1\[7\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM1\[7\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM0\[0\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM0\[0\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM0\[1\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM0\[1\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM0\[2\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM0\[2\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM0\[3\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM0\[3\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM0\[4\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM0\[4\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM0\[5\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM0\[5\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM0\[6\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM0\[6\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM0\[7\] simpleRAM.v(65) " "Info (10041): Inferred latch for \"RAM0\[7\]\" at simpleRAM.v(65)" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus_workspace/8bit_RAM/simpleRAM.map.smsg " "Info (144001): Generated suppressed messages file E:/quartus_workspace/8bit_RAM/simpleRAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning (21074): Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "Warning (15610): No output dependent on input pin \"clock\"" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Info (21057): Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info (21058): Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info (21059): Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info (21060): Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Info (21061): Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 16 22:18:03 2012 " "Info: Processing ended: Mon Jan 16 22:18:03 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
