Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/27628/Documents/CO-2025/pre_verilog/test_learning/counter_tb_isim_beh.exe -prj C:/Users/27628/Documents/CO-2025/pre_verilog/test_learning/counter_tb_beh.prj work.counter_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 18
Turning on mult-threading, number of parallel sub-compilation jobs: 36 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/27628/Documents/CO-2025/pre_verilog/test_learning/counter.v" into library work
Analyzing Verilog file "C:/Users/27628/Documents/CO-2025/pre_verilog/test_learning/counter_tb.v" into library work
Analyzing Verilog file "D:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module counter
Compiling module counter_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/27628/Documents/CO-2025/pre_verilog/test_learning/counter_tb_isim_beh.exe
Fuse Memory Usage: 33364 KB
Fuse CPU Usage: 264 ms
