

================================================================
== Vivado HLS Report for 'pool_2u_32u_32u_s'
================================================================
* Date:           Fri Dec 27 20:27:35 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CIFAR_10
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    12.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  512|  512|        16|          -|          -|    32|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         3|          2|          1|     ?|    yes   |
        |  ++ Loop 2.1.2  |   32|   32|         2|          1|          1|    32|    yes   |
        | + Loop 2.2      |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 3         |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      6|       0|   1192|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|       0|   3126|    -|
|Memory           |        -|      -|     128|    272|    -|
|Multiplexer      |        -|      -|       -|    866|    -|
|Register         |        -|      -|    1386|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      6|    1514|   5456|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       1|     10|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF|  LUT | URAM|
    +--------------------------+----------------------+---------+-------+---+------+-----+
    |cifar_10_mul_32s_bkb_U56  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|    0|
    |cifar_10_mul_32s_bkb_U57  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|    0|
    |cifar_10_mul_32s_bkb_U58  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|    0|
    +--------------------------+----------------------+---------+-------+---+------+-----+
    |Total                     |                      |        0|      0|  0|  3126|    0|
    +--------------------------+----------------------+---------+-------+---+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+----------------------+---------+----+-----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+----+-----+-----+------+-----+------+-------------+
    |buf_U  |pool_2u_32u_32u_s4jc  |        0|  64|  256|    0|   512|   32|     1|        16384|
    |acc_U  |pool_2u_32u_32u_s5jm  |        0|  64|   16|    0|    32|   32|     1|         1024|
    +-------+----------------------+---------+----+-----+-----+------+-----+------+-------------+
    |Total  |                      |        0| 128|  272|    0|   544|   64|     2|        17408|
    +-------+----------------------+---------+----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln138_2_fu_1107_p2             |     *    |      3|  0|  20|          31|          32|
    |mul_ln138_fu_1098_p2               |     *    |      3|  0|  20|          32|          31|
    |add_ln139_fu_1137_p2               |     +    |      0|  0|  70|          63|           1|
    |add_ln141_fu_1148_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln144_fu_1172_p2               |     +    |      0|  0|  40|          33|           1|
    |add_ln156_fu_1248_p2               |     +    |      0|  0|  13|          11|          11|
    |add_ln167_fu_1283_p2               |     +    |      0|  0|  70|          63|           1|
    |add_ln170_fu_1338_p2               |     +    |      0|  0|  13|          11|          11|
    |ch_2_fu_1225_p2                    |     +    |      0|  0|  15|           6|           1|
    |ch_fu_1196_p2                      |     +    |      0|  0|  39|          32|           1|
    |i_fu_1126_p2                       |     +    |      0|  0|  39|          32|           1|
    |j_fu_821_p2                        |     +    |      0|  0|  15|           6|           1|
    |outch_fu_1349_p2                   |     +    |      0|  0|  39|           1|          32|
    |outpix_fu_1289_p2                  |     +    |      0|  0|  38|           1|          31|
    |xp_fu_1273_p2                      |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state64_pp1_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state72_pp3_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_521                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln109_fu_794_p2               |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln123_fu_815_p2               |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln137_fu_840_p2               |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln139_fu_1132_p2              |   icmp   |      0|  0|  29|          63|          63|
    |icmp_ln141_fu_1143_p2              |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln142_fu_1154_p2              |   icmp   |      0|  0|  18|          31|          31|
    |icmp_ln144_fu_1167_p2              |   icmp   |      0|  0|  21|          33|          33|
    |icmp_ln145_fu_1178_p2              |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln148_fu_1201_p2              |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln153_fu_1219_p2              |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln156_fu_1258_p2              |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln167_fu_1278_p2              |   icmp   |      0|  0|  29|          63|          63|
    |icmp_ln168_fu_1295_p2              |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln170_fu_1359_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln194_fu_1121_p2              |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state59_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln126_10_fu_986_p2              |    or    |      0|  0|  10|          10|           4|
    |or_ln126_11_fu_1000_p2             |    or    |      0|  0|  10|          10|           4|
    |or_ln126_12_fu_1014_p2             |    or    |      0|  0|  10|          10|           4|
    |or_ln126_13_fu_1028_p2             |    or    |      0|  0|  10|          10|           4|
    |or_ln126_14_fu_1042_p2             |    or    |      0|  0|  10|          10|           4|
    |or_ln126_1_fu_860_p2               |    or    |      0|  0|  10|          10|           2|
    |or_ln126_2_fu_874_p2               |    or    |      0|  0|  10|          10|           2|
    |or_ln126_3_fu_888_p2               |    or    |      0|  0|  10|          10|           3|
    |or_ln126_4_fu_902_p2               |    or    |      0|  0|  10|          10|           3|
    |or_ln126_5_fu_916_p2               |    or    |      0|  0|  10|          10|           3|
    |or_ln126_6_fu_930_p2               |    or    |      0|  0|  10|          10|           3|
    |or_ln126_7_fu_944_p2               |    or    |      0|  0|  10|          10|           4|
    |or_ln126_8_fu_958_p2               |    or    |      0|  0|  10|          10|           4|
    |or_ln126_9_fu_972_p2               |    or    |      0|  0|  10|          10|           4|
    |or_ln126_fu_846_p2                 |    or    |      0|  0|  10|          10|           1|
    |select_ln142_fu_1159_p3            |  select  |      0|  0|  31|           1|           1|
    |select_ln145_fu_1184_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln148_fu_1207_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln156_fu_1264_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln170_1_fu_1309_p3          |  select  |      0|  0|  31|           1|          31|
    |select_ln170_fu_1301_p3            |  select  |      0|  0|  32|           1|           1|
    |tmp_V_36_fu_1365_p3                |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      6|  0|1192|        1051|         754|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |IFMCH_curr_3_loc_0_reg_659               |    9|          2|   32|         64|
    |acc_address0                             |   15|          3|    5|         15|
    |acc_address1                             |  161|         36|    5|        180|
    |acc_d1                                   |   15|          3|   32|         96|
    |ap_NS_fsm                                |  309|         69|    1|         69|
    |ap_done                                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                  |    9|          2|    1|          2|
    |ap_phi_mux_ch_0_phi_fu_739_p4            |    9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_728_p4  |    9|          2|   33|         66|
    |ap_phi_mux_outpix_0_phi_fu_772_p4        |    9|          2|   31|         62|
    |buf_address0                             |   15|          3|    9|         27|
    |buf_address1                             |   93|         19|    9|        171|
    |buf_d1                                   |   15|          3|   32|         96|
    |ch2_0_reg_746                            |    9|          2|    6|         12|
    |ch_0_reg_735                             |    9|          2|   32|         64|
    |i3_0_reg_680                             |    9|          2|   32|         64|
    |in_V_V_blk_n                             |    9|          2|    1|          2|
    |indvar_flatten13_reg_757                 |    9|          2|   63|        126|
    |indvar_flatten20_reg_691                 |    9|          2|   63|        126|
    |indvar_flatten6_reg_702                  |    9|          2|   32|         64|
    |indvar_flatten_reg_724                   |    9|          2|   33|         66|
    |j_0_reg_669                              |    9|          2|    6|         12|
    |out_V_V_blk_n                            |    9|          2|    1|          2|
    |out_V_V_din                              |   15|          3|   32|         96|
    |outch_0_reg_779                          |    9|          2|   32|         64|
    |outpix_0_reg_768                         |    9|          2|   31|         62|
    |real_start                               |    9|          2|    1|          2|
    |xp_0_reg_713                             |    9|          2|   31|         62|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  866|        189|  623|       1748|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |IFMCH_curr_1                       |  32|   0|   32|          0|
    |IFMCH_curr_3_loc_0_reg_659         |  32|   0|   32|          0|
    |IFMDim_curr_1                      |  32|   0|   32|          0|
    |KER_bound_reg_1474                 |  32|   0|   32|          0|
    |KER_size_0_reg_1439                |  32|   0|   32|          0|
    |KER_size_1_reg_1469                |  32|   0|   32|          0|
    |acc_addr_7_reg_1557                |   5|   0|    5|          0|
    |acc_addr_8_reg_1526                |   5|   0|    5|          0|
    |add_ln139_reg_1491                 |  63|   0|   63|          0|
    |add_ln141_reg_1500                 |  32|   0|   32|          0|
    |add_ln144_reg_1515                 |  33|   0|   33|          0|
    |ap_CS_fsm                          |  68|   0|   68|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2            |   1|   0|    1|          0|
    |buf_addr_5_reg_1582                |   9|   0|    9|          0|
    |buf_addr_6_reg_1551                |   9|   0|    9|          0|
    |ch2_0_reg_746                      |   6|   0|    6|          0|
    |ch_0_reg_735                       |  32|   0|   32|          0|
    |ch_reg_1532                        |  32|   0|   32|          0|
    |i3_0_reg_680                       |  32|   0|   32|          0|
    |icmp_ln137_reg_1435                |   1|   0|    1|          0|
    |icmp_ln144_reg_1511                |   1|   0|    1|          0|
    |icmp_ln153_reg_1542                |   1|   0|    1|          0|
    |icmp_ln167_reg_1568                |   1|   0|    1|          0|
    |icmp_ln167_reg_1568_pp3_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln194_reg_1479                |   1|   0|    1|          0|
    |indvar_flatten13_reg_757           |  63|   0|   63|          0|
    |indvar_flatten20_reg_691           |  63|   0|   63|          0|
    |indvar_flatten6_reg_702            |  32|   0|   32|          0|
    |indvar_flatten_reg_724             |  33|   0|   33|          0|
    |j_0_reg_669                        |   6|   0|    6|          0|
    |j_reg_1411                         |   6|   0|    6|          0|
    |mul_ln138_2_reg_1464               |  63|   0|   63|          0|
    |mul_ln138_reg_1459                 |  63|   0|   63|          0|
    |outch_0_reg_779                    |  32|   0|   32|          0|
    |outpix_0_reg_768                   |  31|   0|   31|          0|
    |reg_790                            |  32|   0|   32|          0|
    |select_ln142_reg_1505              |  31|   0|   31|          0|
    |select_ln145_reg_1520              |  32|   0|   32|          0|
    |select_ln170_1_reg_1577            |  31|   0|   31|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |tmp_27_reg_1444                    |  31|   0|   31|          0|
    |tmp_28_reg_1449                    |  32|   0|   33|          1|
    |tmp_29_reg_1454                    |  31|   0|   32|          1|
    |tmp_V_21_reg_1377                  |  32|   0|   32|          0|
    |tmp_V_23_reg_1382                  |  32|   0|   32|          0|
    |tmp_V_25_reg_1388                  |  32|   0|   32|          0|
    |tmp_V_29_reg_1393                  |  32|   0|   32|          0|
    |tmp_V_31_reg_1400                  |  32|   0|   32|          0|
    |tmp_V_36_reg_1593                  |  31|   0|   31|          0|
    |tmp_s_reg_1416                     |   6|   0|   10|          4|
    |trunc_ln153_reg_1537               |  11|   0|   11|          0|
    |xp_0_reg_713                       |  31|   0|   31|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1386|   0| 1392|          6|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_done         | out |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|start_out       | out |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|start_write     | out |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|in_V_V_dout     |  in |   32|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |       in_V_V       |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |       out_V_V      |    pointer   |
+----------------+-----+-----+------------+--------------------+--------------+

