// Seed: 2241090207
module module_0;
  reg id_1;
  always @(1'b0 + -1 or posedge -1 & id_1) begin : LABEL_0
    id_1 <= -1'b0;
  end
  assign id_1 = id_1 - 1'h0;
endmodule
module module_1 #(
    parameter id_5 = 32'd76
) (
    input uwire id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    output tri0 id_4,
    input uwire _id_5
);
  wire id_7;
  wire id_8;
  logic [id_5 : 1] id_9 = -1 - $signed(86);
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_8 = id_9;
endmodule
