// Seed: 1718590361
module module_0 (
    output wire id_0,
    output wand id_1,
    input supply0 id_2,
    output supply0 id_3
);
  wire [-1 : 1] id_5;
  assign id_0 = -1;
  assign module_1.id_1 = 0;
  assign id_5 = id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd24
) (
    input  tri0  id_0,
    output uwire id_1,
    output tri1  id_2,
    input  tri0  _id_3
);
  tri1 id_5;
  assign id_5 = 1;
  assign id_1 = id_3 == id_5;
  logic id_6 = 1;
  logic id_7 = id_6;
  tri   id_8 = id_3, id_9;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1
  );
  assign id_8 = {id_8++};
  wire id_10;
  logic [1 : id_3] id_11;
endmodule
