Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/tiago/OneDrive/Documentos/Universidade/LIC/SpaceInvader/VHDL/SerialReceiver_isim_beh.exe -prj C:/Users/tiago/OneDrive/Documentos/Universidade/LIC/SpaceInvader/VHDL/SerialReceiver_beh.prj work.SerialReceiver 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/tiago/OneDrive/Documentos/Universidade/LIC/SpaceInvader/VHDL/Register_T.vhd" into library work
Parsing VHDL file "C:/Users/tiago/OneDrive/Documentos/Universidade/LIC/SpaceInvader/VHDL/Register_D.vhd" into library work
Parsing VHDL file "C:/Users/tiago/OneDrive/Documentos/Universidade/LIC/SpaceInvader/VHDL/ShiftRegister.vhd" into library work
Parsing VHDL file "C:/Users/tiago/OneDrive/Documentos/Universidade/LIC/SpaceInvader/VHDL/SerialControl.vhd" into library work
Parsing VHDL file "C:/Users/tiago/OneDrive/Documentos/Universidade/LIC/SpaceInvader/VHDL/ParityCheck.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/tiago/OneDrive/Documentos/Universidade/LIC/SpaceInvader/VHDL/ParityCheck.vhd" Line 63: Actual for formal port d is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/tiago/OneDrive/Documentos/Universidade/LIC/SpaceInvader/VHDL/Counter3bit.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/tiago/OneDrive/Documentos/Universidade/LIC/SpaceInvader/VHDL/Counter3bit.vhd" Line 70: Actual for formal port t is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/tiago/OneDrive/Documentos/Universidade/LIC/SpaceInvader/VHDL/Counter3bit.vhd" Line 80: Actual for formal port t is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/tiago/OneDrive/Documentos/Universidade/LIC/SpaceInvader/VHDL/SerialReceiver.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture structural of entity SerialControl [serialcontrol_default]
Compiling architecture behavioral of entity Register_D [\Register_D(1)\]
Compiling architecture behavioral of entity ParityCheck [\ParityCheck(1)\]
Compiling architecture behavioral of entity Register_T [\Register_T(1)\]
Compiling architecture structural of entity Counter3bit [counter3bit_default]
Compiling architecture behavioral of entity ShiftRegister [\ShiftRegister(5)\]
Compiling architecture structural of entity serialreceiver
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable C:/Users/tiago/OneDrive/Documentos/Universidade/LIC/SpaceInvader/VHDL/SerialReceiver_isim_beh.exe
Fuse Memory Usage: 30084 KB
Fuse CPU Usage: 421 ms
