module or_gate(input logic a,b, output logic out);

	assign out = a^b;
endmodule