vhdl xil_defaultlib "../../../bd/design_dma/ip/design_dma_axi_dma_0_0/sim/design_dma_axi_dma_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_dma/ip/design_dma_axi_gpio_0_0/sim/design_dma_axi_gpio_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_dma/ip/design_dma_axi_gpio_1_0/sim/design_dma_axi_gpio_1_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_dma/ip/design_dma_rst_ps7_0_100M_0/sim/design_dma_rst_ps7_0_100M_0.vhd" 

nosort
