#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 5;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556e949cb0c0 .scope module, "bancoDePruebas" "bancoDePruebas" 2 3;
 .timescale -4 -5;
v0x556e949ed970_0 .var "dummy", 0 0;
v0x556e949eda50_0 .var "dumpfile_path", 512 0;
v0x556e949edb30_0 .net "inputClk", 0 0, v0x556e949c69f0_0;  1 drivers
v0x556e949edbd0_0 .var "inputI", 0 0;
v0x556e949edc70_0 .var "inputReset", 0 0;
v0x556e949edd60_0 .var "inputS", 0 0;
v0x556e949ede00_0 .net "outputB0", 0 0, L_0x556e949eea60;  1 drivers
v0x556e949edea0_0 .net "outputB1", 0 0, L_0x556e949eeb40;  1 drivers
S_0x556e949cb240 .scope module, "clk_gen" "clock_gen" 2 12, 3 3 0, S_0x556e949cb0c0;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "clk"
P_0x556e949bbdd0 .param/l "PERIOD" 0 3 5, +C4<00000000000000000000000000001010>;
v0x556e949c69f0_0 .var "clk", 0 0;
S_0x556e949cb3c0 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 3 10, 3 10 0, S_0x556e949cb240;
 .timescale -4 -4;
S_0x556e949eab80 .scope module, "inst1" "control" 2 14, 4 2 0, S_0x556e949cb0c0;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "inputI"
    .port_info 1 /INPUT 1 "inputS"
    .port_info 2 /INPUT 1 "inputClk"
    .port_info 3 /INPUT 1 "inputReset"
    .port_info 4 /OUTPUT 1 "outputB0"
    .port_info 5 /OUTPUT 1 "outputB1"
L_0x556e949eea60 .functor BUFZ 1, v0x556e949ec950_0, C4<0>, C4<0>, C4<0>;
L_0x556e949eeb40 .functor BUFZ 1, v0x556e949ec3c0_0, C4<0>, C4<0>, C4<0>;
v0x556e949ed270_0 .net "inputClk", 0 0, v0x556e949c69f0_0;  alias, 1 drivers
v0x556e949ed330_0 .net "inputI", 0 0, v0x556e949edbd0_0;  1 drivers
v0x556e949ed3f0_0 .net "inputReset", 0 0, v0x556e949edc70_0;  1 drivers
v0x556e949ed490_0 .net "inputS", 0 0, v0x556e949edd60_0;  1 drivers
v0x556e949ed530_0 .net "outputB0", 0 0, L_0x556e949eea60;  alias, 1 drivers
v0x556e949ed5d0_0 .net "outputB1", 0 0, L_0x556e949eeb40;  alias, 1 drivers
v0x556e949ed670_0 .net "wireY1", 0 0, L_0x556e949ee310;  1 drivers
v0x556e949ed710_0 .net "wireY2", 0 0, L_0x556e949ee8a0;  1 drivers
v0x556e949ed7b0_0 .net "wirey1", 0 0, v0x556e949ec3c0_0;  1 drivers
v0x556e949ed850_0 .net "wirey2", 0 0, v0x556e949ec950_0;  1 drivers
S_0x556e949eadf0 .scope module, "combCirc" "combCircEj1" 4 23, 5 2 0, S_0x556e949eab80;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "inputI"
    .port_info 1 /INPUT 1 "inputS"
    .port_info 2 /INPUT 1 "inputy1"
    .port_info 3 /INPUT 1 "inputy2"
    .port_info 4 /OUTPUT 1 "outputY1"
    .port_info 5 /OUTPUT 1 "outputY2"
L_0x556e949edf40 .functor NOT 1, v0x556e949edbd0_0, C4<0>, C4<0>, C4<0>;
L_0x556e949edfb0 .functor NOT 1, v0x556e949edd60_0, C4<0>, C4<0>, C4<0>;
L_0x556e949ee020 .functor NOT 1, v0x556e949ec3c0_0, C4<0>, C4<0>, C4<0>;
L_0x556e949ee120 .functor OR 1, L_0x556e949ee020, v0x556e949ec950_0, C4<0>, C4<0>;
L_0x556e949ee250 .functor AND 1, L_0x556e949edfb0, L_0x556e949ee120, C4<1>, C4<1>;
L_0x556e949ee310 .functor OR 1, L_0x556e949edf40, L_0x556e949ee250, C4<0>, C4<0>;
L_0x556e949ee4a0 .functor NOT 1, v0x556e949edbd0_0, C4<0>, C4<0>, C4<0>;
L_0x556e949ee5a0 .functor NOT 1, v0x556e949ec950_0, C4<0>, C4<0>, C4<0>;
L_0x556e949ee660 .functor AND 1, L_0x556e949ee5a0, v0x556e949ec3c0_0, C4<1>, C4<1>;
L_0x556e949ee6d0 .functor NOT 1, v0x556e949edd60_0, C4<0>, C4<0>, C4<0>;
L_0x556e949ee830 .functor AND 1, L_0x556e949ee660, L_0x556e949ee6d0, C4<1>, C4<1>;
L_0x556e949ee8a0 .functor OR 1, L_0x556e949ee4a0, L_0x556e949ee830, C4<0>, C4<0>;
v0x556e949eb060_0 .net *"_s0", 0 0, L_0x556e949edf40;  1 drivers
v0x556e949eb160_0 .net *"_s12", 0 0, L_0x556e949ee4a0;  1 drivers
v0x556e949eb240_0 .net *"_s14", 0 0, L_0x556e949ee5a0;  1 drivers
v0x556e949eb300_0 .net *"_s16", 0 0, L_0x556e949ee660;  1 drivers
v0x556e949eb3e0_0 .net *"_s18", 0 0, L_0x556e949ee6d0;  1 drivers
v0x556e949eb510_0 .net *"_s2", 0 0, L_0x556e949edfb0;  1 drivers
v0x556e949eb5f0_0 .net *"_s20", 0 0, L_0x556e949ee830;  1 drivers
v0x556e949eb6d0_0 .net *"_s4", 0 0, L_0x556e949ee020;  1 drivers
v0x556e949eb7b0_0 .net *"_s6", 0 0, L_0x556e949ee120;  1 drivers
v0x556e949eb890_0 .net *"_s8", 0 0, L_0x556e949ee250;  1 drivers
v0x556e949eb970_0 .net "inputI", 0 0, v0x556e949edbd0_0;  alias, 1 drivers
v0x556e949eba30_0 .net "inputS", 0 0, v0x556e949edd60_0;  alias, 1 drivers
v0x556e949ebaf0_0 .net "inputy1", 0 0, v0x556e949ec3c0_0;  alias, 1 drivers
v0x556e949ebbb0_0 .net "inputy2", 0 0, v0x556e949ec950_0;  alias, 1 drivers
v0x556e949ebc70_0 .net "outputY1", 0 0, L_0x556e949ee310;  alias, 1 drivers
v0x556e949ebd30_0 .net "outputY2", 0 0, L_0x556e949ee8a0;  alias, 1 drivers
S_0x556e949ebeb0 .scope module, "ffsEj1" "flipFlopStageEj1" 4 25, 6 2 0, S_0x556e949eab80;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "inputY1"
    .port_info 1 /INPUT 1 "inputY2"
    .port_info 2 /INPUT 1 "inputClk"
    .port_info 3 /OUTPUT 1 "outputy1"
    .port_info 4 /OUTPUT 1 "outputy2"
    .port_info 5 /INPUT 1 "inputR"
v0x556e949ecc10_0 .net "inputClk", 0 0, v0x556e949c69f0_0;  alias, 1 drivers
v0x556e949eccd0_0 .net "inputR", 0 0, v0x556e949edc70_0;  alias, 1 drivers
v0x556e949ecde0_0 .net "inputY1", 0 0, L_0x556e949ee310;  alias, 1 drivers
v0x556e949eced0_0 .net "inputY2", 0 0, L_0x556e949ee8a0;  alias, 1 drivers
v0x556e949ecfc0_0 .net "outputy1", 0 0, v0x556e949ec3c0_0;  alias, 1 drivers
v0x556e949ed100_0 .net "outputy2", 0 0, v0x556e949ec950_0;  alias, 1 drivers
S_0x556e949ec0f0 .scope module, "ffd1" "RisingEdge_DFlipFlop" 6 18, 6 23 0, S_0x556e949ebeb0;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "R"
v0x556e949ec300_0 .net "D", 0 0, L_0x556e949ee310;  alias, 1 drivers
v0x556e949ec3c0_0 .var "Q", 0 0;
v0x556e949ec460_0 .net "R", 0 0, v0x556e949edc70_0;  alias, 1 drivers
v0x556e949ec500_0 .net "clk", 0 0, v0x556e949c69f0_0;  alias, 1 drivers
E_0x556e949b8250 .event posedge, v0x556e949c69f0_0;
S_0x556e949ec620 .scope module, "ffd2" "RisingEdge_DFlipFlop" 6 19, 6 23 0, S_0x556e949ebeb0;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "R"
v0x556e949ec880_0 .net "D", 0 0, L_0x556e949ee8a0;  alias, 1 drivers
v0x556e949ec950_0 .var "Q", 0 0;
v0x556e949eca20_0 .net "R", 0 0, v0x556e949edc70_0;  alias, 1 drivers
v0x556e949ecb20_0 .net "clk", 0 0, v0x556e949c69f0_0;  alias, 1 drivers
    .scope S_0x556e949cb240;
T_0 ;
    %fork t_1, S_0x556e949cb3c0;
    %jmp t_0;
    .scope S_0x556e949cb3c0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556e949c69f0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556e949c69f0_0, 0;
    %delay 50, 0;
    %end;
    .scope S_0x556e949cb240;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556e949ec0f0;
T_1 ;
    %wait E_0x556e949b8250;
    %load/vec4 v0x556e949ec460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556e949ec3c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556e949ec300_0;
    %assign/vec4 v0x556e949ec3c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556e949ec620;
T_2 ;
    %wait E_0x556e949b8250;
    %load/vec4 v0x556e949eca20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556e949ec950_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x556e949ec880_0;
    %assign/vec4 v0x556e949ec950_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556e949cb0c0;
T_3 ;
    %vpi_call 2 17 "$monitor", "Inputs: %b    %b\012Outputs: %b    %b", v0x556e949edbd0_0, v0x556e949edd60_0, v0x556e949ede00_0, v0x556e949edea0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556e949edc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556e949edbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556e949edd60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556e949edbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556e949edd60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556e949edbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e949edd60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556e949edbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e949edd60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e949edbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e949edd60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e949edbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e949edd60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556e949edbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e949edd60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556e949edbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556e949edd60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e949edc70_0, 0, 1;
    %delay 100, 0;
    %end;
    .thread T_3;
    .scope S_0x556e949cb0c0;
T_4 ;
    %pushi/vec4 3739936992, 0, 466;
    %concati/vec4 3941096684, 0, 32;
    %concati/vec4 25444, 0, 15;
    %store/vec4 v0x556e949eda50_0, 0, 513;
    %end;
    .thread T_4;
    .scope S_0x556e949cb0c0;
T_5 ;
    %vpi_func 2 53 "$value$plusargs" 32, "VCD_PATH=%s", v0x556e949eda50_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x556e949ed970_0, 0, 1;
    %vpi_call 2 54 "$dumpfile", v0x556e949eda50_0 {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556e949cb0c0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "Moore/bancoDePruebas.v";
    "Moore/clock.v";
    "Moore/control.v";
    "Moore/combCircEj1.v";
    "Moore/flipFlopStageEj1.v";
