// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_durbin_kernel_durbin,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.190000,HLS_SYN_LAT=5424,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=2264,HLS_SYN_LUT=1918,HLS_VERSION=2023_1_1}" *)

module kernel_durbin (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        r_address0,
        r_ce0,
        r_q0,
        y_address0,
        y_ce0,
        y_we0,
        y_d0,
        y_q0,
        y_address1,
        y_ce1,
        y_q1
);

parameter    ap_ST_fsm_state1 = 70'd1;
parameter    ap_ST_fsm_state2 = 70'd2;
parameter    ap_ST_fsm_state3 = 70'd4;
parameter    ap_ST_fsm_state4 = 70'd8;
parameter    ap_ST_fsm_state5 = 70'd16;
parameter    ap_ST_fsm_state6 = 70'd32;
parameter    ap_ST_fsm_state7 = 70'd64;
parameter    ap_ST_fsm_state8 = 70'd128;
parameter    ap_ST_fsm_state9 = 70'd256;
parameter    ap_ST_fsm_state10 = 70'd512;
parameter    ap_ST_fsm_state11 = 70'd1024;
parameter    ap_ST_fsm_state12 = 70'd2048;
parameter    ap_ST_fsm_state13 = 70'd4096;
parameter    ap_ST_fsm_state14 = 70'd8192;
parameter    ap_ST_fsm_state15 = 70'd16384;
parameter    ap_ST_fsm_state16 = 70'd32768;
parameter    ap_ST_fsm_state17 = 70'd65536;
parameter    ap_ST_fsm_state18 = 70'd131072;
parameter    ap_ST_fsm_state19 = 70'd262144;
parameter    ap_ST_fsm_state20 = 70'd524288;
parameter    ap_ST_fsm_state21 = 70'd1048576;
parameter    ap_ST_fsm_state22 = 70'd2097152;
parameter    ap_ST_fsm_state23 = 70'd4194304;
parameter    ap_ST_fsm_state24 = 70'd8388608;
parameter    ap_ST_fsm_state25 = 70'd16777216;
parameter    ap_ST_fsm_state26 = 70'd33554432;
parameter    ap_ST_fsm_state27 = 70'd67108864;
parameter    ap_ST_fsm_state28 = 70'd134217728;
parameter    ap_ST_fsm_state29 = 70'd268435456;
parameter    ap_ST_fsm_state30 = 70'd536870912;
parameter    ap_ST_fsm_state31 = 70'd1073741824;
parameter    ap_ST_fsm_state32 = 70'd2147483648;
parameter    ap_ST_fsm_state33 = 70'd4294967296;
parameter    ap_ST_fsm_state34 = 70'd8589934592;
parameter    ap_ST_fsm_state35 = 70'd17179869184;
parameter    ap_ST_fsm_state36 = 70'd34359738368;
parameter    ap_ST_fsm_state37 = 70'd68719476736;
parameter    ap_ST_fsm_state38 = 70'd137438953472;
parameter    ap_ST_fsm_state39 = 70'd274877906944;
parameter    ap_ST_fsm_state40 = 70'd549755813888;
parameter    ap_ST_fsm_state41 = 70'd1099511627776;
parameter    ap_ST_fsm_state42 = 70'd2199023255552;
parameter    ap_ST_fsm_state43 = 70'd4398046511104;
parameter    ap_ST_fsm_state44 = 70'd8796093022208;
parameter    ap_ST_fsm_state45 = 70'd17592186044416;
parameter    ap_ST_fsm_state46 = 70'd35184372088832;
parameter    ap_ST_fsm_state47 = 70'd70368744177664;
parameter    ap_ST_fsm_state48 = 70'd140737488355328;
parameter    ap_ST_fsm_state49 = 70'd281474976710656;
parameter    ap_ST_fsm_state50 = 70'd562949953421312;
parameter    ap_ST_fsm_state51 = 70'd1125899906842624;
parameter    ap_ST_fsm_state52 = 70'd2251799813685248;
parameter    ap_ST_fsm_state53 = 70'd4503599627370496;
parameter    ap_ST_fsm_state54 = 70'd9007199254740992;
parameter    ap_ST_fsm_state55 = 70'd18014398509481984;
parameter    ap_ST_fsm_state56 = 70'd36028797018963968;
parameter    ap_ST_fsm_state57 = 70'd72057594037927936;
parameter    ap_ST_fsm_state58 = 70'd144115188075855872;
parameter    ap_ST_fsm_state59 = 70'd288230376151711744;
parameter    ap_ST_fsm_state60 = 70'd576460752303423488;
parameter    ap_ST_fsm_state61 = 70'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 70'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 70'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 70'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 70'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 70'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 70'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 70'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 70'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 70'd590295810358705651712;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] r_address0;
output   r_ce0;
input  [31:0] r_q0;
output  [5:0] y_address0;
output   y_ce0;
output   y_we0;
output  [31:0] y_d0;
input  [31:0] y_q0;
output  [5:0] y_address1;
output   y_ce1;
input  [31:0] y_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] r_address0;
reg r_ce0;
reg[5:0] y_address0;
reg y_ce0;
reg y_we0;
reg[31:0] y_d0;
reg y_ce1;

(* fsm_encoding = "none" *) reg   [69:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] r_load_reg_324;
wire    ap_CS_fsm_state2;
reg   [5:0] k_1_reg_329;
wire    ap_CS_fsm_state4;
wire  signed [63:0] sext_ln28_fu_192_p1;
wire   [0:0] icmp_ln27_fu_183_p2;
wire   [63:0] grp_fu_151_p2;
reg   [63:0] mul_ln28_reg_346;
wire    ap_CS_fsm_state5;
wire  signed [63:0] sub_ln28_fu_209_p2;
reg  signed [63:0] sub_ln28_reg_351;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln27_fu_222_p1;
reg   [63:0] zext_ln27_reg_361;
wire    ap_CS_fsm_state10;
reg  signed [31:0] beta_1_reg_371;
wire    ap_CS_fsm_state11;
wire   [32:0] add_ln33_fu_247_p2;
reg   [32:0] add_ln33_reg_377;
wire    ap_CS_fsm_state12;
wire   [31:0] grp_fu_273_p2;
reg   [31:0] sdiv_ln33_reg_392;
wire    ap_CS_fsm_state65;
wire   [31:0] alpha_2_fu_283_p1;
reg   [31:0] alpha_2_reg_397;
wire    ap_CS_fsm_state66;
reg   [5:0] z_address0;
reg    z_ce0;
reg    z_we0;
wire   [31:0] z_q0;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_start;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_done;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_idle;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_ready;
wire   [5:0] grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_r_address0;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_r_ce0;
wire   [5:0] grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_y_address0;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_y_ce0;
wire   [31:0] grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_sum_out;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_sum_out_ap_vld;
wire  signed [31:0] grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_grp_fu_403_p_din0;
wire  signed [31:0] grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_grp_fu_403_p_din1;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_grp_fu_403_p_ce;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_start;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_done;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_idle;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_ready;
wire   [5:0] grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_y_address0;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_y_ce0;
wire   [5:0] grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_y_address1;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_y_ce1;
wire   [5:0] grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_z_address0;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_z_ce0;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_z_we0;
wire   [31:0] grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_z_d0;
wire  signed [31:0] grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_grp_fu_403_p_din0;
wire  signed [31:0] grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_grp_fu_403_p_din1;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_grp_fu_403_p_ce;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_start;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_done;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_idle;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_ready;
wire   [5:0] grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_z_address0;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_z_ce0;
wire   [5:0] grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_y_address0;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_y_ce0;
wire    grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_y_we0;
wire   [31:0] grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_y_d0;
reg    grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_start_reg;
reg    grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_start_reg;
wire    ap_CS_fsm_state67;
reg    grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_start_reg;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state69;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state70;
reg   [31:0] alpha_1_fu_60;
wire   [31:0] alpha_fu_169_p2;
reg  signed [31:0] beta_fu_64;
reg   [5:0] k_fu_68;
wire   [5:0] add_ln27_fu_198_p2;
wire  signed [31:0] grp_fu_151_p0;
wire  signed [31:0] grp_fu_151_p1;
wire  signed [31:0] sext_ln28_fu_192_p0;
wire   [63:0] grp_fu_155_p2;
wire  signed [32:0] sext_ln33_fu_239_p1;
wire  signed [32:0] sext_ln33_1_fu_243_p1;
wire  signed [33:0] sext_ln33_2_fu_253_p1;
wire   [33:0] sub_ln33_fu_256_p2;
wire   [49:0] grp_fu_273_p0;
reg    grp_fu_273_ap_start;
wire    grp_fu_273_ap_done;
wire   [47:0] grp_fu_403_p2;
reg  signed [31:0] grp_fu_403_p0;
reg  signed [31:0] grp_fu_403_p1;
reg    grp_fu_403_ce;
reg   [69:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
reg    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
reg    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 70'd1;
#0 grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_start_reg = 1'b0;
#0 grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_start_reg = 1'b0;
#0 grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_start_reg = 1'b0;
end

kernel_durbin_z_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
z_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(z_address0),
    .ce0(z_ce0),
    .we0(z_we0),
    .d0(grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_z_d0),
    .q0(z_q0)
);

kernel_durbin_kernel_durbin_Pipeline_VITIS_LOOP_30_2 grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_start),
    .ap_done(grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_done),
    .ap_idle(grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_idle),
    .ap_ready(grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_ready),
    .k(k_1_reg_329),
    .r_address0(grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_r_address0),
    .r_ce0(grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_r_ce0),
    .r_q0(r_q0),
    .y_address0(grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_y_address0),
    .y_ce0(grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_y_ce0),
    .y_q0(y_q0),
    .sum_out(grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_sum_out),
    .sum_out_ap_vld(grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_sum_out_ap_vld),
    .grp_fu_403_p_din0(grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_grp_fu_403_p_din0),
    .grp_fu_403_p_din1(grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_grp_fu_403_p_din1),
    .grp_fu_403_p_dout0(grp_fu_403_p2),
    .grp_fu_403_p_ce(grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_grp_fu_403_p_ce)
);

kernel_durbin_kernel_durbin_Pipeline_VITIS_LOOP_35_3 grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_start),
    .ap_done(grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_done),
    .ap_idle(grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_idle),
    .ap_ready(grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_ready),
    .k(k_1_reg_329),
    .y_address0(grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_y_address0),
    .y_ce0(grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_y_ce0),
    .y_q0(y_q0),
    .y_address1(grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_y_address1),
    .y_ce1(grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_y_ce1),
    .y_q1(y_q1),
    .sext_ln35(alpha_2_reg_397),
    .z_address0(grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_z_address0),
    .z_ce0(grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_z_ce0),
    .z_we0(grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_z_we0),
    .z_d0(grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_z_d0),
    .grp_fu_403_p_din0(grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_grp_fu_403_p_din0),
    .grp_fu_403_p_din1(grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_grp_fu_403_p_din1),
    .grp_fu_403_p_dout0(grp_fu_403_p2),
    .grp_fu_403_p_ce(grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_grp_fu_403_p_ce)
);

kernel_durbin_kernel_durbin_Pipeline_VITIS_LOOP_38_4 grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_start),
    .ap_done(grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_done),
    .ap_idle(grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_idle),
    .ap_ready(grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_ready),
    .k(k_1_reg_329),
    .z_address0(grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_z_address0),
    .z_ce0(grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_z_ce0),
    .z_q0(z_q0),
    .y_address0(grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_y_address0),
    .y_ce0(grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_y_ce0),
    .y_we0(grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_y_we0),
    .y_d0(grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_y_d0)
);

kernel_durbin_mul_32s_32s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_2_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_151_p0),
    .din1(grp_fu_151_p1),
    .ce(1'b1),
    .dout(grp_fu_151_p2)
);

kernel_durbin_mul_64s_32s_64_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_5_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln28_reg_351),
    .din1(beta_fu_64),
    .ce(1'b1),
    .dout(grp_fu_155_p2)
);

kernel_durbin_sdiv_50ns_32s_32_54_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 54 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sdiv_50ns_32s_32_54_seq_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_273_ap_start),
    .done(grp_fu_273_ap_done),
    .din0(grp_fu_273_p0),
    .din1(beta_1_reg_371),
    .ce(1'b1),
    .dout(grp_fu_273_p2)
);

kernel_durbin_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_403_p0),
    .din1(grp_fu_403_p1),
    .ce(grp_fu_403_ce),
    .dout(grp_fu_403_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_ready == 1'b1)) begin
            grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state66)) begin
            grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_ready == 1'b1)) begin
            grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state68)) begin
            grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_ready == 1'b1)) begin
            grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        alpha_1_fu_60 <= alpha_fu_169_p2;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        alpha_1_fu_60 <= alpha_2_fu_283_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        beta_fu_64 <= 32'd65536;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        beta_fu_64 <= beta_1_reg_371;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        k_fu_68 <= 6'd1;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln27_fu_183_p2 == 1'd0))) begin
        k_fu_68 <= add_ln27_fu_198_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln33_reg_377 <= add_ln33_fu_247_p2;
        beta_1_reg_371 <= {{grp_fu_155_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        alpha_2_reg_397 <= alpha_2_fu_283_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        k_1_reg_329 <= k_fu_68;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mul_ln28_reg_346 <= grp_fu_151_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        r_load_reg_324 <= r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        sdiv_ln33_reg_392 <= grp_fu_273_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sub_ln28_reg_351 <= sub_ln28_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        zext_ln27_reg_361[5 : 0] <= zext_ln27_fu_222_p1[5 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_done == 1'b0)) begin
        ap_ST_fsm_state67_blk = 1'b1;
    end else begin
        ap_ST_fsm_state67_blk = 1'b0;
    end
end

assign ap_ST_fsm_state68_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_done == 1'b0)) begin
        ap_ST_fsm_state69_blk = 1'b1;
    end else begin
        ap_ST_fsm_state69_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln27_fu_183_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln27_fu_183_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_273_ap_start = 1'b1;
    end else begin
        grp_fu_273_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_403_ce = grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_grp_fu_403_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_403_ce = grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_grp_fu_403_p_ce;
    end else begin
        grp_fu_403_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_403_p0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_grp_fu_403_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_403_p0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_grp_fu_403_p_din0;
    end else begin
        grp_fu_403_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_403_p1 = grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_grp_fu_403_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_403_p1 = grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_grp_fu_403_p_din1;
    end else begin
        grp_fu_403_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        r_address0 = zext_ln27_fu_222_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        r_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        r_address0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_r_address0;
    end else begin
        r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        r_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        r_ce0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_r_ce0;
    end else begin
        r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        y_address0 = zext_ln27_reg_361;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        y_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        y_address0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        y_address0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        y_address0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_y_address0;
    end else begin
        y_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state3))) begin
        y_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        y_ce0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        y_ce0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        y_ce0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_y_ce0;
    end else begin
        y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        y_ce1 = grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_y_ce1;
    end else begin
        y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        y_d0 = alpha_2_reg_397;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        y_d0 = alpha_fu_169_p2;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        y_d0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_y_d0;
    end else begin
        y_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state3))) begin
        y_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        y_we0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_y_we0;
    end else begin
        y_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        z_address0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_z_address0;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        z_address0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_z_address0;
    end else begin
        z_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        z_ce0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_z_ce0;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        z_ce0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_z_ce0;
    end else begin
        z_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        z_we0 = grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_z_we0;
    end else begin
        z_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln27_fu_183_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            if (((grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state67))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            if (((grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state69))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln27_fu_198_p2 = (k_fu_68 + 6'd1);

assign add_ln33_fu_247_p2 = ($signed(sext_ln33_fu_239_p1) + $signed(sext_ln33_1_fu_243_p1));

assign alpha_2_fu_283_p1 = sdiv_ln33_reg_392[31:0];

assign alpha_fu_169_p2 = (32'd0 - r_load_reg_324);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign grp_fu_151_p0 = sext_ln28_fu_192_p1;

assign grp_fu_151_p1 = sext_ln28_fu_192_p1;

assign grp_fu_273_p0 = {{sub_ln33_fu_256_p2}, {16'd0}};

assign grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_start = grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_ap_start_reg;

assign grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_start = grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_ap_start_reg;

assign grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_start = grp_kernel_durbin_Pipeline_VITIS_LOOP_38_4_fu_143_ap_start_reg;

assign icmp_ln27_fu_183_p2 = ((k_fu_68 == 6'd40) ? 1'b1 : 1'b0);

assign sext_ln28_fu_192_p0 = alpha_1_fu_60;

assign sext_ln28_fu_192_p1 = sext_ln28_fu_192_p0;

assign sext_ln33_1_fu_243_p1 = $signed(grp_kernel_durbin_Pipeline_VITIS_LOOP_30_2_fu_124_sum_out);

assign sext_ln33_2_fu_253_p1 = $signed(add_ln33_reg_377);

assign sext_ln33_fu_239_p1 = $signed(r_q0);

assign sub_ln28_fu_209_p2 = (64'd4294967296 - mul_ln28_reg_346);

assign sub_ln33_fu_256_p2 = ($signed(34'd0) - $signed(sext_ln33_2_fu_253_p1));

assign y_address1 = grp_kernel_durbin_Pipeline_VITIS_LOOP_35_3_fu_134_y_address1;

assign zext_ln27_fu_222_p1 = k_1_reg_329;

always @ (posedge ap_clk) begin
    zext_ln27_reg_361[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //kernel_durbin
