

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Tue Sep 16 19:15:35 2025
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        FIR_128
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck24-ubva530-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+----------+-----------+-----+
    |             Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |          |           |     |
    |             & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |    FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+----------+-----------+-----+
    |+ fir                            |     -|  1.20|      264|  2.640e+03|         -|      265|     -|        no|  3 (~0%)|  2 (~0%)|  68 (~0%)|  317 (~0%)|    -|
    | + fir_Pipeline_VITIS_LOOP_26_1  |     -|  4.83|      129|  1.290e+03|         -|      129|     -|        no|        -|        -|  17 (~0%)|   66 (~0%)|    -|
    |  o VITIS_LOOP_26_1              |     -|  7.30|      127|  1.270e+03|         2|        1|   127|       yes|        -|        -|         -|          -|    -|
    | + fir_Pipeline_VITIS_LOOP_33_2  |     -|  1.20|      130|  1.300e+03|         -|      130|     -|        no|  1 (~0%)|  2 (~0%)|  43 (~0%)|  137 (~0%)|    -|
    |  o VITIS_LOOP_33_2              |     -|  7.30|      128|  1.280e+03|         2|        1|   128|       yes|        -|        -|         -|          -|    -|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| x    | ap_none | in        | 32       |
| y    | ap_vld  | out       | 32       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+----------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------------------+-----+--------+----------+-----+--------+---------+
| + fir                           | 2   |        |          |     |        |         |
|  + fir_Pipeline_VITIS_LOOP_26_1 | 0   |        |          |     |        |         |
|    add_ln26_fu_70_p2            | -   |        | add_ln26 | add | fabric | 0       |
|  + fir_Pipeline_VITIS_LOOP_33_2 | 2   |        |          |     |        |         |
|    add_ln33_fu_100_p2           | -   |        | add_ln33 | add | fabric | 0       |
|    mul_6s_32s_32_1_1_U2         | 2   |        | mul_ln34 | mul | auto   | 0       |
|    acc_1_fu_120_p2              | -   |        | acc_1    | add | fabric | 0       |
+---------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------+------+------+--------+---------------+---------+------+---------+
| Name                            | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+---------------------------------+------+------+--------+---------------+---------+------+---------+
| + fir                           | 3    | 0    |        |               |         |      |         |
|   collect_U                     | 2    | -    |        | collect       | ram_s2p | auto | 1       |
|  + fir_Pipeline_VITIS_LOOP_33_2 | 1    | 0    |        |               |         |      |         |
|    fir_int_int_c_U              | 1    | -    |        | fir_int_int_c | rom_1p  | auto | 1       |
+---------------------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

