<ul><li><a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a>: #Check.AIU.LatencyNumbers</li><li><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a>: #Check.IOC.LatencyNumbers</li><li><a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a>: #Check.DCE.LatencyNumbers</li><li><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>: #Check.DMI.LatencyNumbers</li></ul><h2 id="v1.6Latencynumbers-ACEAIU">ACE AIU</h2><ul><li>AR-&gt;CmdReq: 1 cycle</li><li>AW-&gt;CmdReq: 3 cycles (W is back pressured by the AIU such that the last beat ends up getting accepted one cycle after the CmdReq is sent out. First W is sent ~7-8 cycles before the AW)</li><li>SFI SnpReq-&gt;AC: 1 cycle</li><li>CR-&gt;SFI SnpRsp: 2 cycles</li><li>CD-&gt; SFI DtrReq: Immediately</li><li>STR+DTR-&gt;R: 4 cycles (DTRReq followed by STRReq)</li><li>STR+DTR-&gt;R: 3 cycles (STRReq followed by DTRReq) -&gt; 1 cycle with latest RTL latency fixes on 9/1/2016</li><li>DTWRsp-&gt;B: 2 cycles</li></ul><p>Additional notes from Mike:</p><p>All of these numbers look right to me.</p><ul><li>Note that the STR+DTR-&gt;R latency goes down to 3 if the STR comes first, and to 2 after my fix is released (but will stay at 4 whenever STR comes last)</li><li>Note that the AW-&gt;CmdReq is 3 because this is an ‘ACE’ config which deprioritizes writes. This latency will be 2 if it is an ACE-LITE and this is not the first write. (I.e., arbiter is parked on Writes).</li></ul><h2 id="v1.6Latencynumbers-DCE">DCE</h2><ul style="list-style-type: square;"><li><span class="legacy-color-text-default">Cmd Req to First SnpReq               3-Cycles</span></li><li><span class="legacy-color-text-default">CmdReq to MRDreq                       3-Cycles</span></li><li><span class="legacy-color-text-default">MrdRsp to STRreq                           1-Cycle</span></li><li><span class="legacy-color-text-default">All SnpRsp to STRreq                      1-Cycle</span></li></ul><p><span class="legacy-color-text-default"><br/></span></p><h2 id="v1.6Latencynumbers-IO-$"><span class="legacy-color-text-default">IO-$</span></h2><p><span class="legacy-color-text-default"> This numbers are for 128-bit Bus Width. With nSets=1 and nWay:13<br/></span></p><ul><li><span class="legacy-color-text-default">AR -&gt; R                                                          11 Cycles <a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=Read%20Hit%20latency&amp;linkCreation=true&amp;fromPageId=16169267">Read Hit latency</a></span></li><li><span class="legacy-color-text-default">Read Req -&gt; IOC Tag lookup                          3  Cycles</span></li><li><span class="legacy-color-text-default">IOC Tag lookup hit -&gt; IOC data lookup           3  Cycles</span></li><li><span class="legacy-color-text-default">IOC data lookup on hit -&gt; Read response       4  Cycles</span></li><li><span class="legacy-color-text-default">Write Req -&gt; IOC Tag lookup                          7  Cycles</span></li><li><span class="legacy-color-text-default">IOC eviction -&gt; DTWReq                                12 Cycles</span></li><li><span class="legacy-color-text-default">(IOC eviction) DTWRsp -&gt; UPDReq                 1 Cycle</span></li></ul><p> </p><h2 id="v1.6Latencynumbers-DMI"><span class="legacy-color-text-default">DMI</span></h2><p>SFI MRD -&gt; AR req                                                                                      0 cycles</p><p>R data -&gt; DTR req (with bypass i.e. no interleaving)                                    0 cycles</p><p>R data (last) -&gt; DTR req (first beat) (without bypass i.e. with interleaving): 1 cycles</p><p>SFI DTW -&gt; AW req                                                                                      0 cycles</p><p>SFI DTW -&gt; W data                                                                                      0 cycles</p><p> </p>