Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  3 11:25:02 2021
| Host         : DESKTOP-6CH2PUK running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_top
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 107
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 58         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 32         |
| TIMING-18 | Warning          | Missing input or output delay | 1          |
| TIMING-20 | Warning          | Non-clocked latch             | 16         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[0].BCD_UNIT/bcd_EO_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[1].BCD_UNIT/bcd_EO_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[2].BCD_UNIT/bcd_EO_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[3].BCD_UNIT/bcd_EO_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[4].BCD_UNIT/bcd_EO_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[5].BCD_UNIT/bcd_EO_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[6].BCD_UNIT/bcd_EO_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin C7S/CNT/Q_buf_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin C7S/CNT/Q_buf_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin C7S/CNT/Q_buf_reg[2]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[0].BCD_UNIT/bcd_EO_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[0].BCD_UNIT/bcd_EO_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[0].BCD_UNIT/bcd_tmp[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[1]/CLR, BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[0]_P/PRE, BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[0]_C/CLR, BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[3]_C/CLR, BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[1].BCD_UNIT/bcd_EO_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[1].BCD_UNIT/bcd_EO_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[1].BCD_UNIT/bcd_tmp[2]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[1]/CLR, BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[0]_P/PRE, BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[0]_C/CLR, BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[3]_C/CLR, BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[2].BCD_UNIT/bcd_EO_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[2].BCD_UNIT/bcd_EO_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[2].BCD_UNIT/bcd_tmp[2]_i_3__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[1]/CLR, BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[0]_P/PRE, BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[0]_C/CLR, BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[3]_C/CLR, BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[3].BCD_UNIT/bcd_EO_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[3].BCD_UNIT/bcd_EO_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[3].BCD_UNIT/bcd_tmp[2]_i_3__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[1]/CLR, BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[0]_P/PRE, BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[0]_C/CLR, BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[3]_C/CLR, BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[4].BCD_UNIT/bcd_EO_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[4].BCD_UNIT/bcd_EO_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[4].BCD_UNIT/bcd_tmp[2]_i_3__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[1]/CLR, BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[0]_P/PRE, BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[0]_C/CLR, BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[3]_C/CLR, BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[5].BCD_UNIT/bcd_EO_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[5].BCD_UNIT/bcd_EO_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[5].BCD_UNIT/bcd_tmp[2]_i_3__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[1]/CLR, BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[0]_P/PRE, BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[0]_C/CLR, BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[3]_C/CLR, BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[6].BCD_UNIT/bcd_EO_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[6].BCD_UNIT/bcd_EO_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[6].BCD_UNIT/bcd_tmp[2]_i_3__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[1]/CLR, BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[0]_P/PRE, BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[0]_C/CLR, BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[3]_C/CLR, BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[7].BCD_UNIT/bcd_tmp[2]_i_3__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[1]/CLR, BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[0]_P/PRE, BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[0]_C/CLR, BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[3]_C/CLR, BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell C7S/CNT/Q_buf[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) C7S/CNT/Q_buf_reg[0]/CLR, C7S/CNT/Q_buf_reg[1]/CLR, C7S/CNT/Q_buf_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on top_rst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[3]_LDC cannot be properly analyzed as its control pin BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch BCD_GEN[0].BCD_UNIT/bcd_ud_buf_reg cannot be properly analyzed as its control pin BCD_GEN[0].BCD_UNIT/bcd_ud_buf_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[3]_LDC cannot be properly analyzed as its control pin BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch BCD_GEN[1].BCD_UNIT/bcd_ud_buf_reg cannot be properly analyzed as its control pin BCD_GEN[1].BCD_UNIT/bcd_ud_buf_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[3]_LDC cannot be properly analyzed as its control pin BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch BCD_GEN[2].BCD_UNIT/bcd_ud_buf_reg cannot be properly analyzed as its control pin BCD_GEN[2].BCD_UNIT/bcd_ud_buf_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[3]_LDC cannot be properly analyzed as its control pin BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch BCD_GEN[3].BCD_UNIT/bcd_ud_buf_reg cannot be properly analyzed as its control pin BCD_GEN[3].BCD_UNIT/bcd_ud_buf_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[3]_LDC cannot be properly analyzed as its control pin BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch BCD_GEN[4].BCD_UNIT/bcd_ud_buf_reg cannot be properly analyzed as its control pin BCD_GEN[4].BCD_UNIT/bcd_ud_buf_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[3]_LDC cannot be properly analyzed as its control pin BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch BCD_GEN[5].BCD_UNIT/bcd_ud_buf_reg cannot be properly analyzed as its control pin BCD_GEN[5].BCD_UNIT/bcd_ud_buf_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[3]_LDC cannot be properly analyzed as its control pin BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch BCD_GEN[6].BCD_UNIT/bcd_ud_buf_reg cannot be properly analyzed as its control pin BCD_GEN[6].BCD_UNIT/bcd_ud_buf_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[3]_LDC cannot be properly analyzed as its control pin BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch BCD_GEN[7].BCD_UNIT/bcd_ud_buf_reg cannot be properly analyzed as its control pin BCD_GEN[7].BCD_UNIT/bcd_ud_buf_reg/G is not reached by a timing clock
Related violations: <none>


