--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf
BPC3011-Papilio_Pro-general.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 374 paths analyzed, 108 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.310ns.
--------------------------------------------------------------------------------

Paths for end point addr2_1 (SLICE_X4Y23.B2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          addr2_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.259ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.CMUX     Tshcko                0.535   PC<5>
                                                       PC_4
    SLICE_X4Y23.D2       net (fanout=8)        1.072   PC<4>
    SLICE_X4Y23.D        Tilo                  0.254   addr2<1>
                                                       Mram_PROG111
    SLICE_X4Y23.B2       net (fanout=1)        1.059   _n0043<1>
    SLICE_X4Y23.CLK      Tas                   0.339   addr2<1>
                                                       addr2_1_rstpot
                                                       addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.259ns (1.128ns logic, 2.131ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_0 (FF)
  Destination:          addr2_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.175ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_0 to addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   PC<5>
                                                       PC_0
    SLICE_X4Y23.D1       net (fanout=10)       1.047   PC<0>
    SLICE_X4Y23.D        Tilo                  0.254   addr2<1>
                                                       Mram_PROG111
    SLICE_X4Y23.B2       net (fanout=1)        1.059   _n0043<1>
    SLICE_X4Y23.CLK      Tas                   0.339   addr2<1>
                                                       addr2_1_rstpot
                                                       addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (1.069ns logic, 2.106ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          addr2_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.142ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to addr2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.DQ       Tcko                  0.476   PC<5>
                                                       PC_5
    SLICE_X4Y23.D4       net (fanout=7)        1.014   PC<5>
    SLICE_X4Y23.D        Tilo                  0.254   addr2<1>
                                                       Mram_PROG111
    SLICE_X4Y23.B2       net (fanout=1)        1.059   _n0043<1>
    SLICE_X4Y23.CLK      Tas                   0.339   addr2<1>
                                                       addr2_1_rstpot
                                                       addr2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.069ns logic, 2.073ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point addr1_0 (SLICE_X5Y23.A3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          addr1_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.960ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to addr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.BMUX     Tshcko                0.535   PC<5>
                                                       PC_2
    SLICE_X7Y23.A1       net (fanout=9)        0.788   PC<2>
    SLICE_X7Y23.A        Tilo                  0.259   regwe
                                                       Mram_PROG51
    SLICE_X5Y23.A3       net (fanout=15)       1.005   _n0043<13>
    SLICE_X5Y23.CLK      Tas                   0.373   addr1<0>
                                                       addr1_0_rstpot
                                                       addr1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (1.167ns logic, 1.793ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_0 (FF)
  Destination:          addr1_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.905ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_0 to addr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   PC<5>
                                                       PC_0
    SLICE_X7Y23.A2       net (fanout=10)       0.792   PC<0>
    SLICE_X7Y23.A        Tilo                  0.259   regwe
                                                       Mram_PROG51
    SLICE_X5Y23.A3       net (fanout=15)       1.005   _n0043<13>
    SLICE_X5Y23.CLK      Tas                   0.373   addr1<0>
                                                       addr1_0_rstpot
                                                       addr1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.905ns (1.108ns logic, 1.797ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          addr1_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.719ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to addr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.CMUX     Tshcko                0.535   PC<5>
                                                       PC_4
    SLICE_X7Y23.A4       net (fanout=8)        0.547   PC<4>
    SLICE_X7Y23.A        Tilo                  0.259   regwe
                                                       Mram_PROG51
    SLICE_X5Y23.A3       net (fanout=15)       1.005   _n0043<13>
    SLICE_X5Y23.CLK      Tas                   0.373   addr1<0>
                                                       addr1_0_rstpot
                                                       addr1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (1.167ns logic, 1.552ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point regwe (SLICE_X7Y23.B5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          regwe (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.921ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.183 - 0.194)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to regwe
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.BMUX     Tshcko                0.535   PC<5>
                                                       PC_2
    SLICE_X7Y23.A1       net (fanout=9)        0.788   PC<2>
    SLICE_X7Y23.A        Tilo                  0.259   regwe
                                                       Mram_PROG51
    SLICE_X7Y23.B5       net (fanout=15)       0.966   _n0043<13>
    SLICE_X7Y23.CLK      Tas                   0.373   regwe
                                                       GND_5_o_cmd[15]_equal_2_o<15>1
                                                       regwe
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (1.167ns logic, 1.754ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_0 (FF)
  Destination:          regwe (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.183 - 0.194)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_0 to regwe
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   PC<5>
                                                       PC_0
    SLICE_X7Y23.A2       net (fanout=10)       0.792   PC<0>
    SLICE_X7Y23.A        Tilo                  0.259   regwe
                                                       Mram_PROG51
    SLICE_X7Y23.B5       net (fanout=15)       0.966   _n0043<13>
    SLICE_X7Y23.CLK      Tas                   0.373   regwe
                                                       GND_5_o_cmd[15]_equal_2_o<15>1
                                                       regwe
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (1.108ns logic, 1.758ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          regwe (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.680ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.183 - 0.194)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to regwe
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.CMUX     Tshcko                0.535   PC<5>
                                                       PC_4
    SLICE_X7Y23.A4       net (fanout=8)        0.547   PC<4>
    SLICE_X7Y23.A        Tilo                  0.259   regwe
                                                       Mram_PROG51
    SLICE_X7Y23.B5       net (fanout=15)       0.966   _n0043<13>
    SLICE_X7Y23.CLK      Tas                   0.373   regwe
                                                       GND_5_o_cmd[15]_equal_2_o<15>1
                                                       regwe
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (1.167ns logic, 1.513ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PC_2 (SLICE_X6Y23.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_1 (FF)
  Destination:          PC_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_1 to PC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.BQ       Tcko                  0.200   PC<5>
                                                       PC_1
    SLICE_X6Y23.B5       net (fanout=9)        0.105   PC<1>
    SLICE_X6Y23.CLK      Tah         (-Th)    -0.121   PC<5>
                                                       Mcount_PC_xor<2>11
                                                       PC_2
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.321ns logic, 0.105ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Paths for end point PC_5 (SLICE_X6Y23.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_5 (FF)
  Destination:          PC_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to PC_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.DQ       Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X6Y23.D6       net (fanout=7)        0.047   PC<5>
    SLICE_X6Y23.CLK      Tah         (-Th)    -0.190   PC<5>
                                                       Mcount_PC_xor<5>11
                                                       PC_5
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.390ns logic, 0.047ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Paths for end point A_3 (SLICE_X5Y22.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_3 (FF)
  Destination:          A_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: A_3 to A_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.DQ       Tcko                  0.198   A<3>
                                                       A_3
    SLICE_X5Y22.D6       net (fanout=3)        0.026   A<3>
    SLICE_X5Y22.CLK      Tah         (-Th)    -0.215   A<3>
                                                       A_3_dpot
                                                       A_3
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addr2<1>/CLK
  Logical resource: addr2_0/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: addr2<1>/CLK
  Logical resource: addr2_1/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.310|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 374 paths, 0 nets, and 151 connections

Design statistics:
   Minimum period:   3.310ns{1}   (Maximum frequency: 302.115MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 26 18:45:42 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4581 MB



