                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.1 #6227 (Oct  2 2015) (Linux)
                              4 ; This file was generated Fri Oct  2 17:15:21 2015
                              5 ;--------------------------------------------------------
                              6 	.module _divsint
                              7 	.optsdcc -mhc08
                              8 	
                              9 	.area HOME (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG (CODE)
                             14 	.area XINIT
                             15 	.area CONST   (CODE)
                             16 	.area DSEG
                             17 	.area OSEG    (OVR)
                             18 	.area BSEG
                             19 	.area XSEG
                             20 	.area XISEG
                             21 ;--------------------------------------------------------
                             22 ; Public variables in this module
                             23 ;--------------------------------------------------------
                             24 	.globl __divsint_PARM_2
                             25 	.globl __divsint
                             26 ;--------------------------------------------------------
                             27 ;  ram data
                             28 ;--------------------------------------------------------
                             29 	.area DSEG
   0000                      30 __divsint_r_1_1:
   0000                      31 	.ds 2
   0002                      32 __divsint_sloc0_1_0:
   0002                      33 	.ds 2
   0004                      34 __divsint_sloc1_1_0:
   0004                      35 	.ds 2
                             36 ;--------------------------------------------------------
                             37 ; overlayable items in  ram 
                             38 ;--------------------------------------------------------
                             39 	.area OSEG    (OVR)
                             40 ;--------------------------------------------------------
                             41 ; absolute external ram data
                             42 ;--------------------------------------------------------
                             43 	.area XABS    (ABS)
                             44 ;--------------------------------------------------------
                             45 ; external initialized ram data
                             46 ;--------------------------------------------------------
                             47 	.area XISEG
                             48 ;--------------------------------------------------------
                             49 ; extended address mode data
                             50 ;--------------------------------------------------------
                             51 	.area XSEG
   0000                      52 __divsint_PARM_2:
   0000                      53 	.ds 2
   0002                      54 __divsint_x_1_1:
   0002                      55 	.ds 2
                             56 ;--------------------------------------------------------
                             57 ; global & static initialisations
                             58 ;--------------------------------------------------------
                             59 	.area HOME (CODE)
                             60 	.area GSINIT (CODE)
                             61 	.area GSFINAL (CODE)
                             62 	.area GSINIT (CODE)
                             63 ;--------------------------------------------------------
                             64 ; Home
                             65 ;--------------------------------------------------------
                             66 	.area HOME (CODE)
                             67 	.area HOME (CODE)
                             68 ;--------------------------------------------------------
                             69 ; code
                             70 ;--------------------------------------------------------
                             71 	.area CSEG (CODE)
                             72 ;------------------------------------------------------------
                             73 ;Allocation info for local variables in function '_divsint'
                             74 ;------------------------------------------------------------
                             75 ;r                         Allocated with name '__divsint_r_1_1'
                             76 ;sloc0                     Allocated with name '__divsint_sloc0_1_0'
                             77 ;sloc1                     Allocated with name '__divsint_sloc1_1_0'
                             78 ;y                         Allocated with name '__divsint_PARM_2'
                             79 ;x                         Allocated with name '__divsint_x_1_1'
                             80 ;------------------------------------------------------------
                             81 ;../_divsint.c:207: _divsint (int x, int y)
                             82 ;	-----------------------------------------
                             83 ;	 function _divsint
                             84 ;	-----------------------------------------
   0000                      85 __divsint:
   0000 C7s00r03             86 	sta	(__divsint_x_1_1 + 1)
   0003 CFs00r02             87 	stx	__divsint_x_1_1
                             88 ;../_divsint.c:211: r = _divuint((x < 0 ? -x : x),
   0006 C6s00r02             89 	lda	__divsint_x_1_1
   0009 A0 00                90 	sub	#0x00
   000B 90 0E                91 	bge	00106$
   000D                      92 00113$:
   000D 4F                   93 	clra
   000E C0s00r03             94 	sub	(__divsint_x_1_1 + 1)
   0011 B7*03                95 	sta	*(__divsint_sloc0_1_0 + 1)
   0013 4F                   96 	clra
   0014 C2s00r02             97 	sbc	__divsint_x_1_1
   0017 B7*02                98 	sta	*__divsint_sloc0_1_0
   0019 20 0A                99 	bra	00107$
   001B                     100 00106$:
   001B C6s00r02            101 	lda	__divsint_x_1_1
   001E B7*02               102 	sta	*__divsint_sloc0_1_0
   0020 C6s00r03            103 	lda	(__divsint_x_1_1 + 1)
   0023 B7*03               104 	sta	*(__divsint_sloc0_1_0 + 1)
   0025                     105 00107$:
                            106 ;../_divsint.c:212: (y < 0 ? -y : y));
   0025 C6s00r00            107 	lda	__divsint_PARM_2
   0028 A0 00               108 	sub	#0x00
   002A 90 0E               109 	bge	00108$
   002C                     110 00114$:
   002C 4F                  111 	clra
   002D C0s00r01            112 	sub	(__divsint_PARM_2 + 1)
   0030 B7*05               113 	sta	*(__divsint_sloc1_1_0 + 1)
   0032 4F                  114 	clra
   0033 C2s00r00            115 	sbc	__divsint_PARM_2
   0036 B7*04               116 	sta	*__divsint_sloc1_1_0
   0038 20 0A               117 	bra	00109$
   003A                     118 00108$:
   003A C6s00r00            119 	lda	__divsint_PARM_2
   003D B7*04               120 	sta	*__divsint_sloc1_1_0
   003F C6s00r01            121 	lda	(__divsint_PARM_2 + 1)
   0042 B7*05               122 	sta	*(__divsint_sloc1_1_0 + 1)
   0044                     123 00109$:
   0044 B6*04               124 	lda	*__divsint_sloc1_1_0
   0046 C7s00r00            125 	sta	__divuint_PARM_2
   0049 B6*05               126 	lda	*(__divsint_sloc1_1_0 + 1)
   004B C7s00r01            127 	sta	(__divuint_PARM_2 + 1)
   004E BE*02               128 	ldx	*__divsint_sloc0_1_0
   0050 B6*03               129 	lda	*(__divsint_sloc0_1_0 + 1)
   0052 CDs00r00            130 	jsr	__divuint
   0055 B7*01               131 	sta	*(__divsint_r_1_1 + 1)
   0057 BF*00               132 	stx	*__divsint_r_1_1
                            133 ;../_divsint.c:213: if ( (x < 0) ^ (y < 0))
   0059 C6s00r02            134 	lda	__divsint_x_1_1
   005C A0 00               135 	sub	#0x00
   005E 91 03               136 	blt	00115$
   0060 4F                  137 	clra
   0061 20 02               138 	bra	00116$
   0063                     139 00115$:
   0063 A6 01               140 	lda	#0x01
   0065                     141 00116$:
   0065 B7*04               142 	sta	*__divsint_sloc1_1_0
   0067 C6s00r00            143 	lda	__divsint_PARM_2
   006A A0 00               144 	sub	#0x00
   006C 91 03               145 	blt	00117$
   006E 4F                  146 	clra
   006F 20 02               147 	bra	00118$
   0071                     148 00117$:
   0071 A6 01               149 	lda	#0x01
   0073                     150 00118$:
   0073 B8*04               151 	eor	*__divsint_sloc1_1_0
   0075 4D                  152 	tsta
   0076 27 0F               153 	beq	00102$
   0078                     154 00119$:
                            155 ;../_divsint.c:214: return -r;
   0078 4F                  156 	clra
   0079 B0*01               157 	sub	*(__divsint_r_1_1 + 1)
   007B B7*05               158 	sta	*(__divsint_sloc1_1_0 + 1)
   007D 4F                  159 	clra
   007E B2*00               160 	sbc	*__divsint_r_1_1
   0080 B7*04               161 	sta	*__divsint_sloc1_1_0
   0082 BE*04               162 	ldx	*__divsint_sloc1_1_0
   0084 B6*05               163 	lda	*(__divsint_sloc1_1_0 + 1)
   0086 81                  164 	rts
   0087                     165 00102$:
                            166 ;../_divsint.c:216: return r;
   0087 BE*00               167 	ldx	*__divsint_r_1_1
   0089 B6*01               168 	lda	*(__divsint_r_1_1 + 1)
   008B                     169 00104$:
   008B 81                  170 	rts
                            171 	.area CSEG (CODE)
                            172 	.area CONST   (CODE)
                            173 	.area XINIT
                            174 	.area CABS    (ABS,CODE)
