This project SRA is pipelined;
there file module component are folder "https://github.com/DPhongUIT2021/Verilog" 
