<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ddr_T_main_Scheduler_Id_CoreId</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ddr_T_main_Scheduler_Id_CoreId</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html">Component : ALT_NOC_MPU_DDR_T_SCHED</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[7:0] </td><td align="left">R </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID</a> </td></tr>
<tr>
<td align="left">[31:8] </td><td align="left">R </td><td align="left">0x7242e2 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : CORETYPEID </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp20b1a1aa2cd03d5eb44009e20db89000"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID"></a></p>
<p>Field identifying the type of IP.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4210fa3f0491d9ea250af8af5f0cbc9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga4210fa3f0491d9ea250af8af5f0cbc9b">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4210fa3f0491d9ea250af8af5f0cbc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c9c73ac59145f08c1fbdf1adb4027a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga11c9c73ac59145f08c1fbdf1adb4027a">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga11c9c73ac59145f08c1fbdf1adb4027a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d837ab56d84c2779aebd3328de844bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga0d837ab56d84c2779aebd3328de844bf">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga0d837ab56d84c2779aebd3328de844bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5eb7fdbdbc06d84cf3ac0d09485b0eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gae5eb7fdbdbc06d84cf3ac0d09485b0eb">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_SET_MSK</a>&#160;&#160;&#160;0x000000ff</td></tr>
<tr class="separator:gae5eb7fdbdbc06d84cf3ac0d09485b0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec766273cfae8f535f7c0a78a08c35a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gaec766273cfae8f535f7c0a78a08c35a3">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_CLR_MSK</a>&#160;&#160;&#160;0xffffff00</td></tr>
<tr class="separator:gaec766273cfae8f535f7c0a78a08c35a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f342b653a786b5ba85ba40e0f945eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga20f342b653a786b5ba85ba40e0f945eb">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga20f342b653a786b5ba85ba40e0f945eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e4ba6d1250291a799cd7ce97390c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga48e4ba6d1250291a799cd7ce97390c89">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000ff) &gt;&gt; 0)</td></tr>
<tr class="separator:ga48e4ba6d1250291a799cd7ce97390c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace14dd0cc8824f1ae8f48e9cb08db32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gace14dd0cc8824f1ae8f48e9cb08db32b">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000000ff)</td></tr>
<tr class="separator:gace14dd0cc8824f1ae8f48e9cb08db32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : CORECHECKSUM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfec3d085e3c498e33c1b9c3c8771f35f"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM"></a></p>
<p>Field containing a checksum of the parameters of the IP.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad03774f0f3bc488f063a5f9d26393fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gad03774f0f3bc488f063a5f9d26393fb3">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gad03774f0f3bc488f063a5f9d26393fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga755f947a24f05c51d3249bc26c2556ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga755f947a24f05c51d3249bc26c2556ab">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga755f947a24f05c51d3249bc26c2556ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0003bb7d69a65cca06062ab2d3f16c7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga0003bb7d69a65cca06062ab2d3f16c7a">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_WIDTH</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga0003bb7d69a65cca06062ab2d3f16c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77bc1725d895dd7d0390b446a4582c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga77bc1725d895dd7d0390b446a4582c73">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_SET_MSK</a>&#160;&#160;&#160;0xffffff00</td></tr>
<tr class="separator:ga77bc1725d895dd7d0390b446a4582c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb92847d0622c44ca8bbd2bcf117cf36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gaeb92847d0622c44ca8bbd2bcf117cf36">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_CLR_MSK</a>&#160;&#160;&#160;0x000000ff</td></tr>
<tr class="separator:gaeb92847d0622c44ca8bbd2bcf117cf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca49959c81968d39a0c84919259eb5bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gaca49959c81968d39a0c84919259eb5bc">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_RESET</a>&#160;&#160;&#160;0x7242e2</td></tr>
<tr class="separator:gaca49959c81968d39a0c84919259eb5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed582a03b7c3a14a62d112c58caa1534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gaed582a03b7c3a14a62d112c58caa1534">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffffff00) &gt;&gt; 8)</td></tr>
<tr class="separator:gaed582a03b7c3a14a62d112c58caa1534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb82ceae5a3ff8b61b94263acf9d0e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gaedb82ceae5a3ff8b61b94263acf9d0e0">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0xffffff00)</td></tr>
<tr class="separator:gaedb82ceae5a3ff8b61b94263acf9d0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d__s">ALT_NOC_MPU_DDR_T_SCHED_COREID_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae74a7592231c0fc8b534e7a75b59d1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gae74a7592231c0fc8b534e7a75b59d1e9">ALT_NOC_MPU_DDR_T_SCHED_COREID_RESET</a>&#160;&#160;&#160;0x7242e202</td></tr>
<tr class="separator:gae74a7592231c0fc8b534e7a75b59d1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f85fa13d57ba2cdf5bc69fd7103128d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga1f85fa13d57ba2cdf5bc69fd7103128d">ALT_NOC_MPU_DDR_T_SCHED_COREID_OFST</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1f85fa13d57ba2cdf5bc69fd7103128d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gafd13e7317beea417b71a099403ed5487"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d__s">ALT_NOC_MPU_DDR_T_SCHED_COREID_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gafd13e7317beea417b71a099403ed5487">ALT_NOC_MPU_DDR_T_SCHED_COREID_t</a></td></tr>
<tr class="separator:gafd13e7317beea417b71a099403ed5487"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d__s" id="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_MPU_DDR_T_SCHED_COREID_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html">ALT_NOC_MPU_DDR_T_SCHED_COREID</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a86e9fbe18705db481a1b23383f9a5057"></a>const uint32_t</td>
<td class="fieldname">
CORETYPEID: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afc5c06a81ac8bd9f185e432b57e06e0b"></a>const uint32_t</td>
<td class="fieldname">
CORECHECKSUM: 24</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga4210fa3f0491d9ea250af8af5f0cbc9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga11c9c73ac59145f08c1fbdf1adb4027a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0d837ab56d84c2779aebd3328de844bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae5eb7fdbdbc06d84cf3ac0d09485b0eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_SET_MSK&#160;&#160;&#160;0x000000ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaec766273cfae8f535f7c0a78a08c35a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_CLR_MSK&#160;&#160;&#160;0xffffff00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga20f342b653a786b5ba85ba40e0f945eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga48e4ba6d1250291a799cd7ce97390c89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000ff) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gace14dd0cc8824f1ae8f48e9cb08db32b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID">ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad03774f0f3bc488f063a5f9d26393fb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga755f947a24f05c51d3249bc26c2556ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0003bb7d69a65cca06062ab2d3f16c7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_WIDTH&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga77bc1725d895dd7d0390b446a4582c73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_SET_MSK&#160;&#160;&#160;0xffffff00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaeb92847d0622c44ca8bbd2bcf117cf36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_CLR_MSK&#160;&#160;&#160;0x000000ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaca49959c81968d39a0c84919259eb5bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_RESET&#160;&#160;&#160;0x7242e2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaed582a03b7c3a14a62d112c58caa1534"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffffff00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaedb82ceae5a3ff8b61b94263acf9d0e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0xffffff00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM">ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae74a7592231c0fc8b534e7a75b59d1e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_RESET&#160;&#160;&#160;0x7242e202</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html">ALT_NOC_MPU_DDR_T_SCHED_COREID</a> register. </p>

</div>
</div>
<a class="anchor" id="ga1f85fa13d57ba2cdf5bc69fd7103128d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_OFST&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html">ALT_NOC_MPU_DDR_T_SCHED_COREID</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gafd13e7317beea417b71a099403ed5487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d__s">ALT_NOC_MPU_DDR_T_SCHED_COREID_s</a> <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gafd13e7317beea417b71a099403ed5487">ALT_NOC_MPU_DDR_T_SCHED_COREID_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html">ALT_NOC_MPU_DDR_T_SCHED_COREID</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:45 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
