Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec  1 20:29:35 2019
| Host         : LAPTOP-33B0TTHC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SoC_singleCycle_FPGA_timing_summary_routed.rpt -pb SoC_singleCycle_FPGA_timing_summary_routed.pb -rpx SoC_singleCycle_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : SoC_singleCycle_FPGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.045        0.000                      0                   33        0.246        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.045        0.000                      0                   33        0.246        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 2.247ns (45.251%)  route 2.719ns (54.749%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    clk_gen/CLK
    SLICE_X0Y27          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.408    clk_gen/count2[10]
    SLICE_X1Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.309    clk_gen/count20_carry_i_7_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.433 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.132     8.565    clk_gen/count20_carry_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124     8.689 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    clk_gen/count2_0[4]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    clk_gen/count20_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    clk_gen/count20_carry__0_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    clk_gen/count20_carry__1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    clk_gen/count20_carry__2_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    clk_gen/count20_carry__3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    clk_gen/count20_carry__4_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.774    clk_gen/count20_carry__5_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.108 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.108    clk_gen/p_0_in[30]
    SLICE_X0Y32          FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    clk_gen/CLK
    SLICE_X0Y32          FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)        0.062    15.153    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 2.152ns (44.184%)  route 2.719ns (55.816%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    clk_gen/CLK
    SLICE_X0Y27          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.408    clk_gen/count2[10]
    SLICE_X1Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.309    clk_gen/count20_carry_i_7_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.433 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.132     8.565    clk_gen/count20_carry_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124     8.689 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    clk_gen/count2_0[4]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    clk_gen/count20_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    clk_gen/count20_carry__0_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    clk_gen/count20_carry__1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    clk_gen/count20_carry__2_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    clk_gen/count20_carry__3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    clk_gen/count20_carry__4_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.774    clk_gen/count20_carry__5_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.013 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.013    clk_gen/p_0_in[31]
    SLICE_X0Y32          FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    clk_gen/CLK
    SLICE_X0Y32          FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)        0.062    15.153    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.136ns (44.000%)  route 2.719ns (56.000%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    clk_gen/CLK
    SLICE_X0Y27          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.408    clk_gen/count2[10]
    SLICE_X1Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.309    clk_gen/count20_carry_i_7_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.433 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.132     8.565    clk_gen/count20_carry_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124     8.689 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    clk_gen/count2_0[4]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    clk_gen/count20_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    clk_gen/count20_carry__0_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    clk_gen/count20_carry__1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    clk_gen/count20_carry__2_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    clk_gen/count20_carry__3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    clk_gen/count20_carry__4_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.774    clk_gen/count20_carry__5_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.997 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.997    clk_gen/p_0_in[29]
    SLICE_X0Y32          FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    clk_gen/CLK
    SLICE_X0Y32          FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)        0.062    15.153    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 2.133ns (43.965%)  route 2.719ns (56.035%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    clk_gen/CLK
    SLICE_X0Y27          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.408    clk_gen/count2[10]
    SLICE_X1Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.309    clk_gen/count20_carry_i_7_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.433 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.132     8.565    clk_gen/count20_carry_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124     8.689 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    clk_gen/count2_0[4]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    clk_gen/count20_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    clk_gen/count20_carry__0_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    clk_gen/count20_carry__1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    clk_gen/count20_carry__2_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    clk_gen/count20_carry__3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    clk_gen/count20_carry__4_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.994 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.994    clk_gen/p_0_in[26]
    SLICE_X0Y31          FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    clk_gen/CLK
    SLICE_X0Y31          FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)        0.062    15.151    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 2.112ns (43.721%)  route 2.719ns (56.279%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    clk_gen/CLK
    SLICE_X0Y27          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.408    clk_gen/count2[10]
    SLICE_X1Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.309    clk_gen/count20_carry_i_7_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.433 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.132     8.565    clk_gen/count20_carry_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124     8.689 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    clk_gen/count2_0[4]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    clk_gen/count20_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    clk_gen/count20_carry__0_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    clk_gen/count20_carry__1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    clk_gen/count20_carry__2_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    clk_gen/count20_carry__3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    clk_gen/count20_carry__4_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.973 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.973    clk_gen/p_0_in[28]
    SLICE_X0Y31          FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    clk_gen/CLK
    SLICE_X0Y31          FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)        0.062    15.151    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 2.038ns (42.846%)  route 2.719ns (57.154%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    clk_gen/CLK
    SLICE_X0Y27          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.408    clk_gen/count2[10]
    SLICE_X1Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.309    clk_gen/count20_carry_i_7_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.433 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.132     8.565    clk_gen/count20_carry_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124     8.689 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    clk_gen/count2_0[4]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    clk_gen/count20_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    clk_gen/count20_carry__0_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    clk_gen/count20_carry__1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    clk_gen/count20_carry__2_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    clk_gen/count20_carry__3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    clk_gen/count20_carry__4_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.899 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.899    clk_gen/p_0_in[27]
    SLICE_X0Y31          FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    clk_gen/CLK
    SLICE_X0Y31          FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)        0.062    15.151    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 2.022ns (42.653%)  route 2.719ns (57.347%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    clk_gen/CLK
    SLICE_X0Y27          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.408    clk_gen/count2[10]
    SLICE_X1Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.309    clk_gen/count20_carry_i_7_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.433 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.132     8.565    clk_gen/count20_carry_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124     8.689 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    clk_gen/count2_0[4]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    clk_gen/count20_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    clk_gen/count20_carry__0_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    clk_gen/count20_carry__1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    clk_gen/count20_carry__2_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    clk_gen/count20_carry__3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    clk_gen/count20_carry__4_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.883 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.883    clk_gen/p_0_in[25]
    SLICE_X0Y31          FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    clk_gen/CLK
    SLICE_X0Y31          FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)        0.062    15.151    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 2.019ns (42.617%)  route 2.719ns (57.383%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    clk_gen/CLK
    SLICE_X0Y27          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.408    clk_gen/count2[10]
    SLICE_X1Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.309    clk_gen/count20_carry_i_7_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.433 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.132     8.565    clk_gen/count20_carry_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124     8.689 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    clk_gen/count2_0[4]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    clk_gen/count20_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    clk_gen/count20_carry__0_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    clk_gen/count20_carry__1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    clk_gen/count20_carry__2_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    clk_gen/count20_carry__3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.880 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.880    clk_gen/p_0_in[22]
    SLICE_X0Y30          FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    clk_gen/CLK
    SLICE_X0Y30          FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.062    15.150    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.998ns (42.361%)  route 2.719ns (57.639%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    clk_gen/CLK
    SLICE_X0Y27          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.408    clk_gen/count2[10]
    SLICE_X1Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.309    clk_gen/count20_carry_i_7_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.433 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.132     8.565    clk_gen/count20_carry_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124     8.689 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    clk_gen/count2_0[4]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    clk_gen/count20_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    clk_gen/count20_carry__0_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    clk_gen/count20_carry__1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    clk_gen/count20_carry__2_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    clk_gen/count20_carry__3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.859 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.859    clk_gen/p_0_in[24]
    SLICE_X0Y30          FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    clk_gen/CLK
    SLICE_X0Y30          FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.062    15.150    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 1.924ns (41.442%)  route 2.719ns (58.558%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    clk_gen/CLK
    SLICE_X0Y27          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.408    clk_gen/count2[10]
    SLICE_X1Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.776     7.309    clk_gen/count20_carry_i_7_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.433 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.132     8.565    clk_gen/count20_carry_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124     8.689 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    clk_gen/count2_0[4]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    clk_gen/count20_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    clk_gen/count20_carry__0_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    clk_gen/count20_carry__1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    clk_gen/count20_carry__2_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    clk_gen/count20_carry__3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.785 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.785    clk_gen/p_0_in[23]
    SLICE_X0Y30          FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    clk_gen/CLK
    SLICE_X0Y30          FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.062    15.150    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  5.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    clk_gen/CLK
    SLICE_X1Y26          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.168     1.775    clk_gen/count2[0]
    SLICE_X1Y26          LUT1 (Prop_lut1_I0_O)        0.042     1.817 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    clk_gen/p_0_in[0]
    SLICE_X1Y26          FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    clk_gen/CLK
    SLICE_X1Y26          FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_gen/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    clk_gen/CLK
    SLICE_X1Y28          FDRE                                         r  clk_gen/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clk_gen/clk_5KHz_reg/Q
                         net (fo=3, routed)           0.168     1.777    clk_gen/clk_5KHz
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.822    clk_gen/clk_5KHz_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    clk_gen/CLK
    SLICE_X1Y28          FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.091     1.559    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    clk_gen/CLK
    SLICE_X0Y29          FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.133     1.743    clk_gen/count2[19]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.854    clk_gen/p_0_in[19]
    SLICE_X0Y29          FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    clk_gen/CLK
    SLICE_X0Y29          FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105     1.574    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    clk_gen/CLK
    SLICE_X0Y26          FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.133     1.740    clk_gen/count2[7]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.851    clk_gen/p_0_in[7]
    SLICE_X0Y26          FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    clk_gen/CLK
    SLICE_X0Y26          FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    clk_gen/CLK
    SLICE_X0Y27          FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.134     1.743    clk_gen/count2[11]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.854    clk_gen/p_0_in[11]
    SLICE_X0Y27          FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    clk_gen/CLK
    SLICE_X0Y27          FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.105     1.573    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    clk_gen/CLK
    SLICE_X0Y30          FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.134     1.745    clk_gen/count2[23]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.856    clk_gen/p_0_in[23]
    SLICE_X0Y30          FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    clk_gen/CLK
    SLICE_X0Y30          FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105     1.575    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    clk_gen/CLK
    SLICE_X0Y32          FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  clk_gen/count2_reg[31]/Q
                         net (fo=2, routed)           0.134     1.747    clk_gen/count2[31]
    SLICE_X0Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.858    clk_gen/p_0_in[31]
    SLICE_X0Y32          FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    clk_gen/CLK
    SLICE_X0Y32          FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.105     1.577    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    clk_gen/CLK
    SLICE_X0Y25          FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.136     1.742    clk_gen/count2[3]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  clk_gen/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.853    clk_gen/p_0_in[3]
    SLICE_X0Y25          FDRE                                         r  clk_gen/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    clk_gen/CLK
    SLICE_X0Y25          FDRE                                         r  clk_gen/count2_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    clk_gen/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    clk_gen/CLK
    SLICE_X0Y29          FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.133     1.743    clk_gen/count2[19]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.887 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.887    clk_gen/p_0_in[20]
    SLICE_X0Y29          FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    clk_gen/CLK
    SLICE_X0Y29          FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105     1.574    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    clk_gen/CLK
    SLICE_X0Y26          FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.133     1.740    clk_gen/count2[7]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  clk_gen/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.884    clk_gen/p_0_in[8]
    SLICE_X0Y26          FDRE                                         r  clk_gen/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    clk_gen/CLK
    SLICE_X0Y26          FDRE                                         r  clk_gen/count2_reg[8]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    clk_gen/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28    clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28    clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28    clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28    clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    clk_gen/clk_5KHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    clk_gen/clk_5KHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    clk_gen/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    clk_gen/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    clk_gen/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28    clk_gen/count2_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28    clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28    clk_gen/count2_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28    clk_gen/count2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    clk_gen/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    clk_gen/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    clk_gen/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    clk_gen/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    clk_gen/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    clk_gen/count2_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    clk_gen/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    clk_gen/count2_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    clk_gen/count2_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    clk_gen/count2_reg[3]/C



