INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:20:02 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 load2/data_tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.315ns period=6.630ns})
  Destination:            buffer44/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.315ns period=6.630ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.630ns  (clk rise@6.630ns - clk rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.896ns (29.478%)  route 4.536ns (70.522%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.113 - 6.630 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1361, unset)         0.508     0.508    load2/data_tehb/control/clk
    SLICE_X20Y150        FDRE                                         r  load2/data_tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y150        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  load2/data_tehb/control/fullReg_reg/Q
                         net (fo=80, routed)          0.423     1.185    mem_controller4/read_arbiter/data/fullReg
    SLICE_X18Y148        LUT5 (Prop_lut5_I4_O)        0.043     1.228 r  mem_controller4/read_arbiter/data/data_tehb/dataReg[5]_i_5/O
                         net (fo=1, routed)           0.369     1.598    addi2/lhs[0]
    SLICE_X16Y148        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     1.874 r  addi2/dataReg_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.874    addi2/dataReg_reg[5]_i_1_n_0
    SLICE_X16Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.924 r  addi2/dataReg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.924    addi2/dataReg_reg[8]_i_2_n_0
    SLICE_X16Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.974 r  addi2/i___0_i_103/CO[3]
                         net (fo=1, routed)           0.000     1.974    addi2/i___0_i_103_n_0
    SLICE_X16Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.024 r  addi2/i___0_i_99/CO[3]
                         net (fo=1, routed)           0.000     2.024    addi2/i___0_i_99_n_0
    SLICE_X16Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.074 r  addi2/i___0_i_92/CO[3]
                         net (fo=1, routed)           0.000     2.074    addi2/i___0_i_92_n_0
    SLICE_X16Y153        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     2.221 r  addi2/i___0_i_76/O[3]
                         net (fo=4, routed)           0.446     2.667    init0/control/i___2_i_19[23]
    SLICE_X15Y156        LUT6 (Prop_lut6_I5_O)        0.120     2.787 r  init0/control/i___0_i_50/O
                         net (fo=1, routed)           0.406     3.194    cmpi2/i___0_i_12_2
    SLICE_X18Y153        LUT3 (Prop_lut3_I2_O)        0.043     3.237 r  cmpi2/i___0_i_29/O
                         net (fo=1, routed)           0.000     3.237    cmpi2/i___0_i_29_n_0
    SLICE_X18Y153        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.261     3.498 f  cmpi2/i___0_i_12/CO[2]
                         net (fo=10, routed)          0.234     3.731    buffer30/result[0]
    SLICE_X19Y155        LUT2 (Prop_lut2_I1_O)        0.122     3.853 r  buffer30/i___0_i_15/O
                         net (fo=1, routed)           0.235     4.089    buffer95/fifo/Head_reg[0]_0
    SLICE_X18Y157        LUT6 (Prop_lut6_I0_O)        0.043     4.132 r  buffer95/fifo/i___0_i_4/O
                         net (fo=12, routed)          0.306     4.437    buffer95/fifo/buffer95_outs_ready
    SLICE_X17Y159        LUT6 (Prop_lut6_I4_O)        0.043     4.480 r  buffer95/fifo/join_inputs//i___0/O
                         net (fo=1, routed)           0.088     4.568    fork52/control/generateBlocks[0].regblock/mux22_outs_ready
    SLICE_X17Y159        LUT5 (Prop_lut5_I4_O)        0.043     4.611 f  fork52/control/generateBlocks[0].regblock/transmitValue_i_4__34/O
                         net (fo=1, routed)           0.321     4.932    fork52/control/generateBlocks[0].regblock/transmitValue_i_4__34_n_0
    SLICE_X11Y160        LUT6 (Prop_lut6_I0_O)        0.043     4.975 r  fork52/control/generateBlocks[0].regblock/transmitValue_i_2__70/O
                         net (fo=4, routed)           0.092     5.067    fork56/control/generateBlocks[3].regblock/fullReg_i_10__0
    SLICE_X11Y160        LUT6 (Prop_lut6_I1_O)        0.043     5.110 f  fork56/control/generateBlocks[3].regblock/transmitValue_i_5__4/O
                         net (fo=2, routed)           0.510     5.620    init0/control/transmitValue_reg_268
    SLICE_X13Y161        LUT6 (Prop_lut6_I1_O)        0.043     5.663 f  init0/control/transmitValue_i_3__72/O
                         net (fo=17, routed)          0.189     5.852    buffer47/control/transmitValue_reg_24
    SLICE_X13Y163        LUT5 (Prop_lut5_I1_O)        0.043     5.895 f  buffer47/control/transmitValue_i_3__28/O
                         net (fo=4, routed)           0.195     6.090    fork45/control/generateBlocks[4].regblock/transmitValue_i_3__71_1
    SLICE_X12Y163        LUT6 (Prop_lut6_I3_O)        0.043     6.133 f  fork45/control/generateBlocks[4].regblock/transmitValue_i_7__2/O
                         net (fo=1, routed)           0.347     6.480    fork45/control/generateBlocks[8].regblock/transmitValue_reg_3
    SLICE_X12Y159        LUT6 (Prop_lut6_I3_O)        0.043     6.523 r  fork45/control/generateBlocks[8].regblock/transmitValue_i_3__71/O
                         net (fo=20, routed)          0.203     6.726    buffer44/control/outs_reg[0]
    SLICE_X15Y158        LUT6 (Prop_lut6_I4_O)        0.043     6.769 r  buffer44/control/outs[5]_i_1__2/O
                         net (fo=7, routed)           0.171     6.940    buffer44/regEn
    SLICE_X14Y159        FDRE                                         r  buffer44/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.630     6.630 r  
                                                      0.000     6.630 r  clk (IN)
                         net (fo=1361, unset)         0.483     7.113    buffer44/clk
    SLICE_X14Y159        FDRE                                         r  buffer44/outs_reg[0]/C
                         clock pessimism              0.000     7.113    
                         clock uncertainty           -0.035     7.077    
    SLICE_X14Y159        FDRE (Setup_fdre_C_CE)      -0.169     6.908    buffer44/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                 -0.032    




