<?xml version="1.0"?>
<testlist version="2.0">

<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@                -->
<!--              CAM scientifically supported COMPSETS                 -->
<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@                -->

  <test compset="F2000climo" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cime_baselines"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
      <machine name="cheyenne" compiler="intel" category="aux_cam_short"/>
      <machine name="cheyenne" compiler="intel" category="aux_cam_one"/>
      <machine name="hobart" compiler="nag" category="aux_cam_one"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="F2010climo" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="F2000climo" grid="f10_f10_mg37" name="SMS_Lm13" testmods="cam/outfrq1m" supported="false">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
       <option name="wallclock">03:00:00</option>
    </options>
  </test>
  <test compset="F2000climo" grid="f09_f09_mg17" name="PFS">
    <machines>
      <machine name="cheyenne" compiler="pgi" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <test compset="FHIST" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cime_baselines"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <test compset="FHIST_BGC" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cime_baselines"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <test compset="FHIST_BDRD" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
      <machine name="cheyenne" compiler="intel" category="aux_cam_short"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <test compset="F1850" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cime_baselines"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
      <machine name="cheyenne" compiler="intel" category="aux_cam_short"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>

<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@                 -->
<!--              CAM test-supported COMPSETS                 -->
<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@                 -->

<!--              CAM Tests at non-scientific resolutions     -->
  <test compset="F2000climo" grid="f19_f19_mg17" name="ERP_Ln9" testmods="cam/cosp">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="F2000climo" grid="f19_f19_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="gnu" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="F2000climo" grid="ne30_ne30_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <test compset="F2010climo" grid="f09_f09_mg17" name="SMS_Ln9" testmods="cam/nudging">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
      <machine name="cheyenne" compiler="intel" category="cam_nudging"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
<!--              CAM Aquaplanet COMPSETS                 -->

  <test compset="QPC6" grid="f19_f19_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cime_baselines"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC6" grid="f09_f09_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC6" grid="ne30_ne30_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC5" grid="f19_f19_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC4" grid="f19_f19_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC5" grid="ne5_ne5_mg37" name="ERP_Ln9" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="hobart" compiler="pgi" category="aux_cam"/>
    </machines>
  </test>

  <test compset="QSC6" grid="f19_f19_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QSC6" grid="f09_f09_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cime_baselines"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QSC6" grid="ne30_ne30_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QSC5" grid="f19_f19_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QSC4" grid="f19_f19_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

<!--              CAM Simple Models                       -->

  <test compset="FDABIP04" grid="T42z30_T42_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="hobart" compiler="nag" category="prealpha"/>
    </machines>
  </test>
  <test compset="FDABIP04" grid="T85z30_T85_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="hobart" compiler="nag" category="prebeta"/>
    </machines>
  </test>
  <test compset="FDABIP04" grid="T85z60_T85_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="hobart" compiler="nag" category="prebeta"/>
    </machines>
  </test>
  <test compset="FHS94" grid="T42_T42_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="hobart" compiler="nag" category="prealpha"/>
    </machines>
  </test>
  <test compset="FHS94" grid="T85z30_T85_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="hobart" compiler="nag" category="prebeta"/>
    </machines>
  </test>
  <test compset="FHS94" grid="T85z60_T85_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="hobart" compiler="nag" category="prebeta"/>
    </machines>
  </test>
  <test compset="FKESSLER" grid="f19_f19_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="hobart" compiler="nag" category="prealpha"/>
    </machines>
  </test>

  <test compset="FHIST_DARTC6" grid="f09_f09_mg17" name="SMS_C80_P108x1_Lh1" testmods="cam/dartcambigens">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
      <option name="queue">premium</option>
    </options>
  </test>

<!--              CAM SCAM runs                      -->
  <test compset="FSCAM" grid="T42_T42" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
      <machine name="cheyenne" compiler="intel" category="test_scam"/>
    </machines>
  </test>
  <test compset="FSCAM" grid="T42_T42" name="SMS_D_Ln9" testmods="cam/scam_mpace_outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
      <machine name="cheyenne" compiler="intel" category="test_scam"/>
    </machines>
  </test>

<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@                 -->
<!--              CAM COMPSETS for testing only               -->
<!--                    (unsupported)                         -->
<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@                 -->

  <test compset="QPC4" grid="f19_f19_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC5" grid="f19_f19_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QSC4" grid="f19_f19_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QSC5" grid="f19_f19_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FSD" grid="f19_f19_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s_sd">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FSD" grid="f09_f09_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FCSD" grid="f05_f05_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
      <machine name="cheyenne" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FCSD" grid="f05_f05_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="camchem"/>
    </machines>
  </test>
  <test compset="FCSD" grid="f09_f09_mg17" name="ERP_Ld3" testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="camchem"/>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
    </options>
  </test>
  <test compset="FC2010climo" grid="f09_f09_mg17" name="ERP_Ld3" testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="camchem"/>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FC2010climo" grid="f09_f09_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="camchem"/>
    </machines>
  </test>
  <test compset="FC2000climo" grid="f09_f09_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="camchem"/>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FC2000climo" grid="f09_f09_mg17" name="ERP_Ld3" testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="camchem"/>
    </machines>
  </test>
  <test compset="FCHIST" grid="ne30_ne30_mg17" name="SMS_Ld1" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="camchem"/>
    </machines>
  </test>
  <test compset="FCHIST" grid="f09_f09_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="camchem"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FCvbsxHIST" grid="f09_f09_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="camchem"/>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FCvbsxHIST" grid="f09_f09_mg17" name="ERP_Ld3" testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="camchem"/>
    </machines>
  </test>
  <test compset="FCfireHIST" grid="f09_f09_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="camchem"/>
    </machines>
  </test>
  <test compset="FCfireHIST" grid="f09_f09_mg17" name="ERP_Ld3" testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="camchem"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
    </options>
  </test>
  <test compset="FSPCAMS" grid="f19_f19_mg17" name="ERS_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="hobart" compiler="nag" category="test_spcam"/>
      <machine name="hobart" compiler="pgi" category="test_spcam"/>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
    </machines>
  </test>
  <test compset="FSPCAMS" grid="f19_f19_mg17" name="ERS_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_spcam"/>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FSPCAMM" grid="f19_f19_mg17" name="ERS_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
      <machine name="cheyenne" compiler="intel" category="test_spcam"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FSPCAMCLBM" grid="f19_f19_mg17" name="ERS_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="hobart" compiler="intel" category="test_spcam"/>
    </machines>
  </test>
  <test compset="FSPCAMCLBS" grid="f19_f19_mg17" name="ERS_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="hobart" compiler="intel" category="test_spcam"/>
    </machines>
  </test>
  <!--  Test of finite volume CAM-SE grid with CSLAM tracer advection -->
  <test compset="FKESSLER" grid="ne5pg3_ne5pg3_mg37" name="ERS_Ln27" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="hobart" compiler="nag" category="aux_cam"/>
    </machines>
  </test>
  <!--  DART -->
  <test compset="FHS94" grid="f45_f45_mg37" name="DAE" testmods="cam/dae">
    <machines>
      <machine name="hobart" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock"> 00:20:00 </option>
    </options>
  </test>

<!--              @@@@@@@@@@@@@@@@@@@@@@                 -->
<!--             WACCM COMPSETS                 -->
<!--              @@@@@@@@@@@@@@@@@@@@@@                 -->

  <test compset="FWSD" grid="f09_f09_mg17" name="ERP_Ld3" testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
    </options>
  </test>
  <test compset="FWSD" grid="f09_f09_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FMOZ" grid="f19_f19_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="cheyenne" compiler="intel" category="camchem"/>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FW2000climo" grid="f09_f09_mg17" name="SMS_Ld1" testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FW2010climo" grid="f09_f09_mg17" name="SMS_Ld1" testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>    
  <test compset="FW1850" grid="f09_f09_mg17" name="SMS_Ld1" testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FW1850" grid="f09_f09_mg17" name="SMS_Ld1" testmods="cam/reduced_hist1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FWHIST_BGC" grid="f09_f09_mg17" name="ERP_Ld3" testmods="cam/reduced_hist1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FWHIST" grid="f09_f09_mg17" name="ERP_Ld3" testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FWHIST" grid="f09_f09_mg17" name="ERP_Ld3" testmods="cam/reduced_hist1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
    </options>
  </test>
  <test compset="FWHIST" grid="f09_f09_mg17" name="SMS_D_Ln9" testmods="cam/reduced_hist3s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FX2000" grid="f19_f19_mg17" name="SMS_D_Ln9"   testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FX2000" grid="f09_f09_mg17" name="SMS_D_Ln18"   testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FC6X2000" grid="f09_f09_mg17" name="SMS_D_Ln9"   testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FC6X2000" grid="f09_f09_mg17" name="ERS_Ln9"   testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FC6X2000" grid="f19_f19_mg17" name="SMS_D_Ln9"   testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FC6X2000" grid="f19_f19_mg17" name="SMS_Ld5"   testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FC6X2000" grid="f19_f19_mg17" name="ERS_Ld3"   testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FC6XHIST" grid="f19_f19_mg17" name="SMS_D_Ln9"   testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FC6XHIST" grid="f19_f19_mg17" name="ERS_Ld3"   testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FC6XHIST" grid="f09_f09_mg17" name="SMS_D_Ln9"   testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FC6XHIST" grid="f09_f09_mg17" name="ERS_Lh3"   testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FC6XSD" grid="f09_f09_mg17" name="SMS_D_Ln9"   testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FC6XSD" grid="f09_f09_mg17" name="ERS_Lh3"   testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FX2000" grid="f19_f19_mg17" name="ERS_Ln9"   testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FXHIST" grid="f19_f19_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s_amie">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FXHIST" grid="f19_f19_mg17" name="ERS_Ld3"   testmods="cam/outfrq1d_amie">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FX2000" grid="f09_f09_mg17" name="ERS_Ln9"   testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FX2000" grid="f09_f09_mg17" name="SMS_Ld1"   testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FX2000" grid="f09_f09_mg17" name="SMS_D_Ln9"   testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXHIST" grid="f19_f19_mg17" name="SMS_D_Ln9"   testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXHIST" grid="f19_f19_mg17" name="ERS_Ld3"   testmods="cam/outfrq1d_newyear">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXHIST" grid="f19_f19_mg17" name="ERS_Ld3"   testmods="cam/waccmx_weimer">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXHIST" grid="f19_f19_mg17" name="SMS_D_Ln9"   testmods="cam/waccmx_weimer">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXHIST" grid="f19_f19_mg17" name="ERS_Ln9"   testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FXmadHIST" grid="f19_f19_mg17" name="ERS_Lh12"   testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXmadHIST" grid="f19_f19_mg17" name="SMS_D_Ln9"   testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXmadSD" grid="f19_f19_mg17" name="ERS_Ln9"   testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXmadSD" grid="f19_f19_mg17" name="SMS_D_Ln9"   testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FXSD" grid="f19_f19_mg17" name="SMS_Ld1"   testmods="cam/outfrq1d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccmx"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FWmaHIST" grid="f09_f09_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWmaHIST" grid="f09_f09_mg17" name="ERP_Ld3" testmods="cam/outfrq3d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWmadHIST" grid="f09_f09_mg17" name="ERP_Ld3" testmods="cam/outfrq3d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWmadHIST" grid="f19_f19_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FW4madHIST" grid="f19_f19_mg17" name="ERP_Ld3" testmods="cam/outfrq3d" supported="false">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FW4madHIST" grid="f19_f19_mg17" name="ERP_Ln9" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="hobart" compiler="nag" category="waccm"/>
    </machines>
  </test>
  <test compset="FW4madHIST" grid="f19_f19_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
      <machine name="hobart" compiler="nag" category="waccm"/>
      <machine name="hobart" compiler="nag" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FW4madSD" grid="f19_f19_mg17" name="ERP_Ld3" testmods="cam/outfrq3d" supported="false">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FW4madSD" grid="f19_f19_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
      <machine name="hobart" compiler="nag" category="waccm"/>
      <machine name="hobart" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FWmaSD" grid="f09_f09_mg17" name="ERP_Ld3" testmods="cam/outfrq3d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
    </options>
  </test>
  <test compset="FWmadSD" grid="f09_f09_mg17" name="SMS_Ld5" testmods="cam/reduced_hist5d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
    </options>
  </test>
  <test compset="FWmaHIST" grid="f19_f19_mg17" name="ERP_Ld3" testmods="cam/outfrq3d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWmaHIST" grid="f19_f19_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWsc1850" grid="f09_f09_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FWscHIST" grid="f09_f09_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FWscHIST" grid="f09_f09_mg17" name="ERP_Ld3" testmods="cam/outfrq3d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWsc2010climo" grid="f19_f19_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FWsc2010climo" grid="f19_f19_mg17" name="ERP_Ld3" testmods="cam/outfrq3d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
  </test>
  <test compset="FWsc1850" grid="f19_f19_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FWscHIST" grid="f19_f19_mg17" name="ERP_Ld3" testmods="cam/outfrq3d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWscHIST" grid="f19_f19_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="PC4" grid="f19_f19_mg17" name="SMS" testmods="cam/cam4_port">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
      <machine name="cheyenne" compiler="intel" category="test_port"/>
      <machine name="cheyenne" compiler="pgi" category="test_port"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="PC4" grid="f19_f19_mg17" name="SMS_D" testmods="cam/cam4_port">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
      <machine name="cheyenne" compiler="intel" category="test_port"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="PC5" grid="f45_f45_mg37" name="SMS_D" testmods="cam/cam5_port_f45">
    <machines>
      <machine name="hobart" compiler="nag" category="prealpha"/>
      <machine name="hobart" compiler="nag" category="test_port"/>
    </machines>
  </test>
  <test compset="PC5" grid="ne30_ne30_mg17" name="SMS_D" testmods="cam/cam5_port_ne30">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
      <machine name="cheyenne" compiler="intel" category="test_port"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="PC6" grid="f09_f09_mg17" name="SMS_Ld5" testmods="cam/cam6_port_f09">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
      <machine name="cheyenne" compiler="intel" category="test_port"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>

  <test compset="FHS94" grid="ne5_ne5_mg37" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="hobart" compiler="pgi" category="aux_cam"/>
    </machines>
  </test>

  <test compset="FADIAB" grid="ne5_ne5_mg37" name="ERS_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="hobart" compiler="nag" category="aux_cam"/>
    </machines>
  </test>


  <test compset="FADIAB" grid="ne0TESTONLYne5x4_ne0TESTONLYne5x4_mg37" name="ERS_Ln9" testmods="cam/outfrq3s_refined" supported="false">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cam"/>
    </machines>
  </test>

<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@                -->
<!--                         Release tests                              -->
<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@                -->

  <test compset="FW2000climo" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FTJ16" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FWmadHIST" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq3d">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FSCAM" grid="T42_T42" name="SMS_D_Ln9" testmods="cam/scam_mpace_outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>


  <test compset="FW2000climo" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FW1850" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FWHIST" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FC2000climo" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FC2010climo" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FCHIST" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FWmaHIST" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FWmadSD" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FWmaSD" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FWscHIST" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FWSD" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FCSD" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="F1850" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="F2000climo" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FSPCAMS" grid="f09_f09_mg17" name="ERS_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FSPCAMCLBS" grid="f19_f19_mg17" name="ERS_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FSPCAMM" grid="f19_f19_mg17" name="ERS_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FSPCAMCLBM" grid="f19_f19_mg17" name="ERS_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FHIST" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FMOZ" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FXHIST" grid="f19_f19_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FX2000" grid="f19_f19_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FXSD" grid="f19_f19_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FHS94" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FADIAB" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FDABIP04" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="QPC4" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="QPC6" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="QSC4" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="QSC5" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="QSC6" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="PC4" grid="f19_f19_mg17" name="SMS" testmods="cam/cam4_port">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="PC5" grid="f09_f09_mg17" name="SMS" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="PC6" grid="f09_f09_mg17" name="SMS" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

  <test compset="FKESSLER" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="cheyenne" compiler="intel" category="test_release"/>
    </machines>
  </test>

</testlist>
