I 000042 55 3275          1555934711681 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555934711680 2019.04.22 15:05:11)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 29 (_component generator )
    (_port
      ((start)(start))
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
  )
  (_instantiation c2 0 30 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4823          1555934711822 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555934711821 2019.04.22 15:05:11)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(2)(6)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(2)(7)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(2)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 6493          1555934711945 a
(_unit VHDL (generator 0 4 (a 0 12 ))
  (_version v33)
  (_time 1555934711945 2019.04.22 15:05:11)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711838)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 21 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 45 (_entity (_in (_string \"010101"\)))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1312 0 46 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 14 (_entity (_in (_string \"1011100011010101"\)))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~132 0 15 (_entity (_in (_string \"1100101011000101"\)))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~134 0 17 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 31 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 31 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 36 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~138 0 37 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1310 0 38 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 57 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
  )
  (_instantiation c2 0 58 (_component codstart )
    (_port
      ((start)(s1))
      ((iesire)(s2))
    )
  )
  (_instantiation c3 0 59 (_component mux32_16 )
    (_port
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
  )
  (_instantiation c4 0 60 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
  )
  (_instantiation c5 0 66 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1312 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1314 0 50 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1316 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1318 0 52 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 53 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1318 0 54 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_target(10(0)))(_sensitivity(2(1))(2(0))(8(0))))))
      (line__63(_architecture 1 0 63 (_assignment (_simple)(_target(10(1)))(_sensitivity(2(1))(2(0))(8(1))))))
      (line__64(_architecture 2 0 64 (_assignment (_simple)(_target(10(2)))(_sensitivity(2(1))(2(0))(8(2))))))
      (line__65(_architecture 3 0 65 (_assignment (_simple)(_target(10(3)))(_sensitivity(2(1))(2(0))(8(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 4 -1
  )
)
I 000044 55 1293          1555934712024 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555934712023 2019.04.22 15:05:12)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2592          1555934712056 arh
(_unit VHDL (pachetprimire 0 4 (arh 0 14 ))
  (_version v33)
  (_time 1555934712055 2019.04.22 15:05:12)
  (_source (\./../src/pachet_primire.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712041)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 15 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~25}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_type (_internal ~std_logic_vector{0{4~to~19}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 19))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(7)(2)(3)(6)(4))(_sensitivity(1)(0))(_read(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555934712102 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555934712101 2019.04.22 15:05:12)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sensitivity(0)(1))(_read(6)(4(t_0_3))(2(t_0_6))(3(t_0_15))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555934712149 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555934712148 2019.04.22 15:05:12)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1556          1555934712180 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555934712179 2019.04.22 15:05:12)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712166)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in (_string \"0011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in (_string \"0100101011000101"\)))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1593          1555934712227 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555934712226 2019.04.22 15:05:12)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712213)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555934712274 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555934712273 2019.04.22 15:05:12)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555934712352 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555934712351 2019.04.22 15:05:12)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 6808          1555934712491 a
(_unit VHDL (generator 0 4 (a 0 12 ))
  (_version v33)
  (_time 1555934712491 2019.04.22 15:05:12)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711838)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 21 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 45 (_entity (_in (_string \"010101"\)))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1312 0 46 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 14 (_entity (_in (_string \"1011100011010101"\)))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~132 0 15 (_entity (_in (_string \"1100101011000101"\)))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~134 0 17 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 31 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 31 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 36 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~138 0 37 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1310 0 38 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 57 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 58 (_component codstart )
    (_port
      ((start)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 59 (_component mux32_16 )
    (_port
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
      (_port
        ((gen1)(gen1))
        ((gen2)(gen2))
        ((sel)(sel))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c4 0 60 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 66 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1312 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1314 0 50 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1316 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1318 0 52 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 53 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1318 0 54 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_target(10(0)))(_sensitivity(8(0))(2(1))(2(0))))))
      (line__63(_architecture 1 0 63 (_assignment (_simple)(_target(10(1)))(_sensitivity(8(1))(2(1))(2(0))))))
      (line__64(_architecture 2 0 64 (_assignment (_simple)(_target(10(2)))(_sensitivity(8(2))(2(1))(2(0))))))
      (line__65(_architecture 3 0 65 (_assignment (_simple)(_target(10(3)))(_sensitivity(8(3))(2(1))(2(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 4 -1
  )
)
I 000042 55 4949          1555934712555 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555934712554 2019.04.22 15:05:12)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(6)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 3349          1555934712602 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555934712601 2019.04.22 15:05:12)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 29 (_component generator )
    (_port
      ((start)(start))
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation c2 0 30 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 3349          1555934742852 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555934742851 2019.04.22 15:05:42)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 29 (_component generator )
    (_port
      ((start)(start))
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation c2 0 30 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555934742914 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555934742913 2019.04.22 15:05:42)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(2)(6)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(2)(7)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(2)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 6808          1555934742976 a
(_unit VHDL (generator 0 4 (a 0 12 ))
  (_version v33)
  (_time 1555934742975 2019.04.22 15:05:42)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711838)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 21 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 45 (_entity (_in (_string \"010101"\)))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1312 0 46 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 14 (_entity (_in (_string \"1011100011010101"\)))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~132 0 15 (_entity (_in (_string \"1100101011000101"\)))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~134 0 17 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 31 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 31 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 36 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~138 0 37 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1310 0 38 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 57 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 58 (_component codstart )
    (_port
      ((start)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 59 (_component mux32_16 )
    (_port
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
      (_port
        ((gen1)(gen1))
        ((gen2)(gen2))
        ((sel)(sel))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c4 0 60 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 66 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1312 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1314 0 50 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1316 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1318 0 52 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 53 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1318 0 54 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_target(10(0)))(_sensitivity(2(1))(2(0))(8(0))))))
      (line__63(_architecture 1 0 63 (_assignment (_simple)(_target(10(1)))(_sensitivity(2(1))(2(0))(8(1))))))
      (line__64(_architecture 2 0 64 (_assignment (_simple)(_target(10(2)))(_sensitivity(2(1))(2(0))(8(2))))))
      (line__65(_architecture 3 0 65 (_assignment (_simple)(_target(10(3)))(_sensitivity(2(1))(2(0))(8(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 4 -1
  )
)
I 000044 55 1293          1555934743070 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555934743069 2019.04.22 15:05:43)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2592          1555934743164 arh
(_unit VHDL (pachetprimire 0 4 (arh 0 14 ))
  (_version v33)
  (_time 1555934743163 2019.04.22 15:05:43)
  (_source (\./../src/pachet_primire.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712041)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 15 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~25}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_type (_internal ~std_logic_vector{0{4~to~19}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 19))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(7)(2)(3)(6)(4))(_sensitivity(0)(1))(_read(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555934743257 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555934743256 2019.04.22 15:05:43)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sensitivity(1)(0))(_read(6)(4(t_0_3))(2(t_0_6))(3(t_0_15))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555934743366 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555934743365 2019.04.22 15:05:43)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1556          1555934743476 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555934743475 2019.04.22 15:05:43)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712166)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in (_string \"0011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in (_string \"0100101011000101"\)))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1593          1555934743569 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555934743568 2019.04.22 15:05:43)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712213)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555934743678 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555934743677 2019.04.22 15:05:43)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555934743788 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555934743787 2019.04.22 15:05:43)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 3349          1555934797140 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555934797139 2019.04.22 15:06:37)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 29 (_component generator )
    (_port
      ((start)(start))
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation c2 0 30 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555934797218 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555934797217 2019.04.22 15:06:37)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(2)(6)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(2)(7)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(2)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 6808          1555934797311 a
(_unit VHDL (generator 0 4 (a 0 12 ))
  (_version v33)
  (_time 1555934797310 2019.04.22 15:06:37)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711838)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 21 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 45 (_entity (_in (_string \"010101"\)))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1312 0 46 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 14 (_entity (_in (_string \"1011100011010101"\)))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~132 0 15 (_entity (_in (_string \"1100101011000101"\)))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~134 0 17 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 31 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 31 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 36 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~138 0 37 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1310 0 38 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 57 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 58 (_component codstart )
    (_port
      ((start)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 59 (_component mux32_16 )
    (_port
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
      (_port
        ((gen1)(gen1))
        ((gen2)(gen2))
        ((sel)(sel))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c4 0 60 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 66 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1312 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1314 0 50 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1316 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1318 0 52 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 53 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1318 0 54 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_target(10(0)))(_sensitivity(2(1))(2(0))(8(0))))))
      (line__63(_architecture 1 0 63 (_assignment (_simple)(_target(10(1)))(_sensitivity(2(1))(2(0))(8(1))))))
      (line__64(_architecture 2 0 64 (_assignment (_simple)(_target(10(2)))(_sensitivity(2(1))(2(0))(8(2))))))
      (line__65(_architecture 3 0 65 (_assignment (_simple)(_target(10(3)))(_sensitivity(2(1))(2(0))(8(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 4 -1
  )
)
I 000044 55 1293          1555934797389 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555934797388 2019.04.22 15:06:37)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2592          1555934797452 arh
(_unit VHDL (pachetprimire 0 4 (arh 0 14 ))
  (_version v33)
  (_time 1555934797451 2019.04.22 15:06:37)
  (_source (\./../src/pachet_primire.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712041)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 15 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~25}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_type (_internal ~std_logic_vector{0{4~to~19}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 19))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(7)(2)(3)(6)(4))(_sensitivity(0)(1))(_read(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555934797530 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555934797529 2019.04.22 15:06:37)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sensitivity(1)(0))(_read(6)(4(t_0_3))(2(t_0_6))(3(t_0_15))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555934797576 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555934797575 2019.04.22 15:06:37)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1556          1555934797654 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555934797653 2019.04.22 15:06:37)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712166)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in (_string \"0011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in (_string \"0100101011000101"\)))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1593          1555934797732 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555934797731 2019.04.22 15:06:37)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712213)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555934797810 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555934797809 2019.04.22 15:06:37)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555934798013 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555934798012 2019.04.22 15:06:38)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 3349          1555934825047 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555934825047 2019.04.22 15:07:05)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 29 (_component generator )
    (_port
      ((start)(start))
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation c2 0 30 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555934825079 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555934825094 2019.04.22 15:07:05)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(2)(6)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(2)(7)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(2)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 6808          1555934825126 a
(_unit VHDL (generator 0 4 (a 0 12 ))
  (_version v33)
  (_time 1555934825125 2019.04.22 15:07:05)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711838)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 21 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 45 (_entity (_in (_string \"010101"\)))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1312 0 46 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 14 (_entity (_in (_string \"1011100011010101"\)))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~132 0 15 (_entity (_in (_string \"1100101011000101"\)))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~134 0 17 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 31 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 31 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 36 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~138 0 37 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1310 0 38 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 57 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 58 (_component codstart )
    (_port
      ((start)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 59 (_component mux32_16 )
    (_port
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
      (_port
        ((gen1)(gen1))
        ((gen2)(gen2))
        ((sel)(sel))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c4 0 60 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 66 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1312 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1314 0 50 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1316 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1318 0 52 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 53 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1318 0 54 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_target(10(0)))(_sensitivity(2(1))(2(0))(8(0))))))
      (line__63(_architecture 1 0 63 (_assignment (_simple)(_target(10(1)))(_sensitivity(2(1))(2(0))(8(1))))))
      (line__64(_architecture 2 0 64 (_assignment (_simple)(_target(10(2)))(_sensitivity(2(1))(2(0))(8(2))))))
      (line__65(_architecture 3 0 65 (_assignment (_simple)(_target(10(3)))(_sensitivity(2(1))(2(0))(8(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 4 -1
  )
)
I 000044 55 1293          1555934825157 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555934825156 2019.04.22 15:07:05)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2592          1555934825204 arh
(_unit VHDL (pachetprimire 0 4 (arh 0 14 ))
  (_version v33)
  (_time 1555934825203 2019.04.22 15:07:05)
  (_source (\./../src/pachet_primire.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712041)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 15 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~25}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_type (_internal ~std_logic_vector{0{4~to~19}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 19))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(7)(2)(3)(6)(4))(_sensitivity(0)(1))(_read(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555934825251 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555934825250 2019.04.22 15:07:05)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sensitivity(1)(0))(_read(6)(4(t_0_3))(2(t_0_6))(3(t_0_15))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555934825298 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555934825297 2019.04.22 15:07:05)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1556          1555934825329 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555934825328 2019.04.22 15:07:05)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712166)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in (_string \"0011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in (_string \"0100101011000101"\)))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1593          1555934825376 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555934825375 2019.04.22 15:07:05)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712213)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555934825438 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555934825437 2019.04.22 15:07:05)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555934825532 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555934825531 2019.04.22 15:07:05)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000044 55 3020          1555935946664 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555935946663 2019.04.22 15:25:46)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sensitivity(0)(1))(_read(2(t_0_6))(6)(3(t_0_15))(4(t_0_3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555936058376 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555936058375 2019.04.22 15:27:38)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sensitivity(0)(1))(_read(2(t_0_6))(6)(3(t_0_15))(4(t_0_3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000042 55 3349          1555936539589 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555936539588 2019.04.22 15:35:39)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 29 (_component generator )
    (_port
      ((start)(start))
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation c2 0 30 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555936539636 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555936539635 2019.04.22 15:35:39)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(2)(6)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(2)(7)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(2)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000044 55 1293          1555936539698 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555936539697 2019.04.22 15:35:39)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2592          1555936539760 arh
(_unit VHDL (pachetprimire 0 4 (arh 0 14 ))
  (_version v33)
  (_time 1555936539759 2019.04.22 15:35:39)
  (_source (\./../src/pachet_primire.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712041)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 15 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~25}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_type (_internal ~std_logic_vector{0{4~to~19}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 19))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2)(4)(6)(3)(7))(_sensitivity(0)(1))(_read(5)(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555936539807 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555936539806 2019.04.22 15:35:39)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sensitivity(1)(0))(_read(4(t_0_3))(3(t_0_15))(2(t_0_6))(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555936539854 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555936539853 2019.04.22 15:35:39)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1496          1555936539963 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555936539962 2019.04.22 15:35:39)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1593          1555936540026 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555936540025 2019.04.22 15:35:40)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712213)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555936540104 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555936540103 2019.04.22 15:35:40)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555936540166 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555936540165 2019.04.22 15:35:40)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 3548          1555936584704 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555936584703 2019.04.22 15:36:24)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 29 (_component generator )
    (_port
      ((start)(start))
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
      (_port
        ((start)(start))
        ((gen1)(_open))
        ((gen2)(_open))
        ((reset)(reset))
        ((mode)(mode))
        ((clk)(clk))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c2 0 30 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555936584751 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555936584750 2019.04.22 15:36:24)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(6)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 7147          1555936584829 a
(_unit VHDL (generator 0 4 (a 0 14 ))
  (_version v33)
  (_time 1555936584828 2019.04.22 15:36:24)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539652)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 47 (_entity (_in (_string \"010101"\)))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 16 (_entity (_in ))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~134 0 17 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~136 0 19 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~138 0 33 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 33 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 38 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~1310 0 39 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1312 0 40 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 59 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 60 (_component codstart )
    (_port
      ((start)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 61 (_component mux32_16 )
    (_port
      ((gen1)(gen1))
      ((gen2)(gen2))
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
    )
  )
  (_instantiation c4 0 62 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 68 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 6 (_entity (_in (_string \"1011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 7 (_entity (_in (_string \"1100101011000101"\)))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1316 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1318 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1320 0 54 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 55 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1320 0 56 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(12(0)))(_sensitivity(4(1))(4(0))(10(0))))))
      (line__65(_architecture 1 0 65 (_assignment (_simple)(_target(12(1)))(_sensitivity(4(1))(4(0))(10(1))))))
      (line__66(_architecture 2 0 66 (_assignment (_simple)(_target(12(2)))(_sensitivity(4(1))(4(0))(10(2))))))
      (line__67(_architecture 3 0 67 (_assignment (_simple)(_target(12(3)))(_sensitivity(4(1))(4(0))(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 4 -1
  )
)
I 000044 55 1293          1555936584891 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555936584890 2019.04.22 15:36:24)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2592          1555936584938 arh
(_unit VHDL (pachetprimire 0 4 (arh 0 14 ))
  (_version v33)
  (_time 1555936584937 2019.04.22 15:36:24)
  (_source (\./../src/pachet_primire.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712041)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 15 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~25}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_type (_internal ~std_logic_vector{0{4~to~19}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 19))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2)(4)(6)(3)(7))(_sensitivity(0)(1))(_read(5)(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555936584999 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555936584999 2019.04.22 15:36:24)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sensitivity(1)(0))(_read(3(t_0_15))(2(t_0_6))(6)(4(t_0_3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555936585078 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555936585077 2019.04.22 15:36:25)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1496          1555936585156 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555936585155 2019.04.22 15:36:25)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1593          1555936585203 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555936585202 2019.04.22 15:36:25)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712213)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555936585250 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555936585249 2019.04.22 15:36:25)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555936585328 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555936585327 2019.04.22 15:36:25)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 3548          1555936663172 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555936663171 2019.04.22 15:37:43)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 29 (_component generator )
    (_port
      ((start)(start))
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
      (_port
        ((start)(start))
        ((gen1)(_open))
        ((gen2)(_open))
        ((reset)(reset))
        ((mode)(mode))
        ((clk)(clk))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c2 0 30 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555936663235 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555936663234 2019.04.22 15:37:43)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(6)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000044 55 1293          1555936663313 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555936663312 2019.04.22 15:37:43)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2592          1555936663359 arh
(_unit VHDL (pachetprimire 0 4 (arh 0 14 ))
  (_version v33)
  (_time 1555936663358 2019.04.22 15:37:43)
  (_source (\./../src/pachet_primire.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712041)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 15 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~25}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_type (_internal ~std_logic_vector{0{4~to~19}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 19))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(7)(2)(3)(6)(4))(_sensitivity(1)(0))(_read(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555936663406 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555936663405 2019.04.22 15:37:43)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sensitivity(0)(1))(_read(4(t_0_3))(6)(2(t_0_6))(3(t_0_15))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555936663453 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555936663452 2019.04.22 15:37:43)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1496          1555936663531 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555936663530 2019.04.22 15:37:43)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1573          1555936663593 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555936663592 2019.04.22 15:37:43)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936663579)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555936663656 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555936663655 2019.04.22 15:37:43)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555936663765 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555936663764 2019.04.22 15:37:43)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 3577          1555936687898 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555936687897 2019.04.22 15:38:07)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 29 (_component generator )
    (_port
      ((start)(start))
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
      (_port
        ((start)(start))
        ((codstart)(_open))
        ((gen1)(_open))
        ((gen2)(_open))
        ((reset)(reset))
        ((mode)(mode))
        ((clk)(clk))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c2 0 30 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555936687945 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555936687944 2019.04.22 15:38:07)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(6)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 7376          1555936688039 a
(_unit VHDL (generator 0 4 (a 0 15 ))
  (_version v33)
  (_time 1555936688038 2019.04.22 15:38:08)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936687977)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 24 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 48 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1314 0 49 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 17 (_entity (_in ))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~134 0 18 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~136 0 20 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~138 0 34 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 34 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 39 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~1310 0 40 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1312 0 41 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 60 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 61 (_component codstart )
    (_port
      ((start)(s1))
      ((intrare)(codst))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 62 (_component mux32_16 )
    (_port
      ((gen1)(gen1))
      ((gen2)(gen2))
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
    )
  )
  (_instantiation c4 0 63 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 69 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal codst ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in (_string \"1011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 8 (_entity (_in (_string \"1100101011000101"\)))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1316 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1318 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1318 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1320 0 55 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1320 0 55 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 56 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1320 0 57 (_architecture (_uni ))))
    (_process
      (line__65(_architecture 0 0 65 (_assignment (_simple)(_target(13(0)))(_sensitivity(5(1))(5(0))(11(0))))))
      (line__66(_architecture 1 0 66 (_assignment (_simple)(_target(13(1)))(_sensitivity(5(1))(5(0))(11(1))))))
      (line__67(_architecture 2 0 67 (_assignment (_simple)(_target(13(2)))(_sensitivity(5(1))(5(0))(11(2))))))
      (line__68(_architecture 3 0 68 (_assignment (_simple)(_target(13(3)))(_sensitivity(5(1))(5(0))(11(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 4 -1
  )
)
I 000044 55 1293          1555936688117 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555936688116 2019.04.22 15:38:08)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2592          1555936688163 arh
(_unit VHDL (pachetprimire 0 4 (arh 0 14 ))
  (_version v33)
  (_time 1555936688162 2019.04.22 15:38:08)
  (_source (\./../src/pachet_primire.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712041)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 15 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~25}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_type (_internal ~std_logic_vector{0{4~to~19}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 19))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(7)(3)(2)(4)(6))(_sensitivity(0)(1))(_read(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555936688241 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555936688240 2019.04.22 15:38:08)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sensitivity(1)(0))(_read(6)(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555936688304 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555936688303 2019.04.22 15:38:08)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1496          1555936688366 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555936688365 2019.04.22 15:38:08)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1573          1555936688413 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555936688412 2019.04.22 15:38:08)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936663579)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555936688460 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555936688459 2019.04.22 15:38:08)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555936688507 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555936688506 2019.04.22 15:38:08)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 3574          1555936735322 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555936735321 2019.04.22 15:38:55)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 29 (_component generator )
    (_port
      ((start)(start))
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
      (_port
        ((start)(start))
        ((codst)(_open))
        ((gen1)(_open))
        ((gen2)(_open))
        ((reset)(reset))
        ((mode)(mode))
        ((clk)(clk))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c2 0 30 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555936735353 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555936735352 2019.04.22 15:38:55)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(6)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 7031          1555936735400 a
(_unit VHDL (generator 0 4 (a 0 15 ))
  (_version v33)
  (_time 1555936735399 2019.04.22 15:38:55)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936687977)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 24 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 48 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1314 0 49 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 17 (_entity (_in ))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~134 0 18 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~136 0 20 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~138 0 34 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 34 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 39 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~1310 0 40 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1312 0 41 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 60 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 61 (_component codstart )
    (_port
      ((start)(s1))
      ((intrare)(codst))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 62 (_component mux32_16 )
    (_port
      ((gen1)(gen1))
      ((gen2)(gen2))
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
    )
  )
  (_instantiation c4 0 63 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 66 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal codst ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in (_string \"1011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 8 (_entity (_in (_string \"1100101011000101"\)))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1316 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1318 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1318 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1320 0 55 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1320 0 55 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 56 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1320 0 57 (_architecture (_uni ))))
    (_process
      (line__65(_architecture 0 0 65 (_assignment (_simple)(_target(13))(_sensitivity(5(1))(5(0))(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000044 55 1293          1555936735447 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555936735446 2019.04.22 15:38:55)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2592          1555936735509 arh
(_unit VHDL (pachetprimire 0 4 (arh 0 14 ))
  (_version v33)
  (_time 1555936735508 2019.04.22 15:38:55)
  (_source (\./../src/pachet_primire.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712041)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 15 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~25}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_type (_internal ~std_logic_vector{0{4~to~19}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 19))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(2)(4)(6)(7))(_sensitivity(0)(1))(_read(5)(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555936735572 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555936735571 2019.04.22 15:38:55)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sensitivity(1)(0))(_read(4(t_0_3))(6)(2(t_0_6))(3(t_0_15))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555936735619 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555936735618 2019.04.22 15:38:55)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1496          1555936735681 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555936735680 2019.04.22 15:38:55)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1573          1555936735743 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555936735742 2019.04.22 15:38:55)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936663579)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555936735821 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555936735820 2019.04.22 15:38:55)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555936736009 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555936736008 2019.04.22 15:38:56)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 4949          1555937303988 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555937303987 2019.04.22 15:48:23)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(6)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 6943          1555937304035 a
(_unit VHDL (generator 0 4 (a 0 14 ))
  (_version v33)
  (_time 1555937304034 2019.04.22 15:48:24)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555937304020)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 16 (_entity (_in ))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~134 0 17 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~136 0 19 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~138 0 33 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 33 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 38 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~1310 0 39 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1312 0 40 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 59 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 60 (_component codstart )
    (_port
      ((start)(s1))
      ((intrare)(codst))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 61 (_component mux32_16 )
    (_port
      ((gen1)(gen1))
      ((gen2)(gen2))
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
    )
  )
  (_instantiation c4 0 62 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 65 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal codst ~std_logic_vector{0~to~5}~12 0 5 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 6 (_entity (_in (_string \"1011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 7 (_entity (_in (_string \"1100101011000101"\)))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1316 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1318 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1320 0 54 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 55 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1320 0 56 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(12))(_sensitivity(10)(4(1))(4(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000044 55 1293          1555937304082 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555937304081 2019.04.22 15:48:24)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2592          1555937304113 arh
(_unit VHDL (pachetprimire 0 4 (arh 0 14 ))
  (_version v33)
  (_time 1555937304112 2019.04.22 15:48:24)
  (_source (\./../src/pachet_primire.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712041)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 15 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~25}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_type (_internal ~std_logic_vector{0{4~to~19}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 19))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2)(4)(6)(3)(7))(_sensitivity(0)(1))(_read(5)(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555937304160 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555937304159 2019.04.22 15:48:24)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sensitivity(0)(1))(_read(6)(3(t_0_15))(2(t_0_6))(4(t_0_3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555937304222 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555937304221 2019.04.22 15:48:24)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1496          1555937304300 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555937304299 2019.04.22 15:48:24)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1573          1555937304347 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555937304346 2019.04.22 15:48:24)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936663579)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555937304393 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555937304393 2019.04.22 15:48:24)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555937304456 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555937304455 2019.04.22 15:48:24)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 3433          1555937333487 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555937333487 2019.04.22 15:48:53)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 28 (_component generator )
    (_port
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
      (_port
        ((codst)(_open))
        ((gen1)(_open))
        ((gen2)(_open))
        ((reset)(reset))
        ((mode)(mode))
        ((clk)(clk))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c2 0 29 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555937333519 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555937333518 2019.04.22 15:48:53)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(6)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 6943          1555937333550 a
(_unit VHDL (generator 0 4 (a 0 14 ))
  (_version v33)
  (_time 1555937333549 2019.04.22 15:48:53)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555937304020)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 16 (_entity (_in ))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~134 0 17 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~136 0 19 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~138 0 33 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 33 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 38 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~1310 0 39 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1312 0 40 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 59 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 60 (_component codstart )
    (_port
      ((start)(s1))
      ((intrare)(codst))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 61 (_component mux32_16 )
    (_port
      ((gen1)(gen1))
      ((gen2)(gen2))
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
    )
  )
  (_instantiation c4 0 62 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 65 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal codst ~std_logic_vector{0~to~5}~12 0 5 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 6 (_entity (_in (_string \"1011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 7 (_entity (_in (_string \"1100101011000101"\)))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1316 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1318 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1320 0 54 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 55 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1320 0 56 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(12))(_sensitivity(10)(4(1))(4(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000044 55 1293          1555937333581 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555937333580 2019.04.22 15:48:53)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2592          1555937333628 arh
(_unit VHDL (pachetprimire 0 4 (arh 0 14 ))
  (_version v33)
  (_time 1555937333627 2019.04.22 15:48:53)
  (_source (\./../src/pachet_primire.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712041)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 15 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~25}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_type (_internal ~std_logic_vector{0{4~to~19}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 19))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(7)(3)(2)(4)(6))(_sensitivity(0)(1))(_read(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555937333675 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555937333674 2019.04.22 15:48:53)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sensitivity(1)(0))(_read(4(t_0_3))(6)(2(t_0_6))(3(t_0_15))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555937333737 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555937333736 2019.04.22 15:48:53)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1496          1555937333800 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555937333799 2019.04.22 15:48:53)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1573          1555937333847 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555937333846 2019.04.22 15:48:53)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936663579)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555937334003 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555937334002 2019.04.22 15:48:54)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555937334112 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555937334111 2019.04.22 15:48:54)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 3433          1555937350991 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555937350990 2019.04.22 15:49:10)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 28 (_component generator )
    (_port
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
      (_port
        ((codst)(_open))
        ((gen1)(_open))
        ((gen2)(_open))
        ((reset)(reset))
        ((mode)(mode))
        ((clk)(clk))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c2 0 29 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555937351085 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555937351084 2019.04.22 15:49:11)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(6)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 6943          1555937351178 a
(_unit VHDL (generator 0 4 (a 0 14 ))
  (_version v33)
  (_time 1555937351177 2019.04.22 15:49:11)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555937304020)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 16 (_entity (_in ))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~134 0 17 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~136 0 19 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~138 0 33 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 33 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 38 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~1310 0 39 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1312 0 40 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 59 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 60 (_component codstart )
    (_port
      ((start)(s1))
      ((intrare)(codst))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 61 (_component mux32_16 )
    (_port
      ((gen1)(gen1))
      ((gen2)(gen2))
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
    )
  )
  (_instantiation c4 0 62 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 65 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal codst ~std_logic_vector{0~to~5}~12 0 5 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 6 (_entity (_in (_string \"1011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 7 (_entity (_in (_string \"1100101011000101"\)))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1316 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1318 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1320 0 54 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 55 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1320 0 56 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(12))(_sensitivity(10)(4(1))(4(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000044 55 1293          1555937351241 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555937351240 2019.04.22 15:49:11)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2592          1555937351319 arh
(_unit VHDL (pachetprimire 0 4 (arh 0 14 ))
  (_version v33)
  (_time 1555937351318 2019.04.22 15:49:11)
  (_source (\./../src/pachet_primire.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712041)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 15 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~25}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_type (_internal ~std_logic_vector{0{4~to~19}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 19))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(7)(3)(2)(4)(6))(_sensitivity(0)(1))(_read(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555937351380 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555937351380 2019.04.22 15:49:11)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sensitivity(1)(0))(_read(4(t_0_3))(6)(2(t_0_6))(3(t_0_15))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555937351428 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555937351427 2019.04.22 15:49:11)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1496          1555937351475 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555937351474 2019.04.22 15:49:11)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1573          1555937351521 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555937351520 2019.04.22 15:49:11)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936663579)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555937351553 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555937351552 2019.04.22 15:49:11)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555937351615 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555937351614 2019.04.22 15:49:11)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 6943          1555938111001 a
(_unit VHDL (generator 0 4 (a 0 14 ))
  (_version v33)
  (_time 1555938111000 2019.04.22 16:01:51)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555937304020)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 16 (_entity (_in ))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~134 0 17 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~136 0 19 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~138 0 33 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 33 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 38 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~1310 0 39 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1312 0 40 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 59 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 60 (_component codstart )
    (_port
      ((start)(s1))
      ((intrare)(codst))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 61 (_component mux32_16 )
    (_port
      ((gen1)(gen1))
      ((gen2)(gen2))
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
    )
  )
  (_instantiation c4 0 62 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 65 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal codst ~std_logic_vector{0~to~5}~12 0 5 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 6 (_entity (_in (_string \"1011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 7 (_entity (_in (_string \"1100101011000101"\)))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1316 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1318 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1320 0 54 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 55 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1320 0 56 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(12))(_sensitivity(10)(4(1))(4(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 3433          1555938112670 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555938112669 2019.04.22 16:01:52)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 28 (_component generator )
    (_port
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
      (_port
        ((codst)(_open))
        ((gen1)(_open))
        ((gen2)(_open))
        ((reset)(reset))
        ((mode)(mode))
        ((clk)(clk))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c2 0 29 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555938112748 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555938112747 2019.04.22 16:01:52)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(6)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 6943          1555938112795 a
(_unit VHDL (generator 0 4 (a 0 14 ))
  (_version v33)
  (_time 1555938112794 2019.04.22 16:01:52)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555937304020)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 16 (_entity (_in ))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~134 0 17 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~136 0 19 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~138 0 33 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 33 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 38 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~1310 0 39 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1312 0 40 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 59 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 60 (_component codstart )
    (_port
      ((start)(s1))
      ((intrare)(codst))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 61 (_component mux32_16 )
    (_port
      ((gen1)(gen1))
      ((gen2)(gen2))
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
    )
  )
  (_instantiation c4 0 62 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 65 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal codst ~std_logic_vector{0~to~5}~12 0 5 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 6 (_entity (_in (_string \"1011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 7 (_entity (_in (_string \"1100101011000101"\)))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1316 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1318 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1320 0 54 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 55 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1320 0 56 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(12))(_sensitivity(10)(4(1))(4(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000044 55 1293          1555938112857 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555938112856 2019.04.22 16:01:52)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555938112919 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555938112918 2019.04.22 16:01:52)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sensitivity(1)(0))(_read(6)(2(t_0_6))(4(t_0_3))(3(t_0_15))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555938112996 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555938112996 2019.04.22 16:01:52)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1496          1555938113060 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555938113074 2019.04.22 16:01:53)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1573          1555938113200 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555938113199 2019.04.22 16:01:53)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936663579)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555938113247 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555938113246 2019.04.22 16:01:53)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555938113341 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555938113340 2019.04.22 16:01:53)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 3433          1555938130158 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555938130157 2019.04.22 16:02:10)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 28 (_component generator )
    (_port
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
      (_port
        ((codst)(_open))
        ((gen1)(_open))
        ((gen2)(_open))
        ((reset)(reset))
        ((mode)(mode))
        ((clk)(clk))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c2 0 29 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555938130204 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555938130203 2019.04.22 16:02:10)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(6)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 6943          1555938130251 a
(_unit VHDL (generator 0 4 (a 0 14 ))
  (_version v33)
  (_time 1555938130250 2019.04.22 16:02:10)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555937304020)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 16 (_entity (_in ))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~134 0 17 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~136 0 19 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~138 0 33 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 33 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 38 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~1310 0 39 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1312 0 40 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 59 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 60 (_component codstart )
    (_port
      ((start)(s1))
      ((intrare)(codst))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 61 (_component mux32_16 )
    (_port
      ((gen1)(gen1))
      ((gen2)(gen2))
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
    )
  )
  (_instantiation c4 0 62 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 65 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal codst ~std_logic_vector{0~to~5}~12 0 5 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 6 (_entity (_in (_string \"1011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 7 (_entity (_in (_string \"1100101011000101"\)))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1316 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1318 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1320 0 54 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 55 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1320 0 56 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(12))(_sensitivity(4(1))(4(0))(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000044 55 1293          1555938130298 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555938130297 2019.04.22 16:02:10)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2674          1555938130345 arh
(_unit VHDL (pachetprimire 0 4 (arh 0 14 ))
  (_version v33)
  (_time 1555938130344 2019.04.22 16:02:10)
  (_source (\./../src/pachet_primire.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712041)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 15 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_variable (_internal j ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~25}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_type (_internal ~std_logic_vector{0{4~to~19}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 19))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(2)(4)(6)(7))(_sensitivity(0)(1))(_read(5)(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555938130376 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555938130375 2019.04.22 16:02:10)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sensitivity(1)(0))(_read(2(t_0_6))(3(t_0_15))(6)(4(t_0_3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555938130423 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555938130422 2019.04.22 16:02:10)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1496          1555938130470 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555938130469 2019.04.22 16:02:10)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1573          1555938130501 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555938130500 2019.04.22 16:02:10)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936663579)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555938130548 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555938130547 2019.04.22 16:02:10)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555938130594 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555938130593 2019.04.22 16:02:10)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 3433          1555938145336 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555938145335 2019.04.22 16:02:25)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 28 (_component generator )
    (_port
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
      (_port
        ((codst)(_open))
        ((gen1)(_open))
        ((gen2)(_open))
        ((reset)(reset))
        ((mode)(mode))
        ((clk)(clk))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c2 0 29 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555938145413 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555938145413 2019.04.22 16:02:25)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(6)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 6943          1555938145446 a
(_unit VHDL (generator 0 4 (a 0 14 ))
  (_version v33)
  (_time 1555938145445 2019.04.22 16:02:25)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555937304020)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 16 (_entity (_in ))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~134 0 17 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~136 0 19 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~138 0 33 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 33 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 38 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~1310 0 39 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1312 0 40 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 59 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 60 (_component codstart )
    (_port
      ((start)(s1))
      ((intrare)(codst))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 61 (_component mux32_16 )
    (_port
      ((gen1)(gen1))
      ((gen2)(gen2))
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
    )
  )
  (_instantiation c4 0 62 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 65 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal codst ~std_logic_vector{0~to~5}~12 0 5 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 6 (_entity (_in (_string \"1011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 7 (_entity (_in (_string \"1100101011000101"\)))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1316 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1318 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1320 0 54 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 55 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1320 0 56 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(12))(_sensitivity(10)(4(1))(4(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000044 55 1293          1555938145492 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555938145491 2019.04.22 16:02:25)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2674          1555938145539 arh
(_unit VHDL (pachetprimire 0 4 (arh 0 14 ))
  (_version v33)
  (_time 1555938145538 2019.04.22 16:02:25)
  (_source (\./../src/pachet_primire.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712041)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 15 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_variable (_internal j ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~25}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_type (_internal ~std_logic_vector{0{4~to~19}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 19))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(7)(3)(2)(4)(6))(_sensitivity(0)(1))(_read(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555938145570 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555938145569 2019.04.22 16:02:25)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sensitivity(1)(0))(_read(4(t_0_3))(2(t_0_6))(3(t_0_15))(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555938145633 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555938145632 2019.04.22 16:02:25)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1496          1555938145695 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555938145694 2019.04.22 16:02:25)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1573          1555938145773 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555938145772 2019.04.22 16:02:25)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936663579)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555938145836 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555938145835 2019.04.22 16:02:25)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555938145992 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555938145991 2019.04.22 16:02:25)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 3433          1555938646583 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555938646583 2019.04.22 16:10:46)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 28 (_component generator )
    (_port
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
      (_port
        ((codst)(_open))
        ((gen1)(_open))
        ((gen2)(_open))
        ((reset)(reset))
        ((mode)(mode))
        ((clk)(clk))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c2 0 29 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555938646615 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555938646614 2019.04.22 16:10:46)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(6)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 6943          1555938646662 a
(_unit VHDL (generator 0 4 (a 0 14 ))
  (_version v33)
  (_time 1555938646661 2019.04.22 16:10:46)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555937304020)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 16 (_entity (_in ))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~134 0 17 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~136 0 19 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~138 0 33 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 33 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 38 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~1310 0 39 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1312 0 40 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 59 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 60 (_component codstart )
    (_port
      ((start)(s1))
      ((intrare)(codst))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 61 (_component mux32_16 )
    (_port
      ((gen1)(gen1))
      ((gen2)(gen2))
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
    )
  )
  (_instantiation c4 0 62 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 65 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal codst ~std_logic_vector{0~to~5}~12 0 5 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 6 (_entity (_in (_string \"1011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 7 (_entity (_in (_string \"1100101011000101"\)))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1316 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1318 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1320 0 54 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 55 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1320 0 56 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(12))(_sensitivity(10)(4(1))(4(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000044 55 1293          1555938646693 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555938646692 2019.04.22 16:10:46)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555938646771 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555938646770 2019.04.22 16:10:46)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sensitivity(1)(0))(_read(6)(2(t_0_6))(4(t_0_3))(3(t_0_15))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555938646864 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555938646863 2019.04.22 16:10:46)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1496          1555938646911 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555938646910 2019.04.22 16:10:46)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1573          1555938646974 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555938646973 2019.04.22 16:10:46)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936663579)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555938647036 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555938647035 2019.04.22 16:10:47)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555938647098 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555938647097 2019.04.22 16:10:47)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 3433          1555938655694 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555938655693 2019.04.22 16:10:55)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 28 (_component generator )
    (_port
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
      (_port
        ((codst)(_open))
        ((gen1)(_open))
        ((gen2)(_open))
        ((reset)(reset))
        ((mode)(mode))
        ((clk)(clk))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c2 0 29 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555938655756 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555938655755 2019.04.22 16:10:55)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(6)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 6943          1555938655834 a
(_unit VHDL (generator 0 4 (a 0 14 ))
  (_version v33)
  (_time 1555938655833 2019.04.22 16:10:55)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555937304020)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 16 (_entity (_in ))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~134 0 17 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~136 0 19 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~138 0 33 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 33 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 38 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~1310 0 39 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1312 0 40 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 59 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 60 (_component codstart )
    (_port
      ((start)(s1))
      ((intrare)(codst))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 61 (_component mux32_16 )
    (_port
      ((gen1)(gen1))
      ((gen2)(gen2))
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
    )
  )
  (_instantiation c4 0 62 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 65 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal codst ~std_logic_vector{0~to~5}~12 0 5 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 6 (_entity (_in (_string \"1011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 7 (_entity (_in (_string \"1100101011000101"\)))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1316 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1318 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1320 0 54 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 55 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1320 0 56 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(12))(_sensitivity(10)(4(1))(4(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000044 55 1293          1555938655944 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555938655943 2019.04.22 16:10:55)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555938656084 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555938656083 2019.04.22 16:10:56)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sensitivity(1)(0))(_read(6)(2(t_0_6))(4(t_0_3))(3(t_0_15))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555938656146 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555938656145 2019.04.22 16:10:56)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1496          1555938656193 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555938656192 2019.04.22 16:10:56)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1573          1555938656256 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555938656255 2019.04.22 16:10:56)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936663579)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555938656349 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555938656348 2019.04.22 16:10:56)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555938656474 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555938656473 2019.04.22 16:10:56)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 3433          1555938677347 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555938677346 2019.04.22 16:11:17)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 28 (_component generator )
    (_port
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
      (_port
        ((codst)(_open))
        ((gen1)(_open))
        ((gen2)(_open))
        ((reset)(reset))
        ((mode)(mode))
        ((clk)(clk))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c2 0 29 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555938677394 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555938677393 2019.04.22 16:11:17)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(6)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 6943          1555938677440 a
(_unit VHDL (generator 0 4 (a 0 14 ))
  (_version v33)
  (_time 1555938677439 2019.04.22 16:11:17)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555937304020)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 16 (_entity (_in ))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~134 0 17 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~136 0 19 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~138 0 33 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 33 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 38 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~1310 0 39 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1312 0 40 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 59 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 60 (_component codstart )
    (_port
      ((start)(s1))
      ((intrare)(codst))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 61 (_component mux32_16 )
    (_port
      ((gen1)(gen1))
      ((gen2)(gen2))
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
    )
  )
  (_instantiation c4 0 62 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 65 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal codst ~std_logic_vector{0~to~5}~12 0 5 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 6 (_entity (_in (_string \"1011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 7 (_entity (_in (_string \"1100101011000101"\)))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1316 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1318 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1320 0 54 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 55 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1320 0 56 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(12))(_sensitivity(10)(4(1))(4(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000044 55 1293          1555938677487 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555938677486 2019.04.22 16:11:17)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555938677550 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555938677549 2019.04.22 16:11:17)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sensitivity(1)(0))(_read(6)(2(t_0_6))(4(t_0_3))(3(t_0_15))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555938677643 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555938677642 2019.04.22 16:11:17)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1496          1555938677690 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555938677689 2019.04.22 16:11:17)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1573          1555938677784 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555938677783 2019.04.22 16:11:17)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936663579)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555938677815 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555938677814 2019.04.22 16:11:17)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555938678064 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555938678063 2019.04.22 16:11:18)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 3433          1555938761852 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555938761851 2019.04.22 16:12:41)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 28 (_component generator )
    (_port
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
      (_port
        ((codst)(_open))
        ((gen1)(_open))
        ((gen2)(_open))
        ((reset)(reset))
        ((mode)(mode))
        ((clk)(clk))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c2 0 29 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555938761899 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555938761898 2019.04.22 16:12:41)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(6)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 6943          1555938761946 a
(_unit VHDL (generator 0 4 (a 0 14 ))
  (_version v33)
  (_time 1555938761945 2019.04.22 16:12:41)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555937304020)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 16 (_entity (_in ))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~134 0 17 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~136 0 19 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~138 0 33 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 33 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 38 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~1310 0 39 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1312 0 40 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 59 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 60 (_component codstart )
    (_port
      ((start)(s1))
      ((intrare)(codst))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 61 (_component mux32_16 )
    (_port
      ((gen1)(gen1))
      ((gen2)(gen2))
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
    )
  )
  (_instantiation c4 0 62 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 65 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal codst ~std_logic_vector{0~to~5}~12 0 5 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 6 (_entity (_in (_string \"1011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 7 (_entity (_in (_string \"1100101011000101"\)))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1316 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1318 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1320 0 54 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 55 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1320 0 56 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(12))(_sensitivity(10)(4(1))(4(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000044 55 1293          1555938762024 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555938762023 2019.04.22 16:12:42)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2674          1555938762086 arh
(_unit VHDL (pachetprimire 0 4 (arh 0 14 ))
  (_version v33)
  (_time 1555938762085 2019.04.22 16:12:42)
  (_source (\./../src/pachet_primire.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712041)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 15 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_variable (_internal j ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~25}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_type (_internal ~std_logic_vector{0{4~to~19}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 19))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(7)(3)(2)(4)(6))(_sensitivity(0)(1))(_read(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555938762133 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555938762132 2019.04.22 16:12:42)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sensitivity(1)(0))(_read(4(t_0_3))(2(t_0_6))(3(t_0_15))(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555938762211 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555938762210 2019.04.22 16:12:42)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1496          1555938762289 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555938762288 2019.04.22 16:12:42)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1573          1555938762351 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555938762350 2019.04.22 16:12:42)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936663579)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555938762398 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555938762397 2019.04.22 16:12:42)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555938762461 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555938762460 2019.04.22 16:12:42)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 3433          1555938996872 a
(_unit VHDL (final 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555938996871 2019.04.22 16:16:36)
  (_source (\./../src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711619)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal mode ~std_logic_vector{0~to~1}~13 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (det
      (_object
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 28 (_component generator )
    (_port
      ((reset)(reset))
      ((mode)(mode))
      ((clk)(s1))
      ((iesire)(s2))
    )
    (_use (_entity . generator)
      (_port
        ((codst)(_open))
        ((gen1)(_open))
        ((gen2)(_open))
        ((reset)(reset))
        ((mode)(mode))
        ((clk)(clk))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation c2 0 29 (_component det )
    (_port
      ((intrare)(s2))
      ((clk)(s1))
      ((reset)(reset))
      ((SS)(SS))
      ((SM)(SM))
      ((SC)(SC))
    )
    (_use (_entity . det)
    )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000042 55 4949          1555938996969 a
(_unit VHDL (det 0 4 (a 0 10 ))
  (_version v33)
  (_time 1555938996968 2019.04.22 16:16:36)
  (_source (\./../src/detector.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934711790)
    (_use )
  )
  (_component
    (pachetprimire
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~13 0 14 (_entity (_out ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~13 0 15 (_entity (_out ))))
        (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ((i 2))))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~136 0 28 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~138 0 29 (_entity (_out ))))
      )
    )
    (verifsuma
      (_object
        (_port (_internal intrare1 ~std_logic_vector{0~to~3}~132 0 22 (_entity (_in ))))
        (_port (_internal intrare2 ~std_logic_vector{0~to~3}~134 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 36 (_component pachetprimire )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((bitstart)(s1))
      ((date)(s2))
      ((sumacontrol)(s3))
      ((intrare)(intrare))
      ((iesire)(s4))
    )
    (_use (_entity . pachetprimire)
    )
  )
  (_instantiation c2 0 37 (_component sumacontrol )
    (_port
      ((intrare)(s2))
      ((iesire)(s5))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c3 0 38 (_component verifsuma )
    (_port
      ((intrare1)(s5))
      ((intrare2)(s3))
      ((iesire)(s6))
    )
    (_use (_entity . verifsuma)
    )
  )
  (_object
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_port (_internal SC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s4 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal s6 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~15}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{0~to~3}~1312 0 34 (_architecture (_uni ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(6)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(4))(_sensitivity(7)(2)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 3 -1
  )
)
I 000042 55 6943          1555938997031 a
(_unit VHDL (generator 0 4 (a 0 14 ))
  (_version v33)
  (_time 1555938997030 2019.04.22 16:16:37)
  (_source (\./../src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555937304020)
    (_use )
  )
  (_component
    (muxmod
      (_object
        (_port (_internal sel ~std_logic_vector{0~to~1}~13 0 23 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (codstart
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal intrare ~std_logic_vector{0~to~5}~13 0 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_out ))))
      )
    )
    (mux32_16
      (_object
        (_port (_internal gen1 ~std_logic_vector{0~to~15}~13 0 16 (_entity (_in ))))
        (_port (_internal gen2 ~std_logic_vector{0~to~15}~134 0 17 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~15}~136 0 19 (_entity (_out ))))
      )
    )
    (sumacontrol
      (_object
        (_port (_internal intrare ~std_logic_vector{0~to~15}~138 0 33 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{0~to~3}~13 0 33 (_entity (_out ))))
      )
    )
    (pachet
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal codstart ~std_logic_vector{0~to~6}~13 0 38 (_entity (_in ))))
        (_port (_internal date ~std_logic_vector{0~to~15}~1310 0 39 (_entity (_in ))))
        (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~1312 0 40 (_entity (_in ))))
        (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 59 (_component muxmod )
    (_port
      ((sel)(mode))
      ((iesire)(s1))
    )
    (_use (_entity . muxmod)
    )
  )
  (_instantiation c2 0 60 (_component codstart )
    (_port
      ((start)(s1))
      ((intrare)(codst))
      ((iesire)(s2))
    )
    (_use (_entity . codstart)
    )
  )
  (_instantiation c3 0 61 (_component mux32_16 )
    (_port
      ((gen1)(gen1))
      ((gen2)(gen2))
      ((sel)(mode(1)))
      ((iesire)(s3))
    )
    (_use (_entity . mux32_16)
    )
  )
  (_instantiation c4 0 62 (_component sumacontrol )
    (_port
      ((intrare)(s3))
      ((iesire)(s4))
    )
    (_use (_entity . sumacontrol)
    )
  )
  (_instantiation c5 0 65 (_component pachet )
    (_port
      ((reset)(reset))
      ((clk)(clk))
      ((codstart)(s2))
      ((date)(s3))
      ((sumacontrol)(s6))
      ((iesire)(iesire))
    )
    (_use (_entity . pachet)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal codst ~std_logic_vector{0~to~5}~12 0 5 (_entity (_in (_string \"010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 6 (_entity (_in (_string \"1011100011010101"\)))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 7 (_entity (_in (_string \"1100101011000101"\)))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal mode ~std_logic_vector{0~to~1}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~136 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~15}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~15}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal s2 ~std_logic_vector{0~to~6}~1316 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal s3 ~std_logic_vector{0~to~15}~1318 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal s4 ~std_logic_vector{0~to~3}~1320 0 54 (_architecture (_uni ))))
    (_signal (_internal s5 ~extieee.std_logic_1164.std_logic 0 55 (_internal (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{0~to~3}~1320 0 56 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(12))(_sensitivity(10)(4(1))(4(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . a 1 -1
  )
)
I 000044 55 1293          1555938997109 arh
(_unit VHDL (verifsuma 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555938997108 2019.04.22 16:16:37)
  (_source (\./../src/verifsuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712009)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare1 ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal intrare2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2592          1555938997172 arh
(_unit VHDL (pachetprimire 0 4 (arh 0 14 ))
  (_version v33)
  (_time 1555938997171 2019.04.22 16:16:37)
  (_source (\./../src/pachet_primire.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712041)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal bitstart ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_port (_internal intrare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 15 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~25}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_type (_internal ~std_logic_vector{0{4~to~19}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 19))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(7)(3)(2)(4)(6))(_sensitivity(0)(1))(_read(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3020          1555938997219 arh
(_unit VHDL (pachet 0 4 (arh 0 13 ))
  (_version v33)
  (_time 1555938997218 2019.04.22 16:16:37)
  (_source (\./../src/pachet_date.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712088)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal codstart ~std_logic_vector{0~to~6}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal date ~std_logic_vector{0~to~15}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal sumacontrol ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_signal (_internal vect ~std_logic_vector{0~to~26}~13 0 14 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~131 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~22}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 22))))))
    (_type (_internal ~std_logic_vector{0{0~to~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0{23~to~26}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 23)(i 26))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{1~to~26}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 26))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sensitivity(1)(0))(_read(4(t_0_3))(2(t_0_6))(3(t_0_15))(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1233          1555938997280 arhsuma
(_unit VHDL (sumacontrol 0 4 (arhsuma 0 9 ))
  (_version v33)
  (_time 1555938997280 2019.04.22 16:16:37)
  (_source (\./../src/sumacontrol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712119)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal intrare ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal iesire ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhsuma 1 -1
  )
)
I 000044 55 1496          1555938997343 mux
(_unit VHDL (mux32_16 0 4 (mux 0 11 ))
  (_version v33)
  (_time 1555938997342 2019.04.22 16:16:37)
  (_source (\./../src/mux32_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936539871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen1 ~std_logic_vector{0~to~15}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal gen2 ~std_logic_vector{0~to~15}~122 0 6 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal iesire ~std_logic_vector{0~to~15}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux 1 -1
  )
)
I 000044 55 1573          1555938997406 arh
(_unit VHDL (codstart 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1555938997405 2019.04.22 16:16:37)
  (_source (\./../src/codstart.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555936663579)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal intrare ~std_logic_vector{0~to~5}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal iesire ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((iesire(0))(start)))(_target(2(0)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((iesire(t_1_6))(intrare)))(_target(2(t_1_6)))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 2 -1
  )
)
I 000049 55 1112          1555938997484 muxstart
(_unit VHDL (muxmod 0 4 (muxstart 0 9 ))
  (_version v33)
  (_time 1555938997483 2019.04.22 16:16:37)
  (_source (\./../src/mux_mod.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712259)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal sel ~std_logic_vector{0~to~1}~12 0 5 (_entity (_in ))))
    (_port (_internal iesire ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . muxstart 1 -1
  )
)
I 000048 55 1273          1555938997546 divizor
(_unit VHDL (divizor_de_frecventa 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1555938997545 2019.04.22 16:16:37)
  (_source (\./../src/divizor_frecv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1555934712322)
    (_use )
  )
  (_object
    (_port (_internal CLK_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_OUT ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal var_CLK ~std_logic_vector{0~to~26}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000042 55 2059          1556549125139 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556549125140 2019.04.29 17:45:25)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code f8faf7a8f9aff9eef8a8bba2affef1feadfef9feab)
	(_ent
		(_time 1556549125137)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_implicit)
			(_port
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_implicit)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 3181          1556549125154 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556549125155 2019.04.29 17:45:25)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 080a5d0e055e581e0e071d535d0e0c0e0d0f0c0e0c)
	(_ent
		(_time 1556549125152)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_implicit)
			(_port
				((reset)(reset))
				((clk)(clk))
				((bitstart)(bitstart))
				((date)(date))
				((sumacontrol)(sumacontrol))
				((intrare)(intrare))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_implicit)
			(_port
				((intrare)(intrare))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_implicit)
			(_port
				((intrare1)(intrare1))
				((intrare2)(intrare2))
				((iesire)(iesire))
			)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4422          1556549125164 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556549125165 2019.04.29 17:45:25)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 181a4e1f154f190e191e0a42481f1c1e4e1f1a1e1f)
	(_ent
		(_time 1556549125162)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_implicit)
			(_port
				((sel)(sel))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_implicit)
			(_port
				((start)(start))
				((intrare)(intrare))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_implicit)
			(_port
				((gen1)(gen1))
				((gen2)(gen2))
				((sel)(sel))
				((iesire)(iesire))
			)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_implicit)
			(_port
				((intrare)(intrare))
				((iesire)(iesire))
			)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_implicit)
			(_port
				((reset)(reset))
				((clk)(clk))
				((codstart)(codstart))
				((date)(date))
				((sumacontrol)(sumacontrol))
				((iesire)(iesire))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556549125176 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556549125177 2019.04.29 17:45:25)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 181b4f1f154e4e0e101d0e434a1f1d1e4c1e191f1e)
	(_ent
		(_time 1556549125174)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556549125186 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556549125187 2019.04.29 17:45:25)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 27247623217070312d22327c7220272025212e2173)
	(_ent
		(_time 1556549125184)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1288          1556549125197 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556549125198 2019.04.29 17:45:25)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 37346632316060213e67226c62303731363134313f)
	(_ent
		(_time 1556549125195)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556549125208 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556549125209 2019.04.29 17:45:25)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 37346533356037213730246d303162303330353161)
	(_ent
		(_time 1556549125206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556549125218 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556549125219 2019.04.29 17:45:25)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 4644434545101a554446541f414547454040124143)
	(_ent
		(_time 1556549125216)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556549125228 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556549125229 2019.04.29 17:45:25)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 56540455060106415505420c065154515250555000)
	(_ent
		(_time 1556549125226)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556549125237 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556549125238 2019.04.29 17:45:25)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 5654535455000a400351100c0350025153515e5002)
	(_ent
		(_time 1556549125235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556549125248 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556549125249 2019.04.29 17:45:25)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 66643366693034706e67273c616164633060626063)
	(_ent
		(_time 1556549125246)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2855          1556549125274 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556549125275 2019.04.29 17:45:25)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 8587d08b85d3d593838a90ded08381838082818381)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556549125283 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556549125284 2019.04.29 17:45:25)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 8587d38b85d28493848397dfd5828183d382878382)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2000          1556549125292 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556549125293 2019.04.29 17:45:25)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 9597c29a99c2948395c5d6cfc2939c93c0939493c6)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2000          1556879082708 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556879082709 2019.05.03 13:24:42)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code c2c5c797c995c3d4c292819895c4cbc497c4c3c491)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556879082753 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556879082754 2019.05.03 13:24:42)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code e2e5e5b1e5b4b2f4e4edf7b9b7e4e6e4e7e5e6e4e6)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556879082762 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556879082763 2019.05.03 13:24:42)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code f1f6f5a1f5a6f0e7f0f7e3aba1f6f5f7a7f6f3f7f6)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556879082773 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556879082774 2019.05.03 13:24:42)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 01070307055757170904175a530604075507000607)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556879082796 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556879082797 2019.05.03 13:24:42)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 11171516114646071b14044a441611161317181745)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556879082819 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556879082820 2019.05.03 13:24:42)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 30363435316767263a34256b653730363136333638)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556879082828 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556879082829 2019.05.03 13:24:42)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 30363734356730263037236a373665373437323666)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556879082837 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556879082838 2019.05.03 13:24:42)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 3f386f3b6c69632c3d3f2d66383c3e3c39396b383a)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556879082847 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556879082848 2019.05.03 13:24:42)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 3f38383a3f686f283c6c2b656f383d383b393c3969)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556879082857 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556879082858 2019.05.03 13:24:42)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 4f481f4c1c1913591a4809151a491b484a4847491b)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556879082877 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556879082878 2019.05.03 13:24:42)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 5f585f5c00090d49575e1e0558585d5a09595b595a)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 3974          1556879373438 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556879373439 2019.05.03 13:29:33)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 616f6561653660776067733b316665673766636766)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 1266          1556879376548 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556879376549 2019.05.03 13:29:36)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 8788d18981d0d0918d8392dcd2808781868184818f)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000042 55 2000          1556879462121 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556879462122 2019.05.03 13:31:02)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code d1838383d986d0c7d181928b86d7d8d784d7d0d782)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2000          1556879464066 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556879464067 2019.05.03 13:31:04)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 62316162693563746232213835646b643764636431)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556879464079 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556879464080 2019.05.03 13:31:04)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 7221737375242264747d6729277476747775767476)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556879464091 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556879464092 2019.05.03 13:31:04)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 81d2838f85d68097808793dbd1868587d786838786)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556879464100 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556879464101 2019.05.03 13:31:04)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 91c3929e95c7c787999487cac3969497c597909697)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556879464108 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556879464109 2019.05.03 13:31:04)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 91c3949e91c6c6879b9484cac496919693979897c5)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556879464119 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556879464120 2019.05.03 13:31:04)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code a1f3a4f6a1f6f6b7aba5b4faf4a6a1a7a0a7a2a7a9)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556879464128 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556879464129 2019.05.03 13:31:04)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code a1f3a7f7a5f6a1b7a1a6b2fba6a7f4a6a5a6a3a7f7)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556879464137 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556879464138 2019.05.03 13:31:04)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code b0e3e1e5b5e6eca3b2b0a2e9b7b3b1b3b6b6e4b7b5)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556879464145 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556879464146 2019.05.03 13:31:04)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code b0e3b6e4e6e7e0a7b3e3a4eae0b7b2b7b4b6b3b6e6)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556879464156 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556879464157 2019.05.03 13:31:04)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code c0939194c5969cd695c7869a95c694c7c5c7c8c694)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556879464165 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556879464166 2019.05.03 13:31:04)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code d083d182d98682c6d8d1918ad7d7d2d586d6d4d6d5)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556881887942 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556881887943 2019.05.03 14:11:27)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code a5f6a2f2a9f2a4b3a5f5e6fff2a3aca3f0a3a4a3f6)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556881887955 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556881887956 2019.05.03 14:11:27)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code b5e6b0e1b5e3e5a3b3baa0eee0b3b1b3b0b2b1b3b1)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556881887974 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556881887975 2019.05.03 14:11:27)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code d487d286d583d5c2d5d2c68e84d3d0d282d3d6d2d3)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556881887983 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556881887984 2019.05.03 14:11:27)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code d486d386d58282c2dcd1c28f86d3d1d280d2d5d3d2)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556881887994 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556881887995 2019.05.03 14:11:27)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code e4b6e5b7e1b3b3f2eee1f1bfb1e3e4e3e6e2ede2b0)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_3))(7(t_3_18))(7(26))(7(t_0_25))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556881888006 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556881888007 2019.05.03 14:11:28)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code f3a1f2a3f1a4a4e5f9f7e6a8a6f4f3f5f2f5f0f5fb)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556881888015 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556881888016 2019.05.03 14:11:28)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code f3a1f1a2f5a4f3e5f3f4e0a9f4f5a6f4f7f4f1f5a5)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556881888025 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556881888026 2019.05.03 14:11:28)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 0350550405555f100103115a040002000505570406)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556881888035 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556881888036 2019.05.03 14:11:28)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 134012144644430410400749431411141715101545)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556881888045 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556881888046 2019.05.03 14:11:28)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 1340451515454f05461455494615471416141b1547)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556881888065 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556881888066 2019.05.03 14:11:28)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 22712426297470342a236378252520277424262427)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556881897553 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556881897554 2019.05.03 14:11:37)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 3e383f3b62693f283e6e7d64693837386b383f386d)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556881897565 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556881897566 2019.05.03 14:11:37)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 3e383d3b6e686e2838312b656b383a383b393a383a)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556881897576 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556881897577 2019.05.03 14:11:37)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 4e484e4c1e194f584f485c141e494a4818494c4849)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556881897585 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556881897586 2019.05.03 14:11:37)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 5d5a5c5e0c0b0b4b55584b060f5a585b095b5c5a5b)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556881897594 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556881897595 2019.05.03 14:11:37)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 5d5a5a5e080a0a4b57584806085a5d5a5f5b545b09)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_3))(7(t_3_18))(7(26))(7(t_0_25))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556881897605 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556881897606 2019.05.03 14:11:37)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 6d6a6a6d383a3a7b67697836386a6d6b6c6b6e6b65)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556881897614 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556881897615 2019.05.03 14:11:37)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 7d7a797d2c2a7d6b7d7a6e277a7b287a797a7f7b2b)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556881897624 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556881897625 2019.05.03 14:11:37)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 7d7b2e7d2c2b216e7f7d6f247a7e7c7e7b7b297a78)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556881897632 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556881897633 2019.05.03 14:11:37)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 8c8a888289dbdc9b8fdf98d6dc8b8e8b888a8f8ada)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556881897644 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556881897645 2019.05.03 14:11:37)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 8c8adf83dadad09ad98bcad6d98ad88b898b848ad8)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556881897653 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556881897654 2019.05.03 14:11:37)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 9c9a9f93c6cace8a949dddc69b9b9e99ca9a989a99)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556882616879 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556882616880 2019.05.03 14:23:36)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 0f09080950580e190f5f4c55580906095a090e095c)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556882616891 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556882616892 2019.05.03 14:23:36)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 1e181b194e484e0818110b454b181a181b191a181a)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556882616900 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556882616901 2019.05.03 14:23:36)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 2e28282a7e792f382f283c747e292a2878292c2829)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556882616912 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556882616913 2019.05.03 14:23:36)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 3e39393b6e686828363b28656c393b386a383f3938)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556882616921 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556882616922 2019.05.03 14:23:36)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 3e393f3b6a696928343b2b656b393e393c3837386a)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_25))(7(t_0_3))(7(t_4_19))(7(26))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556882616930 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556882616931 2019.05.03 14:23:36)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 4d4a4c4f181a1a5b47495816184a4d4b4c4b4e4b45)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556882616941 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556882616942 2019.05.03 14:23:36)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 5d5a5f5f0c0a5d4b5d5a4e075a5b085a595a5f5b0b)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556882616952 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556882616953 2019.05.03 14:23:36)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 5d5b085f0c0b014e5f5d4f045a5e5c5e5b5b095a58)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556882616960 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556882616961 2019.05.03 14:23:36)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 6c6a6e6c693b3c7b6f3f78363c6b6e6b686a6f6a3a)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556882616969 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556882616970 2019.05.03 14:23:36)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 6c6a396d3a3a307a396b2a36396a386b696b646a38)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556882616982 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556882616983 2019.05.03 14:23:36)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 7c7a797d262a2e6a747d3d267b7b7e792a7a787a79)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556882920419 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556882920420 2019.05.03 14:28:40)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code ca9dce9f929dcbdcca9a89909dccc3cc9fcccbcc99)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556882920431 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556882920432 2019.05.03 14:28:40)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code d98edf8bd58f89cfdfd6cc828cdfdddfdcdedddfdd)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556882920441 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556882920442 2019.05.03 14:28:40)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code e9beecbae5bee8ffe8effbb3b9eeedefbfeeebefee)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556882920453 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556882920454 2019.05.03 14:28:40)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code e9bfedbae5bfbfffe1ecffb2bbeeecefbdefe8eeef)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556882920462 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556882920463 2019.05.03 14:28:40)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code f8aefaa8f1afafeef2f7eda3adfff8fffafef1feac)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_25))(7(t_0_3))(7(t_4_19))(7(26))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556882920472 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556882920473 2019.05.03 14:28:40)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code f8aefaa8f1afafeef2fceda3adfff8fef9fefbfef0)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556882920484 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556882920485 2019.05.03 14:28:40)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 085e080f055f081e080f1b520f0e5d0f0c0f0a0e5e)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556882920493 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556882920494 2019.05.03 14:28:40)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 184f4f1e154e440b1a180a411f1b191b1e1e4c1f1d)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556882920503 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556882920504 2019.05.03 14:28:40)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 184f181f464f480f1b4b0c42481f1a1f1c1e1b1e4e)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556882920515 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556882920516 2019.05.03 14:28:40)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 2770702225717b317220617d7221732022202f2173)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556882920526 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556882920527 2019.05.03 14:28:40)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 37603032396165213f36766d303035326131333132)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556882959225 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556882959226 2019.05.03 14:29:19)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 66633166693167706636253c31606f603360676035)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556882959238 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556882959239 2019.05.03 14:29:19)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 66633366653036706069733d336062606361626062)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556882959250 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556882959251 2019.05.03 14:29:19)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 76732077752177607770642c267172702071747071)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556882959260 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556882959261 2019.05.03 14:29:19)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 8581d28b85d3d3938d8093ded7828083d183848283)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556882959269 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556882959270 2019.05.03 14:29:19)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 8581d48b81d2d2938f8a90ded082858287838c83d1)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_25))(7(t_0_3))(7(t_4_19))(7(26))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556882959280 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556882959281 2019.05.03 14:29:19)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 9591c49a91c2c2839f9180cec0929593949396939d)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556882959291 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556882959292 2019.05.03 14:29:19)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code a5a1f7f3a5f2a5b3a5a2b6ffa2a3f0a2a1a2a7a3f3)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556882959300 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556882959301 2019.05.03 14:29:19)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code a5a0a0f3a5f3f9b6a7a5b7fca2a6a4a6a3a3f1a2a0)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556882959310 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556882959311 2019.05.03 14:29:19)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code b4b1e6e0e6e3e4a3b7e7a0eee4b3b6b3b0b2b7b2e2)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556882959321 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556882959322 2019.05.03 14:29:19)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code c4c1c190c59298d291c3829e91c290c3c1c3ccc290)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556882959331 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556882959332 2019.05.03 14:29:19)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code c4c19191c99296d2ccc5859ec3c3c6c192c2c0c2c1)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556883153668 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556883153669 2019.05.03 14:32:33)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code ece9ebbfb6bbedfaecbcafb6bbeae5eab9eaedeabf)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556883153680 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556883153681 2019.05.03 14:32:33)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code fbfefeabacadabedfdf4eea0aefdfffdfefcfffdff)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556883153692 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556883153693 2019.05.03 14:32:33)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code fbfefdabacacfaedfafde9a1abfcfffdadfcf9fdfc)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556883153702 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556883153703 2019.05.03 14:32:33)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 0b0f0f0d5c5d5d1d030e1d50590c0e0d5f0d0a0c0d)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556883153710 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556883153711 2019.05.03 14:32:33)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 1a1e181d4a4d4d0c10150f414f1d1a1d181c131c4e)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_25))(7(t_0_3))(7(t_4_19))(7(26))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556883153719 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556883153720 2019.05.03 14:32:33)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 1a1e181d4a4d4d0c101e0f414f1d1a1c1b1c191c12)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(6(t_23_26))(6(t_7_22))(6(t_0_6))(6)(5))(_sens(0)(1))(_read(6)(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556883153731 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556883153732 2019.05.03 14:32:33)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 2a2e2b2f7e7d2a3c2a2d39702d2c7f2d2e2d282c7c)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556883153740 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556883153741 2019.05.03 14:32:33)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 3a3f6c3e6e6c6629383a28633d393b393c3c6e3d3f)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556883153748 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556883153749 2019.05.03 14:32:33)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 3a3f3b3f3d6d6a2d39692e606a3d383d3e3c393c6c)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556883153759 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556883153760 2019.05.03 14:32:33)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 494c1f4a451f155f1c4e0f131c4f1d4e4c4e414f1d)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556883153769 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556883153770 2019.05.03 14:32:33)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 494c4f4b491f1b5f414808134e4e4b4c1f4f4d4f4c)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556883368143 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556883368144 2019.05.03 14:36:08)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code b0b1b1e4b9e7b1a6b0e0f3eae7b6b9b6e5b6b1b6e3)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556883368156 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556883368157 2019.05.03 14:36:08)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code c0c1c395c59690d6c6cfd59b95c6c4c6c5c7c4c6c4)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556883368166 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556883368167 2019.05.03 14:36:08)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code d0d1d082d587d1c6d1d6c28a80d7d4d686d7d2d6d7)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556883368179 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556883368180 2019.05.03 14:36:08)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code dfdfde8d8c8989c9d7dac9848dd8dad98bd9ded8d9)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556883368188 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556883368189 2019.05.03 14:36:08)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code dfdfd88d888888c9d5d0ca848ad8dfd8ddd9d6d98b)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_25))(7(t_0_3))(7(t_4_19))(7(26))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556883368220 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556883368221 2019.05.03 14:36:08)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code fefef9aeaaa9a9e8f4faeba5abf9fef8fff8fdf8f6)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556883368231 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556883368232 2019.05.03 14:36:08)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 0e0e05095e590e180e091d5409085b090a090c0858)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556883368242 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556883368243 2019.05.03 14:36:08)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 1e1f42184e48420d1c1e0c47191d1f1d18184a191b)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556883368252 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556883368253 2019.05.03 14:36:08)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 1e1f15191d494e091d4d0a444e191c191a181d1848)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556883368260 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556883368261 2019.05.03 14:36:08)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 2d2c71287c7b713b782a6b77782b792a282a252b79)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556883368270 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556883368271 2019.05.03 14:36:08)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 2d2c2129707b7f3b252c6c772a2a2f287b2b292b28)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556883515459 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556883515460 2019.05.03 14:38:35)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 30643135396731263060736a673639366536313663)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556883515475 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556883515476 2019.05.03 14:38:35)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 4014434245161056464f551b154644464547444644)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556883515496 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556883515497 2019.05.03 14:38:35)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 50045053550751465156420a005754560657525657)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556883515512 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556883515513 2019.05.03 14:38:35)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 5f0a5e5c0c090949575a49040d585a590b595e5859)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556883515525 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556883515526 2019.05.03 14:38:35)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 6f3a686f3838387965607a343a686f686d6966693b)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_25))(7(t_0_3))(7(t_4_19))(7(26))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556883515539 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556883515540 2019.05.03 14:38:35)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 7f2a787e28282869757b6a242a787f797e797c7977)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556883515549 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556883515550 2019.05.03 14:38:35)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 7f2a7b7f2c287f697f786c2578792a787b787d7929)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556883515561 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556883515562 2019.05.03 14:38:35)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 8edadd81ded8d29d8c8e9cd7898d8f8d8888da898b)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556883515574 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556883515575 2019.05.03 14:38:35)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 9eca9a919dc9ce899dcd8ac4ce999c999a989d98c8)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556883515582 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556883515583 2019.05.03 14:38:35)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 9ecacd90cec8c288cb99d8c4cb98ca999b999698ca)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556883515593 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556883515594 2019.05.03 14:38:35)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code adf9aefaf0fbffbba5acecf7aaaaafa8fbaba9aba8)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556883926827 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556883926828 2019.05.03 14:45:26)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 10404317194711061040534a471619164516111643)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556883926840 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556883926841 2019.05.03 14:45:26)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 1f4f4e184c494f0919100a444a191b191a181b191b)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556883926851 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556883926852 2019.05.03 14:45:26)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 2f7f7d2b7c782e392e293d757f282b2979282d2928)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556883926862 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556883926863 2019.05.03 14:45:26)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 2f7e7c2b7c797939272a39747d282a297b292e2829)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556883926871 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556883926872 2019.05.03 14:45:26)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 3f6e6a3a6868682935302a646a383f383d3936396b)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_25))(7(t_0_3))(7(t_4_19))(7(26))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556883926881 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556883926882 2019.05.03 14:45:26)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 4e1f1b4c1a191958444a5b151b494e484f484d4846)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556883926894 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556883926895 2019.05.03 14:45:26)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 4e1f184d1e194e584e495d1449481b494a494c4818)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556883926903 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556883926904 2019.05.03 14:45:26)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 5e0e5f5c0e08024d5c5e4c07595d5f5d58580a595b)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556883926912 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556883926913 2019.05.03 14:45:26)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 6e3e386e6d393e796d3d7a343e696c696a686d6838)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556883926923 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556883926924 2019.05.03 14:45:26)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 6e3e6f6f3e3832783b6928343b683a696b6966683a)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556883926933 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556883926934 2019.05.03 14:45:26)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 7d2d2c7c202b2f6b757c3c277a7a7f782b7b797b78)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556883933802 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556883933803 2019.05.03 14:45:33)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 585f575b590f594e58081b020f5e515e0d5e595e0b)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556883933819 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556883933820 2019.05.03 14:45:33)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 686f6568653e387e6e677d333d6e6c6e6d6f6c6e6c)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556883933829 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556883933830 2019.05.03 14:45:33)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 686f6668653f697e696e7a32386f6c6e3e6f6a6e6f)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556883933841 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556883933842 2019.05.03 14:45:33)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 77717876752121617f72612c257072712371767071)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556883933854 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556883933855 2019.05.03 14:45:33)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 87818e8981d0d0918d8892dcd280878085818e81d3)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_25))(7(t_0_3))(7(t_4_19))(7(26))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556883933865 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556883933866 2019.05.03 14:45:33)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 97919e9891c0c0819d9382ccc2909791969194919f)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556883933878 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556883933879 2019.05.03 14:45:33)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 97919d9995c09781979084cd9091c29093909591c1)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556883933890 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556883933891 2019.05.03 14:45:33)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code a6a1fbf0a5f0fab5a4a6b4ffa1a5a7a5a0a0f2a1a3)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556883933900 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556883933901 2019.05.03 14:45:33)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code b6b1bce2e6e1e6a1b5e5a2ece6b1b4b1b2b0b5b0e0)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556883933911 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556883933912 2019.05.03 14:45:33)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code c6c19b92c5909ad093c1809c93c092c1c3c1cec092)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556883933923 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556883933924 2019.05.03 14:45:33)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code c6c1cb93c99094d0cec7879cc1c1c4c390c0c2c0c3)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556884125831 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556884125832 2019.05.03 14:48:45)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 686e6968693f697e68382b323f6e616e3d6e696e3b)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556884125848 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556884125849 2019.05.03 14:48:45)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 77717476752127617178622c227173717270737173)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556884125858 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556884125859 2019.05.03 14:48:45)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 8781878985d08691868195ddd7808381d180858180)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556884125868 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556884125869 2019.05.03 14:48:45)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 9790969895c1c1819f9281ccc5909291c391969091)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556884125881 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556884125882 2019.05.03 14:48:45)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code a6a1a1f1a1f1f1b0acf1b3fdf3a1a6a1a4a0afa0f2)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_25))(7(t_0_3))(7(t_4_19))(7(26))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556884125891 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556884125892 2019.05.03 14:48:45)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code a6a1a1f1a1f1f1b0aca2b3fdf3a1a6a0a7a0a5a0ae)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556884125899 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556884125900 2019.05.03 14:48:45)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code b6b1b2e3b5e1b6a0b6b1a5ecb1b0e3b1b2b1b4b0e0)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556884125913 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556884125914 2019.05.03 14:48:45)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code c6c09592c5909ad5c4c6d49fc1c5c7c5c0c092c1c3)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556884125923 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556884125924 2019.05.03 14:48:45)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code c6c0c293969196d1c595d29c96c1c4c1c2c0c5c090)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556884125933 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556884125934 2019.05.03 14:48:45)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code d5d38686d58389c380d2938f80d381d2d0d2ddd381)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556884125948 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556884125949 2019.05.03 14:48:45)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code e5e3e6b6e9b3b7f3ede4a4bfe2e2e7e0b3e3e1e3e0)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556884131729 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556884131730 2019.05.03 14:48:51)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 7a7d297b222d7b6c7a2a39202d7c737c2f7c7b7c29)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556884131742 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556884131743 2019.05.03 14:48:51)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 8a8ddb84dedcda9c8c859fd1df8c8e8c8f8d8e8c8e)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556884131754 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556884131755 2019.05.03 14:48:51)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 8a8dd884dedd8b9c8b8c98d0da8d8e8cdc8d888c8d)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556884131764 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556884131765 2019.05.03 14:48:51)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 999fca9695cfcf8f919c8fc2cb9e9c9fcd9f989e9f)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556884131772 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556884131773 2019.05.03 14:48:51)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code a9affcfea1fefebfa3febcf2fcaea9aeabafa0affd)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_25))(7(t_0_3))(7(t_4_19))(7(26))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556884131785 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556884131786 2019.05.03 14:48:51)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code a9affcfea1fefebfa3adbcf2fcaea9afa8afaaafa1)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556884131794 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556884131795 2019.05.03 14:48:51)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code b9bfefecb5eeb9afb9beaae3bebfecbebdbebbbfef)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556884131803 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556884131804 2019.05.03 14:48:51)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code c8cfc99cc59e94dbcac8da91cfcbc9cbcece9ccfcd)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556884131814 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556884131815 2019.05.03 14:48:51)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code c8cf9e9d969f98dfcb9bdc9298cfcacfcccecbce9e)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556884131824 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556884131825 2019.05.03 14:48:51)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code d8dfd98bd58e84ce8ddf9e828dde8cdfdddfd0de8c)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556884131834 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556884131835 2019.05.03 14:48:51)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code e7e0b6b4e9b1b5f1efe6a6bde0e0e5e2b1e1e3e1e2)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556884393589 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556884393590 2019.05.03 14:53:13)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 5d5a0f5e000a5c4b5d0d1e070a5b545b085b5c5b0e)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556884393603 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556884393604 2019.05.03 14:53:13)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 6d6a3d6d3c3b3d7b6b627836386b696b686a696b69)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556884393616 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556884393617 2019.05.03 14:53:13)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 7d7a2e7c2c2a7c6b7c7b6f272d7a797b2b7a7f7b7a)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556884393631 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556884393632 2019.05.03 14:53:13)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 8c8ade82dadada9a84899ad7de8b898ad88a8d8b8a)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556884393641 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556884393642 2019.05.03 14:53:13)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 8c8ad882dedbdb9a868399d7d98b8c8b8e8a858ad8)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556884393652 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556884393653 2019.05.03 14:53:13)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 9c9ac893cecbcb8a969889c7c99b9c9a9d9a9f9a94)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556884393664 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556884393665 2019.05.03 14:53:13)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code acaafbfafafbacbaacabbff6abaaf9aba8abaeaafa)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556884393675 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556884393676 2019.05.03 14:53:13)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code acabacfafafaf0bfaeacbef5abafadafaaaaf8aba9)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556884393685 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556884393686 2019.05.03 14:53:13)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code bbbcecefbfecebacb8e8afe1ebbcb9bcbfbdb8bded)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556884393697 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556884393698 2019.05.03 14:53:13)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code cbcccb9f9c9d97dd9ecc8d919ecd9fccceccc3cd9f)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556884393707 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556884393708 2019.05.03 14:53:13)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code cbcc9b9e909d99ddc3ca8a91ccccc9ce9dcdcfcdce)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556884536932 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556884536933 2019.05.03 14:55:36)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 4d4f1f4f101a4c5b4d1d0e171a4b444b184b4c4b1e)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556884536946 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556884536947 2019.05.03 14:55:36)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 5d5f0d5e0c0b0d4b5b524806085b595b585a595b59)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556884536958 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556884536959 2019.05.03 14:55:36)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 5d5f0e5e0c0a5c4b5c5b4f070d5a595b0b5a5f5b5a)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556884536968 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556884536969 2019.05.03 14:55:36)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 6c6f3e6c3a3a3a7a64697a373e6b696a386a6d6b6a)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556884536978 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556884536979 2019.05.03 14:55:36)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 7c7f287d2e2b2b6a762b6927297b7c7b7e7a757a28)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_3))(7(t_4_19))(7(26))(7(t_0_25))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556884536991 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556884536992 2019.05.03 14:55:36)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 8c8fd882dedbdb9a868899d7d98b8c8a8d8a8f8a84)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556884537001 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556884537002 2019.05.03 14:55:36)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 8c8fdb83dadb8c9a8c8b9fd68b8ad98b888b8e8ada)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556884537010 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556884537011 2019.05.03 14:55:37)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 9b999b95cccdc788999b89c29c989a989d9dcf9c9e)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556884537023 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556884537024 2019.05.03 14:55:37)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code aba9fcfcaffcfbbca8f8bff1fbaca9acafada8adfd)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556884537032 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556884537033 2019.05.03 14:55:37)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code aba9abfdfcfdf7bdfeacedf1feadffacaeaca3adff)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556884537042 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556884537043 2019.05.03 14:55:37)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code bbb9ebefe0ede9adb3bafae1bcbcb9beedbdbfbdbe)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556884667978 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556884667979 2019.05.03 14:57:47)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 34366631396335223464776e63323d326132353267)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556884667991 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556884667992 2019.05.03 14:57:47)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 4446144645121452424b511f114240424143404240)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556884668002 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556884668003 2019.05.03 14:57:48)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 44461746451345524542561e144340421243464243)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556884668014 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556884668015 2019.05.03 14:57:48)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 53500150550505455b564508015456550755525455)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1556884668040 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556884668041 2019.05.03 14:57:48)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 73702772712424657977662826747375727570757b)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556884668050 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556884668051 2019.05.03 14:57:48)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 737024737524736573746029747526747774717525)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556884668059 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556884668060 2019.05.03 14:57:48)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 8280828d85d4de91808290db858183818484d68587)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556884668070 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556884668071 2019.05.03 14:57:48)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 9290c59dc6c5c28591c186c8c295909596949194c4)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556884668080 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556884668081 2019.05.03 14:57:48)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 9290929c95c4ce84c795d4c8c794c69597959a94c6)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556884668090 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556884668091 2019.05.03 14:57:48)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code a1a3f1f6a9f7f3b7a9a0e0fba6a6a3a4f7a7a5a7a4)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556884683598 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556884683599 2019.05.03 14:58:03)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 2d237a29707a2c3b2d7d6e777a2b242b782b2c2b7e)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556884683613 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556884683614 2019.05.03 14:58:03)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 3d3368386c6b6d2b3b322866683b393b383a393b39)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556884683622 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556884683623 2019.05.03 14:58:03)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 4d431b4f1c1a4c5b4c4b5f171d4a494b1b4a4f4b4a)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556884683632 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556884683633 2019.05.03 14:58:03)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 5c530b5f0a0a0a4a54594a070e5b595a085a5d5b5a)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556884683642 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556884683643 2019.05.03 14:58:03)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 5c530d5f0e0b0b4a560b4907095b5c5b5e5a555a08)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_3))(7(t_3_18))(7(26))(7(t_0_25))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556884683654 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556884683655 2019.05.03 14:58:03)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 6c633d6c3e3b3b7a66687937396b6c6a6d6a6f6a64)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556884683664 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556884683665 2019.05.03 14:58:03)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 7c732e7c2a2b7c6a7c7b6f267b7a297b787b7e7a2a)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556884683673 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556884683674 2019.05.03 14:58:03)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 7c72797c2a2a206f7e7c6e257b7f7d7f7a7a287b79)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556884683685 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556884683686 2019.05.03 14:58:03)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 8b85d9858fdcdb9c88d89fd1db8c898c8f8d888ddd)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556884683694 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556884683695 2019.05.03 14:58:03)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 9b959e95cccdc78dce9cddc1ce9dcf9c9e9c939dcf)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556884683704 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556884683705 2019.05.03 14:58:03)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 9b95ce94c0cdc98d939adac19c9c999ecd9d9f9d9e)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556884716219 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556884716220 2019.05.03 14:58:36)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 9e989191c2c99f889eceddc4c9989798cb989f98cd)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556884716234 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556884716235 2019.05.03 14:58:36)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code aea8a3f9fef8feb8a8a1bbf5fba8aaa8aba9aaa8aa)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556884716248 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556884716249 2019.05.03 14:58:36)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code beb8b0eaeee9bfa8bfb8ace4eeb9bab8e8b9bcb8b9)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556884716258 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556884716259 2019.05.03 14:58:36)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code cdcac2989c9b9bdbc5c8db969fcac8cb99cbcccacb)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1356          1556884716271 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556884716272 2019.05.03 14:58:36)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code dddad48f888a8acbd78ac88688dadddadfdbd4db89)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_3))(7(t_3_18))(7(26))(7(t_0_25))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556884716282 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556884716283 2019.05.03 14:58:36)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code dddad48f888a8acbd7d9c88688dadddbdcdbdedbd5)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556884716292 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556884716293 2019.05.03 14:58:36)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code edeae7bfbcbaedfbedeafeb7eaebb8eae9eaefebbb)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556884716304 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556884716305 2019.05.03 14:58:36)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code fcfaa1adaaaaa0effefceea5fbfffdfffafaa8fbf9)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556884716313 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556884716314 2019.05.03 14:58:36)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code fcfaf6acf9abacebffafe8a6acfbfefbf8fafffaaa)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556884716322 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556884716323 2019.05.03 14:58:36)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 0c0a090b5a5a501a590b4a56590a580b090b040a58)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556884716332 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556884716333 2019.05.03 14:58:36)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 0c0a590a565a5e1a040d4d560b0b0e095a0a080a09)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556884753735 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556884753736 2019.05.03 14:59:13)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 2a257f2e727d2b3c2a7a69707d2c232c7f2c2b2c79)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556884753751 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556884753752 2019.05.03 14:59:13)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 3a356d3f6e6c6a2c3c352f616f3c3e3c3f3d3e3c3e)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556884753762 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556884753763 2019.05.03 14:59:13)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 49461d4b451e485f484f5b13194e4d4f1f4e4b4f4e)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556884753773 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556884753774 2019.05.03 14:59:13)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 59570c5a550f0f4f515c4f020b5e5c5f0d5f585e5f)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1556884753802 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556884753803 2019.05.03 14:59:13)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 78762b79712f2f6e727c6d232d7f787e797e7b7e70)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556884753812 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556884753813 2019.05.03 14:59:13)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 78762878752f786e787f6b227f7e2d7f7c7f7a7e2e)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556884753824 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556884753825 2019.05.03 14:59:13)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 88878f8785ded49b8a889ad18f8b898b8e8edc8f8d)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556884753834 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556884753835 2019.05.03 14:59:13)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 9798c798c6c0c78094c483cdc790959093919491c1)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556884753842 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556884753843 2019.05.03 14:59:13)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 9798909995c1cb81c290d1cdc291c39092909f91c3)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556884753854 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556884753855 2019.05.03 14:59:13)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code a7a8f0f0a9f1f5b1afa6e6fda0a0a5a2f1a1a3a1a2)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556884774566 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556884774567 2019.05.03 14:59:34)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 86d5d48889d1879086d6c5dcd1808f80d3808780d5)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556884774581 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556884774582 2019.05.03 14:59:34)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 96c5c69995c0c680909983cdc39092909391929092)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556884774594 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556884774595 2019.05.03 14:59:34)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code a5f6f6f2a5f2a4b3a4a3b7fff5a2a1a3f3a2a7a3a2)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556884774604 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556884774605 2019.05.03 14:59:34)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code b5e7e7e1b5e3e3a3bdb0a3eee7b2b0b3e1b3b4b2b3)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1556884774620 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556884774621 2019.05.03 14:59:34)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code c5979190c19292d3cfc1d09e90c2c5c3c4c3c6c3cd)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556884774630 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556884774631 2019.05.03 14:59:34)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code d4868387d583d4c2d4d3c78ed3d281d3d0d3d6d282)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556884774640 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556884774641 2019.05.03 14:59:34)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code d487d487d58288c7d6d4c68dd3d7d5d7d2d280d3d1)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556884774651 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556884774652 2019.05.03 14:59:34)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code e4b7b3b7b6b3b4f3e7b7f0beb4e3e6e3e0e2e7e2b2)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556884774662 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556884774663 2019.05.03 14:59:34)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code f4a7f4a5f5a2a8e2a1f3b2aea1f2a0f3f1f3fcf2a0)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556884774672 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556884774673 2019.05.03 14:59:34)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code f4a7a4a4f9a2a6e2fcf5b5aef3f3f6f1a2f2f0f2f1)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556884824894 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556884824895 2019.05.03 15:00:24)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 1e4a1a1942491f081e4e5d44491817184b181f184d)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556884824909 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556884824910 2019.05.03 15:00:24)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 2e7a282a7e787e3828213b757b282a282b292a282a)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556884824920 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556884824921 2019.05.03 15:00:24)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 3e6a3b3b6e693f283f382c646e393a3868393c3839)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556884824931 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556884824932 2019.05.03 15:00:24)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 4d18494f1c1b1b5b45485b161f4a484b194b4c4a4b)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1391          1556884824941 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556884824942 2019.05.03 15:00:24)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 4d184f4f181a1a5b471e5816184a4d4a4f4b444b19)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4(3))(4(2))(4(1))(4(0))(6)(7))(_sens(0)(1))(_read(5)(7(0))(7(1))(7(2))(7(3))(7(t_3_18))(7(26))(7(t_0_25))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556884824953 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556884824954 2019.05.03 15:00:24)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 5d085f5e080a0a4b57594806085a5d5b5c5b5e5b55)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556884824963 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556884824964 2019.05.03 15:00:24)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 6c396d6d3a3b6c7a6c6b7f366b6a396b686b6e6a3a)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556884824973 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556884824974 2019.05.03 15:00:24)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 6c383a6d3a3a307f6e6c7e356b6f6d6f6a6a386b69)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556884824985 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556884824986 2019.05.03 15:00:24)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 7c287d7d792b2c6b7f2f68262c7b7e7b787a7f7a2a)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556884824994 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556884824995 2019.05.03 15:00:24)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 8cd8da83dadad09ad98bcad6d98ad88b898b848ad8)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556884825005 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556884825006 2019.05.03 15:00:25)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 8cd88a82d6dade9a848dcdd68b8b8e89da8a888a89)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556884933266 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556884933267 2019.05.03 15:02:13)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 75767a74792274637525362f22737c732073747326)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556884933280 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556884933281 2019.05.03 15:02:13)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 8586888b85d3d593838a90ded08381838082818381)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556884933295 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556884933296 2019.05.03 15:02:13)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 95969b9a95c29483949387cfc5929193c392979392)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556884933307 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556884933308 2019.05.03 15:02:13)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code a4a6abf3a5f2f2b2aca1b2fff6a3a1a2f0a2a5a3a2)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1367          1556884933331 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556884933332 2019.05.03 15:02:13)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code b4b6bde0b1e3e3a2bebba1efe1b3b4b3b6b2bdb2e0)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_3_18))(7(t_0_25))(7(t_0_3))(7(t_4_19))(7(26))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556884933345 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556884933346 2019.05.03 15:02:13)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code c3c1ca96c19494d5c9c7d69896c4c3c5c2c5c0c5cb)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556884933359 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556884933360 2019.05.03 15:02:13)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code d3d1d980d584d3c5d3d4c089d4d586d4d7d4d1d585)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556884933370 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556884933371 2019.05.03 15:02:13)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code e3e0beb1e5b5bff0e1e3f1bae4e0e2e0e5e5b7e4e6)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556884933380 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556884933381 2019.05.03 15:02:13)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code f2f1f8a2a6a5a2e5f1a1e6a8a2f5f0f5f6f4f1f4a4)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556884933391 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556884933392 2019.05.03 15:02:13)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code f2f1afa3f5a4aee4a7f5b4a8a7f4a6f5f7f5faf4a6)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556884933401 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556884933402 2019.05.03 15:02:13)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 02015704095450140a034358050500075404060407)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000044 55 1367          1556884984377 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556884984378 2019.05.03 15:03:04)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 1b1e1a1c484c4c0d114c0e404e1c1b1c191d121d4f)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 15(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_3_18))(7(t_0_25))(7(t_0_3))(7(t_4_19))(7(26))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000042 55 2000          1556885242665 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556885242666 2019.05.03 15:07:22)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 14131013194315021444574e43121d124112151247)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556885242678 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556885242679 2019.05.03 15:07:22)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 2324252725757335252c3678762527252624272527)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556885242689 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556885242690 2019.05.03 15:07:22)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 232426272574223522253179732427257524212524)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556885242699 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556885242700 2019.05.03 15:07:22)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 33353736356565253b362568613436356735323435)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1359          1556885242707 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556885242708 2019.05.03 15:07:22)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 3335313631646425393126686634333431353a3567)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~27}~13 0 15(_array -1((_to i 0 i 27)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"0000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_26))(7(t_0_3))(7(t_4_19))(7(27))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556885242717 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556885242718 2019.05.03 15:07:22)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 42444040411515544846571917454244434441444a)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556885242727 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556885242728 2019.05.03 15:07:22)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 525453505505524452554108555407555655505404)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556885242737 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556885242738 2019.05.03 15:07:22)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 5255045055040e415052400b555153515454065557)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556885242758 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556885242759 2019.05.03 15:07:22)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 71767070262621667222652b217673767577727727)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556885242766 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556885242767 2019.05.03 15:07:22)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 7176277175272d672476372b247725767476797725)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556885242776 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556885242777 2019.05.03 15:07:22)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 8186878f89d7d3978980c0db86868384d787858784)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556885534698 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556885534699 2019.05.03 15:12:14)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code d3ddd381d984d2c5d383908984d5dad586d5d2d580)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556885534713 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556885534714 2019.05.03 15:12:14)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code e2ece0b1e5b4b2f4e4edf7b9b7e4e6e4e7e5e6e4e6)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556885534722 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556885534723 2019.05.03 15:12:14)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code e2ece3b1e5b5e3f4e3e4f0b8b2e5e6e4b4e5e0e4e5)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556885534732 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556885534733 2019.05.03 15:12:14)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code f2fdf2a2f5a4a4e4faf7e4a9a0f5f7f4a6f4f3f5f4)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1359          1556885534742 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556885534743 2019.05.03 15:12:14)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 020d050401555514080017595705020500040b0456)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~27}~13 0 15(_array -1((_to i 0 i 27)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"0000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_3))(7(t_4_19))(7(27))(7(t_0_26))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556885534751 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556885534752 2019.05.03 15:12:14)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 020d0504015555140806175957050204030401040a)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556885534760 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556885534761 2019.05.03 15:12:14)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 111e1517154611071116024b161744161516131747)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556885534770 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556885534771 2019.05.03 15:12:14)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 111f421715474d0213110348161210121717451614)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556885534780 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556885534781 2019.05.03 15:12:14)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 212f2525767671362272357b712623262527222777)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556885534788 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556885534789 2019.05.03 15:12:14)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 313f623535676d276436776b643765363436393765)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556885534797 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556885534798 2019.05.03 15:12:14)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 313f3234396763273930706b363633346737353734)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556885537260 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556885537261 2019.05.03 15:12:17)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code d5dad387d982d4c3d585968f82d3dcd380d3d4d386)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556885537275 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556885537276 2019.05.03 15:12:17)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code e5eae1b6e5b3b5f3e3eaf0beb0e3e1e3e0e2e1e3e1)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556885537284 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556885537285 2019.05.03 15:12:17)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code e5eae2b6e5b2e4f3e4e3f7bfb5e2e1e3b3e2e7e3e2)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556885537294 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556885537295 2019.05.03 15:12:17)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code f5fbf3a5f5a3a3e3fdf0e3aea7f2f0f3a1f3f4f2f3)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1359          1556885537305 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556885537306 2019.05.03 15:12:17)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 040a0502015353120e06115f5103040306020d0250)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~27}~13 0 15(_array -1((_to i 0 i 27)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"0000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3)(4)(6)(7))(_sens(0)(1))(_read(5)(7(t_0_3))(7(t_4_19))(7(27))(7(t_0_26))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556885537316 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556885537317 2019.05.03 15:12:17)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 040a0502015353120e00115f51030402050207020c)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556885537326 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556885537327 2019.05.03 15:12:17)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 141a1612154314021413074e131241131013161242)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556885537338 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556885537339 2019.05.03 15:12:17)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 232c762625757f302123317a242022202525772426)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556885537347 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556885537348 2019.05.03 15:12:17)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 232c21277674733420703779732421242725202575)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556885537355 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556885537356 2019.05.03 15:12:17)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 333c663735656f25663475696635673436343b3567)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556885537367 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556885537368 2019.05.03 15:12:17)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 434c4641491511554b420219444441461545474546)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556886409703 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556886409704 2019.05.03 15:26:49)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code cb98cd9e909ccaddcb9b88919ccdc2cd9ecdcacd98)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556886409719 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556886409720 2019.05.03 15:26:49)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code da89de888e8c8accdcd5cf818fdcdedcdfdddedcde)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556886409732 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556886409733 2019.05.03 15:26:49)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code eab9edb9bebdebfcebecf8b0baedeeecbcede8eced)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556886409744 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556886409745 2019.05.03 15:26:49)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code faa8fcaaaeacacecf2ffeca1a8fdfffcaefcfbfdfc)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1440          1556886409757 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556886409758 2019.05.03 15:26:49)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 095b080f015e5e1f070d1c525c0e090e0b0f000f5d)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~27}~13 0 15(_array -1((_to i 0 i 27)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"0000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6)(7))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556886409807 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556886409808 2019.05.03 15:26:49)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 386a393d316f6f2e323c2d636d3f383e393e3b3e30)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556886409828 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556886409829 2019.05.03 15:26:49)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 481a4a4b451f485e484f5b124f4e1d4f4c4f4a4e1e)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556886409846 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556886409847 2019.05.03 15:26:49)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 5704025555010b445557450e505456545151035052)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556886409862 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556886409863 2019.05.03 15:26:49)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 67346567363037706434733d376065606361646131)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556886409879 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556886409880 2019.05.03 15:26:49)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 7724227775212b612270312d2271237072707f7123)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556886409896 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556886409897 2019.05.03 15:26:49)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 96c5939999c0c4809e97d7cc91919493c090929093)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556886412899 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556886412900 2019.05.03 15:26:52)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 4e1d1c4c12194f584e1e0d14194847481b484f481d)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556886412915 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556886412916 2019.05.03 15:26:52)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 5e0d0e5d0e080e4858514b050b585a585b595a585a)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556886412925 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556886412926 2019.05.03 15:26:52)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 5e0d0d5d0e095f485f584c040e595a5808595c5859)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(10)(4(1))(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556886412940 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556886412941 2019.05.03 15:26:52)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 6d3f3f6d3c3b3b7b65687b363f6a686b396b6c6a6b)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1440          1556886412951 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556886412952 2019.05.03 15:26:52)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 7d2f297c282a2a6b73796826287a7d7a7f7b747b29)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~27}~13 0 15(_array -1((_to i 0 i 27)))))
		(_sig(_int vect 2 0 15(_arch(_uni(_string \"0000000000000000000000000000"\)))))
		(_var(_int i -2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6)(7))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1556886412963 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556886412964 2019.05.03 15:26:52)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 8cded882dedbdb9a868899d7d98b8c8a8d8a8f8a84)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556886412974 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556886412975 2019.05.03 15:26:52)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 9ccecb92cacb9c8a9c9b8fc69b9ac99b989b9e9aca)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556886412985 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556886412986 2019.05.03 15:26:52)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 9ccf9c92cacac08f9e9c8ec59b9f9d9f9a9ac89b99)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556886412995 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556886412996 2019.05.03 15:26:52)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code acfffbfba9fbfcbbafffb8f6fcabaeaba8aaafaafa)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556886413008 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556886413009 2019.05.03 15:26:53)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code bbe8bbeeecede7adeebcfde1eebdefbcbebcb3bdef)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556886413020 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556886413021 2019.05.03 15:26:53)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code bbe8ebefe0ede9adb3bafae1bcbcb9beedbdbfbdbe)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556886423547 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556886423548 2019.05.03 15:27:03)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code dfd8df8d8088dec9df8f9c8588d9d6d98ad9ded98c)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556886423560 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556886423561 2019.05.03 15:27:03)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code eee9ecbdbeb8bef8e8e1fbb5bbe8eae8ebe9eae8ea)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556886423577 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556886423578 2019.05.03 15:27:03)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code fef9ffaeaea9ffe8fff8eca4aef9faf8a8f9fcf8f9)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556886423591 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556886423592 2019.05.03 15:27:03)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 0d0b0c0b5c5b5b1b05081b565f0a080b590b0c0a0b)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1192          1556886423601 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556886423602 2019.05.03 15:27:03)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 1d1b1a1a484a4a0b131b0846481a1d1a1f1b141b49)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1556886423614 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556886423615 2019.05.03 15:27:03)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 2d2b2a29787a7a3b27293876782a2d2b2c2b2e2b25)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556886423626 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556886423627 2019.05.03 15:27:03)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 2d2b29287c7a2d3b2d2a3e772a2b782a292a2f2b7b)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556886423636 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556886423637 2019.05.03 15:27:03)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 3c3b6f386a6a602f3e3c2e653b3f3d3f3a3a683b39)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556886423645 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556886423646 2019.05.03 15:27:03)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 3c3b3839396b6c2b3f6f28666c3b3e3b383a3f3a6a)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556886423657 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556886423658 2019.05.03 15:27:03)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 4c4b1f4f1a1a105a194b0a16194a184b494b444a18)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556886423667 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556886423668 2019.05.03 15:27:03)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 5c5b5f5f060a0e4a545d1d065b5b5e590a5a585a59)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556886580393 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556886580394 2019.05.03 15:29:40)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 8a8bde84d2dd8b9c8adac9d0dd8c838cdf8c8b8cd9)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556886580408 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556886580409 2019.05.03 15:29:40)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 9a9bcc95ceccca8c9c958fc1cf9c9e9c9f9d9e9c9e)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556886580418 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556886580419 2019.05.03 15:29:40)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code aaabfffdfefdabbcabacb8f0faadaeacfcada8acad)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556886580430 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556886580431 2019.05.03 15:29:40)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code b9b9ededb5efefafb1bcafe2ebbebcbfedbfb8bebf)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1192          1556886580440 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556886580441 2019.05.03 15:29:40)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code b9b9ebedb1eeeeafb4eaace2ecbeb9bebbbfb0bfed)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1556886580450 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556886580451 2019.05.03 15:29:40)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code c9c99b9cc19e9edfc3cddc929ccec9cfc8cfcacfc1)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556886580461 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556886580462 2019.05.03 15:29:40)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code d8d8898bd58fd8ced8dfcb82dfde8ddfdcdfdade8e)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556886580472 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556886580473 2019.05.03 15:29:40)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code d8d9de8bd58e84cbdad8ca81dfdbd9dbdede8cdfdd)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556886580482 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556886580483 2019.05.03 15:29:40)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code e8e9b9bbb6bfb8ffebbbfcb2b8efeaefeceeebeebe)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556886580493 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556886580494 2019.05.03 15:29:40)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code f8f9fea9f5aea4eeadffbea2adfeacfffdfff0feac)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556886580510 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556886580511 2019.05.03 15:29:40)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 07065001095155110f06465d000005025101030102)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556887400111 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556887400112 2019.05.03 15:43:20)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 91c1c39e99c6908791c1d2cbc6979897c4979097c2)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556887400125 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556887400126 2019.05.03 15:43:20)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code a1f1f1f6a5f7f1b7a7aeb4faf4a7a5a7a4a6a5a7a5)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556887400137 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556887400138 2019.05.03 15:43:20)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code b0e0e3e4b5e7b1a6b1b6a2eae0b7b4b6e6b7b2b6b7)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556887400149 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556887400150 2019.05.03 15:43:20)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code c0919295c59696d6c8c5d69b92c7c5c694c6c1c7c6)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1556887400159 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556887400160 2019.05.03 15:43:20)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code c0919495c19797d6cd93d59b95c7c0c7c2c6c9c694)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1556887400171 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556887400172 2019.05.03 15:43:20)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code d0818482d18787c6dad4c58b85d7d0d6d1d6d3d6d8)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556887400188 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556887400189 2019.05.03 15:43:20)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code df8e888c8c88dfc9dfd8cc85d8d98ad8dbd8ddd989)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556887400199 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556887400200 2019.05.03 15:43:20)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code efbfefbdbcb9b3fcedeffdb6e8eceeece9e9bbe8ea)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556887400210 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556887400211 2019.05.03 15:43:20)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code feaea9aefda9aee9fdadeaa4aef9fcf9faf8fdf8a8)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556887400220 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556887400221 2019.05.03 15:43:20)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code feaefeafaea8a2e8abf9b8a4abf8aaf9fbf9f6f8aa)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556887400231 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556887400232 2019.05.03 15:43:20)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 0e5e5f0852585c18060f4f5409090c0b58080a080b)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556887407037 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556887407038 2019.05.03 15:43:27)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code abaca5fcf0fcaabdabfbe8f1fcada2adfeadaaadf8)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556887407052 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556887407053 2019.05.03 15:43:27)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code babdb6eeeeeceaacbcb5afe1efbcbebcbfbdbebcbe)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556887407063 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556887407064 2019.05.03 15:43:27)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code babdb5eeeeedbbacbbbca8e0eabdbebcecbdb8bcbd)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556887407074 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556887407075 2019.05.03 15:43:27)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code caccc49f9e9c9cdcc2cfdc9198cdcfcc9ecccbcdcc)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1556887407083 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556887407084 2019.05.03 15:43:27)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code d9dfd18bd18e8ecfd48acc828cded9dedbdfd0df8d)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1556887407096 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556887407097 2019.05.03 15:43:27)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code d9dfd18bd18e8ecfd3ddcc828cded9dfd8dfdadfd1)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556887407106 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556887407107 2019.05.03 15:43:27)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code e9efe2bbe5bee9ffe9eefab3eeefbceeedeeebefbf)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556887407116 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556887407117 2019.05.03 15:43:27)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code f9fea5a8f5afa5eafbf9eba0fefaf8faffffadfefc)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556887407127 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556887407128 2019.05.03 15:43:27)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code f9fef2a9a6aea9eefaaaeda3a9fefbfefdfffaffaf)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556887407137 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556887407138 2019.05.03 15:43:27)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 080f550f055e541e5d0f4e525d0e5c0f0d0f000e5c)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556887407147 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556887407148 2019.05.03 15:43:27)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 181f151f194e4a0e101959421f1f1a1d4e1e1c1e1d)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556888639058 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556888639059 2019.05.03 16:03:59)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 3a69393f626d3b2c3a6a79606d3c333c6f3c3b3c69)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556888639072 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556888639073 2019.05.03 16:03:59)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 4a194b481e1c1a5c4c455f111f4c4e4c4f4d4e4c4e)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556888639085 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556888639086 2019.05.03 16:03:59)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 590a5b5a550e584f585f4b03095e5d5f0f5e5b5f5e)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556888639097 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556888639098 2019.05.03 16:03:59)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 590b5a5a550f0f4f515c4f020b5e5c5f0d5f585e5f)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1556888639106 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556888639107 2019.05.03 16:03:59)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 693b6c69613e3e7f643a7c323c6e696e6b6f606f3d)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1556888639121 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556888639122 2019.05.03 16:03:59)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 792b7c78712e2e6f737d6c222c7e797f787f7a7f71)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556888639133 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556888639134 2019.05.03 16:03:59)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 88da8e8785df889e888f9bd28f8edd8f8c8f8a8ede)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556888639143 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556888639144 2019.05.03 16:03:59)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 88dbd98785ded49b8a889ad18f8b898b8e8edc8f8d)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556888639157 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556888639158 2019.05.03 16:03:59)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 98cb9e97c6cfc88f9bcb8cc2c89f9a9f9c9e9b9ece)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556888639167 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556888639168 2019.05.03 16:03:59)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code a8fbf9fea5fef4befdafeef2fdaefcafadafa0aefc)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556888639178 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556888639179 2019.05.03 16:03:59)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code b7e4b6e3b9e1e5a1bfb6f6edb0b0b5b2e1b1b3b1b2)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556889243902 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556889243903 2019.05.03 16:14:03)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code e6e1b6b5e9b1e7f0e6b6a5bcb1e0efe0b3e0e7e0b5)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556889243918 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556889243919 2019.05.03 16:14:03)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code f6f1a4a6f5a0a6e0f0f9e3ada3f0f2f0f3f1f2f0f2)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556889243929 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556889243930 2019.05.03 16:14:03)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 05010203055204130403175f550201035302070302)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556889243941 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556889243942 2019.05.03 16:14:03)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 05000303055353130d00135e570200035103040203)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1192          1556889243952 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556889243953 2019.05.03 16:14:03)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 15101512114242031846004e4012151217131c1341)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1556889243963 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556889243964 2019.05.03 16:14:03)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 24212420217373322e20317f71232422252227222c)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556889243976 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556889243977 2019.05.03 16:14:03)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 34313730356334223433276e333261333033363262)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556889243989 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556889243990 2019.05.03 16:14:03)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 34306030356268273634266d333735373232603331)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556889243999 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556889244000 2019.05.03 16:14:03)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 44404746161314534717501e144346434042474212)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556889244012 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556889244013 2019.05.03 16:14:04)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 5357075155050f45065415090655075456545b5507)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556889244023 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556889244024 2019.05.03 16:14:04)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 63676763693531756b622239646461663565676566)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556889386892 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556889386893 2019.05.03 16:16:26)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 6e6c3d6e32396f786e3e2d34396867683b686f683d)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556889386908 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556889386909 2019.05.03 16:16:26)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 7e7c2f7f2e282e6878716b252b787a787b797a787a)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556889386922 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556889386923 2019.05.03 16:16:26)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 8e8cdc80ded98f988f889cd4de898a88d8898c8889)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556889386937 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556889386938 2019.05.03 16:16:26)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 9d9ece92cccbcb8b95988bc6cf9a989bc99b9c9a9b)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1192          1556889386949 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556889386950 2019.05.03 16:16:26)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code adaef8faf8fafabba0feb8f6f8aaadaaafaba4abf9)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1556889386965 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556889386966 2019.05.03 16:16:26)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code bcbfe9e8eeebebaab6b8a9e7e9bbbcbabdbabfbab4)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556889386979 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556889386980 2019.05.03 16:16:26)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code cccf9a989a9bccdacccbdf96cbca99cbc8cbceca9a)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556889386996 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556889386997 2019.05.03 16:16:26)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code dcdedd8f8a8a80cfdedcce85dbdfdddfdada88dbd9)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556889387013 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556889387014 2019.05.03 16:16:27)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code ebe9bdb8efbcbbfce8b8ffb1bbece9ecefede8edbd)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556889387027 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556889387028 2019.05.03 16:16:27)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code fbf9faaaacada7edaefcbda1aefdaffcfefcf3fdaf)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556889387041 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556889387042 2019.05.03 16:16:27)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 0b09590d505d591d030a4a510c0c090e5d0d0f0d0e)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556889654600 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556889654601 2019.05.03 16:20:54)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 35353730396234233565766f62333c336033343366)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556889654614 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556889654615 2019.05.03 16:20:54)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 4545454745131553434a501e104341434042414341)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556889654628 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556889654629 2019.05.03 16:20:54)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 45454647451244534443571f154241431342474342)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556889654639 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556889654640 2019.05.03 16:20:54)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 54555657550202425c51420f065351520052555352)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1192          1556889654649 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556889654650 2019.05.03 16:20:54)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 64656064613333726937713f3163646366626d6230)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000048 55 747           1556889654666 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556889654667 2019.05.03 16:20:54)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 74757374752374627473672e737221737073767222)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556889654676 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556889654677 2019.05.03 16:20:54)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 74742474752228677674662d737775777272207371)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556889654685 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556889654686 2019.05.03 16:20:54)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 8383848dd6d4d39480d097d9d384818487858085d5)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556889654697 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556889654698 2019.05.03 16:20:54)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 9393c39d95c5cf85c694d5c9c695c79496949b95c7)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556889654708 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556889654709 2019.05.03 16:20:54)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 9393939c99c5c1859b92d2c994949196c595979596)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556889662223 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556889662224 2019.05.03 16:21:02)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code fef0f9aea2a9ffe8feaebda4a9f8f7f8abf8fff8ad)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556889662238 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556889662239 2019.05.03 16:21:02)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code fef0fbaeaea8aee8f8f1eba5abf8faf8fbf9faf8fa)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556889662253 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556889662254 2019.05.03 16:21:02)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 0e000b085e590f180f081c545e090a0858090c0809)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(10)(4(1))(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556889662263 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556889662264 2019.05.03 16:21:02)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 1d12191a4c4b4b0b15180b464f1a181b491b1c1a1b)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1192          1556889662274 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556889662275 2019.05.03 16:21:02)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 2d222f29787a7a3b207e3876782a2d2a2f2b242b79)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000048 55 747           1556889662290 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556889662291 2019.05.03 16:21:02)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 3d323c396c6a3d2b3d3a2e673a3b683a393a3f3b6b)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556889662300 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556889662301 2019.05.03 16:21:02)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 3d336b396c6b612e3f3d2f643a3e3c3e3b3b693a38)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556889662310 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556889662311 2019.05.03 16:21:02)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 4c424d4e491b1c5b4f1f58161c4b4e4b484a4f4a1a)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556889662322 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556889662323 2019.05.03 16:21:02)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 5c520a5e0a0a004a095b1a06095a085b595b545a08)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556889662332 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556889662333 2019.05.03 16:21:02)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 5c525a5f060a0e4a545d1d065b5b5e590a5a585a59)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556889684696 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556889684697 2019.05.03 16:21:24)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code c391cc96c994c2d5c393809994c5cac596c5c2c590)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556889684712 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556889684713 2019.05.03 16:21:24)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code d280df80d58482c4d4ddc78987d4d6d4d7d5d6d4d6)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556889684723 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556889684724 2019.05.03 16:21:24)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code d280dc80d585d3c4d3d4c08882d5d6d484d5d0d4d5)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(10)(4(1))(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556889684734 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556889684735 2019.05.03 16:21:24)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code e2b1edb1e5b4b4f4eae7f4b9b0e5e7e4b6e4e3e5e4)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1192          1556889684745 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556889684746 2019.05.03 16:21:24)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code f2a1fba2f1a5a5e4ffa1e7a9a7f5f2f5f0f4fbf4a6)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1361          1556889684756 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556889684757 2019.05.03 16:21:24)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 01525007015656170b01145a540601070007020709)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556889684782 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556889684783 2019.05.03 16:21:24)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 11424317154611071116024b161744161516131747)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556889684792 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556889684793 2019.05.03 16:21:24)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 2173242425777d3223213378262220222727752624)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556889684802 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556889684803 2019.05.03 16:21:24)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 30626235666760273363246a603732373436333666)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556889684815 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556889684816 2019.05.03 16:21:24)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 3062353435666c266537766a653664373537383664)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556889684827 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556889684828 2019.05.03 16:21:24)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 40121542491612564841011a474742451646444645)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556889751048 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556889751049 2019.05.03 16:22:31)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code ebb9beb8b0bceafdebbba8b1bcede2edbeedeaedb8)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556889751065 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556889751066 2019.05.03 16:22:31)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code faa8adaaaeacaaecfcf5efa1affcfefcfffdfefcfe)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556889751077 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556889751078 2019.05.03 16:22:31)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 0a58590c5e5d0b1c0b0c18505a0d0e0c5c0d080c0d)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556889751089 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556889751090 2019.05.03 16:22:31)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 194a4b1e154f4f0f111c0f424b1e1c1f4d1f181e1f)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1192          1556889751101 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556889751102 2019.05.03 16:22:31)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 297a7d2d217e7e3f247a3c727c2e292e2b2f202f7d)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000048 55 747           1556889751116 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556889751117 2019.05.03 16:22:31)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 396a6e3d356e392f393e2a633e3f6c3e3d3e3b3f6f)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556889751128 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556889751129 2019.05.03 16:22:31)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 396b393d356f652a3b392b603e3a383a3f3f6d3e3c)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556889751140 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556889751141 2019.05.03 16:22:31)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 481a1f4a161f185f4b1b5c12184f4a4f4c4e4b4e1e)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556889751149 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556889751150 2019.05.03 16:22:31)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 580a585a550e044e0d5f1e020d5e0c5f5d5f505e0c)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556889751161 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556889751162 2019.05.03 16:22:31)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 683a3868693e3a7e606929326f6f6a6d3e6e6c6e6d)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556889756583 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556889756584 2019.05.03 16:22:36)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 95c5919a99c2948395c5d6cfc2939c93c0939493c6)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556889756598 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556889756599 2019.05.03 16:22:36)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code a5f5a3f2a5f3f5b3a3aab0fef0a3a1a3a0a2a1a3a1)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556889756610 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556889756611 2019.05.03 16:22:36)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code a5f5a0f2a5f2a4b3a4a3b7fff5a2a1a3f3a2a7a3a2)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556889756621 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556889756622 2019.05.03 16:22:36)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code b5e4b1e1b5e3e3a3bdb0a3eee7b2b0b3e1b3b4b2b3)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1192          1556889756631 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556889756632 2019.05.03 16:22:36)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code c495c691c19393d2c997d19f91c3c4c3c6c2cdc290)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1361          1556889756644 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556889756645 2019.05.03 16:22:36)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code c495c691c19393d2cec4d19f91c3c4c2c5c2c7c2cc)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556889756655 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556889756656 2019.05.03 16:22:36)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code d485d587d583d4c2d4d3c78ed3d281d3d0d3d6d282)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556889756665 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556889756666 2019.05.03 16:22:36)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code e4b4b2b6e5b2b8f7e6e4f6bde3e7e5e7e2e2b0e3e1)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556889756678 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556889756679 2019.05.03 16:22:36)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code f3a3f2a3a6a4a3e4f0a0e7a9a3f4f1f4f7f5f0f5a5)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556889756688 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556889756689 2019.05.03 16:22:36)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code f3a3a5a2f5a5afe5a6f4b5a9a6f5a7f4f6f4fbf5a7)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556889756698 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556889756699 2019.05.03 16:22:36)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 03530405095551150b024259040401065505070506)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556889816261 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556889816262 2019.05.03 16:23:36)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code adfff9faf0faacbbadfdeef7faaba4abf8abacabfe)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556889816275 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556889816276 2019.05.03 16:23:36)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code bdefebe9ecebedabbbb2a8e6e8bbb9bbb8bab9bbb9)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556889816287 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556889816288 2019.05.03 16:23:36)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code cd9f98989c9accdbcccbdf979dcac9cb9bcacfcbca)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556889816297 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556889816298 2019.05.03 16:23:36)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code cd9e99989c9b9bdbc5c8db969fcac8cb99cbcccacb)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1192          1556889816307 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556889816308 2019.05.03 16:23:36)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code dc8f8e8e8e8b8bcad18fc98789dbdcdbdedad5da88)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1361          1556889816319 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556889816320 2019.05.03 16:23:36)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code ecbfbebfbebbbbfae6ecf9b7b9ebeceaedeaefeae4)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556889816329 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556889816330 2019.05.03 16:23:36)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code ecbfbdbebabbecfaecebffb6ebeab9ebe8ebeeeaba)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556889816340 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556889816341 2019.05.03 16:23:36)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code fba9fdaaacada7e8f9fbe9a2fcf8faf8fdfdaffcfe)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556889816351 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556889816352 2019.05.03 16:23:36)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 0b595b0d0f5c5b1c08581f515b0c090c0f0d080d5d)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556889816363 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556889816364 2019.05.03 16:23:36)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 0b590c0c5c5d571d5e0c4d515e0d5f0c0e0c030d5f)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556889816373 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556889816374 2019.05.03 16:23:36)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 1b494c1c404d490d131a5a411c1c191e4d1d1f1d1e)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000044 55 1361          1556889850980 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556889850981 2019.05.03 16:24:10)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 4c4d4f4e1e1b1b5a464c5917194b4c4a4d4a4f4a44)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000042 55 2000          1556890005347 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556890005348 2019.05.03 16:26:45)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 43171041491442554313001914454a451645424510)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556890005361 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556890005362 2019.05.03 16:26:45)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 5307025055050345555c4608065557555654575557)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556890005372 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556890005373 2019.05.03 16:26:45)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 633731636534627562657139336467653564616564)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556890005384 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556890005385 2019.05.03 16:26:45)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 72272173752424647a776429207577742674737574)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1192          1556890005393 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556890005394 2019.05.03 16:26:45)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 72272773712525647f2167292775727570747b7426)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1556890005406 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556890005407 2019.05.03 16:26:45)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 82d7d78c81d5d594888697d9d7858284838481848a)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556890005418 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556890005419 2019.05.03 16:26:45)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 92c7c49c95c59284929581c89594c79596959094c4)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556890005428 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556890005429 2019.05.03 16:26:45)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code a1f5a0f7a5f7fdb2a3a1b3f8a6a2a0a2a7a7f5a6a4)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556890005438 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556890005439 2019.05.03 16:26:45)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code a1f5f7f6f6f6f1b6a2f2b5fbf1a6a3a6a5a7a2a7f7)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556890005451 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556890005452 2019.05.03 16:26:45)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code b1e5b0e4b5e7eda7e4b6f7ebe4b7e5b6b4b6b9b7e5)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556890005461 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556890005462 2019.05.03 16:26:45)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code c0949195c99692d6c8c1819ac7c7c2c596c6c4c6c5)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000044 55 1193          1556891157475 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556891157476 2019.05.03 16:45:57)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 696b3c69613e3e7f643a7c323c6e696e6b6f606f3d)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 2000          1556894052734 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556894052735 2019.05.03 17:34:12)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code fbf5afaba0acfaedfbabb8a1acfdf2fdaefdfafda8)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556894052749 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556894052750 2019.05.03 17:34:12)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 0a045d0c5e5c5a1c0c051f515f0c0e0c0f0d0e0c0e)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556894052759 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556894052760 2019.05.03 17:34:12)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 1a144e1d4e4d1b0c1b1c08404a1d1e1c4c1d181c1d)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556894052771 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556894052772 2019.05.03 17:34:12)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 2a257f2e7e7c7c3c222f3c71782d2f2c7e2c2b2d2c)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1556894052780 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556894052781 2019.05.03 17:34:12)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 2a25792e7a7d7d3c27793f717f2d2a2d282c232c7e)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1556894052790 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556894052791 2019.05.03 17:34:12)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 39366a3c316e6e2f333d2c626c3e393f383f3a3f31)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556894052802 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556894052803 2019.05.03 17:34:12)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 3936693d356e392f393e2a633e3f6c3e3d3e3b3f6f)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556894052811 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556894052812 2019.05.03 17:34:12)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 49474e4a451f155a4b495b104e4a484a4f4f1d4e4c)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556894052820 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556894052821 2019.05.03 17:34:12)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 5957095a060e094e5a0a4d03095e5b5e5d5f5a5f0f)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556894052830 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556894052831 2019.05.03 17:34:12)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 59575e5b550f054f0c5e1f030c5f0d5e5c5e515f0d)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556894052841 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556894052842 2019.05.03 17:34:12)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 68663f68693e3a7e606929326f6f6a6d3e6e6c6e6d)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1556894059669 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1556894059670 2019.05.03 17:34:19)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 14431513194315021444574e43121d124112151247)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1556894059685 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1556894059686 2019.05.03 17:34:19)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 2473272025727432222b317f712220222123202220)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1556894059695 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1556894059696 2019.05.03 17:34:19)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 34633431356335223532266e643330326233363233)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1556894059708 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1556894059709 2019.05.03 17:34:19)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 34623531356262223c31226f663331326032353332)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1556894059718 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1556894059719 2019.05.03 17:34:19)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 43154441411414554e1056181644434441454a4517)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1556894059729 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1556894059730 2019.05.03 17:34:19)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 53055450510404455957460806545355525550555b)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1556894059740 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1556894059741 2019.05.03 17:34:19)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 623466636535627462657138656437656665606434)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1556894059749 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1556894059750 2019.05.03 17:34:19)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 6235316365343e716062703b656163616464366567)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1556894059758 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1556894059759 2019.05.03 17:34:19)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 722576732625226571216628227570757674717424)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1556894059770 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1556894059771 2019.05.03 17:34:19)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 7225217275242e64277534282774267577757a7426)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1556894059781 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1556894059782 2019.05.03 17:34:19)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 82d5818c89d4d0948a83c3d885858087d484868487)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1557238718323 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557238718324 2019.05.07 17:18:38)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code f5a1faa5f9a2f4e3f5a5b6afa2f3fcf3a0f3f4f3a6)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1557238718336 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557238718337 2019.05.07 17:18:38)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 0450510205525412020b115f510200020103000200)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1557238718346 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557238718347 2019.05.07 17:18:38)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 04505202055305120502165e540300025203060203)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1557238718356 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557238718357 2019.05.07 17:18:38)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 14414313154242021c11024f461311124012151312)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557238718366 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557238718367 2019.05.07 17:18:38)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 23767227217474352e7036787624232421252a2577)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -2)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1557238718377 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557238718378 2019.05.07 17:18:38)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 23767227217474352927367876242325222520252b)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557238718387 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557238718388 2019.05.07 17:18:38)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 336661373564332533342069343566343734313565)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1557238718397 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557238718398 2019.05.07 17:18:38)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 4317464045151f504143511a444042404545174446)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557238718406 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557238718407 2019.05.07 17:18:38)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 431711411614135440105719134441444745404515)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557238718415 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557238718416 2019.05.07 17:18:38)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 5206575055040e44075514080754065557555a5406)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557238718426 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557238718427 2019.05.07 17:18:38)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 52060751590400445a531308555550570454565457)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1557238785190 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557238785191 2019.05.07 17:19:45)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 20747024297721362070637a772629267526212673)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1557238785203 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557238785204 2019.05.07 17:19:45)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 3064623535666026363f256b653634363537343634)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1557238785212 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557238785213 2019.05.07 17:19:45)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 3f6b6e3a6c683e293e392d656f383b3969383d3938)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1557238785221 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557238785222 2019.05.07 17:19:45)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 3f6a6f3a6c696929373a29646d383a396b393e3839)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557238785230 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557238785231 2019.05.07 17:19:45)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 4f1a194d18181859421c5a141a484f484d4946491b)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1557238785240 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557238785241 2019.05.07 17:19:45)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 4f1a194d18181859454b5a141a484f494e494c4947)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557238785249 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557238785250 2019.05.07 17:19:45)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 5e0b0b5c0e095e485e594d0459580b595a595c5808)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1557238785258 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557238785259 2019.05.07 17:19:45)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 6e3a6c6f3e38327d6c6e7c37696d6f6d68683a696b)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557238785267 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557238785268 2019.05.07 17:19:45)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 6e3a3b6e6d393e796d3d7a343e696c696a686d6838)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557238785276 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557238785277 2019.05.07 17:19:45)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 7e2a7c7e2e2822682b7938242b782a797b7976782a)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557238785285 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557238785286 2019.05.07 17:19:45)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 7e2a2c7f22282c68767f3f2479797c7b28787a787b)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1557238788138 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557238788139 2019.05.07 17:19:48)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code a9fcfefea9fea8bfa9f9eaf3feafa0affcafa8affa)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1557238788153 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557238788154 2019.05.07 17:19:48)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code b9ececedb5efe9afbfb6ace2ecbfbdbfbcbebdbfbd)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1557238788163 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557238788164 2019.05.07 17:19:48)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code c89d9e9dc59fc9dec9ceda9298cfccce9ecfcacecf)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1557238788172 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557238788173 2019.05.07 17:19:48)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code c89c9f9dc59e9edec0cdde939acfcdce9ccec9cfce)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557238788181 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557238788182 2019.05.07 17:19:48)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code d88c898ad18f8fced58bcd838ddfd8dfdaded1de8c)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1557238788191 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557238788192 2019.05.07 17:19:48)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code d88c898ad18f8fced2dccd838ddfd8ded9dedbded0)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557238788200 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557238788201 2019.05.07 17:19:48)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code e8bcbabae5bfe8fee8effbb2efeebdefecefeaeebe)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1557238788209 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557238788210 2019.05.07 17:19:48)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code f7a2f2a6f5a1abe4f5f7e5aef0f4f6f4f1f1a3f0f2)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557238788218 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557238788219 2019.05.07 17:19:48)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code f7a2a5a7a6a0a7e0f4a4e3ada7f0f5f0f3f1f4f1a1)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557238788226 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557238788227 2019.05.07 17:19:48)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 0752010005515b115200415d5201530002000f0153)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557238788236 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557238788237 2019.05.07 17:19:48)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 07525101095155110f06465d000005025101030102)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1557239419557 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557239419558 2019.05.07 17:30:19)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 27277523297026312777647d70212e217221262174)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1557239419571 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557239419572 2019.05.07 17:30:19)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 37376732356167213138226c623133313230333133)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1557239419581 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557239419582 2019.05.07 17:30:19)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 37376432356036213631256d673033316130353130)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 685           1557239419592 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557239419593 2019.05.07 17:30:19)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 46471444451010504e43501d144143401240474140)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1192          1557239419600 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557239419601 2019.05.07 17:30:19)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 56570255510101405b05430d0351565154505f5002)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i 1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1557239419610 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557239419611 2019.05.07 17:30:19)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 56570255510101405c52430d03515650575055505e)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557239419620 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557239419621 2019.05.07 17:30:19)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 65643264653265736562763f626330626162676333)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1557239419628 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557239419629 2019.05.07 17:30:19)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 65656564653339766765773c626664666363316260)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557239419637 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557239419638 2019.05.07 17:30:19)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 75752274262225627626612f257277727173767323)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557239419646 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557239419647 2019.05.07 17:30:19)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 75757575752329632072332f2073217270727d7321)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557239419655 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557239419656 2019.05.07 17:30:19)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 8585d58b89d3d7938d84c4df82828780d383818380)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000044 55 1193          1557501384754 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557501384755 2019.05.10 18:16:24)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 32673637316565243f6127696735323530343b3466)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 1902          1557501384769 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557501384770 2019.05.10 18:16:24)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 41154343491640574111021b164748471447404712)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(clk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(clk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000042 55 2001          1557501675904 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557501675905 2019.05.10 18:21:15)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 8682858889d1879086d6c5dcd1808f80d3808780d5)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(clk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2000          1557501757092 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557501757093 2019.05.10 18:22:37)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code a9a9adfea9fea8bfa9f9eaf3feafa0affcafa8affa)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 1193          1557501821230 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557501821231 2019.05.10 18:23:41)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 36346233316161203b65236d6331363134303f3062)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557501914174 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557501914175 2019.05.10 18:25:14)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 40144842411717564d13551b154740474246494614)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 2002          1557501914188 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557501914189 2019.05.10 18:25:14)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 4f1a414d10184e594f1f0c15184946491a494e491c)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(clk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(clk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2039          1557502276744 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557502276745 2019.05.10 18:31:16)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 9291949d99c5938492c2d1c8c5949b94c7949394c1)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(clk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(clk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_alias((SS)(start)))(_simpleassign BUF)(_trgt(4))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2155          1557502331218 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557502331219 2019.05.10 18:32:11)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 56525555590157405606150c01505f500350575005)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(clk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(clk))
			((reset)(reset))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_alias((SS)(start)))(_simpleassign BUF)(_trgt(4))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2000          1557502540024 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557502540025 2019.05.10 18:35:40)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 03000005095402150353405954050a055605020550)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 1193          1557502629867 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557502629868 2019.05.10 18:37:09)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code f7a2f4a7f1a0a0e1faa4e2aca2f0f7f0f5f1fef1a3)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 685           1557503477190 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557503477191 2019.05.10 18:51:17)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code c791c092c59191d1cfc2d19c95c0c2c193c1c6c0c1)
	(_ent
		(_time 1556549125173)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 692           1557503497892 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557503497893 2019.05.10 18:51:37)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code a6f7a2f1a5f0f0b0aea3b0fdf4a1a3a0f2a0a7a1a0)
	(_ent
		(_time 1557503497890)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 2862          1557503587374 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557503587375 2019.05.10 18:53:07)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 3330373635656325353c2668663537353634373537)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 2000          1557503591179 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557503591180 2019.05.10 18:53:11)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 17144710194016011747544d40111e114211161144)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557503591192 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557503591193 2019.05.10 18:53:11)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 17144510154147011118024c421113111210131113)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1557503591202 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557503591203 2019.05.10 18:53:11)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 27247623257026312621357d772023217120252120)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557503591211 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557503591212 2019.05.10 18:53:11)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 36346633356060203e33206d643133306230373130)
	(_ent
		(_time 1557503497889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557503591220 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557503591221 2019.05.10 18:53:11)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 36346033316161203b65236d6331363134303f3062)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1557503591230 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557503591231 2019.05.10 18:53:11)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 46441044411111504c42531d13414640474045404e)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557503591239 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557503591240 2019.05.10 18:53:11)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 56540354550156405651450c515003515251545000)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1557503591248 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557503591249 2019.05.10 18:53:11)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 5655545455000a455456440f515557555050025153)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557503591257 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557503591258 2019.05.10 18:53:11)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 65663065363235726636713f356267626163666333)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557503591266 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557503591267 2019.05.10 18:53:11)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 65666764653339733062233f3063316260626d6331)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557503591276 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557503591277 2019.05.10 18:53:11)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 75762774792327637d74342f727277702373717370)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 1902          1557503849019 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557503849020 2019.05.10 18:57:29)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 3b39683e606c3a2d3b6b78616c3d323d6e3d3a3d68)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(clk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(clk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 1266          1557504006238 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557504006239 2019.05.10 19:00:06)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 5e0b5a5d0a090948570e4b050b595e585f585d5856)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000042 55 2000          1557504006253 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557504006254 2019.05.10 19:00:06)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 6e3a6c6e32396f786e3e2d34396867683b686f683d)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 1266          1557504057260 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557504057261 2019.05.10 19:00:57)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code b5b5e7e1b1e2e2a3bce5a0eee0b2b5b3b4b3b6b3bd)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1266          1557504067414 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557504067415 2019.05.10 19:01:07)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 62346162613535746b32773937656264636461646a)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000042 55 2000          1557504188450 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557504188451 2019.05.10 19:03:08)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 29287c2d297e283f29796a737e2f202f7c2f282f7a)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557504188464 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557504188465 2019.05.10 19:03:08)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 38396f3d356e682e3e372d636d3e3c3e3d3f3c3e3c)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1557504188474 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557504188475 2019.05.10 19:03:08)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 48491c4a451f495e494e5a12184f4c4e1e4f4a4e4f)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557504188484 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557504188485 2019.05.10 19:03:08)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 48481d4a451e1e5e404d5e131a4f4d4e1c4e494f4e)
	(_ent
		(_time 1557503497889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557504188493 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557504188494 2019.05.10 19:03:08)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 58580b5b510f0f4e550b4d030d5f585f5a5e515e0c)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557504188504 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557504188505 2019.05.10 19:03:08)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 58580b5b510f0f4e510a4d030d5f585e595e5b5e50)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6(t_1_26))(6(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557504188512 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557504188513 2019.05.10 19:03:08)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 67673766653067716760743d606132606360656131)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1557504188521 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557504188522 2019.05.10 19:03:08)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 7776707775212b647577652e707476747171237072)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557504188530 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557504188531 2019.05.10 19:03:08)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 77762776262027607424632d277075707371747121)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557504188539 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557504188540 2019.05.10 19:03:08)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 8786808885d1db91d280c1ddd281d38082808f81d3)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557504188548 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557504188549 2019.05.10 19:03:08)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 8786d08989d1d5918f86c6dd80808582d181838182)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000044 55 1313          1557504354120 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557504354121 2019.05.10 19:05:54)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 51565252510606475b56440a045651575057525759)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(7))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6(t_1_26))(6(0))(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000042 55 2000          1557504455508 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557504455509 2019.05.10 19:07:35)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 5f510f5c00085e495f0f1c05085956590a595e590c)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557504455521 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557504455522 2019.05.10 19:07:35)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 6f613d6f3c393f7969607a343a696b696a686b696b)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1557504455530 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557504455531 2019.05.10 19:07:35)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 6f613e6f3c386e796e697d353f686b6939686d6968)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557504455540 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557504455541 2019.05.10 19:07:35)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 7f702f7e2c292969777a69242d787a792b797e7879)
	(_ent
		(_time 1557503497889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557504455549 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557504455550 2019.05.10 19:07:35)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 7f70297e28282869722c6a242a787f787d7976792b)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1318          1557504455558 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557504455559 2019.05.10 19:07:35)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 8e81d880dad9d998848a9bd5db898e888f888d8886)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(7))(_sens(0)(1)(2(t_0_6))(3(t_0_15))(4(t_0_3))(6(t_1_26))(6(0))(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557504455579 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557504455580 2019.05.10 19:07:35)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 9e91cb90cec99e889e998dc49998cb999a999c98c8)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1557504455588 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557504455589 2019.05.10 19:07:35)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code ada3affbfcfbf1beafadbff4aaaeacaeababf9aaa8)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557504455596 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557504455597 2019.05.10 19:07:35)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code ada3f8faaffafdbaaefeb9f7fdaaafaaa9abaeabfb)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557504455605 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557504455606 2019.05.10 19:07:35)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code bdb3bfe8ecebe1abe8bafbe7e8bbe9bab8bab5bbe9)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557504455614 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557504455615 2019.05.10 19:07:35)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code bdb3efe9e0ebefabb5bcfce7bababfb8ebbbb9bbb8)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1557504545442 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557504545443 2019.05.10 19:09:05)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code b1e2e2e5b9e6b0a7b1e1f2ebe6b7b8b7e4b7b0b7e2)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557504545457 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557504545458 2019.05.10 19:09:05)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code b1e2e0e5b5e7e1a7b7bea4eae4b7b5b7b4b6b5b7b5)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1557504545467 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557504545468 2019.05.10 19:09:05)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code c0939295c597c1d6c1c6d29a90c7c4c696c7c2c6c7)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557504545476 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557504545477 2019.05.10 19:09:05)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code d0828382d58686c6d8d5c68b82d7d5d684d6d1d7d6)
	(_ent
		(_time 1557503497889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557504545486 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557504545487 2019.05.10 19:09:05)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code d0828582d18787c6dd83c58b85d7d0d7d2d6d9d684)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1312          1557504545496 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557504545497 2019.05.10 19:09:05)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code e0b2b5b3e1b7b7f6eae5f5bbb5e7e0e6e1e6e3e6e8)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6(t_23_26))(6(t_7_22))(6(t_0_6))(6))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557504545505 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557504545506 2019.05.10 19:09:05)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code e0b2b6b2e5b7e0f6e0e7f3bae7e6b5e7e4e7e2e6b6)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1557504545513 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557504545514 2019.05.10 19:09:05)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code efbceebdbcb9b3fcedeffdb6e8eceeece9e9bbe8ea)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557504545522 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557504545523 2019.05.10 19:09:05)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code ffaca9afffa8afe8fcaceba5aff8fdf8fbf9fcf9a9)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557504545531 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557504545532 2019.05.10 19:09:05)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code ffacfeaeaca9a3e9aaf8b9a5aaf9abf8faf8f7f9ab)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557504545540 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557504545541 2019.05.10 19:09:05)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 0f5c5d0950595d19070e4e5508080d0a59090b090a)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1557504570098 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557504570099 2019.05.10 19:09:30)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code f1f3a2a1f9a6f0e7f1a1b2aba6f7f8f7a4f7f0f7a2)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557504570111 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557504570112 2019.05.10 19:09:30)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 0103530705575117070e145a540705070406050705)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1557504570121 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557504570122 2019.05.10 19:09:30)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 11134016154610071017034b411615174716131716)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557504570131 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557504570132 2019.05.10 19:09:30)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 20237024257676362825367b722725267426212726)
	(_ent
		(_time 1557503497889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557504570140 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557504570141 2019.05.10 19:09:30)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 20237624217777362d73357b752720272226292674)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1312          1557504570150 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557504570151 2019.05.10 19:09:30)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 30336635316767263a36256b653730363136333638)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557504570159 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557504570160 2019.05.10 19:09:30)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 30336534356730263037236a373665373437323666)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1557504570168 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557504570169 2019.05.10 19:09:30)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 4042424345161c5342405219474341434646144745)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557504570177 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557504570178 2019.05.10 19:09:30)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 40421542161710574313541a104742474446434616)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557504570186 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557504570187 2019.05.10 19:09:30)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 4f4d4d4c1c1913591a4809151a491b484a4847491b)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557504570195 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557504570196 2019.05.10 19:09:30)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 5f5d0d5c00090d49575e1e0558585d5a09595b595a)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000044 55 1312          1557504586587 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557504586588 2019.05.10 19:09:46)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 656a3365613232736f63703e30626563646366636d)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1312          1557504647017 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557504647018 2019.05.10 19:10:47)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 6b6b396b383c3c7d616d7e303e6c6b6d6a6d686d63)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000042 55 4090          1557504728029 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557504728030 2019.05.10 19:12:08)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code e3b7e3b0e5b4e2f5e2e5f1b9b3e4e7e5b5e4e1e5e4)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(11))(_sens(4(1))(4(0))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(12))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(1))(4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . a 2 -1)
)
I 000042 55 2000          1557504795602 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557504795603 2019.05.10 19:13:15)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code dd898d8f808adccbdd8d9e878adbd4db88dbdcdb8e)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557504795615 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557504795616 2019.05.10 19:13:15)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code edb9bfbebcbbbdfbebe2f8b6b8ebe9ebe8eae9ebe9)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4079          1557504795625 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557504795626 2019.05.10 19:13:15)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code edb9bcbebcbaecfbecebffb7bdeae9ebbbeaefebea)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(11))(_sens(4(1))(4(0))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(1))(4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491)
	)
	(_model . a 2 -1)
)
I 000044 55 692           1557504795635 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557504795636 2019.05.10 19:13:15)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code fca9acacaaaaaaeaf4f9eaa7aefbf9faa8fafdfbfa)
	(_ent
		(_time 1557503497889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557504795645 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557504795646 2019.05.10 19:13:15)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code fca9aaacaeababeaf1afe9a7a9fbfcfbfefaf5faa8)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1312          1557504795655 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557504795656 2019.05.10 19:13:15)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 0c580c0a5e5b5b1a060a1957590b0c0a0d0a0f0a04)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sens(0)(1))(_read(6)(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557504795664 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557504795665 2019.05.10 19:13:15)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 1c481f1a4a4b1c0a1c1b0f461b1a491b181b1e1a4a)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1557504795673 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557504795674 2019.05.10 19:13:15)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 1c49481a4a4a400f1e1c0e451b1f1d1f1a1a481b19)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557504795682 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557504795683 2019.05.10 19:13:15)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 2b7e282f2f7c7b3c28783f717b2c292c2f2d282d7d)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557504795691 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557504795692 2019.05.10 19:13:15)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 2b7e7f2e7c7d773d7e2c6d717e2d7f2c2e2c232d7f)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557504795700 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557504795701 2019.05.10 19:13:15)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 3b6e3f3e606d692d333a7a613c3c393e6d3d3f3d3e)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1557504867135 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557504867136 2019.05.10 19:14:27)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 481a494a491f495e48180b121f4e414e1d4e494e1b)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557504867149 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557504867150 2019.05.10 19:14:27)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 580a5b5b550e084e5e574d030d5e5c5e5d5f5c5e5c)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4079          1557504867158 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557504867159 2019.05.10 19:14:27)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 580a585b550f594e595e4a02085f5c5e0e5f5a5e5f)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(11))(_sens(4(1))(4(0))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(1))(4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50528771)
	)
	(_model . a 2 -1)
)
I 000044 55 692           1557504867168 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557504867169 2019.05.10 19:14:27)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 683b6968653e3e7e606d7e333a6f6d6e3c6e696f6e)
	(_ent
		(_time 1557503497889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557504867178 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557504867179 2019.05.10 19:14:27)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 77247076712020617a24622c2270777075717e7123)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1312          1557504867188 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557504867189 2019.05.10 19:14:27)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 77247076712020617d71622c22707771767174717f)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557504867197 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557504867198 2019.05.10 19:14:27)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 87d4838885d08791878094dd8081d28083808581d1)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1557504867206 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557504867207 2019.05.10 19:14:27)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 87d5d48885d1db94858795de808486848181d38082)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557504867215 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557504867216 2019.05.10 19:14:27)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 96c49299c6c1c68195c582ccc691949192909590c0)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557504867223 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557504867224 2019.05.10 19:14:27)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 96c4c59895c0ca80c391d0ccc390c29193919e90c2)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557504867233 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557504867234 2019.05.10 19:14:27)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code a6f4a5f1a9f0f4b0aea7e7fca1a1a4a3f0a0a2a0a3)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1557504995363 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557504995364 2019.05.10 19:16:35)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 23767627297422352373607974252a257625222570)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557504995376 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557504995377 2019.05.10 19:16:35)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 3366643635656325353c2668663537353634373537)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4226          1557504995385 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557504995386 2019.05.10 19:16:35)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 421716404515435443415018124546441445404445)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 68(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12(0)))(_sens(4(1))(4(0))(10(0))))))
			(line__65(_arch 1 0 65(_assignment(_trgt(12(1)))(_sens(4(1))(4(0))(10(1))))))
			(line__66(_arch 2 0 66(_assignment(_trgt(12(2)))(_sens(4(1))(4(0))(10(2))))))
			(line__67(_arch 3 0 67(_assignment(_trgt(12(3)))(_sens(4(1))(4(0))(10(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000044 55 692           1557504995396 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557504995397 2019.05.10 19:16:35)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 42161740451414544a475419104547441644434544)
	(_ent
		(_time 1557503497889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557504995405 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557504995406 2019.05.10 19:16:35)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 52060151510505445f0147090755525550545b5406)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1312          1557504995415 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557504995416 2019.05.10 19:16:35)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 62363162613535746864773937656264636461646a)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557504995424 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557504995425 2019.05.10 19:16:35)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 623632636535627462657138656437656665606434)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1557504995433 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557504995434 2019.05.10 19:16:35)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 7124767175272d6273716328767270727777257674)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557504995442 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557504995443 2019.05.10 19:16:35)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 71242170262621667222652b217673767577727727)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557504995451 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557504995452 2019.05.10 19:16:35)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 81d4868e85d7dd97d486c7dbd487d58684868987d5)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557504995460 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557504995461 2019.05.10 19:16:35)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 90c5c79f99c6c2869891d1ca97979295c696949695)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1557505056003 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557505056004 2019.05.10 19:17:36)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 04500b02095305120454475e53020d025102050257)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557505056016 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557505056017 2019.05.10 19:17:36)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 13471e1415454305151c0648461517151614171517)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4079          1557505056027 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557505056028 2019.05.10 19:17:36)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 23772d272574223522253179732427257524212524)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(11))(_sens(4(1))(4(0))))))
			(line__64(_arch 1 0 64(_assignment(_alias((s6)(s4)))(_trgt(12))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(1))(4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 2 -1)
)
I 000044 55 692           1557505056037 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557505056038 2019.05.10 19:17:36)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 33663c36356565253b362568613436356735323435)
	(_ent
		(_time 1557503497889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557505056046 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557505056047 2019.05.10 19:17:36)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 33663a36316464253e6026686634333431353a3567)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1312          1557505056056 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557505056057 2019.05.10 19:17:36)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 42174b40411515544844571917454244434441444a)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557505056066 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557505056067 2019.05.10 19:17:36)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 421748414515425442455118454417454645404414)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1557505056075 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557505056076 2019.05.10 19:17:36)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 52060f5055040e415052400b555153515454065557)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557505056083 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557505056084 2019.05.10 19:17:36)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 520658510605024551014608025550555654515404)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557505056092 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557505056093 2019.05.10 19:17:36)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 61353c6065373d773466273b346735666466696735)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557505056102 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557505056103 2019.05.10 19:17:36)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 71257c70792723677970302b767673742777757774)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1557505155967 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557505155968 2019.05.10 19:19:15)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 8481d48a89d3859284d4c7ded3828d82d1828582d7)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557505155980 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557505155981 2019.05.10 19:19:15)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 9491c69b95c2c482929b81cfc19290929193909290)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4079          1557505155989 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557505155990 2019.05.10 19:19:15)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 9491c59b95c39582959286cec4939092c293969293)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(11))(_sens(4(1))(4(0))))))
			(line__64(_arch 1 0 64(_assignment(_alias((s6)(s4)))(_trgt(12))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(1))(4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 2 -1)
)
I 000044 55 692           1557505155999 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557505156000 2019.05.10 19:19:15)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code a4a0f4f3a5f2f2b2aca1b2fff6a3a1a2f0a2a5a3a2)
	(_ent
		(_time 1557503497889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557505156008 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557505156009 2019.05.10 19:19:16)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code b3b7e5e7b1e4e4a5bee0a6e8e6b4b3b4b1b5bab5e7)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1312          1557505156018 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557505156019 2019.05.10 19:19:16)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code b3b7e5e7b1e4e4a5b9b5a6e8e6b4b3b5b2b5b0b5bb)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557505156028 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557505156029 2019.05.10 19:19:16)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code c3c79697c594c3d5c3c4d099c4c596c4c7c4c1c595)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 718           1557505156038 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557505156039 2019.05.10 19:19:16)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code d3d6d180d5858fc0d1d3c18ad4d0d2d0d5d587d4d6)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557505156046 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557505156047 2019.05.10 19:19:16)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code d3d68681868483c4d080c78983d4d1d4d7d5d0d585)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557505156055 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557505156056 2019.05.10 19:19:16)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code e2e7e0b0e5b4bef4b7e5a4b8b7e4b6e5e7e5eae4b6)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557505156065 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557505156066 2019.05.10 19:19:16)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code e2e7b0b1e9b4b0f4eae3a3b8e5e5e0e7b4e4e6e4e7)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000044 55 725           1557505255101 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557505255102 2019.05.10 19:20:55)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code c99c9f9dc59f95dacbc9db90cecac8cacfcf9dcecc)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 718           1557505326116 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557505326117 2019.05.10 19:22:06)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 31636d3535676d2233312368363230323737653634)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 725           1557505357530 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557505357531 2019.05.10 19:22:37)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code dfdc898c8c8983ccdddfcd86d8dcdedcd9d98bd8da)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000042 55 3974          1557505441265 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557505441266 2019.05.10 19:24:01)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code f5fafba5f5a2f4e3f4f3e7afa5f2f1f3a3f2f7f3f2)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 4090          1557505489272 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557505489273 2019.05.10 19:24:49)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 8586878b85d28493848397dfd5828183d382878382)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(11))(_sens(4(1))(4(0))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(12))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(1))(4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . a 2 -1)
)
I 000042 55 2000          1557505549945 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557505549946 2019.05.10 19:25:49)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 8587818b89d2849385d5c6dfd2838c83d0838483d6)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557505549958 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557505549959 2019.05.10 19:25:49)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 9496929b95c2c482929b81cfc19290929193909290)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000044 55 692           1557505549971 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557505549972 2019.05.10 19:25:49)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 9497909b95c2c2829c9182cfc6939192c092959392)
	(_ent
		(_time 1557503497889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557505549980 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557505549981 2019.05.10 19:25:49)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code a4a7a6f3a1f3f3b2a9f7b1fff1a3a4a3a6a2ada2f0)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1312          1557505549991 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557505549992 2019.05.10 19:25:49)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code b4b7b6e0b1e3e3a2beb2a1efe1b3b4b2b5b2b7b2bc)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557505550000 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557505550001 2019.05.10 19:25:49)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code b4b7b5e1b5e3b4a2b4b3a7eeb3b2e1b3b0b3b6b2e2)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 725           1557505550009 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557505550010 2019.05.10 19:25:50)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code c3c19597c5959fd0c1c3d19ac4c0c2c0c5c597c4c6)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557505550018 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557505550019 2019.05.10 19:25:50)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code c3c1c296969493d4c090d79993c4c1c4c7c5c0c595)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557505550029 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557505550030 2019.05.10 19:25:50)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code d3d18580d5858fc586d4958986d587d4d6d4dbd587)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557505550039 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557505550040 2019.05.10 19:25:50)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code e3e1e5b0e9b5b1f5ebe2a2b9e4e4e1e6b5e5e7e5e6)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1557505569613 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557505569614 2019.05.10 19:26:09)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 4d431d4f101a4c5b4d1d0e171a4b444b184b4c4b1e)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557505569626 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557505569627 2019.05.10 19:26:09)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 5d530f5e0c0b0d4b5b524806085b595b585a595b59)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4226          1557505569636 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557505569637 2019.05.10 19:26:09)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 6c623d6c3a3b6d7a6d6e7e363c6b686a3a6b6e6a6b)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 69(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12(0)))(_sens(4(1))(4(0))(10(0))))))
			(line__65(_arch 1 0 65(_assignment(_trgt(12(1)))(_sens(4(1))(4(0))(10(1))))))
			(line__66(_arch 2 0 66(_assignment(_trgt(12(2)))(_sens(4(1))(4(0))(10(2))))))
			(line__67(_arch 3 0 67(_assignment(_trgt(12(3)))(_sens(4(1))(4(0))(10(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000044 55 692           1557505569647 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557505569648 2019.05.10 19:26:09)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 7c732c7d2a2a2a6a74796a272e7b797a287a7d7b7a)
	(_ent
		(_time 1557503497889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557505569655 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557505569656 2019.05.10 19:26:09)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 7c732a7d2e2b2b6a712f6927297b7c7b7e7a757a28)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1312          1557505569665 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557505569666 2019.05.10 19:26:09)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 8c83da82dedbdb9a868a99d7d98b8c8a8d8a8f8a84)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557505569675 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557505569676 2019.05.10 19:26:09)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 8c83d983dadb8c9a8c8b9fd68b8ad98b888b8e8ada)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 725           1557505569684 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557505569685 2019.05.10 19:26:09)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 9b959995cccdc788999b89c29c989a989d9dcf9c9e)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557505569693 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557505569694 2019.05.10 19:26:09)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code aba5fefcaffcfbbca8f8bff1fbaca9acafada8adfd)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557505569702 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557505569703 2019.05.10 19:26:09)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code aba5a9fdfcfdf7bdfeacedf1feadffacaeaca3adff)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557505569712 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557505569713 2019.05.10 19:26:09)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code bab4e8eee2ece8acb2bbfbe0bdbdb8bfecbcbebcbf)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1557505623067 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557505623068 2019.05.10 19:27:03)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 2a2a2c2e727d2b3c2a7a69707d2c232c7f2c2b2c79)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557505623081 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557505623082 2019.05.10 19:27:03)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 2a2a2e2e7e7c7a3c2c253f717f2c2e2c2f2d2e2c2e)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4178          1557505623091 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557505623092 2019.05.10 19:27:03)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 39393e3c356e382f383b2b63693e3d3f6f3e3b3f3e)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 69(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12(0)))(_sens(10(0))))))
			(line__65(_arch 1 0 65(_assignment(_trgt(12(1)))(_sens(10(1))))))
			(line__66(_arch 2 0 66(_assignment(_trgt(12(2)))(_sens(10(2))))))
			(line__67(_arch 3 0 67(_assignment(_trgt(12(3)))(_sens(10(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000044 55 692           1557505623101 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557505623102 2019.05.10 19:27:03)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 49484f4b451f1f5f414c5f121b4e4c4f1d4f484e4f)
	(_ent
		(_time 1557503497889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557505623110 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557505623111 2019.05.10 19:27:03)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 4948494b411e1e5f441a5c121c4e494e4b4f404f1d)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1312          1557505623121 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557505623122 2019.05.10 19:27:03)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 5958595a510e0e4f535f4c020c5e595f585f5a5f51)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557505623131 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557505623132 2019.05.10 19:27:03)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 68696b69653f687e686f7b326f6e3d6f6c6f6a6e3e)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 725           1557505623140 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557505623141 2019.05.10 19:27:03)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 68683c69653e347b6a687a316f6b696b6e6e3c6f6d)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557505623149 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557505623150 2019.05.10 19:27:03)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 78787b79262f286f7b2b6c22287f7a7f7c7e7b7e2e)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557505623159 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557505623160 2019.05.10 19:27:03)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 78782c78752e246e2d7f3e222d7e2c7f7d7f707e2c)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557505623168 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557505623169 2019.05.10 19:27:03)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 88888c8689deda9e8089c9d28f8f8a8dde8e8c8e8d)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2000          1557505660496 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557505660497 2019.05.10 19:27:40)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 58085c5b590f594e58081b020f5e515e0d5e595e0b)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557505660508 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557505660509 2019.05.10 19:27:40)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 67376167653137716168723c326163616260636163)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000044 55 692           1557505660521 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557505660522 2019.05.10 19:27:40)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 77267376752121617f72612c257072712371767071)
	(_ent
		(_time 1557503497889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557505660530 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557505660531 2019.05.10 19:27:40)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 77267576712020617a24622c2270777075717e7123)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1312          1557505660540 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557505660541 2019.05.10 19:27:40)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 87d6858981d0d0918d8192dcd2808781868184818f)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557505660550 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557505660551 2019.05.10 19:27:40)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 87d6868885d08791878094dd8081d28083808581d1)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 725           1557505660560 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557505660561 2019.05.10 19:27:40)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 96c6c09895c0ca85949684cf919597959090c29193)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557505660569 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557505660570 2019.05.10 19:27:40)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code a6f6a7f1f6f1f6b1a5f5b2fcf6a1a4a1a2a0a5a0f0)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557505660578 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557505660579 2019.05.10 19:27:40)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code a6f6f0f0a5f0fab0f3a1e0fcf3a0f2a1a3a1aea0f2)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557505660588 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557505660589 2019.05.10 19:27:40)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code b5e5b3e1b9e3e7a3bdb4f4efb2b2b7b0e3b3b1b3b0)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 4178          1557505671055 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557505671056 2019.05.10 19:27:51)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 9a9dcf95cecd9b8c9b9888c0ca9d9e9ccc9d989c9d)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 69(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12(0)))(_sens(10(0))))))
			(line__65(_arch 1 0 65(_assignment(_trgt(12(1)))(_sens(10(1))))))
			(line__66(_arch 2 0 66(_assignment(_trgt(12(2)))(_sens(10(2))))))
			(line__67(_arch 3 0 67(_assignment(_trgt(12(3)))(_sens(10(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 2000          1557505983299 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557505983300 2019.05.10 19:33:03)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 45171547491244534515061f12434c431043444316)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557505983312 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557505983313 2019.05.10 19:33:03)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 5406065755020442525b410f015250525153505250)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4178          1557505983321 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557505983322 2019.05.10 19:33:03)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 64363564653365726566763e346360623263666263)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 69(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12(0)))(_sens(10(0))))))
			(line__65(_arch 1 0 65(_assignment(_trgt(12(1)))(_sens(10(1))))))
			(line__66(_arch 2 0 66(_assignment(_trgt(12(2)))(_sens(10(2))))))
			(line__67(_arch 3 0 67(_assignment(_trgt(12(3)))(_sens(10(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000044 55 692           1557505983332 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557505983333 2019.05.10 19:33:03)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 64373464653232726c61723f366361623062656362)
	(_ent
		(_time 1557503497889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557505983341 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557505983342 2019.05.10 19:33:03)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 73202572712424657e2066282674737471757a7527)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1312          1557505983350 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557505983351 2019.05.10 19:33:03)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 83d0d58d81d4d495898596d8d6848385828580858b)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557505983360 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557505983361 2019.05.10 19:33:03)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 83d0d68c85d48395838490d98485d68487848185d5)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 725           1557505983369 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557505983370 2019.05.10 19:33:03)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 93c1919d95c5cf80919381ca949092909595c79496)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557505983378 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557505983379 2019.05.10 19:33:03)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 93c1c69cc6c4c38490c087c9c394919497959095c5)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557505983386 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557505983387 2019.05.10 19:33:03)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code a2f0a0f4a5f4feb4f7a5e4f8f7a4f6a5a7a5aaa4f6)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557505983396 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557505983397 2019.05.10 19:33:03)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code b2e0e0e6b9e4e0a4bab3f3e8b5b5b0b7e4b4b6b4b7)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 4399          1557506047122 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557506047123 2019.05.10 19:34:07)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 99cb969695ce988f989b8bc3c99e9d9fcf9e9b9f9e)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 69(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((s5)(_string \"0"\)))(_trgt(11)))))
			(line__64(_arch 1 0 64(_assignment(_alias((s6(0))(s4(0))))(_trgt(12(0)))(_sens(10(0))))))
			(line__65(_arch 2 0 65(_assignment(_alias((s6(1))(s4(1))))(_trgt(12(1)))(_sens(10(1))))))
			(line__66(_arch 3 0 66(_assignment(_alias((s6(2))(s4(2))))(_trgt(12(2)))(_sens(10(2))))))
			(line__67(_arch 4 0 67(_assignment(_alias((s6(3))(s4(3))))(_trgt(12(3)))(_sens(10(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 5 -1)
)
I 000042 55 4399          1557506102323 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557506102324 2019.05.10 19:35:02)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 3c683b396a6b3d2a3d3e2e666c3b383a6a3b3e3a3b)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 69(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((s5)(_string \"0"\)))(_trgt(11)))))
			(line__64(_arch 1 0 64(_assignment(_alias((s6(0))(s4(0))))(_trgt(12(0)))(_sens(10(0))))))
			(line__65(_arch 2 0 65(_assignment(_alias((s6(1))(s4(1))))(_trgt(12(1)))(_sens(10(1))))))
			(line__66(_arch 3 0 66(_assignment(_alias((s6(2))(s4(2))))(_trgt(12(2)))(_sens(10(2))))))
			(line__67(_arch 4 0 67(_assignment(_alias((s6(3))(s4(3))))(_trgt(12(3)))(_sens(10(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 5 -1)
)
I 000042 55 4063          1557506126049 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557506126050 2019.05.10 19:35:26)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code e3e5b7b0e5b4e2f5e2e6f1b9b3e4e7e5b5e4e1e5e4)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((s5)(_string \"0"\)))(_trgt(11)))))
			(line__64(_arch 1 0 64(_assignment(_alias((s6)(s4)))(_trgt(12))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 2 -1)
)
I 000042 55 4063          1557506394207 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557506394208 2019.05.10 19:39:54)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 5f5b5c5c0c085e495e5a4d050f585b5909585d5958)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((s5)(_string \"0"\)))(_trgt(11)))))
			(line__64(_arch 1 0 64(_assignment(_trgt(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50528771)
	)
	(_model . a 2 -1)
)
I 000042 55 3981          1557506467393 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557506467394 2019.05.10 19:41:07)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 424047404515435443445018124546441445404445)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((s6)(s4)))(_trgt(12))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 3981          1557506579997 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557506579998 2019.05.10 19:42:59)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 24747220257325322522367e742320227223262223)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s4))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((s6)(s4)))(_trgt(12))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 3981          1557506660520 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557506660521 2019.05.10 19:44:20)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code a7a2a4f0a5f0a6b1a6a1b5fdf7a0a3a1f1a0a5a1a0)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((s6)(s4)))(_trgt(12))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 4317          1557506913460 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557506913461 2019.05.10 19:48:33)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code c0c7c795c597c1d6c1c3d29a90c7c4c696c7c2c6c7)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 68(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((s6(0))(s4(3))))(_trgt(12(0)))(_sens(10(3))))))
			(line__64(_arch 1 0 64(_assignment(_alias((s6(1))(s4(2))))(_trgt(12(1)))(_sens(10(2))))))
			(line__65(_arch 2 0 65(_assignment(_alias((s6(2))(s4(1))))(_trgt(12(2)))(_sens(10(1))))))
			(line__66(_arch 3 0 66(_assignment(_alias((s6(3))(s4(0))))(_trgt(12(3)))(_sens(10(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(3))(10(2))(10(1))(10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 2000          1557506984358 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557506984359 2019.05.10 19:49:44)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code abafa8fcf0fcaabdabfbe8f1fcada2adfeadaaadf8)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557506984371 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557506984372 2019.05.10 19:49:44)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code bbbfbaefecedebadbdb4aee0eebdbfbdbebcbfbdbf)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4317          1557506984380 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557506984381 2019.05.10 19:49:44)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code cacec89f9e9dcbdccbc9d8909acdcecc9ccdc8cccd)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 68(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((s6(0))(s4(0))))(_trgt(12(0)))(_sens(10(0))))))
			(line__64(_arch 1 0 64(_assignment(_alias((s6(1))(s4(1))))(_trgt(12(1)))(_sens(10(1))))))
			(line__65(_arch 2 0 65(_assignment(_alias((s6(2))(s4(2))))(_trgt(12(2)))(_sens(10(2))))))
			(line__66(_arch 3 0 66(_assignment(_alias((s6(3))(s4(3))))(_trgt(12(3)))(_sens(10(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000044 55 692           1557506984391 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557506984392 2019.05.10 19:49:44)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code cacfc99f9e9c9cdcc2cfdc9198cdcfcc9ecccbcdcc)
	(_ent
		(_time 1557503497889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557506984400 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557506984401 2019.05.10 19:49:44)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code dadfdf888a8d8dccd789cf818fdddaddd8dcd3dc8e)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1312          1557506984411 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557506984412 2019.05.10 19:49:44)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code dadfdf888a8d8dccd0dccf818fdddadcdbdcd9dcd2)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557506984421 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557506984422 2019.05.10 19:49:44)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code eaefecb8bebdeafceaedf9b0edecbfedeeede8ecbc)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 725           1557506984431 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557506984432 2019.05.10 19:49:44)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code f9fda8a8f5afa5eafbf9eba0fefaf8faffffadfefc)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557506984440 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557506984441 2019.05.10 19:49:44)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code f9fdffa9a6aea9eefaaaeda3a9fefbfefdfffaffaf)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557506984448 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557506984449 2019.05.10 19:49:44)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 090d5b0e055f551f5c0e4f535c0f5d0e0c0e010f5d)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557506984459 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557506984460 2019.05.10 19:49:44)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 181c1a1f194e4a0e101959421f1f1a1d4e1e1c1e1d)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000044 55 685           1557507080790 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557507080791 2019.05.10 19:51:20)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 616f3261653737776964773a336664673567606667)
	(_ent
		(_time 1557507080788)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 4317          1557507080807 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557507080808 2019.05.10 19:51:20)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 707f2271752771667173622a207774762677727677)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 68(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((s6(0))(s4(3))))(_trgt(12(0)))(_sens(10(3))))))
			(line__64(_arch 1 0 64(_assignment(_alias((s6(1))(s4(2))))(_trgt(12(1)))(_sens(10(2))))))
			(line__65(_arch 2 0 65(_assignment(_alias((s6(2))(s4(1))))(_trgt(12(2)))(_sens(10(1))))))
			(line__66(_arch 3 0 66(_assignment(_alias((s6(3))(s4(0))))(_trgt(12(3)))(_sens(10(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(3))(10(2))(10(1))(10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 2000          1557507100322 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557507100323 2019.05.10 19:51:40)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code acfffbfbf6fbadbaacfceff6fbaaa5aaf9aaadaaff)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2855          1557507100335 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557507100336 2019.05.10 19:51:40)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code bbe8eeefecedebadbdb4aee0eebdbfbdbebcbfbdbf)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4317          1557507100345 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557507100346 2019.05.10 19:51:40)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code bbe8edefececbaadbab8a9e1ebbcbfbdedbcb9bdbc)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 68(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((s6(0))(s4(3))))(_trgt(12(0)))(_sens(10(3))))))
			(line__64(_arch 1 0 64(_assignment(_alias((s6(1))(s4(2))))(_trgt(12(1)))(_sens(10(2))))))
			(line__65(_arch 2 0 65(_assignment(_alias((s6(2))(s4(1))))(_trgt(12(2)))(_sens(10(1))))))
			(line__66(_arch 3 0 66(_assignment(_alias((s6(3))(s4(0))))(_trgt(12(3)))(_sens(10(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(3))(10(2))(10(1))(10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000044 55 685           1557507100356 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557507100357 2019.05.10 19:51:40)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code cb999c9e9c9d9dddc3cedd9099cccecd9fcdcacccd)
	(_ent
		(_time 1557507080787)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557507100365 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557507100366 2019.05.10 19:51:40)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code db898a89888c8ccdd688ce808edcdbdcd9ddd2dd8f)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1312          1557507100376 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557507100377 2019.05.10 19:51:40)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code db898a89888c8ccdd1ddce808edcdbdddaddd8ddd3)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557507100386 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557507100387 2019.05.10 19:51:40)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code eab8b8b8bebdeafceaedf9b0edecbfedeeede8ecbc)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 725           1557507100395 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557507100396 2019.05.10 19:51:40)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code eab9efb8bebcb6f9e8eaf8b3ede9ebe9ececbeedef)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557507100404 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557507100405 2019.05.10 19:51:40)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code faa9a8aafdadaaedf9a9eea0aafdf8fdfefcf9fcac)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557507100412 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557507100413 2019.05.10 19:51:40)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 0a590c0d5e5c561c5f0d4c505f0c5e0d0f0d020c5e)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557507100422 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557507100423 2019.05.10 19:51:40)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 0a595c0c525c581c020b4b500d0d080f5c0c0e0c0f)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000044 55 692           1557507188949 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557507188950 2019.05.10 19:53:08)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code dddedf8f8c8b8bcbd5d8cb868fdad8db89dbdcdadb)
	(_ent
		(_time 1557507188947)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 2862          1557507188963 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557507188964 2019.05.10 19:53:08)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code eceeecbfbababcfaeae3f9b7b9eae8eae9ebe8eae8)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 2000          1557507231983 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557507231984 2019.05.10 19:53:51)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code f4a7a1a4f9a3f5e2f4a4b7aea3f2fdf2a1f2f5f2a7)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557507231996 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557507231997 2019.05.10 19:53:51)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 0457540205525412020b115f510200020103000200)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4317          1557507232007 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557507232008 2019.05.10 19:53:52)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 134040141544120512100149431417154514111514)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 68(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((s6(0))(s4(0))))(_trgt(12(0)))(_sens(10(0))))))
			(line__64(_arch 1 0 64(_assignment(_alias((s6(1))(s4(1))))(_trgt(12(1)))(_sens(10(1))))))
			(line__65(_arch 2 0 65(_assignment(_alias((s6(2))(s4(2))))(_trgt(12(2)))(_sens(10(2))))))
			(line__66(_arch 3 0 66(_assignment(_alias((s6(3))(s4(3))))(_trgt(12(3)))(_sens(10(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000044 55 692           1557507232017 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557507232018 2019.05.10 19:53:52)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 13414114154545051b160548411416154715121415)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557507232026 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557507232027 2019.05.10 19:53:52)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 23717727217474352e7036787624232421252a2577)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1312          1557507232038 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557507232039 2019.05.10 19:53:52)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 33616736316464253935266866343335323530353b)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557507232047 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557507232048 2019.05.10 19:53:52)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 336164373564332533342069343566343734313565)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 725           1557507232056 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557507232057 2019.05.10 19:53:52)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 4211424145141e514042501b454143414444164547)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557507232065 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557507232066 2019.05.10 19:53:52)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 421115401615125541115618124540454644414414)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557507232074 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557507232075 2019.05.10 19:53:52)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 5201525055040e44075514080754065557555a5406)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557507232084 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557507232085 2019.05.10 19:53:52)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 61323161693733776960203b666663643767656764)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 4317          1557507258589 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557507258590 2019.05.10 19:54:18)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code e5e6e6b6e5b2e4f3e4e6f7bfb5e2e1e3b3e2e7e3e2)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 68(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((s6(0))(s4(3))))(_trgt(12(0)))(_sens(10(3))))))
			(line__64(_arch 1 0 64(_assignment(_alias((s6(1))(s4(2))))(_trgt(12(1)))(_sens(10(2))))))
			(line__65(_arch 2 0 65(_assignment(_alias((s6(2))(s4(1))))(_trgt(12(2)))(_sens(10(1))))))
			(line__66(_arch 3 0 66(_assignment(_alias((s6(3))(s4(0))))(_trgt(12(3)))(_sens(10(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(3))(10(2))(10(1))(10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3981          1557507276615 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557507276616 2019.05.10 19:54:36)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 555a0056550254435453470f055251530352575352)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50528771)
	)
	(_model . a 1 -1)
)
I 000042 55 3992          1557507348843 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557507348844 2019.05.10 19:55:48)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 6f3b6d6f3c386e796e697d353f686b6939686d6968)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(12))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50528771)
	)
	(_model . a 1 -1)
)
I 000042 55 3992          1557507376951 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557507376952 2019.05.10 19:56:16)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 3d3939386c6a3c2b3c3b2f676d3a393b6b3a3f3b3a)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(12))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50528771)
	)
	(_model . a 1 -1)
)
I 000042 55 3992          1557507395577 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557507395578 2019.05.10 19:56:35)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code fefeabaeaea9ffe8fff8eca4aef9faf8a8f9fcf8f9)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(12))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50528771)
	)
	(_model . a 1 -1)
)
I 000044 55 1192          1557507613681 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557507613682 2019.05.10 20:00:13)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code fbaeadaba8acacedf6a8eea0aefcfbfcf9fdf2fdaf)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 3981          1557507613695 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557507613696 2019.05.10 20:00:13)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 0b5e0c0d5c5c0a1d0a0d19515b0c0f0d5d0c090d0c)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((s6)(s4)))(_trgt(12))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 1192          1557507664584 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557507664585 2019.05.10 20:01:04)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code d5dad387d18282c3d886c08e80d2d5d2d7d3dcd381)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1318          1557507761181 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557507761182 2019.05.10 20:02:41)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 27202723217070312d22327c72202721262124212f)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_sig(_int i -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(7))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1192          1557507803057 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557507803058 2019.05.10 20:03:23)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code baecb9eeeaededacb7e9afe1efbdbabdb8bcb3bcee)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1192          1557507819388 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557507819389 2019.05.10 20:03:39)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 82d0818c81d5d5948fd197d9d785828580848b84d6)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557507857847 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557507857848 2019.05.10 20:04:17)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code b7b7bee3b1e0e0a1bae4a2ece2b0b7b0b5b1beb1e3)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1266          1557507857861 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557507857862 2019.05.10 20:04:17)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code c7c7ce92c19090d1ce97d29c92c0c7c1c6c1c4c1cf)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . arh 1 -1)
)
I 000044 55 1193          1557507879946 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557507879947 2019.05.10 20:04:39)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 15461512114242031846004e4012151217131c1341)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557507958092 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557507958093 2019.05.10 20:05:58)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 51565052510606475c02440a045651565357585705)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557508065911 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557508065912 2019.05.10 20:07:45)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 76207077712121607b25632d2371767174707f7022)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 3981          1557508084728 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557508084729 2019.05.10 20:08:04)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 025205040555031403041058520506045405000405)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50528771)
	)
	(_model . a 1 -1)
)
I 000042 55 4317          1557508270419 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557508270420 2019.05.10 20:11:10)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 5a0f58590e0d5b4c5b5948000a5d5e5c0c5d585c5d)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 68(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((s6(0))(s4(3))))(_trgt(12(0)))(_sens(10(3))))))
			(line__64(_arch 1 0 64(_assignment(_alias((s6(1))(s4(2))))(_trgt(12(1)))(_sens(10(2))))))
			(line__65(_arch 2 0 65(_assignment(_alias((s6(2))(s4(1))))(_trgt(12(2)))(_sens(10(1))))))
			(line__66(_arch 3 0 66(_assignment(_alias((s6(3))(s4(0))))(_trgt(12(3)))(_sens(10(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(3))(10(2))(10(1))(10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3981          1557508304198 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557508304199 2019.05.10 20:11:44)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 4f4d414d1c184e594e495d151f484b4919484d4948)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50528771)
	)
	(_model . a 1 -1)
)
I 000044 55 1193          1557508428679 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557508428680 2019.05.10 20:13:48)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 9396c59c91c4c4859ec086c8c694939491959a95c7)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557508447884 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557508447885 2019.05.10 20:14:07)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 9696c79991c1c1809bc583cdc391969194909f90c2)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557508530300 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557508530301 2019.05.10 20:15:30)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 7d282e7c282a2a6b702e6826287a7d7a7f7b747b29)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557508605878 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557508605879 2019.05.10 20:16:45)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code b7e5b4e3b1e0e0a1bae4a2ece2b0b7b0b5b1beb1e3)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557508649132 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557508649133 2019.05.10 20:17:29)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code b8b7ebecb1efefaeb5ebade3edbfb8bfbabeb1beec)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557508696305 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557508696306 2019.05.10 20:18:16)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code fcfff8acaeababeaf1afe9a7a9fbfcfbfefaf5faa8)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557508771707 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557508771708 2019.05.10 20:19:31)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 7b7a297a282c2c6d76286e202e7c7b7c797d727d2f)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 2000          1557837308303 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557837308304 2019.05.14 15:35:08)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 9d9bcd92c0ca9c8b9dcddec7ca9b949bc89b9c9bce)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557837308358 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557837308359 2019.05.14 15:35:08)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code ccca9e999a9a9cdacac3d99799cac8cac9cbc8cac8)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3981          1557837308391 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557837308392 2019.05.14 15:35:08)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code fbfdaaabacacfaedfafde9a1abfcfffdadfcf9fdfc)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_arch(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50528771)
	)
	(_model . a 1 -1)
)
I 000044 55 692           1557837308432 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557837308433 2019.05.14 15:35:08)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 1a1c1c1d4e4c4c0c121f0c41481d1f1c4e1c1b1d1c)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557837308483 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557837308484 2019.05.14 15:35:08)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 494f494b411e1e5f441a5c121c4e494e4b4f404f1d)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1200          1557837308528 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557837308529 2019.05.14 15:35:08)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 787e7879712f2f6e71286d232d7f787e797e7b7e70)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000048 55 747           1557837308570 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557837308571 2019.05.14 15:35:08)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code a7a1a4f1a5f0a7b1a7a0b4fda0a1f2a0a3a0a5a1f1)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 725           1557837308613 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557837308614 2019.05.14 15:35:08)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code d5d28186d58389c6d7d5c78cd2d6d4d6d3d381d2d0)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557837308654 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557837308655 2019.05.14 15:35:08)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code f5f2f6a5a6a2a5e2f6a6e1afa5f2f7f2f1f3f6f3a3)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000049 55 662           1557837308695 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557837308696 2019.05.14 15:35:08)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 24237121257278327123627e7122702321232c2270)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
I 000048 55 778           1557837308875 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557837308876 2019.05.14 15:35:08)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code cfc8ca9a90999dd9c7ce8e95c8c8cdca99c9cbc9ca)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000044 55 1193          1557837507226 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557837507227 2019.05.14 15:38:27)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code a7a1aff0a1f0f0b1aaf7b2fcf2a0a7a0a5a1aea1f3)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557837788277 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557837788278 2019.05.14 15:43:08)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 7e7f7c7f2a292968732e6b252b797e797c7877782a)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 3974          1557838208307 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557838208308 2019.05.14 15:50:08)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 3d6868386c6a3c2b3c382f676d3a393b6b3a3f3b3a)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2000          1557845245300 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557845245336 2019.05.14 17:47:25)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 9b999e94c0cc9a8d9bcbd8c1cc9d929dce9d9a9dc8)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c1 0 28(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 29(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 25(_arch(_uni))))
		(_sig(_int s2 -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2862          1557845245522 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557845245523 2019.05.14 17:47:25)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 57555754550107415158420c025153515250535153)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 36(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 37(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 38(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 34(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1557845245561 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557845245562 2019.05.14 17:47:25)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 76747577752177607773642c267172702071747071)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557845245569 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557845245570 2019.05.14 17:47:25)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 8685848885d0d0908e8390ddd4818380d280878180)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1193          1557845245635 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557845245636 2019.05.14 17:47:25)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code c4c7c091c19393d2c994d19f91c3c4c3c6c2cdc290)
	(_ent
		(_time 1556549125183)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(6))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1200          1557845245766 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557845245767 2019.05.14 17:47:25)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 41424443411616574811541a144641474047424749)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
V 000048 55 747           1557845245777 arhsuma
(_unit VHDL(sumacontrol 0 4(arhsuma 0 9))
	(_version vde)
	(_time 1557845245778 2019.05.14 17:47:25)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 51525753550651475156420b565704565556535707)
	(_ent
		(_time 1556549125205)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arhsuma 1 -1)
)
I 000044 55 725           1557845245786 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557845245787 2019.05.14 17:47:25)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 5153005355070d4253514308565250525757055654)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557845245793 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557845245794 2019.05.14 17:47:25)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 61636761363631766232753b316663666567626737)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
V 000049 55 662           1557845245801 muxstart
(_unit VHDL(muxmod 0 4(muxstart 0 9))
	(_version vde)
	(_time 1557845245802 2019.05.14 17:47:25)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 6163306065373d773466273b346735666466696735)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . muxstart 1 -1)
)
V 000048 55 778           1557845245819 divizor
(_unit VHDL(divizor_de_frecventa 0 6(divizor 0 11))
	(_version vde)
	(_time 1557845245820 2019.05.14 17:47:25)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 8082818e89d6d2968881c1da87878285d686848685)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . divizor 1 -1)
)
I 000042 55 2898          1557845617225 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557845617226 2019.05.14 17:53:37)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 4e1e4a4c1e181e5848195b151b484a484b494a484a)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 37(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 38(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 39(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni(_string \"0000"\)))))
		(_sig(_int s5 6 0 35(_arch(_uni(_string \"1111"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__41(_arch 1 0 41(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__42(_arch 2 0 42(_assignment(_trgt(5))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000044 55 1239          1557846677622 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557846677623 2019.05.14 18:11:17)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 75732074712222637827602e2072757277737c7321)
	(_ent
		(_time 1557846677620)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 3169          1557846677632 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557846677633 2019.05.14 18:11:17)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 8483d58a85d2d49282d391dfd18280828183808280)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int enable -1 0 16(_ent (_out))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 37(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
			(_port
				((reset)(reset))
				((clk)(clk))
				((bitstart)(bitstart))
				((date)(date))
				((sumacontrol)(sumacontrol))
				((enable)(enable))
				((intrare)(intrare))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 38(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 39(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s4 -1 0 32(_arch(_uni))))
		(_sig(_int s6 -1 0 32(_arch(_uni))))
		(_sig(_int enable -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 33(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 34(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 34(_arch(_uni))))
		(_sig(_int s5 6 0 35(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__41(_arch 1 0 41(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__42(_arch 2 0 42(_assignment(_trgt(5))(_sens(2)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000044 55 1246          1557846800667 arh
(_unit VHDL(pachetprimire 0 4(arh 0 14))
	(_version vde)
	(_time 1557846800668 2019.05.14 18:13:20)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 1c4d4a1b4e4b4b0a114e0947491b1c1b1e1a151a48)
	(_ent
		(_time 1557846800665)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 8(_ent(_out))))
		(_port(_int enable -1 0 9(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out((i 2))))))
		(_var(_int i -2 0 17(_prcs 0((i -1)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 2993          1557846800677 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557846800678 2019.05.14 18:13:20)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 2b7b792f7c7d7b3d2d7f3e707e2d2f2d2e2c2f2d2f)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int bitstart -1 0 13(_ent (_out))))
				(_port(_int date 0 0 14(_ent (_out))))
				(_port(_int sumacontrol 1 0 15(_ent (_out))))
				(_port(_int enable -1 0 16(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 17(_ent (_in))))
				(_port(_int iesire -1 0 18(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 28(_ent (_in))))
				(_port(_int iesire 4 0 29(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 22(_ent (_in))))
				(_port(_int intrare2 2 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 38(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(enable))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 39(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 40(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 14(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 15(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 22(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 29(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 33(_arch(_uni))))
		(_sig(_int s6 -1 0 33(_arch(_uni))))
		(_sig(_int enable -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 34(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 35(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 35(_arch(_uni))))
		(_sig(_int s5 6 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__43(_arch 2 0 43(_assignment(_trgt(5))(_sens(2)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000044 55 1254          1557846976550 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557846976551 2019.05.14 18:16:16)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 1f494a1848484809124f0a444a181f181d1916194b)
	(_ent
		(_time 1557846976548)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 2))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 3000          1557846976561 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557846976562 2019.05.14 18:16:16)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 2e797f2a7e787e38287b3b757b282a282b292a282a)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in((i 2))))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int bitstart -1 0 14(_ent (_out))))
				(_port(_int date 0 0 15(_ent (_out))))
				(_port(_int sumacontrol 1 0 16(_ent (_out))))
				(_port(_int enable -1 0 17(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 18(_ent (_in))))
				(_port(_int iesire -1 0 19(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 29(_ent (_in))))
				(_port(_int iesire 4 0 30(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 23(_ent (_in))))
				(_port(_int intrare2 2 0 24(_ent (_in))))
				(_port(_int iesire -1 0 25(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 39(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(enable))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 40(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 41(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 15(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 16(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 23(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 29(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 30(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 33(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 34(_arch(_uni))))
		(_sig(_int s6 -1 0 34(_arch(_uni))))
		(_sig(_int enable -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 35(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 36(_arch(_uni))))
		(_sig(_int s5 6 0 37(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(2)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000044 55 1254          1557847412212 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557847412213 2019.05.14 18:23:32)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code f6f4f5a6f1a1a1e0f8f1e3ada3f1f6f1f4f0fff0a2)
	(_ent
		(_time 1557846976547)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 2))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 3000          1557848207221 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557848207222 2019.05.14 18:36:47)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 6e6f6f6e3e383e78683b7b353b686a686b696a686a)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in((i 2))))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int bitstart -1 0 14(_ent (_out))))
				(_port(_int date 0 0 15(_ent (_out))))
				(_port(_int sumacontrol 1 0 16(_ent (_out))))
				(_port(_int enable -1 0 17(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 18(_ent (_in))))
				(_port(_int iesire -1 0 19(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 29(_ent (_in))))
				(_port(_int iesire 4 0 30(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 23(_ent (_in))))
				(_port(_int intrare2 2 0 24(_ent (_in))))
				(_port(_int iesire -1 0 25(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 39(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(enable))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 40(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 41(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 15(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 16(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 23(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 29(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 30(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 33(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 34(_arch(_uni))))
		(_sig(_int s6 -1 0 34(_arch(_uni))))
		(_sig(_int enable -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 35(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 36(_arch(_uni))))
		(_sig(_int s5 6 0 37(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(3))(_sens(6)(2)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(7)(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(8)(9)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1557848207231 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557848207232 2019.05.14 18:36:47)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 7e7f7c7f2e297f687f786c242e797a7828797c7879)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 45(_ent (_in))))
				(_port(_int intrare 10 0 46(_ent (_in))))
				(_port(_int iesire 11 0 47(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst c1 0 58(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 59(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 60(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 61(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 46(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 51(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 52(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 53(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 53(_arch(_uni))))
		(_sig(_int s5 -1 0 54(_int(_uni))))
		(_sig(_int s6 14 0 55(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557848207238 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557848207239 2019.05.14 18:36:47)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 7e7e7d7f2e282868767b68252c797b782a787f7978)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1254          1557848207244 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557848207245 2019.05.14 18:36:47)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 8e8e8b80dad9d998808a9bd5db898e898c888788da)
	(_ent
		(_time 1557846976547)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 2))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1200          1557848207250 arh
(_unit VHDL(pachet 0 4(arh 0 12))
	(_version vde)
	(_time 1557848207251 2019.05.14 18:36:47)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 8e8e8b80dad9d99887de9bd5db898e888f888d8886)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 13(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sens(0)(1))(_read(6)(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557848207256 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557848207257 2019.05.14 18:36:47)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 8e8e8881ded98e988e899dd48988db898a898c88d8)
	(_ent
		(_time 1557848207254)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 725           1557848207262 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557848207263 2019.05.14 18:36:47)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 9d9ccc93cccbc18e9f9d8fc49a9e9c9e9b9bc99a98)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557848207268 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557848207269 2019.05.14 18:36:47)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 9d9c9b929fcacd8a9ece89c7cd9a9f9a999b9e9bcb)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557848207274 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557848207275 2019.05.14 18:36:47)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 9d9ccc93cccbc18bc89adbc7c89bc99a989a959bc9)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 770           1557848207294 arh
(_unit VHDL(divizor_de_frecventa 0 6(arh 0 11))
	(_version vde)
	(_time 1557848207295 2019.05.14 18:36:47)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code bdbcbce9e0ebefabb5befce7bababfb8ebbbb9bbb8)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3000          1557848214130 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557848214131 2019.05.14 18:36:54)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 69666d69653f397f6f3c7c323c6f6d6f6c6e6d6f6d)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in((i 2))))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int bitstart -1 0 14(_ent (_out))))
				(_port(_int date 0 0 15(_ent (_out))))
				(_port(_int sumacontrol 1 0 16(_ent (_out))))
				(_port(_int enable -1 0 17(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 18(_ent (_in))))
				(_port(_int iesire -1 0 19(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 29(_ent (_in))))
				(_port(_int iesire 4 0 30(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 23(_ent (_in))))
				(_port(_int intrare2 2 0 24(_ent (_in))))
				(_port(_int iesire -1 0 25(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 39(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(enable))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 40(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 41(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 15(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 16(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 23(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 29(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 30(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 33(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 34(_arch(_uni))))
		(_sig(_int s6 -1 0 34(_arch(_uni))))
		(_sig(_int enable -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 35(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 36(_arch(_uni))))
		(_sig(_int s5 6 0 37(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(3))(_sens(6)(2)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(7)(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(8)(9)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1557848214139 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557848214140 2019.05.14 18:36:54)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 78777f79752f796e797e6a22287f7c7e2e7f7a7e7f)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 45(_ent (_in))))
				(_port(_int intrare 10 0 46(_ent (_in))))
				(_port(_int iesire 11 0 47(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst c1 0 58(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 59(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 60(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 61(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 46(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 51(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 52(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 53(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 53(_arch(_uni))))
		(_sig(_int s5 -1 0 54(_int(_uni))))
		(_sig(_int s6 14 0 55(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557848214156 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557848214157 2019.05.14 18:36:54)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 88868e8685dede9e808d9ed3da8f8d8edc8e898f8e)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1254          1557848214162 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557848214163 2019.05.14 18:36:54)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 8886888681dfdf9e868c9dd3dd8f888f8a8e818edc)
	(_ent
		(_time 1557846976547)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 2))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1200          1557848214168 arh
(_unit VHDL(pachet 0 4(arh 0 12))
	(_version vde)
	(_time 1557848214169 2019.05.14 18:36:54)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 9896989791cfcf8e91c88dc3cd9f989e999e9b9e90)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 13(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557848214174 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557848214175 2019.05.14 18:36:54)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 98969b9695cf988e989f8bc29f9ecd9f9c9f9a9ece)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 725           1557848214180 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557848214181 2019.05.14 18:36:54)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code a7a8f3f1a5f1fbb4a5a7b5fea0a4a6a4a1a1f3a0a2)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557848214186 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557848214187 2019.05.14 18:36:54)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code a7a8a4f0f6f0f7b0a4f4b3fdf7a0a5a0a3a1a4a1f1)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557848214192 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557848214193 2019.05.14 18:36:54)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code a7a8f3f1a5f1fbb1f2a0e1fdf2a1f3a0a2a0afa1f3)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 770           1557848214196 arh
(_unit VHDL(divizor_de_frecventa 0 6(arh 0 11))
	(_version vde)
	(_time 1557848214197 2019.05.14 18:36:54)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code b7b8b3e3b9e1e5a1bfb4f6edb0b0b5b2e1b1b3b1b2)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 2042          1557848255860 a
(_unit VHDL(final 0 4(a 0 10))
	(_version vde)
	(_time 1557848255861 2019.05.14 18:37:35)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 6f6a6a6f30386e796c6b2c35386966693a696e693c)
	(_ent
		(_time 1556549125136)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int mode 1 0 19(_ent (_in))))
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int SS -1 0 14(_ent (_out))))
				(_port(_int SM -1 0 14(_ent (_out))))
				(_port(_int SC -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst c2 0 33(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 34(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 6(_ent(_in))))
		(_port(_int SS -1 0 7(_ent(_out))))
		(_port(_int SM -1 0 7(_ent(_out))))
		(_port(_int SC -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 29(_arch(_uni))))
		(_sig(_int s2 -1 0 29(_arch(_uni))))
		(_sig(_int sclk -1 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 3000          1557848255886 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557848255887 2019.05.14 18:37:35)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 8e8b8980ded8de9888db9bd5db888a888b898a888a)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in((i 2))))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int bitstart -1 0 14(_ent (_out))))
				(_port(_int date 0 0 15(_ent (_out))))
				(_port(_int sumacontrol 1 0 16(_ent (_out))))
				(_port(_int enable -1 0 17(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 18(_ent (_in))))
				(_port(_int iesire -1 0 19(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 29(_ent (_in))))
				(_port(_int iesire 4 0 30(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 23(_ent (_in))))
				(_port(_int intrare2 2 0 24(_ent (_in))))
				(_port(_int iesire -1 0 25(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 39(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(enable))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 40(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 41(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 15(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 16(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 23(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 29(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 30(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 33(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 34(_arch(_uni))))
		(_sig(_int s6 -1 0 34(_arch(_uni))))
		(_sig(_int enable -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 35(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 36(_arch(_uni))))
		(_sig(_int s5 6 0 37(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(2)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3974          1557848255892 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557848255893 2019.05.14 18:37:35)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 8e8b8a80ded98f988f889cd4de898a88d8898c8889)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 45(_ent (_in))))
				(_port(_int intrare 10 0 46(_ent (_in))))
				(_port(_int iesire 11 0 47(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int codstart 7 0 38(_ent (_in))))
				(_port(_int date 8 0 39(_ent (_in))))
				(_port(_int sumacontrol 9 0 40(_ent (_in))))
				(_port(_int iesire -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst c1 0 58(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 59(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 60(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 61(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 65(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 38(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 46(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 51(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 52(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 53(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 53(_arch(_uni))))
		(_sig(_int s5 -1 0 54(_int(_uni))))
		(_sig(_int s6 14 0 55(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557848255898 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557848255899 2019.05.14 18:37:35)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 9e9a9b91cec8c888969b88c5cc999b98ca989f9998)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1254          1557848255904 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557848255905 2019.05.14 18:37:35)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 9e9a9d91cac9c988909a8bc5cb999e999c989798ca)
	(_ent
		(_time 1557846976547)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 2))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1200          1557848255911 arh
(_unit VHDL(pachet 0 4(arh 0 12))
	(_version vde)
	(_time 1557848255912 2019.05.14 18:37:35)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 9e9a9d91cac9c98897ce8bc5cb999e989f989d9896)
	(_ent
		(_time 1556549125194)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 6(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 7(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 8(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 13(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557848255917 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557848255918 2019.05.14 18:37:35)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code aeaaaef8fef9aeb8aea9bdf4a9a8fba9aaa9aca8f8)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 725           1557848255923 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557848255924 2019.05.14 18:37:35)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code aeabf9f8fef8f2bdacaebcf7a9adafada8a8faa9ab)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557848255929 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557848255930 2019.05.14 18:37:35)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code aeabaef9adf9feb9adfdbaf4fea9aca9aaa8ada8f8)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557848255935 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557848255936 2019.05.14 18:37:35)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code bdb8eae8ecebe1abe8bafbe7e8bbe9bab8bab5bbe9)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 770           1557848255941 arh
(_unit VHDL(divizor_de_frecventa 0 6(arh 0 11))
	(_version vde)
	(_time 1557848255942 2019.05.14 18:37:35)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code bdb8bae9e0ebefabb5befce7bababfb8ebbbb9bbb8)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557848426702 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557848426703 2019.05.14 18:40:26)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code cb9f9e9e989c9cddc5cfde909ecccbccc9cdc2cd9f)
	(_ent
		(_time 1557848426700)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 2))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 3007          1557848426713 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557848426714 2019.05.14 18:40:26)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code da8f8b888e8c8accdc8fcf818fdcdedcdfdddedcde)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in((i 2))))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int bitstart -1 0 14(_ent (_out((i 2))))))
				(_port(_int date 0 0 15(_ent (_out))))
				(_port(_int sumacontrol 1 0 16(_ent (_out))))
				(_port(_int enable -1 0 17(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 18(_ent (_in))))
				(_port(_int iesire -1 0 19(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 29(_ent (_in))))
				(_port(_int iesire 4 0 30(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 23(_ent (_in))))
				(_port(_int intrare2 2 0 24(_ent (_in))))
				(_port(_int iesire -1 0 25(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 39(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(enable))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 40(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 41(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 15(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 16(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 23(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 29(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 30(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 33(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 34(_arch(_uni))))
		(_sig(_int s6 -1 0 34(_arch(_uni))))
		(_sig(_int enable -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 35(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 36(_arch(_uni))))
		(_sig(_int s5 6 0 37(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(2)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000044 55 1261          1557848578630 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557848578631 2019.05.14 18:42:58)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 3d383d38686a6a2b33392866683a3d3a3f3b343b69)
	(_ent
		(_time 1557848578628)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557848578640 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557848578641 2019.05.14 18:42:58)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 4c494c4e1e1b1b5a451c5917194b4c4a4d4a4f4a44)
	(_ent
		(_time 1557848578638)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000042 55 3007          1557848578647 a
(_unit VHDL(det 0 4(a 0 10))
	(_version vde)
	(_time 1557848578648 2019.05.14 18:42:58)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 5c58585f0a0a0c4a5a094907095a585a595b585a58)
	(_ent
		(_time 1556549125151)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 12(_ent (_in((i 3))))))
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int bitstart -1 0 14(_ent (_out((i 3))))))
				(_port(_int date 0 0 15(_ent (_out))))
				(_port(_int sumacontrol 1 0 16(_ent (_out))))
				(_port(_int enable -1 0 17(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 18(_ent (_in))))
				(_port(_int iesire -1 0 19(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 29(_ent (_in))))
				(_port(_int iesire 4 0 30(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 23(_ent (_in))))
				(_port(_int intrare2 2 0 24(_ent (_in))))
				(_port(_int iesire -1 0 25(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 39(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(enable))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 40(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 41(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int SS -1 0 6(_ent(_out((i 2))))))
		(_port(_int SM -1 0 6(_ent(_out((i 2))))))
		(_port(_int SC -1 0 6(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 15(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 16(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 23(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 29(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 30(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 33(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 34(_arch(_uni))))
		(_sig(_int s6 -1 0 34(_arch(_uni))))
		(_sig(_int enable -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 35(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 36(_arch(_uni))))
		(_sig(_int s5 6 0 37(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(2)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3981          1557848578653 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557848578654 2019.05.14 18:42:58)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 5c585b5f0a0b5d4a5d594e060c5b585a0a5b5e5a5b)
	(_ent
		(_time 1556549125161)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 3014          1557848862886 a
(_unit VHDL(det 0 4(a 0 11))
	(_version vde)
	(_time 1557848862887 2019.05.14 18:47:42)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code a6a7a4f1a5f0f6b0a0f4b3fdf3a0a2a0a3a1a2a0a2)
	(_ent
		(_time 1557848862884)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 13(_ent (_in((i 3))))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int bitstart -1 0 15(_ent (_out((i 3))))))
				(_port(_int date 0 0 16(_ent (_out))))
				(_port(_int sumacontrol 1 0 17(_ent (_out))))
				(_port(_int enable -1 0 18(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 19(_ent (_in))))
				(_port(_int iesire -1 0 20(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 30(_ent (_in))))
				(_port(_int iesire 4 0 31(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 24(_ent (_in))))
				(_port(_int intrare2 2 0 25(_ent (_in))))
				(_port(_int iesire -1 0 26(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 40(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(enable))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 41(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 42(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 17(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 24(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 30(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 31(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 34(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 35(_arch(_uni))))
		(_sig(_int s6 -1 0 35(_arch(_uni))))
		(_sig(_int enable -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 36(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 37(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 37(_arch(_uni))))
		(_sig(_int s5 6 0 38(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(6)(2)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(7)(2)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(8)(9)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3988          1557848862896 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557848862897 2019.05.14 18:47:42)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code b6b7b7e2b5e1b7a0b7b3a4ece6b1b2b0e0b1b4b0b1)
	(_ent
		(_time 1557848862894)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2063          1557848862902 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557848862903 2019.05.14 18:47:42)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code b6b7b6e2b9e1b7a0b5b4f5ece1b0bfb0e3b0b7b0e5)
	(_ent
		(_time 1557848862900)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 20(_ent (_in((i 3))))))
				(_port(_int mode 1 0 21(_ent (_in))))
				(_port(_int clk -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out))))
				(_port(_int SM -1 0 16(_ent (_out))))
				(_port(_int SC -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst c2 0 35(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 36(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 21(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 31(_arch(_uni))))
		(_sig(_int s2 -1 0 31(_arch(_uni))))
		(_sig(_int sclk -1 0 31(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 1261          1557849228886 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557849228887 2019.05.14 18:53:48)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 56510555510101405850430d0351565154505f5002)
	(_ent
		(_time 1557848578627)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 2364          1557859362877 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557859362878 2019.05.14 21:42:42)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 37606432396036213435746d60313e316231363164)
	(_ent
		(_time 1557859362875)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 20(_ent (_in((i 3))))))
				(_port(_int mode 1 0 21(_ent (_in))))
				(_port(_int clk -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 16(_ent (_out((i 2))))))
			)
		)
	)
	(_inst c2 0 35(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 36(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 21(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 31(_arch(_uni))))
		(_sig(_int s2 -1 0 31(_arch(_uni))))
		(_sig(_int sclk -1 0 31(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(8))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 3050          1557859525633 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557859525634 2019.05.14 21:45:25)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 04005102055254120257115f510200020103000200)
	(_ent
		(_time 1557859362856)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 2364          1557859529137 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557859529138 2019.05.14 21:45:29)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code b0b5b1e4b9e7b1a6b3b2f3eae7b6b9b6e5b6b1b6e3)
	(_ent
		(_time 1557859362874)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 20(_ent (_in((i 3))))))
				(_port(_int mode 1 0 21(_ent (_in))))
				(_port(_int clk -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 16(_ent (_out((i 2))))))
			)
		)
	)
	(_inst c2 0 35(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 36(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 21(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 31(_arch(_uni))))
		(_sig(_int s2 -1 0 31(_arch(_uni))))
		(_sig(_int sclk -1 0 31(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(8))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 3050          1557859529146 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557859529147 2019.05.14 21:45:29)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code c0c5c395c59690d6c693d59b95c6c4c6c5c7c4c6c4)
	(_ent
		(_time 1557859362856)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3988          1557859529152 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557859529153 2019.05.14 21:45:29)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code c0c5c095c597c1d6c1c5d29a90c7c4c696c7c2c6c7)
	(_ent
		(_time 1557848862893)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557859529158 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557859529159 2019.05.14 21:45:29)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code c0c4c195c59696d6c8c5d69b92c7c5c694c6c1c7c6)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557859529164 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557859529165 2019.05.14 21:45:29)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code d0d4d782d18787c6ded6c58b85d7d0d7d2d6d9d684)
	(_ent
		(_time 1557848578627)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557859529170 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557859529171 2019.05.14 21:45:29)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code d0d4d782d18787c6d980c58b85d7d0d6d1d6d3d6d8)
	(_ent
		(_time 1557848578637)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557859529176 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557859529177 2019.05.14 21:45:29)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code d0d4d483d587d0c6d0d7c38ad7d685d7d4d7d2d686)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 725           1557859529182 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557859529183 2019.05.14 21:45:29)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code dfda8c8c8c8983ccdddfcd86d8dcdedcd9d98bd8da)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557859529188 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557859529189 2019.05.14 21:45:29)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code dfdadb8ddf888fc8dc8ccb858fd8ddd8dbd9dcd989)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557859529194 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557859529195 2019.05.14 21:45:29)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code dfda8c8c8c8983c98ad899858ad98bd8dad8d7d98b)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 770           1557859529200 arh
(_unit VHDL(divizor_de_frecventa 0 6(arh 0 11))
	(_version vde)
	(_time 1557859529201 2019.05.14 21:45:29)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code efeaecbcb0b9bdf9e7ecaeb5e8e8edeab9e9ebe9ea)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 2204          1557859632571 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557859632572 2019.05.14 21:47:12)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code beebeaeae2e9bfa8bdbcfde4e9b8b7b8ebb8bfb8ed)
	(_ent
		(_time 1557859632569)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 20(_ent (_in((i 3))))))
				(_port(_int mode 1 0 21(_ent (_in))))
				(_port(_int clk -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 16(_ent (_out((i 2))))))
			)
		)
	)
	(_inst c2 0 35(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 36(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(enable))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 21(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 31(_arch(_uni))))
		(_sig(_int s2 -1 0 31(_arch(_uni))))
		(_sig(_int sclk -1 0 31(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(8))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2238          1557860230426 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557860230427 2019.05.14 21:57:10)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 12414615194513041110514845141b144714131441)
	(_ent
		(_time 1557860230424)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 20(_ent (_in((i 3))))))
				(_port(_int mode 1 0 21(_ent (_in))))
				(_port(_int clk -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
			)
		)
	)
	(_inst c2 0 35(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 36(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(_open))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 21(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 31(_arch(_uni))))
		(_sig(_int s2 -1 0 31(_arch(_uni))))
		(_sig(_int sclk -1 0 31(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(7))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 3006          1557860230436 a
(_unit VHDL(det 0 4(a 0 11))
	(_version vde)
	(_time 1557860230437 2019.05.14 21:57:10)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 21727725257771372773347a742725272426252725)
	(_ent
		(_time 1557860230434)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 13(_ent (_in((i 3))))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int bitstart -1 0 15(_ent (_out((i 3))))))
				(_port(_int date 0 0 16(_ent (_out))))
				(_port(_int sumacontrol 1 0 17(_ent (_out))))
				(_port(_int enable -1 0 18(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 19(_ent (_in))))
				(_port(_int iesire -1 0 20(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 30(_ent (_in))))
				(_port(_int iesire 4 0 31(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 24(_ent (_in))))
				(_port(_int intrare2 2 0 25(_ent (_in))))
				(_port(_int iesire -1 0 26(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 40(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 41(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 42(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 17(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 24(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 30(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 31(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 34(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 35(_arch(_uni))))
		(_sig(_int s6 -1 0 35(_arch(_uni))))
		(_sig(_int en -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 36(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 37(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 37(_arch(_uni))))
		(_sig(_int s5 6 0 38(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(2)(6)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(2)(7)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(2)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3988          1557860230442 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557860230443 2019.05.14 21:57:10)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 21727425257620372024337b712625277726232726)
	(_ent
		(_time 1557848862893)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557860230448 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557860230449 2019.05.14 21:57:10)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 31636534356767273934276a633634376537303637)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557860230463 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557860230464 2019.05.14 21:57:10)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 40121242411717564e46551b154740474246494614)
	(_ent
		(_time 1557848578627)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557860230469 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557860230470 2019.05.14 21:57:10)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 40121242411717564910551b154740464146434648)
	(_ent
		(_time 1557848578637)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557860230475 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557860230476 2019.05.14 21:57:10)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 50020152550750465057430a575605575457525606)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 725           1557860230481 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557860230482 2019.05.14 21:57:10)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 5003565255060c4352504209575351535656045755)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557860230487 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557860230488 2019.05.14 21:57:10)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 50030153060700475303440a005752575456535606)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557860230493 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557860230494 2019.05.14 21:57:10)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 5003565255060c460557160a055604575557585604)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 770           1557860230499 arh
(_unit VHDL(divizor_de_frecventa 0 6(arh 0 11))
	(_version vde)
	(_time 1557860230500 2019.05.14 21:57:10)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 60333660693632766863213a676762653666646665)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 2491          1557860455790 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557860455791 2019.05.14 22:00:55)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 71722570792670677271322b267778772477707722)
	(_ent
		(_time 1557860455788)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 3))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c2 0 36(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 37(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(en))
		)
		(_use(_implicit)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s2 -1 0 32(_arch(_uni))))
		(_sig(_int sclk -1 0 32(_arch(_uni))))
		(_sig(_int en -1 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 2 -1)
)
I 000042 55 3154          1557860455800 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557860455801 2019.05.14 22:00:55)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 71722770752721677721642a247775777476757775)
	(_ent
		(_time 1557860455798)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557860455812 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557860455813 2019.05.14 22:00:55)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 8083d58e85d78196818592dad0878486d687828687)
	(_ent
		(_time 1557848862893)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557860455819 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557860455820 2019.05.14 22:00:55)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 9092c49f95c6c686989586cbc2979596c496919796)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557860455825 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557860455826 2019.05.14 22:00:55)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 9092c29f91c7c7869e9685cbc597909792969996c4)
	(_ent
		(_time 1557848578627)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557860455831 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557860455832 2019.05.14 22:00:55)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 9092c29f91c7c78699c085cbc59790969196939698)
	(_ent
		(_time 1557848578637)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557860455837 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557860455838 2019.05.14 22:00:55)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 9f9dce91ccc89f899f988cc59899ca989b989d99c9)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 725           1557860455843 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557860455844 2019.05.14 22:00:55)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 9f9c9991ccc9c38c9d9f8dc6989c9e9c9999cb989a)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557860455849 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557860455850 2019.05.14 22:00:55)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 9f9cce909fc8cf889ccc8bc5cf989d989b999c99c9)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557860455855 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557860455856 2019.05.14 22:00:55)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code afaca9f9fcf9f3b9faa8e9f5faa9fba8aaa8a7a9fb)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 770           1557860455861 arh
(_unit VHDL(divizor_de_frecventa 0 6(arh 0 11))
	(_version vde)
	(_time 1557860455862 2019.05.14 22:00:55)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code afacf9f8f0f9fdb9a7aceef5a8a8adaaf9a9aba9aa)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3154          1557860488451 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557860488452 2019.05.14 22:01:28)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 01535707055751170751145a540705070406050705)
	(_ent
		(_time 1557860455797)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(7)(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(8)(2)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(9)(10)(2)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 2337          1557860500428 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557860500429 2019.05.14 22:01:40)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code d1d7de83d986d0c7d2d1928b86d7d8d784d7d0d782)
	(_ent
		(_time 1557860455787)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 3))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c2 0 36(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 37(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(en))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s2 -1 0 32(_arch(_uni))))
		(_sig(_int sclk -1 0 32(_arch(_uni))))
		(_sig(_int en -1 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 2 -1)
)
I 000042 55 2337          1557860504400 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557860504401 2019.05.14 22:01:44)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 52555d51590553445152110805545b540754535401)
	(_ent
		(_time 1557860455787)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 3))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c2 0 36(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 37(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(en))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s2 -1 0 32(_arch(_uni))))
		(_sig(_int sclk -1 0 32(_arch(_uni))))
		(_sig(_int en -1 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 2 -1)
)
I 000042 55 3154          1557860504409 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557860504410 2019.05.14 22:01:44)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 52555f515504024454024709075456545755565456)
	(_ent
		(_time 1557860455797)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557860504415 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557860504416 2019.05.14 22:01:44)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 62656c626535637463677038326566643465606465)
	(_ent
		(_time 1557848862893)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557860504421 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557860504422 2019.05.14 22:01:44)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 62646d62653434746a677439306567643664636564)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557860504428 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557860504429 2019.05.14 22:01:44)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 71777870712626677f77642a247671767377787725)
	(_ent
		(_time 1557848578627)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557860504434 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557860504435 2019.05.14 22:01:44)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 71777870712626677821642a247671777077727779)
	(_ent
		(_time 1557848578637)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sens(0)(1))(_read(6)(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557860504440 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557860504441 2019.05.14 22:01:44)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 71777b71752671677176622b767724767576737727)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 725           1557860504446 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557860504447 2019.05.14 22:01:44)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 8186dc8e85d7dd92838193d8868280828787d58684)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557860504452 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557860504453 2019.05.14 22:01:44)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 81868b8fd6d6d19682d295dbd186838685878287d7)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557860504458 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557860504459 2019.05.14 22:01:44)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 8186dc8e85d7dd97d486c7dbd487d58684868987d5)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 770           1557860504464 arh
(_unit VHDL(divizor_de_frecventa 0 6(arh 0 11))
	(_version vde)
	(_time 1557860504465 2019.05.14 22:01:44)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 90979d9f99c6c2869893d1ca97979295c696949695)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3154          1557860595440 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557860595441 2019.05.14 22:03:15)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code e9e8bebae5bfb9ffefb9fcb2bcefedefeceeedefed)
	(_ent
		(_time 1557860455797)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557860595449 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557860595450 2019.05.14 22:03:15)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code f9f8ada9f5aef8eff8fceba3a9fefdffaffefbfffe)
	(_ent
		(_time 1557848862893)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557860595456 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557860595457 2019.05.14 22:03:15)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code f9f9aca9f5afafeff1fcefa2abfefcffadfff8feff)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557860595462 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557860595463 2019.05.14 22:03:15)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 08085c0e015f5f1e060e1d535d0f080f0a0e010e5c)
	(_ent
		(_time 1557848578627)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557860595468 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557860595469 2019.05.14 22:03:15)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 08085c0e015f5f1e01581d535d0f080e090e0b0e00)
	(_ent
		(_time 1557848578637)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557860595474 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557860595475 2019.05.14 22:03:15)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 18184f1e154f180e181f0b421f1e4d1f1c1f1a1e4e)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 725           1557860595480 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557860595481 2019.05.14 22:03:15)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 1819181e154e440b1a180a411f1b191b1e1e4c1f1d)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557860595486 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557860595487 2019.05.14 22:03:15)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 18194f1f464f480f1b4b0c42481f1a1f1c1e1b1e4e)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557860595492 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557860595493 2019.05.14 22:03:15)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 2829282d257e743e7d2f6e727d2e7c2f2d2f202e7c)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 770           1557860595498 arh
(_unit VHDL(divizor_de_frecventa 0 6(arh 0 11))
	(_version vde)
	(_time 1557860595499 2019.05.14 22:03:15)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 2829782c297e7a3e202b69722f2f2a2d7e2e2c2e2d)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3154          1557860602339 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557860602340 2019.05.14 22:03:22)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code e3ece0b0e5b5b3f5e5b3f6b8b6e5e7e5e6e4e7e5e7)
	(_ent
		(_time 1557860455797)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 2338          1557860616646 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557860616647 2019.05.14 22:03:36)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code cc999c99969bcddacfcc8f969bcac5ca99cacdca9f)
	(_ent
		(_time 1557860595433)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 3))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c2 0 36(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 37(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s2 -1 0 32(_arch(_uni))))
		(_sig(_int sclk -1 0 32(_arch(_uni))))
		(_sig(_int fin -1 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 2 -1)
)
I 000042 55 2338          1557860619597 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557860619598 2019.05.14 22:03:39)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 45171147491244534645061f12434c431043444316)
	(_ent
		(_time 1557860595433)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 3))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c2 0 36(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 37(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s2 -1 0 32(_arch(_uni))))
		(_sig(_int sclk -1 0 32(_arch(_uni))))
		(_sig(_int fin -1 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 2 -1)
)
I 000042 55 3154          1557860619606 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557860619607 2019.05.14 22:03:39)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 55070356550305435305400e005351535052515351)
	(_ent
		(_time 1557860455797)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557860619612 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557860619613 2019.05.14 22:03:39)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 55070056550254435450470f055251530352575352)
	(_ent
		(_time 1557848862893)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557860619618 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557860619619 2019.05.14 22:03:39)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 65363165653333736d60733e376260633163646263)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557860619624 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557860619625 2019.05.14 22:03:39)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 65363765613232736b63703e3062656267636c6331)
	(_ent
		(_time 1557848578627)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557860619630 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557860619631 2019.05.14 22:03:39)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 65363765613232736c35703e30626563646366636d)
	(_ent
		(_time 1557848578637)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557860619636 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557860619637 2019.05.14 22:03:39)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 74272574752374627473672e737221737073767222)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 725           1557860619642 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557860619643 2019.05.14 22:03:39)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 74267274752228677674662d737775777272207371)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557860619648 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557860619649 2019.05.14 22:03:39)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 74262575262324637727602e247376737072777222)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557860619654 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557860619655 2019.05.14 22:03:39)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 84d6828b85d2d892d183c2ded182d08381838c82d0)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 770           1557860619660 arh
(_unit VHDL(divizor_de_frecventa 0 6(arh 0 11))
	(_version vde)
	(_time 1557860619661 2019.05.14 22:03:39)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 84d6d28a89d2d6928c87c5de83838681d282808281)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 2338          1557861244427 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557861244428 2019.05.14 22:14:04)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 11111316194610071211524b461718174417101742)
	(_ent
		(_time 1557860595433)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 3))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c2 0 36(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 37(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s2 -1 0 32(_arch(_uni))))
		(_sig(_int sclk -1 0 32(_arch(_uni))))
		(_sig(_int fin -1 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 2 -1)
)
I 000042 55 3367          1557861244440 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557861244441 2019.05.14 22:14:04)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 11111116154741071741044a441715171416151715)
	(_ent
		(_time 1557860455797)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 2))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
			(_port
				((reset)(reset))
				((clk)(clk))
				((bitstart)(bitstart))
				((date)(date))
				((sumacontrol)(sumacontrol))
				((enable)(enable))
				((intrare)(intrare))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 3))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557861244461 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557861244462 2019.05.14 22:14:04)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 30303335356731263135226a603734366637323637)
	(_ent
		(_time 1557848862893)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557861244467 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557861244468 2019.05.14 22:14:04)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 30313235356666263835266b623735366436313736)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557861244476 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557861244477 2019.05.14 22:14:04)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 40414442411717564e46551b154740474246494614)
	(_ent
		(_time 1557848578627)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557861244483 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557861244484 2019.05.14 22:14:04)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 40414442411717564910551b154740464146434648)
	(_ent
		(_time 1557848578637)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557861244490 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557861244491 2019.05.14 22:14:04)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 40414743451740564047531a474615474447424616)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 725           1557861244496 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557861244497 2019.05.14 22:14:04)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 5050005255060c4352504209575351535656045755)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557861244502 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557861244503 2019.05.14 22:14:04)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 50505753060700475303440a005752575456535606)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557861244510 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557861244511 2019.05.14 22:14:04)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 5f5f0f5d0c0903490a5819050a590b585a5857590b)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 770           1557861244517 arh
(_unit VHDL(divizor_de_frecventa 0 6(arh 0 11))
	(_version vde)
	(_time 1557861244518 2019.05.14 22:14:04)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 5f5f5f5c00090d49575c1e0558585d5a09595b595a)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 2338          1557861425584 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557861425585 2019.05.14 22:17:05)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code b5b1b4e1b9e2b4a3b6b5f6efe2b3bcb3e0b3b4b3e6)
	(_ent
		(_time 1557860595433)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 3))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c2 0 36(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 37(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s2 -1 0 32(_arch(_uni))))
		(_sig(_int sclk -1 0 32(_arch(_uni))))
		(_sig(_int fin -1 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 2 -1)
)
I 000042 55 3367          1557861425594 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557861425595 2019.05.14 22:17:05)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code b5b1b6e1b5e3e5a3b3e5a0eee0b3b1b3b0b2b1b3b1)
	(_ent
		(_time 1557860455797)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 2))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
			(_port
				((reset)(reset))
				((clk)(clk))
				((bitstart)(bitstart))
				((date)(date))
				((sumacontrol)(sumacontrol))
				((enable)(enable))
				((intrare)(intrare))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557861425601 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557861425602 2019.05.14 22:17:05)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code c5c1c590c592c4d3c4c0d79f95c2c1c393c2c7c3c2)
	(_ent
		(_time 1557848862893)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557861425608 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557861425609 2019.05.14 22:17:05)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code c5c0c490c59393d3cdc0d39e97c2c0c391c3c4c2c3)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557861425616 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557861425617 2019.05.14 22:17:05)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code d5d0d287d18282c3dbd3c08e80d2d5d2d7d3dcd381)
	(_ent
		(_time 1557848578627)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557861425623 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557861425624 2019.05.14 22:17:05)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code d5d0d287d18282c3dc85c08e80d2d5d3d4d3d6d3dd)
	(_ent
		(_time 1557848578637)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557861425629 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557861425630 2019.05.14 22:17:05)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code d5d0d186d582d5c3d5d2c68fd2d380d2d1d2d7d383)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 725           1557861425635 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557861425636 2019.05.14 22:17:05)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code e4e0b7b6e5b2b8f7e6e4f6bde3e7e5e7e2e2b0e3e1)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557861425641 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557861425642 2019.05.14 22:17:05)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code e4e0e0b7b6b3b4f3e7b7f0beb4e3e6e3e0e2e7e2b2)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557861425650 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557861425651 2019.05.14 22:17:05)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code f4f0a7a5f5a2a8e2a1f3b2aea1f2a0f3f1f3fcf2a0)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
V 000044 55 770           1557861425657 arh
(_unit VHDL(divizor_de_frecventa 0 6(arh 0 11))
	(_version vde)
	(_time 1557861425658 2019.05.14 22:17:05)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code f4f0f7a4f9a2a6e2fcf7b5aef3f3f6f1a2f2f0f2f1)
	(_ent
		(_time 1556549125245)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3367          1557861427934 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557861427935 2019.05.14 22:17:07)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code ddd8d98f8c8b8dcbdb8dc88688dbd9dbd8dad9dbd9)
	(_ent
		(_time 1557860455797)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 2))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
			(_port
				((reset)(reset))
				((clk)(clk))
				((bitstart)(bitstart))
				((date)(date))
				((sumacontrol)(sumacontrol))
				((enable)(enable))
				((intrare)(intrare))
				((iesire)(iesire))
			)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000044 55 1261          1557861630219 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557861630220 2019.05.14 22:20:30)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 06050100015151100800135d5301060104000f0052)
	(_ent
		(_time 1557861630217)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 2))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557861630230 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557861630231 2019.05.14 22:20:30)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 16151111114141001f46034d43111610171015101e)
	(_ent
		(_time 1557861630228)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 2))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000042 55 3154          1557861630236 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557861630237 2019.05.14 22:20:30)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 16141511154046001046034d431012101311121012)
	(_ent
		(_time 1557861630234)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 2))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 2))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557861630245 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557861630246 2019.05.14 22:20:30)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 26242622257127302723347c762122207021242021)
	(_ent
		(_time 1557861630243)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 2))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2493          1557861630266 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557861630267 2019.05.14 22:20:30)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 35373430396234233635766f62333c336033343366)
	(_ent
		(_time 1557861630264)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 2))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c2 0 36(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 37(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s2 -1 0 32(_arch(_uni))))
		(_sig(_int sclk -1 0 32(_arch(_uni))))
		(_sig(_int fin -1 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 2 -1)
)
I 000044 55 1261          1557861794130 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557861794131 2019.05.14 22:23:14)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 580c5f5b510f0f4e565e4d030d5f585f5a5e515e0c)
	(_ent
		(_time 1557861794128)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557861794141 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557861794142 2019.05.14 22:23:14)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 580c5f5b510f0f4e51084d030d5f585e595e5b5e50)
	(_ent
		(_time 1557861794139)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000042 55 3154          1557861794150 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557861794151 2019.05.14 22:23:14)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 683d6b68653e387e6e387d333d6e6c6e6d6f6c6e6c)
	(_ent
		(_time 1557861794148)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557861794157 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557861794158 2019.05.14 22:23:14)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 683d6868653f697e696d7a32386f6c6e3e6f6a6e6f)
	(_ent
		(_time 1557861794155)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 2338          1557861794164 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557861794165 2019.05.14 22:23:14)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 782d7979792f796e7b783b222f7e717e2d7e797e2b)
	(_ent
		(_time 1557861794162)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 3))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c2 0 36(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 37(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s2 -1 0 32(_arch(_uni))))
		(_sig(_int sclk -1 0 32(_arch(_uni))))
		(_sig(_int fin -1 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 2 -1)
)
I 000042 55 2338          1557927214630 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557927214631 2019.05.15 16:33:34)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 959ac79a99c294839695d6cfc2939c93c0939493c6)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 3))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c2 0 36(_comp generator)
		(_port
			((reset)(reset))
			((mode)(mode))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 37(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s2 -1 0 32(_arch(_uni))))
		(_sig(_int sclk -1 0 32(_arch(_uni))))
		(_sig(_int fin -1 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 2 -1)
)
I 000042 55 3154          1557927214660 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557927214661 2019.05.15 16:33:34)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code b4bbe4e0b5e2e4a2b2e4a1efe1b2b0b2b1b3b0b2b0)
	(_ent
		(_time 1557861794147)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557927214671 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557927214672 2019.05.15 16:33:34)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code c4cb9791c593c5d2c5c1d69e94c3c0c292c3c6c2c3)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557927214685 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557927214686 2019.05.15 16:33:34)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code d3dd8181d58585c5dbd6c58881d4d6d587d5d2d4d5)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557927214728 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557927214729 2019.05.15 16:33:34)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 020c5704015555140c0417595705020500040b0456)
	(_ent
		(_time 1557861794127)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557927214741 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557927214742 2019.05.15 16:33:34)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 121c4715114545041b42074947151214131411141a)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557927214754 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557927214755 2019.05.15 16:33:34)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 121c44141545120412150148151447151615101444)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 725           1557927214766 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557927214767 2019.05.15 16:33:34)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 212e202425777d3223213378262220222727752624)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557927214777 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557927214778 2019.05.15 16:33:34)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 313e6734666661263262256b613633363537323767)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557927214788 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557927214789 2019.05.15 16:33:34)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 414e404245171d571446071b144715464446494715)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1557927214802 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1557927214803 2019.05.15 16:33:34)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 505f0153590602465853110a575752565456595756)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557930186418 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557930186419 2019.05.15 17:23:06)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 2a7b2c2e7a7d7d3c277a3f717f2d2a2d282c232c7e)
	(_ent
		(_time 1557861794127)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557930197108 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557930197109 2019.05.15 17:23:17)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code e9efbfbae1bebeffe4b9fcb2bceee9eeebefe0efbd)
	(_ent
		(_time 1557861794127)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557930238291 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557930238292 2019.05.15 17:23:58)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code cd99cd98989a9adbc09ed89698cacdcacfcbc4cb99)
	(_ent
		(_time 1557861794127)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 2801          1557930240479 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557930240480 2019.05.15 17:24:00)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 580d575b590f594e5b561b020f5e515e0d5e595e0b)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(divizor
			(_object
				(_port(_int CLK_IN -1 0 28(_ent (_in))))
				(_port(_int CLK_OUT -1 0 29(_ent (_out))))
			)
		)
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 3))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c1 0 37(_comp divizor)
		(_port
			((CLK_IN)(s1))
			((CLK_OUT)(sclk))
		)
		(_use(_ent . divizor)
		)
	)
	(_inst c2 0 38(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(sclk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 39(_comp det)
		(_port
			((intrare)(s2))
			((clk)(sclk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s2 -1 0 32(_arch(_uni))))
		(_sig(_int sclk -1 0 32(_arch(_uni))))
		(_sig(_int fin -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 33(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 2 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__36(_arch 1 0 36(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__40(_arch 2 0 40(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3154          1557930240496 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557930240497 2019.05.15 17:24:00)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 683d6568653e387e6e387d333d6e6c6e6d6f6c6e6c)
	(_ent
		(_time 1557861794147)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557930240507 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557930240508 2019.05.15 17:24:00)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 77227976752076617672652d277073712170757170)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557930240521 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557930240522 2019.05.15 17:24:00)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 87d3888985d1d1918f8291dcd5808281d381868081)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557930240535 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557930240536 2019.05.15 17:24:00)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 87d38e8981d0d0918ad492dcd280878085818e81d3)
	(_ent
		(_time 1557861794127)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557930240551 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557930240552 2019.05.15 17:24:00)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 97c39e9891c0c0819ec582ccc2909791969194919f)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557930240564 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557930240565 2019.05.15 17:24:00)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code a6f2acf0a5f1a6b0a6a1b5fca1a0f3a1a2a1a4a0f0)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1557930240578 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557930240579 2019.05.15 17:24:00)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code b6e3ebe3b5e0eaa5b4b6a4efb1b5b7b5b0b0e2b1b3)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557930240609 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557930240610 2019.05.15 17:24:00)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code d580df87868285c2d686c18f85d2d7d2d1d3d6d383)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557930240622 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557930240623 2019.05.15 17:24:00)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code e5b0b8b7e5b3b9f3b0e2a3bfb0e3b1e2e0e2ede3b1)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1557930240635 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1557930240636 2019.05.15 17:24:00)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code f4a1f9a4f9a2a6e2fcf7b5aef3f3f6f2f0f2fdf3f2)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 2801          1557930244493 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557930244494 2019.05.15 17:24:04)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 085a070e095f091e0b064b525f0e010e5d0e090e5b)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(divizor
			(_object
				(_port(_int CLK_IN -1 0 28(_ent (_in))))
				(_port(_int CLK_OUT -1 0 29(_ent (_out))))
			)
		)
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 3))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c1 0 37(_comp divizor)
		(_port
			((CLK_IN)(s1))
			((CLK_OUT)(sclk))
		)
		(_use(_ent . divizor)
		)
	)
	(_inst c2 0 38(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(sclk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 39(_comp det)
		(_port
			((intrare)(s2))
			((clk)(sclk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s2 -1 0 32(_arch(_uni))))
		(_sig(_int sclk -1 0 32(_arch(_uni))))
		(_sig(_int fin -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 33(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 2 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__36(_arch 1 0 36(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__40(_arch 2 0 40(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3154          1557930244509 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557930244510 2019.05.15 17:24:04)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 17451a10154147011147024c421113111210131113)
	(_ent
		(_time 1557861794147)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557930244520 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557930244521 2019.05.15 17:24:04)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 17451910154016011612054d471013114110151110)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557930244530 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557930244531 2019.05.15 17:24:04)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 27742823257171312f22317c752022217321262021)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557930244541 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557930244542 2019.05.15 17:24:04)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 37643e32316060213a64226c6230373035313e3163)
	(_ent
		(_time 1557861794127)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557930244555 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557930244556 2019.05.15 17:24:04)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 46154f44411111504f14531d13414640474045404e)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557930244567 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557930244568 2019.05.15 17:24:04)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 46154c45451146504641551c414013414241444010)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1557930244578 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557930244579 2019.05.15 17:24:04)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 56040b5455000a455456440f515557555050025153)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557930244588 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557930244589 2019.05.15 17:24:04)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 65376f65363235726636713f356267626163666333)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557930244600 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557930244601 2019.05.15 17:24:04)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 75272875752329632072332f2073217270727d7321)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1557930244611 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1557930244612 2019.05.15 17:24:04)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 75277874792327637d76342f7272777371737c7273)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 2545          1557930294907 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557930294908 2019.05.15 17:24:54)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code eee1bcbdb2b9eff8ede0adb4b9e8e7e8bbe8efe8bd)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 3))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c2 0 38(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 39(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s2 -1 0 32(_arch(_uni))))
		(_sig(_int sclk -1 0 32(_arch(_uni))))
		(_sig(_int fin -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 33(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 2 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__36(_arch 1 0 36(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__40(_arch 2 0 40(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3154          1557930294930 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557930294931 2019.05.15 17:24:54)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 0d025c0b5c5b5d1b0b5d1856580b090b080a090b09)
	(_ent
		(_time 1557861794147)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557930294942 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557930294943 2019.05.15 17:24:54)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 0d025f0b5c5a0c1b0c081f575d0a090b5b0a0f0b0a)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557930294955 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557930294956 2019.05.15 17:24:54)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 1d134e1a4c4b4b0b15180b464f1a181b491b1c1a1b)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557930294969 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557930294970 2019.05.15 17:24:54)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 2c2279287e7b7b3a217f3977792b2c2b2e2a252a78)
	(_ent
		(_time 1557861794127)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557930294986 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557930294987 2019.05.15 17:24:54)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 3c3269396e6b6b2a356e2967693b3c3a3d3a3f3a34)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557930295002 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557930295003 2019.05.15 17:24:55)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 4c421a4f1a1b4c5a4c4b5f164b4a194b484b4e4a1a)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1557930295017 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557930295018 2019.05.15 17:24:55)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 5b545a590c0d0748595b49025c585a585d5d0f5c5e)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557930295030 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557930295031 2019.05.15 17:24:55)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 6b643d6b6f3c3b7c68387f313b6c696c6f6d686d3d)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557930295044 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557930295045 2019.05.15 17:24:55)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 7b747a7b2c2d276d2e7c3d212e7d2f7c7e7c737d2f)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1557930295057 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1557930295058 2019.05.15 17:24:55)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 8a85db84d2dcd89c8289cbd08d8d888c8e8c838d8c)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 2545          1557932026496 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557932026497 2019.05.15 17:53:46)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code f8fef7a8f9aff9eefbf6bba2affef1feadfef9feab)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 3))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c2 0 38(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 39(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s2 -1 0 32(_arch(_uni))))
		(_sig(_int sclk -1 0 32(_arch(_uni))))
		(_sig(_int fin -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 33(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 2 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__36(_arch 1 0 36(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__40(_arch 2 0 40(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3154          1557932026510 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557932026511 2019.05.15 17:53:46)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 07015201055157110157125c520103010200030103)
	(_ent
		(_time 1557861794147)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557932026520 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557932026521 2019.05.15 17:53:46)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 07015101055006110602155d570003015100050100)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557932026543 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557932026544 2019.05.15 17:53:46)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 27207023257171312f22317c752022217321262021)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557932026555 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557932026556 2019.05.15 17:53:46)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 36316733316161203b65236d6331363134303f3062)
	(_ent
		(_time 1557861794127)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557932026569 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557932026570 2019.05.15 17:53:46)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 46411744411111504f14531d13414640474045404e)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557932026582 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557932026583 2019.05.15 17:53:46)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 46411445451146504641551c414013414241444010)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1557932026594 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557932026595 2019.05.15 17:53:46)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 55535057550309465755470c525654565353015250)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557932026605 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557932026606 2019.05.15 17:53:46)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 65633765363235726636713f356267626163666333)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557932026617 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557932026618 2019.05.15 17:53:46)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 75737075752329632072332f2073217270727d7321)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1557932026631 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1557932026632 2019.05.15 17:53:46)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 75732074792327637d76342f7272777371737c7273)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 2545          1557932032823 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557932032824 2019.05.15 17:53:52)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code b0b4b4e4b9e7b1a6b3b1f3eae7b6b9b6e5b6b1b6e3)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 3))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c2 0 37(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 38(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 31(_arch(_uni))))
		(_sig(_int s2 -1 0 31(_arch(_uni))))
		(_sig(_int sclk -1 0 31(_arch(_uni))))
		(_sig(_int fin -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 32(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 2 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__35(_arch 1 0 35(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__39(_arch 2 0 39(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3154          1557932032839 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557932032840 2019.05.15 17:53:52)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code bfbbb9ebece9efa9b9efaae4eab9bbb9bab8bbb9bb)
	(_ent
		(_time 1557861794147)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557932032849 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557932032850 2019.05.15 17:53:52)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code cfcbca9a9c98ced9cecadd959fc8cbc999c8cdc9c8)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557932032861 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557932032862 2019.05.15 17:53:52)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code cfcacb9a9c9999d9c7cad9949dc8cac99bc9cec8c9)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557932032872 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557932032873 2019.05.15 17:53:52)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code dfdadd8d888888c9d28cca848ad8dfd8ddd9d6d98b)
	(_ent
		(_time 1557861794127)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557932032903 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557932032904 2019.05.15 17:53:52)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code fefbfcaeaaa9a9e8f7aceba5abf9fef8fff8fdf8f6)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557932032916 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557932032917 2019.05.15 17:53:52)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 0e0b0e095e590e180e091d5409085b090a090c0858)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1557932032927 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557932032928 2019.05.15 17:53:52)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 0e0a59095e58521d0c0e1c57090d0f0d08085a090b)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557932032941 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557932032942 2019.05.15 17:53:52)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 1d191d1a1f4a4d0a1e4e09474d1a1f1a191b1e1b4b)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557932032954 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557932032955 2019.05.15 17:53:52)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 2d297a287c7b713b782a6b77782b792a282a252b79)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1557932032968 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1557932032969 2019.05.15 17:53:52)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 3c383b39666a6e2a343f7d663b3b3e3a383a353b3a)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 2545          1557932036462 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557932036463 2019.05.15 17:53:56)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code e8edeebbe9bfe9feebe6abb2bfeee1eebdeee9eebb)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 3))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c2 0 38(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 39(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s2 -1 0 32(_arch(_uni))))
		(_sig(_int sclk -1 0 32(_arch(_uni))))
		(_sig(_int fin -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 33(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 2 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__36(_arch 1 0 36(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__40(_arch 2 0 40(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3154          1557932036477 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557932036478 2019.05.15 17:53:56)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code f8fdfca8f5aea8eefea8eda3adfefcfefdfffcfefc)
	(_ent
		(_time 1557861794147)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557932036488 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557932036489 2019.05.15 17:53:56)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code f8fdffa8f5aff9eef9fdeaa2a8fffcfeaefffafeff)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557932036500 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557932036501 2019.05.15 17:53:56)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 080c0f0e055e5e1e000d1e535a0f0d0e5c0e090f0e)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557932036513 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557932036514 2019.05.15 17:53:56)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 17131610114040011a44024c4210171015111e1143)
	(_ent
		(_time 1557861794127)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557932036527 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557932036528 2019.05.15 17:53:56)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 27232623217070312e75327c72202721262124212f)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557932036541 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557932036542 2019.05.15 17:53:56)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 37333533356037213730246d303162303330353161)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1557932036570 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557932036571 2019.05.15 17:53:56)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 5653035455000a455456440f515557555050025153)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557932036582 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557932036583 2019.05.15 17:53:56)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 56535455060106415505420c065154515250555000)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557932036593 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557932036594 2019.05.15 17:53:56)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 65603064653339733062233f3063316260626d6331)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1557932036608 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1557932036609 2019.05.15 17:53:56)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 75707074792327637d76342f7272777371737c7273)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 2545          1557932042652 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557932042653 2019.05.15 17:54:02)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 14161b1319431502171a574e43121d124112151247)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int reset -1 0 21(_ent (_in((i 3))))))
				(_port(_int mode 1 0 22(_ent (_in))))
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int SS -1 0 16(_ent (_out((i 2))))))
				(_port(_int SM -1 0 16(_ent (_out((i 2))))))
				(_port(_int SC -1 0 16(_ent (_out((i 2))))))
				(_port(_int enable -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst c2 0 38(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(_open))
				((gen1)(_open))
				((gen2)(_open))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 39(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 22(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 32(_arch(_uni))))
		(_sig(_int s2 -1 0 32(_arch(_uni))))
		(_sig(_int sclk -1 0 32(_arch(_uni))))
		(_sig(_int fin -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 33(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 2 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__36(_arch 1 0 36(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__40(_arch 2 0 40(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3154          1557932042680 a
(_unit VHDL(det 0 4(a 0 12))
	(_version vde)
	(_time 1557932042681 2019.05.15 17:54:02)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 33313e363565632535632668663537353634373537)
	(_ent
		(_time 1557861794147)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 14(_ent (_in((i 3))))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bitstart -1 0 16(_ent (_out((i 3))))))
				(_port(_int date 0 0 17(_ent (_out))))
				(_port(_int sumacontrol 1 0 18(_ent (_out))))
				(_port(_int enable -1 0 19(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 20(_ent (_in))))
				(_port(_int iesire -1 0 21(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 3 0 31(_ent (_in))))
				(_port(_int iesire 4 0 32(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 2 0 25(_ent (_in))))
				(_port(_int intrare2 2 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 41(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 42(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 43(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_port(_int SS -1 0 7(_ent(_out((i 2))))))
		(_port(_int SM -1 0 7(_ent(_out((i 2))))))
		(_port(_int SC -1 0 7(_ent(_out((i 2))))))
		(_port(_int enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 17(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 18(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 25(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 32(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 36(_arch(_uni))))
		(_sig(_int s6 -1 0 36(_arch(_uni))))
		(_sig(_int en -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~138 0 37(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 5 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1310 0 38(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 6 0 38(_arch(_uni))))
		(_sig(_int s5 6 0 39(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(2)(8)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5))(_sens(2)(9)(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557932042693 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557932042694 2019.05.15 17:54:02)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 33313d363564322532362169633437356534313534)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 46(_ent (_in))))
				(_port(_int intrare 10 0 47(_ent (_in))))
				(_port(_int iesire 11 0 48(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 33(_ent (_in))))
				(_port(_int iesire 6 0 33(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 37(_ent (_in((i 3))))))
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int codstart 7 0 39(_ent (_in))))
				(_port(_int date 8 0 40(_ent (_in))))
				(_port(_int sumacontrol 9 0 41(_ent (_in))))
				(_port(_int iesire -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst c1 0 59(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 60(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 61(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 62(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 66(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 33(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 33(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 39(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 40(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 41(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 47(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 48(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 52(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 53(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 54(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 54(_arch(_uni))))
		(_sig(_int s5 -1 0 55(_int(_uni))))
		(_sig(_int s6 14 0 56(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557932042705 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557932042706 2019.05.15 17:54:02)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 43404c41451515554b465518114446451745424445)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1261          1557932042717 arh
(_unit VHDL(pachetprimire 0 4(arh 0 15))
	(_version vde)
	(_time 1557932042718 2019.05.15 17:54:02)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 52515b51510505445f0147090755525550545b5406)
	(_ent
		(_time 1557861794127)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 1 0 9(_ent(_out))))
		(_port(_int enable -1 0 10(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 11(_ent(_in))))
		(_port(_int iesire -1 0 12(_ent(_out((i 2))))))
		(_var(_int i -2 0 18(_prcs 0((i -1)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))(5)(7))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557932042730 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557932042731 2019.05.15 17:54:02)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 62616b62613535746b30773937656264636461646a)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557932042742 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557932042743 2019.05.15 17:54:02)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 727178727525726472756128757427757675707424)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1557932042757 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557932042758 2019.05.15 17:54:02)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 8183dc8e85d7dd92838193d8868280828787d58684)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 883           1557932042769 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557932042770 2019.05.15 17:54:02)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 81838b8fd6d6d19682d295dbd186838685878287d7)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_alias((iesire(0))(start)))(_trgt(2(0)))(_sens(0)))))
			(line__13(_arch 1 0 13(_assignment(_alias((iesire(t_1_6))(intrare)))(_trgt(2(t_1_6)))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557932042782 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557932042783 2019.05.15 17:54:02)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 9193cc9f95c7cd87c496d7cbc497c59694969997c5)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1557932042814 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1557932042815 2019.05.15 17:54:02)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code b0b2bde4b9e6e2a6b8b3f1eab7b7b2b6b4b6b9b7b6)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 1419          1557937289752 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1557937289753 2019.05.15 19:21:29)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 8a888384dadddd9c858d9fd1df8d8a8d888c838cde)
	(_ent
		(_time 1557937289750)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i -1)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1557937458693 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557937458694 2019.05.15 19:24:18)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 73212172752525657b766529217525757774707477)
	(_ent
		(_time 1557937458691)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 3242          1557938283233 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557938283234 2019.05.15 19:38:03)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 56585255590157405503150c01505f500350575005)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 1 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 2 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 2 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 3 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 16(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int codcorect 5 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_implicit)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 4 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4049          1557938283249 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1557938283250 2019.05.15 19:38:03)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 66686066653036706131733d336062606361626062)
	(_ent
		(_time 1557938283247)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 3))))))
				(_port(_int codstart 1 0 18(_ent (_out))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 52(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 53(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 54(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(4))(_sens(8)(16)(2)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(5))(_sens(9)(2)))))
			(line__57(_arch 2 0 57(_assignment(_trgt(6))(_sens(10)(11)(2)))))
			(line__58(_arch 3 0 58(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557938283262 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557938283263 2019.05.15 19:38:03)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 757b7074752274637326672f257271732372777372)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557938283275 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557938283276 2019.05.15 19:38:03)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 858a818b85d3d3938d8093ded7828083d183848283)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1557938283288 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557938283289 2019.05.15 19:38:03)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 959a919a95c3c3839d9083cfc793c3939192969291)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1419          1557938283301 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1557938283302 2019.05.15 19:38:03)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 959a979a91c2c2839a9280cec092959297939c93c1)
	(_ent
		(_time 1557937289749)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i -1)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557938283318 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557938283319 2019.05.15 19:38:03)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code b4bbb6e0b1e3e3a2bde6a1efe1b3b4b2b5b2b7b2bc)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557938283331 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557938283332 2019.05.15 19:38:03)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code b4bbb5e1b5e3b4a2b4b3a7eeb3b2e1b3b0b3b6b2e2)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1557938283342 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557938283343 2019.05.15 19:38:03)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code c3cd9597c5959fd0c1c3d19ac4c0c2c0c5c597c4c6)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1557938283356 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557938283357 2019.05.15 19:38:03)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code d3ddd281868483c4d080c78983d4d1d4d7d5d0d585)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557938283370 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557938283371 2019.05.15 19:38:03)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code e3edb5b1e5b5bff5b6e4a5b9b6e5b7e4e6e4ebe5b7)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1557938283384 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1557938283385 2019.05.15 19:38:03)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code f2fcf4a2f9a4a0e4faf1b3a8f5f5f0f4f6f4fbf5f4)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 4049          1557938364980 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1557938364981 2019.05.15 19:39:24)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code acf9a9fbfafafcbaabfbb9f7f9aaa8aaa9aba8aaa8)
	(_ent
		(_time 1557938283246)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 3))))))
				(_port(_int codstart 1 0 18(_ent (_out))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 52(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 53(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 54(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__57(_arch 2 0 57(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__58(_arch 3 0 58(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3243          1557938367735 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557938367736 2019.05.15 19:39:27)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 6a3f3f6a323d6b7c693f29303d6c636c3f6c6b6c39)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 1 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 2 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 2 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 3 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 16(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int codcorect 5 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 4 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4049          1557938367751 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1557938367752 2019.05.15 19:39:27)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 7a2f2d7b2e2c2a6c7d2d6f212f7c7e7c7f7d7e7c7e)
	(_ent
		(_time 1557938283246)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 3))))))
				(_port(_int codstart 1 0 18(_ent (_out))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 52(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 53(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 54(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__57(_arch 2 0 57(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__58(_arch 3 0 58(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557938367762 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557938367763 2019.05.15 19:39:27)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 89dcdd8785de889f8fda9bd3d98e8d8fdf8e8b8f8e)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557938367773 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557938367774 2019.05.15 19:39:27)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 99cdcc9695cfcf8f919c8fc2cb9e9c9fcd9f989e9f)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1557938367784 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557938367785 2019.05.15 19:39:27)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 99cdcc9695cfcf8f919c8fc3cb9fcf9f9d9e9a9e9d)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1419          1557938367796 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1557938367797 2019.05.15 19:39:27)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code a9fdfafea1fefebfa6aebcf2fcaea9aeabafa0affd)
	(_ent
		(_time 1557937289749)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i -1)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557938367809 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557938367810 2019.05.15 19:39:27)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code b8ecebecb1efefaeb1eaade3edbfb8beb9bebbbeb0)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557938367820 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557938367821 2019.05.15 19:39:27)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code c89c989cc59fc8dec8cfdb92cfce9dcfcccfcace9e)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1557938367831 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557938367832 2019.05.15 19:39:27)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code c89dcf9cc59e94dbcac8da91cfcbc9cbcece9ccfcd)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1557938367842 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557938367843 2019.05.15 19:39:27)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code d7828785868087c0d484c38d87d0d5d0d3d1d4d181)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557938367853 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557938367854 2019.05.15 19:39:27)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code e7b2e0b5e5b1bbf1b2e0a1bdb2e1b3e0e2e0efe1b3)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1557938367865 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1557938367866 2019.05.15 19:39:27)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code e7b2b0b4e9b1b5f1efe4a6bde0e0e5e1e3e1eee0e1)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3243          1557938372881 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557938372882 2019.05.15 19:39:32)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 8edd8880d2d98f988ddbcdd4d9888788db888f88dd)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 1 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 2 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 2 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 3 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 16(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int codcorect 5 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 4 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4049          1557938372896 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1557938372897 2019.05.15 19:39:32)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 8edd8a80ded8de9889d99bd5db888a888b898a888a)
	(_ent
		(_time 1557938283246)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 3))))))
				(_port(_int codstart 1 0 18(_ent (_out))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 52(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 53(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 54(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__57(_arch 2 0 57(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__58(_arch 3 0 58(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557938372907 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557938372908 2019.05.15 19:39:32)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 9ecd9991cec99f8898cd8cc4ce999a98c8999c9899)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557938372920 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557938372921 2019.05.15 19:39:32)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code aefca8f9fef8f8b8a6abb8f5fca9aba8faa8afa9a8)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1557938372933 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557938372934 2019.05.15 19:39:32)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code bdefbbe9ecebebabb5b8abe7efbbebbbb9babebab9)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1419          1557938372946 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1557938372947 2019.05.15 19:39:32)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code cd9fcd98989a9adbc2cad89698cacdcacfcbc4cb99)
	(_ent
		(_time 1557937289749)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i -1)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557938372987 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557938372988 2019.05.15 19:39:32)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code ecbeecbfbebbbbfae5bef9b7b9ebeceaedeaefeae4)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557938373001 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557938373002 2019.05.15 19:39:32)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code fcaeffadaaabfceafcfbefa6fbfaa9fbf8fbfefaaa)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1557938373013 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557938373014 2019.05.15 19:39:33)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 0b585e0c5c5d5718090b19520c080a080d0d5f0c0e)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1557938373025 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557938373026 2019.05.15 19:39:33)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 1b48191c1f4c4b0c18480f414b1c191c1f1d181d4d)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557938373040 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557938373041 2019.05.15 19:39:33)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 2b787e2e7c7d773d7e2c6d717e2d7f2c2e2c232d7f)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1557938373055 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1557938373056 2019.05.15 19:39:33)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 3a693f3f626c682c32397b603d3d383c3e3c333d3c)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 4049          1557938710367 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1557938710368 2019.05.15 19:45:10)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code dbddd9898c8d8bcddc8cce808edddfdddedcdfdddf)
	(_ent
		(_time 1557938283246)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 3))))))
				(_port(_int codstart 1 0 18(_ent (_out))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 52(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 53(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 54(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__57(_arch 2 0 57(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__58(_arch 3 0 58(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000044 55 1439          1557938995918 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1557938995919 2019.05.15 19:49:55)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 46474444411111504941531d1341464144404f4012)
	(_ent
		(_time 1557938995916)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i -1)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000042 55 4069          1557938995937 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1557938995938 2019.05.15 19:49:55)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 55555356550305435202400e005351535052515351)
	(_ent
		(_time 1557938283246)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 3))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 52(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 53(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 54(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__57(_arch 2 0 57(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__58(_arch 3 0 58(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3243          1557939165228 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557939165229 2019.05.15 19:52:45)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code a6f6a7f1a9f1a7b0a5f3e5fcf1a0afa0f3a0a7a0f5)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 1 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 2 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 2 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 3 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 16(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int codcorect 5 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 4 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4069          1557939165243 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1557939165244 2019.05.15 19:52:45)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code b6e6b5e2b5e0e6a0b1e1a3ede3b0b2b0b3b1b2b0b2)
	(_ent
		(_time 1557938283246)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 52(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 53(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 54(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__57(_arch 2 0 57(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__58(_arch 3 0 58(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557939165255 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557939165256 2019.05.15 19:52:45)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code b6e6b6e2b5e1b7a0b0e5a4ece6b1b2b0e0b1b4b0b1)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(10)(4(1))(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557939165266 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557939165267 2019.05.15 19:52:45)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code c594c490c59393d3cdc0d39e97c2c0c391c3c4c2c3)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1557939165278 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557939165279 2019.05.15 19:52:45)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code d584d487d58383c3ddd0c38f87d383d3d1d2d6d2d1)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1439          1557939165291 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1557939165292 2019.05.15 19:52:45)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code e5b4e2b6e1b2b2f3eae2f0beb0e2e5e2e7e3ece3b1)
	(_ent
		(_time 1557939165289)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i -1)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557939165308 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557939165309 2019.05.15 19:52:45)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code f4a5f3a4f1a3a3e2fda6e1afa1f3f4f2f5f2f7f2fc)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557939165335 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557939165336 2019.05.15 19:52:45)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 134218151544130513140049141546141714111545)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1557939165347 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557939165348 2019.05.15 19:52:45)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 13434f1515454f001113014a141012101515471416)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1557939165359 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557939165360 2019.05.15 19:52:45)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 237328277674733420703779732421242725202575)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557939165373 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557939165374 2019.05.15 19:52:45)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 33636f3735656f25663475696635673436343b3567)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1557939165386 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1557939165387 2019.05.15 19:52:45)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 42124e40491410544a4103184545404446444b4544)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3243          1557939170422 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1557939170423 2019.05.15 19:52:50)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code eaecbeb9b2bdebfce9bfa9b0bdece3ecbfecebecb9)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 1 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 2 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 2 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 3 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 16(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int codcorect 5 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 4 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4069          1557939170437 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1557939170438 2019.05.15 19:52:50)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code f9ffafa9f5afa9effeaeeca2acfffdfffcfefdfffd)
	(_ent
		(_time 1557938283246)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 52(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 53(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 54(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__57(_arch 2 0 57(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__58(_arch 3 0 58(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1557939170448 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1557939170449 2019.05.15 19:52:50)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 090f5d0f055e081f0f5a1b53590e0d0f5f0e0b0f0e)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1557939170459 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1557939170460 2019.05.15 19:52:50)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 090e5c0f055f5f1f010c1f525b0e0c0f5d0f080e0f)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1557939170471 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557939170472 2019.05.15 19:52:50)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 181f4d1f154e4e0e101d0e424a1e4e1e1c1f1b1f1c)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1439          1557939170482 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1557939170483 2019.05.15 19:52:50)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 282f7b2c217f7f3e272f3d737d2f282f2a2e212e7c)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i -1)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1207          1557939170499 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1557939170500 2019.05.15 19:52:50)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 383f6b3d316f6f2e316a2d636d3f383e393e3b3e30)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1557939170510 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1557939170511 2019.05.15 19:52:50)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 47401744451047514740541d404112404340454111)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1557939170522 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1557939170523 2019.05.15 19:52:50)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 5751505555010b445557450e505456545151035052)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1557939170534 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1557939170535 2019.05.15 19:52:50)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 57510754060007405404430d075055505351545101)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1557939170546 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1557939170547 2019.05.15 19:52:50)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 6761606665313b713260213d3261336062606f6133)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1557939170558 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1557939170559 2019.05.15 19:52:50)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 76702177792024607e75372c7171747072707f7170)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 1475          1557939574758 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1557939574759 2019.05.15 19:59:34)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 61656661613636776e64743a346661666367686735)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i -1)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000042 55 3240          1558007280133 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558007280134 2019.05.16 14:48:00)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 8083878e89d7819683d5c3dad7868986d5868186d3)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558007280148 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558007280149 2019.05.16 14:48:00)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 9093959f95c6c08697c785cbc59694969597949694)
	(_ent
		(_time 1558007280146)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 52(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 53(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 54(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__57(_arch 2 0 57(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__58(_arch 3 0 58(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558007280167 a
(_unit VHDL(generator 0 4(a 0 17))
	(_version vde)
	(_time 1558007280168 2019.05.16 14:48:00)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code a0a3a6f7a5f7a1b6a6f3b2faf0a7a4a6f6a7a2a6a7)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 44(_ent (_in))))
				(_port(_int intrare 10 0 45(_ent (_in))))
				(_port(_int iesire 11 0 46(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 19(_ent (_in))))
				(_port(_int gen2 3 0 20(_ent (_in))))
				(_port(_int sel -1 0 21(_ent (_in))))
				(_port(_int iesire 3 0 22(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 31(_ent (_in))))
				(_port(_int iesire 6 0 31(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 35(_ent (_in((i 3))))))
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int codstart 7 0 37(_ent (_in))))
				(_port(_int date 8 0 38(_ent (_in))))
				(_port(_int sumacontrol 9 0 39(_ent (_in))))
				(_port(_int iesire -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst c1 0 57(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 58(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 59(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 60(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 64(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 31(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 37(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 38(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 39(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 45(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 46(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 50(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 51(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 52(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 52(_arch(_uni))))
		(_sig(_int s5 -1 0 53(_int(_uni))))
		(_sig(_int s6 14 0 54(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558007280193 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558007280194 2019.05.16 14:48:00)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code bfbdb8ebece9e9a9b7baa9e4edb8bab9ebb9beb8b9)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558007280207 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558007280208 2019.05.16 14:48:00)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code bfbdb8ebece9e9a9b7baa9e5edb9e9b9bbb8bcb8bb)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1475          1558007280221 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558007280222 2019.05.16 14:48:00)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code cecccf9b9a9999d8c1cbdb959bc9cec9ccc8c7c89a)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i -1)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558007280240 arh
(_unit VHDL(pachet 0 4(arh 0 17))
	(_version vde)
	(_time 1558007280241 2019.05.16 14:48:00)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code eeecefbdbab9b9f8e7bcfbb5bbe9eee8efe8ede8e6)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 18(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 740           1558007280253 arh
(_unit VHDL(sumacontrol 0 4(arh 0 13))
	(_version vde)
	(_time 1558007280254 2019.05.16 14:48:00)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code eeececbcbeb9eef8eee9fdb4e9e8bbe9eae9ece8b8)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558007280266 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558007280267 2019.05.16 14:48:00)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code fdfea8acacaba1eefffdefa4fafefcfefbfba9faf8)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558007280280 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558007280281 2019.05.16 14:48:00)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 0d0e0c0b0f5a5d1a0e5e19575d0a0f0a090b0e0b5b)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558007280293 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558007280294 2019.05.16 14:48:00)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 1d1e4b1b4c4b410b481a5b47481b491a181a151b49)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558007280308 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558007280309 2019.05.16 14:48:00)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 2c2f2a28767a7e3a242f6d762b2b2e2a282a252b2a)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3240          1558007984166 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558007984167 2019.05.16 14:59:44)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code a0a6f0f7a9f7a1b6a3f5e3faf7a6a9a6f5a6a1a6f3)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558007984181 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558007984182 2019.05.16 14:59:44)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code afa9fdf8fcf9ffb9a8f8baf4faa9aba9aaa8aba9ab)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 52(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 53(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 54(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__57(_arch 2 0 57(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__58(_arch 3 0 58(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558007984192 a
(_unit VHDL(generator 0 4(a 0 17))
	(_version vde)
	(_time 1558007984193 2019.05.16 14:59:44)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code afa9fef8fcf8aeb9a9fcbdf5ffa8aba9f9a8ada9a8)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 44(_ent (_in))))
				(_port(_int intrare 10 0 45(_ent (_in))))
				(_port(_int iesire 11 0 46(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 19(_ent (_in))))
				(_port(_int gen2 3 0 20(_ent (_in))))
				(_port(_int sel -1 0 21(_ent (_in))))
				(_port(_int iesire 3 0 22(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 31(_ent (_in))))
				(_port(_int iesire 6 0 31(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 35(_ent (_in((i 3))))))
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int codstart 7 0 37(_ent (_in))))
				(_port(_int date 8 0 38(_ent (_in))))
				(_port(_int sumacontrol 9 0 39(_ent (_in))))
				(_port(_int iesire -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst c1 0 57(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 58(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 59(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 60(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 64(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 31(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 37(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 38(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 39(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 45(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 46(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 50(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 51(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 52(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 52(_arch(_uni))))
		(_sig(_int s5 -1 0 53(_int(_uni))))
		(_sig(_int s6 14 0 54(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558007984203 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558007984204 2019.05.16 14:59:44)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code bfb8efebece9e9a9b7baa9e4edb8bab9ebb9beb8b9)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558007984215 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558007984216 2019.05.16 14:59:44)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code cec99e9b9e9898d8c6cbd8949cc898c8cac9cdc9ca)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558007984226 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558007984227 2019.05.16 14:59:44)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code ded9888c8a8989c8d1dbcb858bd9ded9dcd8d7d88a)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558007984241 arh
(_unit VHDL(pachet 0 4(arh 0 17))
	(_version vde)
	(_time 1558007984242 2019.05.16 14:59:44)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code eee9b8bdbab9b9f8e7bcfbb5bbe9eee8efe8ede8e6)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 18(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 740           1558007984252 arh
(_unit VHDL(sumacontrol 0 4(arh 0 13))
	(_version vde)
	(_time 1558007984253 2019.05.16 14:59:44)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code eee9bbbcbeb9eef8eee9fdb4e9e8bbe9eae9ece8b8)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558007984265 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558007984266 2019.05.16 14:59:44)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code fdfbffacacaba1eefffdefa4fafefcfefbfba9faf8)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558007984276 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558007984277 2019.05.16 14:59:44)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 0d0a0e0b0f5a5d1a0e5e19575d0a0f0a090b0e0b5b)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558007984286 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558007984287 2019.05.16 14:59:44)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 0d0a590a5c5b511b580a4b57580b590a080a050b59)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558007984298 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558007984299 2019.05.16 14:59:44)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 1d1a191a404b4f0b151e5c471a1a1f1b191b141a1b)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3240          1558007987767 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558007987768 2019.05.16 14:59:47)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code a9aefbfea9fea8bfaafceaf3feafa0affcafa8affa)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558007987784 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558007987785 2019.05.16 14:59:47)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code b9bee9edb5efe9afbeeeace2ecbfbdbfbcbebdbfbd)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 52(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 53(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 54(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__57(_arch 2 0 57(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__58(_arch 3 0 58(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558007987794 a
(_unit VHDL(generator 0 4(a 0 17))
	(_version vde)
	(_time 1558007987795 2019.05.16 14:59:47)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code c9ce9a9cc59ec8dfcf9adb9399cecdcf9fcecbcfce)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 26(_ent (_in))))
				(_port(_int iesire -1 0 27(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 44(_ent (_in))))
				(_port(_int intrare 10 0 45(_ent (_in))))
				(_port(_int iesire 11 0 46(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 19(_ent (_in))))
				(_port(_int gen2 3 0 20(_ent (_in))))
				(_port(_int sel -1 0 21(_ent (_in))))
				(_port(_int iesire 3 0 22(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 31(_ent (_in))))
				(_port(_int iesire 6 0 31(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 35(_ent (_in((i 3))))))
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int codstart 7 0 37(_ent (_in))))
				(_port(_int date 8 0 38(_ent (_in))))
				(_port(_int sumacontrol 9 0 39(_ent (_in))))
				(_port(_int iesire -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst c1 0 57(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 58(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 59(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 60(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 64(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 31(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 31(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 37(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 38(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 39(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 45(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 46(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 50(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 51(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 52(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 52(_arch(_uni))))
		(_sig(_int s5 -1 0 53(_int(_uni))))
		(_sig(_int s6 14 0 54(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558007987805 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558007987806 2019.05.16 14:59:47)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code d8de8a8ad58e8eced0ddce838adfddde8cded9dfde)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558007987815 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558007987816 2019.05.16 14:59:47)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code d8de8a8ad58e8eced0ddce828ade8ededcdfdbdfdc)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558007987829 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558007987830 2019.05.16 14:59:47)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code e8eebcbbe1bfbffee7edfdb3bdefe8efeaeee1eebc)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558007987846 arh
(_unit VHDL(pachet 0 4(arh 0 17))
	(_version vde)
	(_time 1558007987847 2019.05.16 14:59:47)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code f7f1a3a7f1a0a0e1fea5e2aca2f0f7f1f6f1f4f1ff)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 18(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sens(6)(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 740           1558007987858 arh
(_unit VHDL(sumacontrol 0 4(arh 0 13))
	(_version vde)
	(_time 1558007987859 2019.05.16 14:59:47)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 07015100055007110700145d000152000300050151)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558007987868 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558007987869 2019.05.16 14:59:47)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 1710161115414b041517054e101416141111431012)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558007987879 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558007987880 2019.05.16 14:59:47)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 17104110464047001444034d471015101311141141)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558007987891 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558007987892 2019.05.16 14:59:47)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 2621272325707a307321607c7320722123212e2072)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558007987902 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558007987903 2019.05.16 14:59:47)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 36316733396064203e35776c3131343032303f3130)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 755           1558014300146 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558014300147 2019.05.16 16:45:00)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 60603260693632766863213a676762666466696766)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 14(_array -1((_to i 0 i 1)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3496          1558022309976 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558022309977 2019.05.16 18:58:29)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code d483d586d983d5c2d781978e83d2ddd281d2d5d287)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(divizor
			(_object
				(_port(_int CLK_IN -1 0 32(_ent (_in))))
				(_port(_int CLK_OUT -1 0 33(_ent (_out))))
			)
		)
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c1 0 41(_comp divizor)
		(_port
			((CLK_IN)(s1))
			((CLK_OUT)(sclk))
		)
		(_use(_ent . divizor)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(sclk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(sclk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558022310012 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558022310013 2019.05.16 18:58:30)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code f3a4f0a3f5a5a3e5f4a4e6a8a6f5f7f5f6f4f7f5f7)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558022310038 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558022310039 2019.05.16 18:58:30)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 13441c141544120515400149431417154514111514)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(10)(4(1))(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558022310094 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558022310095 2019.05.16 18:58:30)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 41174f43451717574944571a134644471547404647)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558022310108 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558022310109 2019.05.16 18:58:30)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 51075f52550707475954470b035707575556525655)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558022310122 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558022310123 2019.05.16 18:58:30)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 61376961613636776e64743a346661666367686735)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558022310153 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558022310154 2019.05.16 18:58:30)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 80d6888e81d7d79689d295dbd58780868186838688)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558022310167 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558022310168 2019.05.16 18:58:30)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 90c69b9e95c79086909783ca9796c59794979296c6)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558022310180 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558022310181 2019.05.16 18:58:30)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 9fc8c391ccc9c38c9d9f8dc6989c9e9c9999cb989a)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558022310192 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558022310193 2019.05.16 18:58:30)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 9fc894909fc8cf889ccc8bc5cf989d989b999c99c9)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558022310203 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558022310204 2019.05.16 18:58:30)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code aff8f3f9fcf9f3b9faa8e9f5faa9fba8aaa8a7a9fb)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558022310215 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558022310216 2019.05.16 18:58:30)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code bee9b2eae2e8eca8b6bdffe4b9b9bcb8bab8b7b9b8)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3496          1558022320181 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558022320182 2019.05.16 18:58:40)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code affafff8f0f8aeb9acfaecf5f8a9a6a9faa9aea9fc)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(divizor
			(_object
				(_port(_int CLK_IN -1 0 32(_ent (_in))))
				(_port(_int CLK_OUT -1 0 33(_ent (_out))))
			)
		)
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c1 0 41(_comp divizor)
		(_port
			((CLK_IN)(s1))
			((CLK_OUT)(sclk))
		)
		(_use(_ent . divizor)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(sclk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(sclk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558022320198 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558022320199 2019.05.16 18:58:40)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code bfeaedebece9efa9b8e8aae4eab9bbb9bab8bbb9bb)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558022320209 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558022320210 2019.05.16 18:58:40)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code ce9b9f9b9e99cfd8c89ddc949ec9cac898c9ccc8c9)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558022320221 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558022320222 2019.05.16 18:58:40)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code ce9a9e9b9e9898d8c6cbd8959cc9cbc89ac8cfc9c8)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558022320235 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558022320236 2019.05.16 18:58:40)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code de8a8e8c8e8888c8d6dbc8848cd888d8dad9ddd9da)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558022320248 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558022320249 2019.05.16 18:58:40)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code eebab8bdbab9b9f8e1ebfbb5bbe9eee9ece8e7e8ba)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558022320263 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558022320264 2019.05.16 18:58:40)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code fda9abada8aaaaebf4afe8a6a8fafdfbfcfbfefbf5)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558022320275 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558022320276 2019.05.16 18:58:40)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 0d5e0e0a5c5a0d1b0d0a1e570a0b580a090a0f0b5b)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558022320287 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558022320288 2019.05.16 18:58:40)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 0d5f590a5c5b511e0f0d1f540a0e0c0e0b0b590a08)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558022320300 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558022320301 2019.05.16 18:58:40)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 1d4f1e1a1f4a4d0a1e4e09474d1a1f1a191b1e1b4b)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558022320312 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558022320313 2019.05.16 18:58:40)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 2c7e78297a7a703a792b6a76792a782b292b242a78)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558022320326 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558022320327 2019.05.16 18:58:40)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 3c6e3839666a6e2a343f7d663b3b3e3a383a353b3a)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3496          1558022321406 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558022321407 2019.05.16 18:58:41)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 72207073792573647127312825747b742774737421)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(divizor
			(_object
				(_port(_int CLK_IN -1 0 32(_ent (_in))))
				(_port(_int CLK_OUT -1 0 33(_ent (_out))))
			)
		)
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c1 0 41(_comp divizor)
		(_port
			((CLK_IN)(s1))
			((CLK_OUT)(sclk))
		)
		(_use(_ent . divizor)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(sclk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(sclk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558022321420 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558022321421 2019.05.16 18:58:41)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 82d0828c85d4d29485d597d9d78486848785868486)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558022321429 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558022321430 2019.05.16 18:58:41)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 91c3929e95c6908797c283cbc1969597c796939796)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558022321441 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558022321442 2019.05.16 18:58:41)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 91c2939e95c7c787999487cac3969497c597909697)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558022321452 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558022321453 2019.05.16 18:58:41)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code a1f2a3f6a5f7f7b7a9a4b7fbf3a7f7a7a5a6a2a6a5)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558022321463 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558022321464 2019.05.16 18:58:41)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code b0e3b4e4b1e7e7a6bfb5a5ebe5b7b0b7b2b6b9b6e4)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558022321479 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558022321480 2019.05.16 18:58:41)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code c093c495c19797d6c992d59b95c7c0c6c1c6c3c6c8)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558022321490 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558022321491 2019.05.16 18:58:41)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code c093c794c597c0d6c0c7d39ac7c695c7c4c7c2c696)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558022321503 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558022321504 2019.05.16 18:58:41)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code d0828083d5868cc3d2d0c289d7d3d1d3d6d684d7d5)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558022321514 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558022321515 2019.05.16 18:58:41)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code df8dd88ddf888fc8dc8ccb858fd8ddd8dbd9dcd989)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558022321526 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558022321527 2019.05.16 18:58:41)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code efbdbfbdbcb9b3f9bae8a9b5bae9bbe8eae8e7e9bb)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558022321538 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558022321539 2019.05.16 18:58:41)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code ffadffafa0a9ade9f7fcbea5f8f8fdf9fbf9f6f8f9)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3496          1558022328481 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558022328482 2019.05.16 18:58:48)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 18481e1f194f190e1b4d5b424f1e111e4d1e191e4b)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(divizor
			(_object
				(_port(_int CLK_IN -1 0 32(_ent (_in))))
				(_port(_int CLK_OUT -1 0 33(_ent (_out))))
			)
		)
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c1 0 41(_comp divizor)
		(_port
			((CLK_IN)(s1))
			((CLK_OUT)(sclk))
		)
		(_use(_ent . divizor)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(sclk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(sclk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558022328497 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558022328498 2019.05.16 18:58:48)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 28782c2c257e783e2f7f3d737d2e2c2e2d2f2c2e2c)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558022328506 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558022328507 2019.05.16 18:58:48)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 37673032356036213164256d673033316130353130)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558022328517 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558022328518 2019.05.16 18:58:48)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 37663132356161213f32216c653032316331363031)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558022328528 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558022328529 2019.05.16 18:58:48)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 47164145451111514f42511d154111414340444043)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558022328539 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558022328540 2019.05.16 18:58:48)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 57065754510000415852420c0250575055515e5103)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558022328556 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558022328557 2019.05.16 18:58:48)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 66376666613131706f34733d33616660676065606e)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558022328568 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558022328569 2019.05.16 18:58:48)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 66376567653166706661753c616033616261646030)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558022328579 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558022328580 2019.05.16 18:58:48)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 7626227675202a657476642f717577757070227173)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558022328589 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558022328590 2019.05.16 18:58:48)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 85d5868bd6d2d59286d691dfd582878281838683d3)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558022328602 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558022328603 2019.05.16 18:58:48)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 95c5c19b95c3c983c092d3cfc093c19290929d93c1)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558022328614 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558022328615 2019.05.16 18:58:48)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 95c5919a99c3c7839d96d4cf9292979391939c9293)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3988          1558022330164 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558022330165 2019.05.16 18:58:50)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code b0e0b1e4b5e7b1a6b6e3a2eae0b7b4b6e6b7b2b6b7)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000042 55 3496          1558031453333 a
(_unit VHDL(final 0 4(a 0 12))
	(_version vde)
	(_time 1558031453334 2019.05.16 21:30:53)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 04005102095305120751475e53020d025102050257)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(divizor
			(_object
				(_port(_int CLK_IN -1 0 33(_ent (_in))))
				(_port(_int CLK_OUT -1 0 34(_ent (_out))))
			)
		)
		(generator
			(_object
				(_port(_int codst 2 0 23(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 24(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 25(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 26(_ent (_in((i 3))))))
				(_port(_int mode 4 0 27(_ent (_in))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 15(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 17(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 18(_ent (_out((i 2))))))
				(_port(_int SM -1 0 18(_ent (_out((i 2))))))
				(_port(_int SC -1 0 18(_ent (_out((i 2))))))
				(_port(_int enable -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst c1 0 42(_comp divizor)
		(_port
			((CLK_IN)(s1))
			((CLK_OUT)(sclk))
		)
		(_use(_ent . divizor)
		)
	)
	(_inst c2 0 43(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(sclk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 44(_comp det)
		(_port
			((intrare)(s2))
			((clk)(sclk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 17(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 23(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 24(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 27(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 37(_arch(_uni))))
		(_sig(_int s2 -1 0 37(_arch(_uni))))
		(_sig(_int sclk -1 0 37(_arch(_uni))))
		(_sig(_int fin -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 38(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 38(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__41(_arch 1 0 41(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__45(_arch 2 0 45(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3496          1558036810398 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558036810399 2019.05.16 23:00:10)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 1a494d1d424d1b0c194f59404d1c131c4f1c1b1c49)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(divizor
			(_object
				(_port(_int CLK_IN -1 0 32(_ent (_in))))
				(_port(_int CLK_OUT -1 0 33(_ent (_out))))
			)
		)
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c1 0 41(_comp divizor)
		(_port
			((CLK_IN)(s1))
			((CLK_OUT)(sclk))
		)
		(_use(_ent . divizor)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(sclk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(sclk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 3496          1558036812151 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558036812152 2019.05.16 23:00:12)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code f0a0f6a0f9a7f1e6f3a5b3aaa7f6f9f6a5f6f1f6a3)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(divizor
			(_object
				(_port(_int CLK_IN -1 0 32(_ent (_in))))
				(_port(_int CLK_OUT -1 0 33(_ent (_out))))
			)
		)
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c1 0 41(_comp divizor)
		(_port
			((CLK_IN)(s1))
			((CLK_OUT)(sclk))
		)
		(_use(_ent . divizor)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(sclk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(sclk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558036812167 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558036812168 2019.05.16 23:00:12)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 00500506055650160757155b550604060507040604)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558036812177 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558036812178 2019.05.16 23:00:12)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 00500606055701160653125a500704065607020607)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558036812188 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558036812189 2019.05.16 23:00:12)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 0f5e08095c595919070a19545d080a095b090e0809)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558036812201 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558036812202 2019.05.16 23:00:12)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 1f4e18184c494909171a09454d1949191b181c181b)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558036812214 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558036812215 2019.05.16 23:00:12)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 2e7f2f2a7a797938212b3b757b292e292c2827287a)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558036812230 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558036812231 2019.05.16 23:00:12)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 3e6f3f3b6a696928376c2b656b393e383f383d3836)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558036812243 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558036812244 2019.05.16 23:00:12)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 4e1f4c4d1e194e584e495d1449481b494a494c4818)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558036812257 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558036812258 2019.05.16 23:00:12)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 5d0d085f0c0b014e5f5d4f045a5e5c5e5b5b095a58)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558036812268 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558036812269 2019.05.16 23:00:12)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 5d0d5f5e5f0a0d4a5e0e49070d5a5f5a595b5e5b0b)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558036812280 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558036812281 2019.05.16 23:00:12)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 6d3d386c3c3b317b386a2b37386b396a686a656b39)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558036812293 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558036812294 2019.05.16 23:00:12)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 7d2d787c202b2f6b757e3c277a7a7f7b797b747a7b)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3496          1558036819312 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558036819313 2019.05.16 23:00:19)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code e4e2b1b7e9b3e5f2e7b1a7beb3e2ede2b1e2e5e2b7)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(divizor
			(_object
				(_port(_int CLK_IN -1 0 32(_ent (_in))))
				(_port(_int CLK_OUT -1 0 33(_ent (_out))))
			)
		)
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c1 0 41(_comp divizor)
		(_port
			((CLK_IN)(s1))
			((CLK_OUT)(sclk))
		)
		(_use(_ent . divizor)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(sclk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(sclk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558036819328 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558036819329 2019.05.16 23:00:19)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code f4f2a3a4f5a2a4e2f3a3e1afa1f2f0f2f1f3f0f2f0)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558036819360 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558036819361 2019.05.16 23:00:19)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 131540141544120515400149431417154514111514)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558036819371 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558036819372 2019.05.16 23:00:19)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 23247127257575352b263578712426257725222425)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558036819383 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558036819384 2019.05.16 23:00:19)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 32356037356464243a372468603464343635313536)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558036819394 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558036819395 2019.05.16 23:00:19)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 32356637316565243d3727696735323530343b3466)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558036819409 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558036819410 2019.05.16 23:00:19)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 42451640411515544b10571917454244434441444a)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558036819419 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558036819420 2019.05.16 23:00:19)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 525505505505524452554108555407555655505404)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558036819431 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558036819432 2019.05.16 23:00:19)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 6167616065373d7263617338666260626767356664)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558036819443 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558036819444 2019.05.16 23:00:19)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 61673661363631766232753b316663666567626737)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558036819456 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558036819457 2019.05.16 23:00:19)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 7177717175272d672476372b247725767476797725)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558036819468 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558036819469 2019.05.16 23:00:19)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 8086d08e89d6d2968883c1da878782868486898786)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3496          1558040385873 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558040385874 2019.05.16 23:59:45)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code c7c6c992c990c6d1c492849d90c1cec192c1c6c194)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(divizor
			(_object
				(_port(_int CLK_IN -1 0 32(_ent (_in))))
				(_port(_int CLK_OUT -1 0 33(_ent (_out))))
			)
		)
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c1 0 41(_comp divizor)
		(_port
			((CLK_IN)(s1))
			((CLK_OUT)(sclk))
		)
		(_use(_ent . divizor)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(sclk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(sclk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558040385889 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558040385890 2019.05.16 23:59:45)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code d6d7da84d58086c0d181c38d83d0d2d0d3d1d2d0d2)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558040385900 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558040385901 2019.05.16 23:59:45)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code e6e7e9b5e5b1e7f0e0b5f4bcb6e1e2e0b0e1e4e0e1)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558040385913 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558040385914 2019.05.16 23:59:45)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code f6f6f8a6f5a0a0e0fef3e0ada4f1f3f0a2f0f7f1f0)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558040385926 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558040385927 2019.05.16 23:59:45)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code f6f6f8a6f5a0a0e0fef3e0aca4f0a0f0f2f1f5f1f2)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558040385940 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558040385941 2019.05.16 23:59:45)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 05050c03015252130a00105e5002050207030c0351)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558040385956 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558040385957 2019.05.16 23:59:45)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 15151c12114242031c47004e40121513141316131d)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558040385970 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558040385971 2019.05.16 23:59:45)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 24242e21257324322423377e232271232023262272)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558040385983 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558040385984 2019.05.16 23:59:45)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 34356930356268273634266d333735373232603331)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558040385994 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558040385995 2019.05.16 23:59:45)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 44454e46161314534717501e144346434042474212)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558040386006 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558040386007 2019.05.16 23:59:46)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 53520e5155050f45065415090655075456545b5507)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558040386020 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558040386021 2019.05.16 23:59:46)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 53525e50590501455b5012095454515557555a5455)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3496          1558040402449 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558040402450 2019.05.17 00:00:02)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 89dd868789de889f8adccad3de8f808fdc8f888fda)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(divizor
			(_object
				(_port(_int CLK_IN -1 0 32(_ent (_in))))
				(_port(_int CLK_OUT -1 0 33(_ent (_out))))
			)
		)
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c1 0 41(_comp divizor)
		(_port
			((CLK_IN)(s1))
			((CLK_OUT)(sclk))
		)
		(_use(_ent . divizor)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(sclk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(sclk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558040402466 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558040402467 2019.05.17 00:00:02)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 98cc959795cec88e9fcf8dc3cd9e9c9e9d9f9c9e9c)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558040402477 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558040402478 2019.05.17 00:00:02)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code a8fca6ffa5ffa9beaefbbaf2f8afacaefeafaaaeaf)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558040402489 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558040402490 2019.05.17 00:00:02)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code a8fda7ffa5fefebea0adbef3faafadaefcaea9afae)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558040402502 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558040402503 2019.05.17 00:00:02)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code b8edb7ecb5eeeeaeb0bdaee2eabeeebebcbfbbbfbc)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558040402514 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558040402515 2019.05.17 00:00:02)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code c792ce92c19090d1c8c2d29c92c0c7c0c5c1cec193)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558040402530 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558040402531 2019.05.17 00:00:02)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code d782de85d18080c1de85c28c82d0d7d1d6d1d4d1df)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558040402544 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558040402545 2019.05.17 00:00:02)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code e7b2edb5e5b0e7f1e7e0f4bde0e1b2e0e3e0e5e1b1)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558040402559 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558040402560 2019.05.17 00:00:02)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code f6a2aba7f5a0aae5f4f6e4aff1f5f7f5f0f0a2f1f3)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558040402572 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558040402573 2019.05.17 00:00:02)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 06525400565156110555125c560104010200050050)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558040402586 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558040402587 2019.05.17 00:00:02)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 15411013154349034012534f4013411210121d1341)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558040402602 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558040402603 2019.05.17 00:00:02)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 25717021297377332d26647f2222272321232c2223)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3240          1558042624758 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558042624759 2019.05.17 00:37:04)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 71267570792670677224322b267778772477707722)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558042624773 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558042624774 2019.05.17 00:37:04)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 81d6878f85d7d19786d694dad48785878486858785)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558042624784 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558042624785 2019.05.17 00:37:04)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 81d6848f85d6809787d293dbd1868587d786838786)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558042624797 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558042624798 2019.05.17 00:37:04)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 91c7959e95c7c787999487cac3969497c597909697)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558042624809 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558042624810 2019.05.17 00:37:04)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code a0f6a4f7a5f6f6b6a8a5b6faf2a6f6a6a4a7a3a7a4)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558042624823 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558042624824 2019.05.17 00:37:04)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code b0e6b2e4b1e7e7a6bfb5a5ebe5b7b0b7b2b6b9b6e4)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558042624839 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558042624840 2019.05.17 00:37:04)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code bfe9bdebe8e8e8a9b6edaae4eab8bfb9beb9bcb9b7)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558042624849 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558042624850 2019.05.17 00:37:04)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code cf99ce9b9c98cfd9cfc8dc95c8c99ac8cbc8cdc999)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558042624861 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558042624862 2019.05.17 00:37:04)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code cf98999b9c9993dccdcfdd96c8ccceccc9c99bc8ca)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558042624873 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558042624874 2019.05.17 00:37:04)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code df88de8ddf888fc8dc8ccb858fd8ddd8dbd9dcd989)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558042624884 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558042624885 2019.05.17 00:37:04)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code eeb9b8bcbeb8b2f8bbe9a8b4bbe8bae9ebe9e6e8ba)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558042624895 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558042624896 2019.05.17 00:37:04)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code eeb9e8bdb2b8bcf8e6edafb4e9e9ece8eae8e7e9e8)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3496          1558172574597 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558172574598 2019.05.18 12:42:54)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 96c4919999c1978095c3d5ccc1909f90c3909790c5)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(divizor
			(_object
				(_port(_int CLK_IN -1 0 32(_ent (_in))))
				(_port(_int CLK_OUT -1 0 33(_ent (_out))))
			)
		)
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c1 0 41(_comp divizor)
		(_port
			((CLK_IN)(s1))
			((CLK_OUT)(sclk))
		)
		(_use(_ent . divizor)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(sclk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(sclk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558172574634 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558172574635 2019.05.18 12:42:54)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code b5e7b0e1b5e3e5a3b2e2a0eee0b3b1b3b0b2b1b3b1)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558172574657 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558172574658 2019.05.18 12:42:54)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code d486d286d583d5c2d287c68e84d3d0d282d3d6d2d3)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558172574680 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558172574681 2019.05.18 12:42:54)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code e4b7e3b7e5b2b2f2ece1f2bfb6e3e1e2b0e2e5e3e2)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558172574698 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558172574699 2019.05.18 12:42:54)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code f4a7f3a4f5a2a2e2fcf1e2aea6f2a2f2f0f3f7f3f0)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558172574722 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558172574723 2019.05.18 12:42:54)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 13401114114444051c1606484614131411151a1547)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558172574754 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558172574755 2019.05.18 12:42:54)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 32613037316565243b60276967353234333431343a)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558172574771 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558172574772 2019.05.18 12:42:54)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 421143414515425442455118454417454645404414)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558172574800 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558172574801 2019.05.18 12:42:54)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 6133376065373d7263617338666260626767356664)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558172574821 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558172574822 2019.05.18 12:42:54)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 71237070262621667222652b217673767577727727)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558172574847 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558172574848 2019.05.18 12:42:54)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 90c2c69e95c6cc86c597d6cac596c49795979896c4)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558172574865 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558172574866 2019.05.18 12:42:54)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 9fcd9990c0c9cd89979cdec598989d999b99969899)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3240          1558172767832 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558172767833 2019.05.18 12:46:07)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 683d6a68693f697e6b3d2b323f6e616e3d6e696e3b)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558172767858 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558172767859 2019.05.18 12:46:07)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 782d7879752e286e7f2f6d232d7e7c7e7d7f7c7e7c)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558172767936 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558172767937 2019.05.18 12:46:07)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code c693c593c591c7d0c095d49c96c1c2c090c1c4c0c1)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558172767957 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558172767958 2019.05.18 12:46:07)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code e5b1e7b6e5b3b3f3ede0f3beb7e2e0e3b1e3e4e2e3)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558172767976 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558172767977 2019.05.18 12:46:07)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code f5a1f7a5f5a3a3e3fdf0e3afa7f3a3f3f1f2f6f2f1)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558172768001 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558172768002 2019.05.18 12:46:08)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 14401113114343021b11014f4113141316121d1240)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558172768041 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558172768042 2019.05.18 12:46:08)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 33673636316464253a61266866343335323530353b)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558172768062 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558172768063 2019.05.18 12:46:08)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 530755515504534553544009545506545754515505)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558172768083 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558172768084 2019.05.18 12:46:08)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 6237336365343e716062703b656163616464366567)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558172768103 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558172768104 2019.05.18 12:46:08)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 722774732625226571216628227570757674717424)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558172768123 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558172768124 2019.05.18 12:46:08)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 81d4d08e85d7dd97d486c7dbd487d58684868987d5)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558172768149 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558172768150 2019.05.18 12:46:08)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code a1f4a0f6a9f7f3b7a9a2e0fba6a6a3a7a5a7a8a6a7)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3240          1558173030063 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558173030064 2019.05.18 12:50:30)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code c396c196c994c2d5c096809994c5cac596c5c2c590)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558173030102 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558173030103 2019.05.18 12:50:30)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code e2b7e2b1e5b4b2f4e5b5f7b9b7e4e6e4e7e5e6e4e6)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558173030157 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558173030158 2019.05.18 12:50:30)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 20752224257721362673327a702724267627222627)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558173030206 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558173030207 2019.05.18 12:50:30)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 4f1b4c4d1c191959474a59141d484a491b494e4849)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558173030234 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558173030235 2019.05.18 12:50:30)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 6e3a6d6e3e383878666b78343c6838686a696d696a)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558173030268 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558173030269 2019.05.18 12:50:30)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 8eda8b80dad9d998818b9bd5db898e898c888788da)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 1)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558173030312 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558173030313 2019.05.18 12:50:30)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code bde9b8e9e8eaeaabb4efa8e6e8babdbbbcbbbebbb5)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558173030335 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558173030336 2019.05.18 12:50:30)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code cc98ca989a9bccdacccbdf96cbca99cbc8cbceca9a)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558173030356 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558173030357 2019.05.18 12:50:30)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code dc898d8f8a8a80cfdedcce85dbdfdddfdada88dbd9)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558173030382 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558173030383 2019.05.18 12:50:30)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code fbaefdabffacabecf8a8efa1abfcf9fcfffdf8fdad)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558173030398 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558173030399 2019.05.18 12:50:30)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 0b5e590c5c5d571d5e0c4d515e0d5f0c0e0c030d5f)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558173030430 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558173030431 2019.05.18 12:50:30)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 2a7f282e727c783c22296b702d2d282c2e2c232d2c)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3240          1558173247997 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558173247998 2019.05.18 12:54:07)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 04030a02095305120751475e53020d025102050257)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558173248026 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558173248027 2019.05.18 12:54:08)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 24232820257274322373317f712220222123202220)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558173248049 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558173248050 2019.05.18 12:54:08)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 43444c414514425545105119134447451544414544)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558173248070 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558173248071 2019.05.18 12:54:08)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 53555d50550505455b564508015456550755525455)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558173248086 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558173248087 2019.05.18 12:54:08)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 62646c62653434746a677438306434646665616566)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558173248106 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558173248107 2019.05.18 12:54:08)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 72747a73712525647d7767292775727570747b7426)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 1)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558173248151 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558173248152 2019.05.18 12:54:08)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code a1a7a9f6a1f6f6b7a8f3b4faf4a6a1a7a0a7a2a7a9)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558173248201 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558173248202 2019.05.18 12:54:08)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code d0d6db83d587d0c6d0d7c38ad7d685d7d4d7d2d686)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558173248231 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558173248232 2019.05.18 12:54:08)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code efe8b3bdbcb9b3fcedeffdb6e8eceeece9e9bbe8ea)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558173248294 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558173248295 2019.05.18 12:54:08)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 2d2a27292f7a7d3a2e7e39777d2a2f2a292b2e2b7b)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558173248332 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558173248333 2019.05.18 12:54:08)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 5c5b015e0a0a004a095b1a06095a085b595b545a08)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558173248359 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558173248360 2019.05.18 12:54:08)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 7b7c767a202d296d73783a217c7c797d7f7d727c7d)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3240          1558173377862 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558173377863 2019.05.18 12:56:17)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 57505254590056415402140d00515e510251565104)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558173377900 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558173377901 2019.05.18 12:56:17)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 77707076752127617020622c227173717270737173)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558173377919 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558173377920 2019.05.18 12:56:17)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 8681828885d1879080d594dcd6818280d081848081)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558173377942 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558173377943 2019.05.18 12:56:17)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code a6a0a3f1a5f0f0b0aea3b0fdf4a1a3a0f2a0a7a1a0)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558173377961 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558173377962 2019.05.18 12:56:17)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code b5b3b0e1b5e3e3a3bdb0a3efe7b3e3b3b1b2b6b2b1)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558173377993 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558173377994 2019.05.18 12:56:17)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code d4d2d786d18383c2dbd1c18f81d3d4d3d6d2ddd280)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 1)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558173378025 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558173378026 2019.05.18 12:56:18)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code f4f2f7a4f1a3a3e2fda6e1afa1f3f4f2f5f2f7f2fc)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558173378046 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558173378047 2019.05.18 12:56:18)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 030504040554031503041059040556040704010555)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558173378068 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558173378069 2019.05.18 12:56:18)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 2324732625757f302123317a242022202525772426)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558173378091 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558173378092 2019.05.18 12:56:18)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 323535376665622531612668623530353634313464)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558173378110 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558173378111 2019.05.18 12:56:18)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 5156015355070d470456170b045705565456595705)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558173378127 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558173378128 2019.05.18 12:56:18)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 61666161693733776962203b666663676567686667)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3240          1558173390290 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558173390291 2019.05.18 12:56:30)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code dddfd88f808adccbde889e878adbd4db88dbdcdb8e)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558173390318 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558173390319 2019.05.18 12:56:30)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code fdfffaadacabadebfaaae8a6a8fbf9fbf8faf9fbf9)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558173390342 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558173390343 2019.05.18 12:56:30)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 0c0e0f0a5a5b0d1a0a5f1e565c0b080a5a0b0e0a0b)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558173390360 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558173390361 2019.05.18 12:56:30)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 2b28292f7c7d7d3d232e3d70792c2e2d7f2d2a2c2d)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558173390379 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558173390380 2019.05.18 12:56:30)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 3b38393e6c6d6d2d333e2d61693d6d3d3f3c383c3f)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558173390397 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558173390398 2019.05.18 12:56:30)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 4b484f49181c1c5d444e5e101e4c4b4c494d424d1f)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558173390568 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558173390569 2019.05.18 12:56:30)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code f7f4f3a7f1a0a0e1fea5e2aca2f0f7f1f6f1f4f1ff)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558173390586 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558173390587 2019.05.18 12:56:30)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 06050001055106100601155c010053010201040050)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558173390605 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558173390606 2019.05.18 12:56:30)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 1614471015404a051416044f111517151010421113)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558173390621 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558173390622 2019.05.18 12:56:30)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 25272321767275322676317f752227222123262373)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558173390644 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558173390645 2019.05.18 12:56:30)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 45471446451319531042031f1043114240424d4311)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558173390662 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558173390663 2019.05.18 12:56:30)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 54565557590206425c57150e5353565250525d5352)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3240          1558173534276 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558173534277 2019.05.18 12:58:54)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 4e4f4e4c12194f584d1b0d14194847481b484f481d)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558173534307 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558173534308 2019.05.18 12:58:54)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 6d6c6f6d3c3b3d7b6a3a7836386b696b686a696b69)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558173534329 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558173534330 2019.05.18 12:58:54)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 8c8d8d82dadb8d9a8adf9ed6dc8b888ada8b8e8a8b)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558173534352 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558173534353 2019.05.18 12:58:54)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 9c9c9c93cacaca8a94998ac7ce9b999ac89a9d9b9a)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558173534369 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558173534370 2019.05.18 12:58:54)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code abababfcfcfdfdbda3aebdf1f9adfdadafaca8acaf)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558173534390 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558173534391 2019.05.18 12:58:54)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code cbcbcd9e989c9cddc4cede909ecccbccc9cdc2cd9f)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558173534423 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558173534424 2019.05.18 12:58:54)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code eaeaecb9babdbdfce3b8ffb1bfedeaecebece9ece2)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558173534454 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558173534455 2019.05.18 12:58:54)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 09090d0e055e091f090e1a530e0f5c0e0d0e0b0f5f)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558173534484 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558173534485 2019.05.18 12:58:54)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 28297b2d257e743b2a283a712f2b292b2e2e7c2f2d)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558173534505 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558173534506 2019.05.18 12:58:54)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 38393c3d666f682f3b6b2c62683f3a3f3c3e3b3e6e)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558173534529 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558173534530 2019.05.18 12:58:54)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 48491b4b451e145e1d4f0e121d4e1c4f4d4f404e1c)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558173534557 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558173534558 2019.05.18 12:58:54)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 67666467693135716f64263d6060656163616e6061)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3240          1558174102301 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558174102302 2019.05.18 13:08:22)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 2d292a29707a2c3b2e786e777a2b242b782b2c2b7e)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558174102331 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558174102332 2019.05.18 13:08:22)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 4c48494e1a1a1c5a4b1b5917194a484a494b484a48)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(8)(16)(2)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(9)(2)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(10)(11)(2)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558174102351 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558174102352 2019.05.18 13:08:22)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 5c585a5f0a0b5d4a5a0f4e060c5b585a0a5b5e5a5b)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558174102371 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558174102372 2019.05.18 13:08:22)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 6b6e6c6b3c3d3d7d636e7d30396c6e6d3f6d6a6c6d)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558174102390 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174102391 2019.05.18 13:08:22)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 7b7e7c7a2c2d2d6d737e6d21297d2d7d7f7c787c7f)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558174102463 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558174102464 2019.05.18 13:08:22)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code c9ccc89cc19e9edfc6ccdc929ccec9cecbcfc0cf9d)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558174102499 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558174102500 2019.05.18 13:08:22)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code e8ede9bbe1bfbffee1bafdb3bdefe8eee9eeebeee0)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558174102522 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558174102523 2019.05.18 13:08:22)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 080d090f055f081e080f1b520f0e5d0f0c0f0a0e5e)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558174102541 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558174102542 2019.05.18 13:08:22)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 1713411115414b041517054e101416141111431012)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558174102560 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174102561 2019.05.18 13:08:22)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 27232623767077302474337d772025202321242171)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558174102582 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558174102583 2019.05.18 13:08:22)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 4642104545101a501341001c1340124143414e4012)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558174102605 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558174102606 2019.05.18 13:08:22)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 56525055590004405e55170c5151545052505f5150)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3240          1558174119350 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558174119351 2019.05.18 13:08:39)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code c4c4c191c993c5d2c791879e93c2cdc291c2c5c297)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558174119381 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558174119382 2019.05.18 13:08:39)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code e3e3e4b0e5b5b3f5e4b4f6b8b6e5e7e5e6e4e7e5e7)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558174119403 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558174119404 2019.05.18 13:08:39)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code f3f3f7a3f5a4f2e5f5a0e1a9a3f4f7f5a5f4f1f5f4)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558174119426 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558174119427 2019.05.18 13:08:39)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 12131015154444041a170449401517144614131514)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558174119447 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174119448 2019.05.18 13:08:39)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 22232026257474342a273478702474242625212526)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558174119475 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558174119476 2019.05.18 13:08:39)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 41404543411616574e44541a144641464347484715)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558174119514 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558174119515 2019.05.18 13:08:39)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 60616460613737766932753b356760666166636668)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558174119541 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558174119542 2019.05.18 13:08:39)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 7f7e787f2c287f697f786c2578792a787b787d7929)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558174119565 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558174119566 2019.05.18 13:08:39)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 9f9fcf91ccc9c38c9d9f8dc6989c9e9c9999cb989a)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558174119587 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174119588 2019.05.18 13:08:39)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code aeaea9f9adf9feb9adfdbaf4fea9aca9aaa8ada8f8)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558174119610 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558174119611 2019.05.18 13:08:39)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code cdcd9d999c9b91db98ca8b9798cb99cac8cac5cb99)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558174119633 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558174119634 2019.05.18 13:08:39)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code dddddd8f808b8fcbd5de9c87dadadfdbd9dbd4dadb)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3240          1558174223103 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558174223104 2019.05.18 13:10:23)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 0a5a050c525d0b1c095f49505d0c030c5f0c0b0c59)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558174223134 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558174223135 2019.05.18 13:10:23)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 2979242d257f793f2e7e3c727c2f2d2f2c2e2d2f2d)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558174223152 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558174223153 2019.05.18 13:10:23)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 3969373c356e382f3f6a2b63693e3d3f6f3e3b3f3e)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558174223171 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558174223172 2019.05.18 13:10:23)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 5809575b550e0e4e505d4e030a5f5d5e0c5e595f5e)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558174223189 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174223190 2019.05.18 13:10:23)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 68396768653e3e7e606d7e323a6e3e6e6c6f6b6f6c)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558174223207 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558174223208 2019.05.18 13:10:23)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 77267e76712020617872622c2270777075717e7123)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558174223245 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558174223246 2019.05.18 13:10:23)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 96c79f9991c1c1809fc483cdc3919690979095909e)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558174223267 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558174223268 2019.05.18 13:10:23)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code b6e7bce3b5e1b6a0b6b1a5ecb1b0e3b1b2b1b4b0e0)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558174223284 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558174223285 2019.05.18 13:10:23)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code c5959891c59399d6c7c5d79cc2c6c4c6c3c391c2c0)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558174223305 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174223306 2019.05.18 13:10:23)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code d585df87868285c2d686c18f85d2d7d2d1d3d6d383)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558174223324 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558174223325 2019.05.18 13:10:23)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code e5b5b8b7e5b3b9f3b0e2a3bfb0e3b1e2e0e2ede3b1)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558174223345 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558174223346 2019.05.18 13:10:23)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 04545102095256120c07455e0303060200020d0302)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3240          1558174254950 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558174254951 2019.05.18 13:10:54)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 6e6f6d6e32396f786d3b2d34396867683b686f683d)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558174254978 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558174254979 2019.05.18 13:10:54)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 8d8c8c83dcdbdd9b8ada98d6d88b898b888a898b89)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558174254995 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558174254996 2019.05.18 13:10:54)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 9c9d9e93cacb9d8a9acf8ec6cc9b989aca9b9e9a9b)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558174255065 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558174255066 2019.05.18 13:10:55)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code ebebe8b8bcbdbdfde3eefdb0b9eceeedbfedeaeced)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558174255089 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174255090 2019.05.18 13:10:55)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code fafaf9aaaeacacecf2ffeca0a8fcacfcfefdf9fdfe)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558174255114 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558174255115 2019.05.18 13:10:55)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 19191f1e114e4e0f161c0c424c1e191e1b1f101f4d)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558174255142 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558174255143 2019.05.18 13:10:55)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 39393f3c316e6e2f306b2c626c3e393f383f3a3f31)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558174255159 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558174255160 2019.05.18 13:10:55)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 48484d4b451f485e484f5b124f4e1d4f4c4f4a4e1e)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558174255180 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558174255181 2019.05.18 13:10:55)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 58590a5a550e044b5a584a015f5b595b5e5e0c5f5d)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558174255196 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174255197 2019.05.18 13:10:55)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 68696d68363f387f6b3b7c32386f6a6f6c6e6b6e3e)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558174255214 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558174255215 2019.05.18 13:10:55)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 7776257775212b612270312d2271237072707f7123)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558174255231 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558174255232 2019.05.18 13:10:55)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 8786858989d1d5918f84c6dd8080858183818e8081)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 1031          1558174255250 arh
(_unit VHDL(sumacontrol1 0 4(arh 0 10))
	(_version vde)
	(_time 1558174255251 2019.05.18 13:10:55)
	(_source(\./../src/sumacontrol1.vhd\))
	(_parameters tan)
	(_code a6a6a3f0a5f1a6b0a6a7b5fca1a0f3a1a2a1a4a0f0)
	(_ent
		(_time 1558174102628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 2 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 11(_array -1((_to i 0 i 3)))))
		(_sig(_int interm 3 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(2(t_0_3))(2(3))(2(2))(2(1))(2(0)))(_sens(0))(_read(1)(3(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
	)
	(_model . arh 1 -1)
)
I 000042 55 3240          1558174332291 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558174332292 2019.05.18 13:12:12)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 8dda8883d0da8c9b8ed8ced7da8b848bd88b8c8bde)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558174332320 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558174332321 2019.05.18 13:12:12)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code adfaaafafcfbfdbbaafab8f6f8aba9aba8aaa9aba9)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558174332337 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558174332338 2019.05.18 13:12:12)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code bcebb8e8eaebbdaabaefaee6ecbbb8baeabbbebabb)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558174332357 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558174332358 2019.05.18 13:12:12)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code cc9ac9999a9a9adac4c9da979ecbc9ca98cacdcbca)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558174332374 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174332375 2019.05.18 13:12:12)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code db8dde898c8d8dcdd3decd8189dd8ddddfdcd8dcdf)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558174332399 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558174332400 2019.05.18 13:12:12)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code fbadf8aba8acacedf4feeea0aefcfbfcf9fdf2fdaf)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558174332432 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558174332433 2019.05.18 13:12:12)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 1a4c1e1d4a4d4d0c13480f414f1d1a1c1b1c191c12)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558174332536 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558174332537 2019.05.18 13:12:12)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 87d1808885d08791878094dd8081d28083808581d1)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558174332568 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558174332569 2019.05.18 13:12:12)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code a7f0f7f1a5f1fbb4a5a7b5fea0a4a6a4a1a1f3a0a2)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558174332586 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174332587 2019.05.18 13:12:12)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code b6e1b1e2e6e1e6a1b5e5a2ece6b1b4b1b2b0b5b0e0)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558174332604 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558174332605 2019.05.18 13:12:12)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code c6919692c5909ad093c1809c93c092c1c3c1cec092)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558174332632 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558174332633 2019.05.18 13:12:12)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code e5b2e5b6e9b3b7f3ede6a4bfe2e2e7e3e1e3ece2e3)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3240          1558174351244 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558174351245 2019.05.18 13:12:31)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 96c5c49999c1978095c3d5ccc1909f90c3909790c5)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558174351270 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558174351271 2019.05.18 13:12:31)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code b6e5e6e2b5e0e6a0b1e1a3ede3b0b2b0b3b1b2b0b2)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558174351286 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558174351287 2019.05.18 13:12:31)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code c5969690c592c4d3c396d79f95c2c1c393c2c7c3c2)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 41(_ent (_in))))
				(_port(_int intrare 10 0 42(_ent (_in))))
				(_port(_int iesire 11 0 43(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 28(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 32(_ent (_in((i 3))))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int codstart 7 0 34(_ent (_in))))
				(_port(_int date 8 0 35(_ent (_in))))
				(_port(_int sumacontrol 9 0 36(_ent (_in))))
				(_port(_int iesire -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst c1 0 54(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 55(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 56(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 57(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 61(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 28(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 34(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 35(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 36(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 42(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 43(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 47(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 48(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 49(_arch(_uni))))
		(_sig(_int s5 -1 0 50(_int(_uni))))
		(_sig(_int s6 14 0 51(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558174351309 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558174351310 2019.05.18 13:12:31)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code d5878787d58383c3ddd0c38e87d2d0d381d3d4d2d3)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558174351326 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174351327 2019.05.18 13:12:31)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code e5b7b7b6e5b3b3f3ede0f3bfb7e3b3e3e1e2e6e2e1)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558174351351 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558174351352 2019.05.18 13:12:31)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 04565102015353120b01115f5103040306020d0250)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558174351385 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558174351386 2019.05.18 13:12:31)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 23717627217474352a71367876242325222520252b)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558174351406 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558174351407 2019.05.18 13:12:31)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 336165373564332533342069343566343734313565)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558174351423 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558174351424 2019.05.18 13:12:31)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 5201535055040e415052400b555153515454065557)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558174351468 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174351469 2019.05.18 13:12:31)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 81d2d78fd6d6d19682d295dbd186838685878287d7)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558174351485 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558174351486 2019.05.18 13:12:31)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 90c3919e95c6cc86c597d6cac596c49795979896c4)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558174351505 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558174351506 2019.05.18 13:12:31)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code a0f3f1f7a9f6f2b6a8a3e1faa7a7a2a6a4a6a9a7a6)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 1031          1558174351523 arh
(_unit VHDL(sumacontrol1 0 4(arh 0 10))
	(_version vde)
	(_time 1558174351524 2019.05.18 13:12:31)
	(_source(\./../src/sumacontrol1.vhd\))
	(_parameters tan)
	(_code b0e2e6e5b5e7b0a6b0bea3eab7b6e5b7b4b7b2b6e6)
	(_ent
		(_time 1558174102628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 2 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 11(_array -1((_to i 0 i 3)))))
		(_sig(_int interm 3 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(2(t_0_3))(3(3))(3(2))(3(1))(3(0)))(_sens(0))(_read(1)(3(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
	)
	(_model . arh 1 -1)
)
I 000042 55 3240          1558174408544 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558174408545 2019.05.18 13:13:28)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 67323567693066716432243d30616e613261666134)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558174408577 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558174408578 2019.05.18 13:13:28)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 87d2d78985d1d79180d092dcd28183818280838183)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000044 55 692           1558174408614 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558174408615 2019.05.18 13:13:28)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code b5e1e7e1b5e3e3a3bdb0a3eee7b2b0b3e1b3b4b2b3)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558174408643 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174408644 2019.05.18 13:13:28)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code d5818787d58383c3ddd0c38f87d383d3d1d2d6d2d1)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558174408693 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558174408694 2019.05.18 13:13:28)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 04505102015353120b01115f5103040306020d0250)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558174408732 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558174408733 2019.05.18 13:13:28)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 23777627217474352a71367876242325222520252b)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558174408764 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558174408765 2019.05.18 13:13:28)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 520604505505524452554108555407555655505404)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558174408801 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558174408802 2019.05.18 13:13:28)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 7124707175272d6273716328767270727777257674)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558174408828 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174408829 2019.05.18 13:13:28)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 90c5c69fc6c7c08793c384cac097929794969396c6)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558174408854 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558174408855 2019.05.18 13:13:28)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code a0f5a1f6a5f6fcb6f5a7e6faf5a6f4a7a5a7a8a6f4)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558174408897 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558174408898 2019.05.18 13:13:28)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code cf9a9e9a90999dd9c7cc8e95c8c8cdc9cbc9c6c8c9)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 1031          1558174408923 arh
(_unit VHDL(sumacontrol1 0 4(arh 0 10))
	(_version vde)
	(_time 1558174408924 2019.05.18 13:13:28)
	(_source(\./../src/sumacontrol1.vhd\))
	(_parameters tan)
	(_code eebab8bcbeb9eef8eee0fdb4e9e8bbe9eae9ece8b8)
	(_ent
		(_time 1558174102628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 2 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 11(_array -1((_to i 0 i 3)))))
		(_sig(_int interm 3 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(2(t_0_3))(3(3))(3(2))(3(1))(3(0)))(_sens(0))(_read(1)(3(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
	)
	(_model . arh 1 -1)
)
I 000042 55 3240          1558174443275 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558174443276 2019.05.18 13:14:03)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 16151511194117001543554c41101f104310171045)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558174443296 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558174443297 2019.05.18 13:14:03)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 25262421257375332272307e702321232022212321)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 4133          1558174443319 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558174443320 2019.05.18 13:14:03)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 45464747451244534314571f154241431342474342)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 43(_ent (_in))))
				(_port(_int intrare 11 0 44(_ent (_in))))
				(_port(_int iesire 12 0 45(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol1
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int mode 6 0 29(_ent (_in))))
				(_port(_int iesire 7 0 30(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 34(_ent (_in((i 3))))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int codstart 8 0 36(_ent (_in))))
				(_port(_int date 9 0 37(_ent (_in))))
				(_port(_int sumacontrol 10 0 38(_ent (_in))))
				(_port(_int iesire -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst c1 0 56(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 57(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 58(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 59(_comp sumacontrol1)
		(_port
			((intrare)(s3))
			((mode)(mode))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol1)
		)
	)
	(_inst c5 0 63(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 29(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 36(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 37(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 38(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 44(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 45(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1312 0 49(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 13 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1314 0 50(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 14 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1316 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 15 0 51(_arch(_uni))))
		(_sig(_int s5 -1 0 52(_int(_uni))))
		(_sig(_int s6 15 0 53(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558174443339 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558174443340 2019.05.18 13:14:03)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 54565757550202425c51420f065351520052555352)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558174443361 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174443362 2019.05.18 13:14:03)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 73717072752525657b766529217525757774707477)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558174443381 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558174443382 2019.05.18 13:14:03)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 8381868d81d4d4958c8696d8d684838481858a85d7)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558174443410 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558174443411 2019.05.18 13:14:03)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code a2a0a7f5a1f5f5b4abf0b7f9f7a5a2a4a3a4a1a4aa)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558174443426 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558174443427 2019.05.18 13:14:03)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code b2b0b4e7b5e5b2a4b2b5a1e8b5b4e7b5b6b5b0b4e4)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558174443455 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558174443456 2019.05.18 13:14:03)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code d1d28082d5878dc2d3d1c388d6d2d0d2d7d785d6d4)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558174443472 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174443473 2019.05.18 13:14:03)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code e1e2e7b2b6b6b1f6e2b2f5bbb1e6e3e6e5e7e2e7b7)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558174443491 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558174443492 2019.05.18 13:14:03)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code f0f3a1a1f5a6ace6a5f7b6aaa5f6a4f7f5f7f8f6a4)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558174443511 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558174443512 2019.05.18 13:14:03)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 00030206095652160803415a070702060406090706)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 1031          1558174443529 arh
(_unit VHDL(sumacontrol1 0 4(arh 0 10))
	(_version vde)
	(_time 1558174443530 2019.05.18 13:14:03)
	(_source(\./../src/sumacontrol1.vhd\))
	(_parameters tan)
	(_code 1012151615471006101e034a171645171417121646)
	(_ent
		(_time 1558174102628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 2 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 11(_array -1((_to i 0 i 3)))))
		(_sig(_int interm 3 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(2(t_0_3))(3(3))(3(2))(3(1))(3(0)))(_sens(0))(_read(1)(3(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
	)
	(_model . arh 1 -1)
)
I 000042 55 3240          1558174494896 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558174494897 2019.05.18 13:14:54)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code bfb8ecebe0e8bea9bceafce5e8b9b6b9eab9beb9ec)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558174494922 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558174494923 2019.05.18 13:14:54)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code ded98f8c8e888ec8d989cb858bd8dad8dbd9dad8da)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3943          1558174494942 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558174494943 2019.05.18 13:14:54)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code eee9bcbdbeb9eff8e8bcfcb4bee9eae8b8e9ece8e9)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 43(_ent (_in))))
				(_port(_int intrare 11 0 44(_ent (_in))))
				(_port(_int iesire 12 0 45(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol1
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int mode 6 0 29(_ent (_in))))
				(_port(_int iesire 7 0 30(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 34(_ent (_in((i 3))))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int codstart 8 0 36(_ent (_in))))
				(_port(_int date 9 0 37(_ent (_in))))
				(_port(_int sumacontrol 10 0 38(_ent (_in))))
				(_port(_int iesire -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst c1 0 56(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 57(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 58(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 59(_comp sumacontrol1)
		(_port
			((intrare)(s3))
			((mode)(mode))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol1)
		)
	)
	(_inst c5 0 62(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s4))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 29(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 36(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 37(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 38(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 44(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 45(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1312 0 49(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 13 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1314 0 50(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 14 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1316 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 15 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 692           1558174494956 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558174494957 2019.05.18 13:14:54)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code fdfbaeadacababebf5f8eba6affaf8fba9fbfcfafb)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558174494973 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174494974 2019.05.18 13:14:54)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 0d0b5d0b5c5b5b1b05081b575f0b5b0b090a0e0a09)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558174494992 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558174494993 2019.05.18 13:14:54)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 1c1a4a1b4e4b4b0a13190947491b1c1b1e1a151a48)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558174495021 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558174495022 2019.05.18 13:14:55)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 3c3a6a396e6b6b2a356e2967693b3c3a3d3a3f3a34)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558174495041 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558174495042 2019.05.18 13:14:55)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 4b4d1e481c1c4b5d4b4c58114c4d1e4c4f4c494d1d)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558174495067 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558174495068 2019.05.18 13:14:55)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 6b6c696a3c3d3778696b79326c686a686d6d3f6c6e)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558174495087 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174495088 2019.05.18 13:14:55)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 7a7d2f7b7d2d2a6d79296e202a7d787d7e7c797c2c)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558174495107 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558174495108 2019.05.18 13:14:55)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 8a8d8885dedcd69cdf8dccd0df8cde8d8f8d828cde)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558174495128 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558174495129 2019.05.18 13:14:55)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code a9aefbfea9fffbbfa1aae8f3aeaeabafadafa0aeaf)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 1031          1558174495144 arh
(_unit VHDL(sumacontrol1 0 4(arh 0 10))
	(_version vde)
	(_time 1558174495145 2019.05.18 13:14:55)
	(_source(\./../src/sumacontrol1.vhd\))
	(_parameters tan)
	(_code b9bfececb5eeb9afb9b7aae3bebfecbebdbebbbfef)
	(_ent
		(_time 1558174102628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 2 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 11(_array -1((_to i 0 i 3)))))
		(_sig(_int interm 3 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3(3))(3(2))(3(1))(3(0))(2(t_0_3)))(_sens(0))(_read(3(t_0_3))(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
	)
	(_model . arh 1 -1)
)
I 000042 55 3240          1558174516278 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558174516279 2019.05.18 13:15:16)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 3e3f3a3b62693f283d6b7d64693837386b383f386d)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558174516309 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558174516310 2019.05.18 13:15:16)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 5d5c5b5e0c0b0d4b5a0a4806085b595b585a595b59)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3943          1558174516328 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558174516329 2019.05.18 13:15:16)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 7c7d797d2a2b7d6a7a2e6e262c7b787a2a7b7e7a7b)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 43(_ent (_in))))
				(_port(_int intrare 11 0 44(_ent (_in))))
				(_port(_int iesire 12 0 45(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol1
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int mode 6 0 29(_ent (_in))))
				(_port(_int iesire 7 0 30(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 34(_ent (_in((i 3))))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int codstart 8 0 36(_ent (_in))))
				(_port(_int date 9 0 37(_ent (_in))))
				(_port(_int sumacontrol 10 0 38(_ent (_in))))
				(_port(_int iesire -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst c1 0 56(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 57(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 58(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 59(_comp sumacontrol1)
		(_port
			((intrare)(s3))
			((mode)(mode))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol1)
		)
	)
	(_inst c5 0 62(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s4))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 29(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 36(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 37(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 38(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 44(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 45(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1312 0 49(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 13 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1314 0 50(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 14 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1316 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 15 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 692           1558174516334 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558174516335 2019.05.18 13:15:16)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 7c7c787d2a2a2a6a74796a272e7b797a287a7d7b7a)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558174516351 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174516352 2019.05.18 13:15:16)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 8c8c8882dadada9a84899ad6de8ada8a888b8f8b88)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558174516369 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558174516370 2019.05.18 13:15:16)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 9b9b9994c8cccc8d949e8ec0ce9c9b9c999d929dcf)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558174516401 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558174516402 2019.05.18 13:15:16)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code bbbbb9efe8ececadb2e9aee0eebcbbbdbabdb8bdb3)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(6)(6(t_23_26))(6(t_7_22))(6(t_0_6))(5))(_sens(6)(0)(1))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558174516430 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558174516431 2019.05.18 13:15:16)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code dadadb898e8ddaccdaddc980dddc8fdddeddd8dc8c)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558174516446 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558174516447 2019.05.18 13:15:16)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code eaebbcb8bebcb6f9e8eaf8b3ede9ebe9ececbeedef)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558174516466 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174516467 2019.05.18 13:15:16)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code f9f8f8a9a6aea9eefaaaeda3a9fefbfefdfffaffaf)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558174516482 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558174516483 2019.05.18 13:15:16)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 09085e0e055f551f5c0e4f535c0f5d0e0c0e010f5d)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558174516502 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558174516503 2019.05.18 13:15:16)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 28292f2c297e7a3e202b69722f2f2a2e2c2e212f2e)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 1031          1558174516523 arh
(_unit VHDL(sumacontrol1 0 4(arh 0 10))
	(_version vde)
	(_time 1558174516524 2019.05.18 13:15:16)
	(_source(\./../src/sumacontrol1.vhd\))
	(_parameters tan)
	(_code 3838383c356f382e38362b623f3e6d3f3c3f3a3e6e)
	(_ent
		(_time 1558174102628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 2 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 11(_array -1((_to i 0 i 3)))))
		(_sig(_int interm 3 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(2(t_0_3))(3(3))(3(2))(3(1))(3(0)))(_sens(0))(_read(1)(3(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
	)
	(_model . arh 1 -1)
)
I 000042 55 3240          1558174758966 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558174758967 2019.05.18 13:19:18)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 3d393d38606a3c2b3e687e676a3b343b683b3c3b6e)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558174758994 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558174758995 2019.05.18 13:19:18)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 5c585e5f0a0a0c4a5b0b4907095a585a595b585a58)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3943          1558174759024 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558174759025 2019.05.18 13:19:19)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 7c787d7d2a2b7d6a7a2e6e262c7b787a2a7b7e7a7b)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 43(_ent (_in))))
				(_port(_int intrare 11 0 44(_ent (_in))))
				(_port(_int iesire 12 0 45(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol1
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int mode 6 0 29(_ent (_in))))
				(_port(_int iesire 7 0 30(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 34(_ent (_in((i 3))))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int codstart 8 0 36(_ent (_in))))
				(_port(_int date 9 0 37(_ent (_in))))
				(_port(_int sumacontrol 10 0 38(_ent (_in))))
				(_port(_int iesire -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst c1 0 56(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 57(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 58(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 59(_comp sumacontrol1)
		(_port
			((intrare)(s3))
			((mode)(mode))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol1)
		)
	)
	(_inst c5 0 62(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s4))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 29(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 36(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 37(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 38(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 44(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 45(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1312 0 49(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 13 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1314 0 50(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 14 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1316 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 15 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 692           1558174759031 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558174759032 2019.05.18 13:19:19)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 8b8e8b85dcdddd9d838e9dd0d98c8e8ddf8d8a8c8d)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558174759051 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174759052 2019.05.18 13:19:19)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 9b9e9b94cccdcd8d939e8dc1c99dcd9d9f9c989c9f)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558174759076 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558174759077 2019.05.18 13:19:19)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code abaeadfcf8fcfcbda4aebef0feacabaca9ada2adff)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558174759113 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558174759114 2019.05.18 13:19:19)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code d9dcdf8bd18e8ecfd08bcc828cded9dfd8dfdadfd1)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558174759141 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558174759142 2019.05.18 13:19:19)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code f9fcfca8f5aef9eff9feeaa3feffacfefdfefbffaf)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558174759164 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558174759165 2019.05.18 13:19:19)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 080c5b0f055e541b0a081a510f0b090b0e0e5c0f0d)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558174759181 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558174759182 2019.05.18 13:19:19)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 181c1c1f464f480f1b4b0c42481f1a1f1c1e1b1e4e)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558174759201 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558174759202 2019.05.18 13:19:19)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 282c7b2d257e743e7d2f6e727d2e7c2f2d2f202e7c)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558174759220 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558174759221 2019.05.18 13:19:19)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 47434445491115514f44061d4040454143414e4041)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 1473          1558174759246 arh
(_unit VHDL(sumacontrol1 0 4(arh 0 10))
	(_version vde)
	(_time 1558174759247 2019.05.18 13:19:19)
	(_source(\./../src/sumacontrol1.vhd\))
	(_parameters tan)
	(_code 56535254550156405659450c515003515251545000)
	(_ent
		(_time 1558174102628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 2 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 11(_array -1((_to i 0 i 3)))))
		(_sig(_int interm 3 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3(0)))(_sens(0(12))(0(8))(0(4))(0(0))))))
			(line__14(_arch 1 0 14(_assignment(_trgt(3(1)))(_sens(0(13))(0(9))(0(5))(0(1))))))
			(line__15(_arch 2 0 15(_assignment(_trgt(3(2)))(_sens(0(14))(0(10))(0(6))(0(2))))))
			(line__16(_arch 3 0 16(_assignment(_trgt(3(3)))(_sens(0(15))(0(11))(0(7))(0(3))))))
			(line__17(_arch 4 0 17(_prcs(_simple)(_trgt(2(t_0_3)))(_sens(0)(1))(_read(3(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(12))(0(8))(0(4))(0(0))(0(13))(0(9))(0(5))(0(1))(0(14))(0(10))(0(6))(0(2))(0(15))(0(11))(0(7))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
	)
	(_model . arh 5 -1)
)
I 000042 55 3240          1558175028254 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558175028255 2019.05.18 13:23:48)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 2e2c2a2a72792f382d7b6d74792827287b282f287d)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558175028284 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558175028285 2019.05.18 13:23:48)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 4d4f4b4f1c1b1d5b4a1a5816184b494b484a494b49)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3943          1558175028308 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558175028309 2019.05.18 13:23:48)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 5d5f585e0c0a5c4b5b0f4f070d5a595b0b5a5f5b5a)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 43(_ent (_in))))
				(_port(_int intrare 11 0 44(_ent (_in))))
				(_port(_int iesire 12 0 45(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol1
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int mode 6 0 29(_ent (_in))))
				(_port(_int iesire 7 0 30(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 34(_ent (_in((i 3))))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int codstart 8 0 36(_ent (_in))))
				(_port(_int date 9 0 37(_ent (_in))))
				(_port(_int sumacontrol 10 0 38(_ent (_in))))
				(_port(_int iesire -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst c1 0 56(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 57(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 58(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 59(_comp sumacontrol1)
		(_port
			((intrare)(s3))
			((mode)(mode))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol1)
		)
	)
	(_inst c5 0 62(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s4))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 29(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 36(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 37(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 38(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 44(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 45(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1312 0 49(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 13 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1314 0 50(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 14 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1316 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 15 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 692           1558175028370 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558175028371 2019.05.18 13:23:48)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 9b989f94cccdcd8d939e8dc0c99c9e9dcf9d9a9c9d)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558175028395 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558175028396 2019.05.18 13:23:48)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code bbb8bfefecededadb3beade1e9bdedbdbfbcb8bcbf)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558175028420 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558175028421 2019.05.18 13:23:48)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code cac9c89f9a9d9ddcc5cfdf919fcdcacdc8ccc3cc9e)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558175028454 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558175028455 2019.05.18 13:23:48)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code f9fafba9f1aeaeeff0abeca2acfef9fff8fffafff1)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558175028482 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558175028483 2019.05.18 13:23:48)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 090a090e055e091f090e1a530e0f5c0e0d0e0b0f5f)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558175028509 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558175028510 2019.05.18 13:23:48)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 282a7f2d257e743b2a283a712f2b292b2e2e7c2f2d)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558175028529 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558175028530 2019.05.18 13:23:48)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 383a383d666f682f3b6b2c62683f3a3f3c3e3b3e6e)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558175028554 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558175028555 2019.05.18 13:23:48)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 5755005555010b410250110d0251035052505f5103)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558175028581 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558175028582 2019.05.18 13:23:48)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 76747177792024607e75372c7171747072707f7170)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 1470          1558175028608 arh
(_unit VHDL(sumacontrol1 0 4(arh 0 10))
	(_version vde)
	(_time 1558175028609 2019.05.18 13:23:48)
	(_source(\./../src/sumacontrol1.vhd\))
	(_parameters tan)
	(_code 8685868985d18690868995dc8180d38182818480d0)
	(_ent
		(_time 1558174102628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 2 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 11(_array -1((_to i 0 i 3)))))
		(_sig(_int interm 3 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3(0)))(_sens(0(12))(0(8))(0(4))(0(0))))))
			(line__14(_arch 1 0 14(_assignment(_trgt(3(1)))(_sens(0(13))(0(9))(0(5))(0(1))))))
			(line__15(_arch 2 0 15(_assignment(_trgt(3(2)))(_sens(0(14))(0(10))(0(6))(0(2))))))
			(line__16(_arch 3 0 16(_assignment(_trgt(3(3)))(_sens(0(15))(0(11))(0(7))(0(3))))))
			(line__17(_arch 4 0 17(_prcs(_simple)(_trgt(2(t_0_3)))(_sens(1))(_read(3(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(12))(0(8))(0(4))(0(0))(0(13))(0(9))(0(5))(0(1))(0(14))(0(10))(0(6))(0(2))(0(15))(0(11))(0(7))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
	)
	(_model . arh 5 -1)
)
I 000042 55 3240          1558175194350 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558175194351 2019.05.18 13:26:34)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code fca9abaca6abfdeaffa9bfa6abfaf5faa9fafdfaaf)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558175194380 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558175194381 2019.05.18 13:26:34)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 1b4e4d1c4c4d4b0d1c4c0e404e1d1f1d1e1c1f1d1f)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3943          1558175194401 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558175194402 2019.05.18 13:26:34)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 2b7e7e2f7c7c2a3d2d7939717b2c2f2d7d2c292d2c)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 43(_ent (_in))))
				(_port(_int intrare 11 0 44(_ent (_in))))
				(_port(_int iesire 12 0 45(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol1
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int mode 6 0 29(_ent (_in))))
				(_port(_int iesire 7 0 30(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 34(_ent (_in((i 3))))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int codstart 8 0 36(_ent (_in))))
				(_port(_int date 9 0 37(_ent (_in))))
				(_port(_int sumacontrol 10 0 38(_ent (_in))))
				(_port(_int iesire -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst c1 0 56(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 57(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 58(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 59(_comp sumacontrol1)
		(_port
			((intrare)(s3))
			((mode)(mode))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol1)
		)
	)
	(_inst c5 0 62(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s4))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 29(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 36(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 37(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 38(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 44(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 45(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1312 0 49(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 13 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1314 0 50(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 14 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1316 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 15 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 692           1558175194485 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558175194486 2019.05.18 13:26:34)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 88dcdc8685dede9e808d9ed3da8f8d8edc8e898f8e)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558175194508 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558175194509 2019.05.18 13:26:34)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 98cccc9795cece8e909d8ec2ca9ece9e9c9f9b9f9c)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558175194532 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558175194533 2019.05.18 13:26:34)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code b7e3e5e3b1e0e0a1b8b2a2ece2b0b7b0b5b1beb1e3)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558175194574 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558175194575 2019.05.18 13:26:34)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code d7838585d18080c1de85c28c82d0d7d1d6d1d4d1df)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558175194603 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558175194604 2019.05.18 13:26:34)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code f6a2a7a7f5a1f6e0f6f1e5acf1f0a3f1f2f1f4f0a0)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558175194626 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558175194627 2019.05.18 13:26:34)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 15401213154349061715074c121614161313411210)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558175194644 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558175194645 2019.05.18 13:26:34)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 25707521767275322676317f752227222123262373)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558175194667 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558175194668 2019.05.18 13:26:34)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 34613330356268226133726e6132603331333c3260)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558175194685 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558175194686 2019.05.18 13:26:34)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 44111346491216524c47051e4343464240424d4342)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 1472          1558175194710 arh
(_unit VHDL(sumacontrol1 0 4(arh 0 10))
	(_version vde)
	(_time 1558175194711 2019.05.18 13:26:34)
	(_source(\./../src/sumacontrol1.vhd\))
	(_parameters tan)
	(_code 6337336265346375636d7039646536646764616535)
	(_ent
		(_time 1558175194708)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 2 0 7(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 11(_array -1((_to i 0 i 3)))))
		(_sig(_int interm 3 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2(0)))(_sens(0(12))(0(8))(0(4))(0(0))))))
			(line__14(_arch 1 0 14(_assignment(_trgt(2(1)))(_sens(0(13))(0(9))(0(5))(0(1))))))
			(line__15(_arch 2 0 15(_assignment(_trgt(2(2)))(_sens(0(14))(0(10))(0(6))(0(2))))))
			(line__16(_arch 3 0 16(_assignment(_trgt(2(3)))(_sens(0(15))(0(11))(0(7))(0(3))))))
			(line__17(_arch 4 0 17(_prcs(_simple)(_trgt(2(t_0_3)))(_sens(1))(_read(2(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(12))(0(8))(0(4))(0(0))(0(13))(0(9))(0(5))(0(1))(0(14))(0(10))(0(6))(0(2))(0(15))(0(11))(0(7))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
	)
	(_model . arh 5 -1)
)
I 000042 55 3240          1558175377480 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558175377481 2019.05.18 13:29:37)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 515e5152590650475204120b065758570457505702)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558175377505 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558175377506 2019.05.18 13:29:37)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 707f7271752620667727652b257674767577747674)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000044 55 692           1558175377550 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558175377551 2019.05.18 13:29:37)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 9f919f90ccc9c989979a89c4cd989a99cb999e9899)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558175377574 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558175377575 2019.05.18 13:29:37)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code afa1aff8fcf9f9b9a7aab9f5fda9f9a9aba8aca8ab)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558175377608 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558175377609 2019.05.18 13:29:37)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code cec0c89b9a9999d8c1cbdb959bc9cec9ccc8c7c89a)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558175377663 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558175377664 2019.05.18 13:29:37)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 0c020b0a5e5b5b1a055e1957590b0c0a0d0a0f0a04)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558175377698 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558175377699 2019.05.18 13:29:37)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 2c2228297a7b2c3a2c2b3f762b2a792b282b2e2a7a)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558175377728 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558175377729 2019.05.18 13:29:37)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 4b4418481c1d1758494b59124c484a484d4d1f4c4e)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558175377759 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558175377760 2019.05.18 13:29:37)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 6a656e6a6d3d3a7d69397e303a6d686d6e6c696c3c)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558175377789 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558175377790 2019.05.18 13:29:37)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 8986da8685dfd59fdc8ecfd3dc8fdd8e8c8e818fdd)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558175377819 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558175377820 2019.05.18 13:29:37)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code a9a6aafea9fffbbfa1aae8f3aeaeabafadafa0aeaf)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 1132          1558175377848 arh
(_unit VHDL(sumacontrol1 0 4(arh 0 10))
	(_version vde)
	(_time 1558175377849 2019.05.18 13:29:37)
	(_source(\./../src/sumacontrol1.vhd\))
	(_parameters tan)
	(_code c8c6cc9cc59fc8dec8c6db92cfce9dcfcccfcace9e)
	(_ent
		(_time 1558175194707)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 2 0 7(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 11(_array -1((_to i 0 i 3)))))
		(_sig(_int interm 3 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2(t_0_3))(2(3))(2(2))(2(1))(2(0)))(_sens(1))(_read(0(15))(0(11))(0(7))(0(3))(0(14))(0(10))(0(6))(0(2))(0(13))(0(9))(0(5))(0(1))(0(12))(0(8))(0(4))(0(0))(2(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
	)
	(_model . arh 1 -1)
)
I 000042 55 3240          1558175418984 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558175418985 2019.05.18 13:30:18)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 7c79727d262b7d6a7f293f262b7a757a297a7d7a2f)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558175419012 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558175419013 2019.05.18 13:30:19)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 8c898082dadadc9a8bdb99d7d98a888a898b888a88)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3945          1558175419034 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558175419035 2019.05.18 13:30:19)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code abaea4fcfcfcaabdadf9b9f1fbacafadfdaca9adac)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 43(_ent (_in))))
				(_port(_int intrare 11 0 44(_ent (_in))))
				(_port(_int iesire 12 0 45(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol1
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int mode 6 0 29(_ent (_in))))
				(_port(_int iesire 7 0 30(_ent (_inout))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 34(_ent (_in((i 3))))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int codstart 8 0 36(_ent (_in))))
				(_port(_int date 9 0 37(_ent (_in))))
				(_port(_int sumacontrol 10 0 38(_ent (_in))))
				(_port(_int iesire -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst c1 0 56(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 57(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 58(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 59(_comp sumacontrol1)
		(_port
			((intrare)(s3))
			((mode)(mode))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol1)
		)
	)
	(_inst c5 0 62(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s4))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 29(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 36(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 37(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 38(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 44(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 45(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1312 0 49(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 13 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1314 0 50(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 14 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1316 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 15 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 692           1558175419040 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558175419041 2019.05.18 13:30:19)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code abafa5fcfcfdfdbda3aebdf0f9acaeadffadaaacad)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558175419061 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558175419062 2019.05.18 13:30:19)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code bbbfb5efecededadb3beade1e9bdedbdbfbcb8bcbf)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558175419086 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558175419087 2019.05.18 13:30:19)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code daded2888a8d8dccd5dfcf818fdddaddd8dcd3dc8e)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558175419224 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558175419225 2019.05.18 13:30:19)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 67636e67613030716e35723c32606761666164616f)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558175419242 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558175419243 2019.05.18 13:30:19)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 76727c76752176607671652c717023717271747020)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558175419270 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558175419271 2019.05.18 13:30:19)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 9693cb9895c0ca85949684cf919597959090c29193)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558175419291 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558175419292 2019.05.18 13:30:19)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code a5a0aff2f6f2f5b2a6f6b1fff5a2a7a2a1a3a6a3f3)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558175419309 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558175419310 2019.05.18 13:30:19)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code b5b0e8e0b5e3e9a3e0b2f3efe0b3e1b2b0b2bdb3e1)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558175419331 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558175419332 2019.05.18 13:30:19)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code d4d1d986d98286c2dcd7958ed3d3d6d2d0d2ddd3d2)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 1132          1558175419360 arh
(_unit VHDL(sumacontrol1 0 4(arh 0 10))
	(_version vde)
	(_time 1558175419361 2019.05.18 13:30:19)
	(_source(\./../src/sumacontrol1.vhd\))
	(_parameters tan)
	(_code f3f7f9a2f5a4f3e5f3fde0a9f4f5a6f4f7f4f1f5a5)
	(_ent
		(_time 1558175194707)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 2 0 7(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 11(_array -1((_to i 0 i 3)))))
		(_sig(_int interm 3 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2(t_0_3))(2(3))(2(2))(2(1))(2(0)))(_sens(1))(_read(0(15))(0(11))(0(7))(0(3))(0(14))(0(10))(0(6))(0(2))(0(13))(0(9))(0(5))(0(1))(0(12))(0(8))(0(4))(0(0))(2(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
	)
	(_model . arh 1 -1)
)
I 000042 55 3240          1558175445868 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558175445869 2019.05.18 13:30:45)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 77207076792076617422342d20717e712271767124)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558175445894 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558175445895 2019.05.18 13:30:45)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 97c0929895c1c78190c082ccc29193919290939193)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3945          1558175445917 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558175445918 2019.05.18 13:30:45)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code a6f1a0f1a5f1a7b0a0f4b4fcf6a1a2a0f0a1a4a0a1)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 43(_ent (_in))))
				(_port(_int intrare 11 0 44(_ent (_in))))
				(_port(_int iesire 12 0 45(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol1
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int mode 6 0 29(_ent (_in))))
				(_port(_int iesire 7 0 30(_ent (_inout))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 34(_ent (_in((i 3))))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int codstart 8 0 36(_ent (_in))))
				(_port(_int date 9 0 37(_ent (_in))))
				(_port(_int sumacontrol 10 0 38(_ent (_in))))
				(_port(_int iesire -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst c1 0 56(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 57(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 58(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 59(_comp sumacontrol1)
		(_port
			((intrare)(s3))
			((mode)(mode))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol1)
		)
	)
	(_inst c5 0 62(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s4))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 29(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 36(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 37(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 38(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 44(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 45(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1312 0 49(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 13 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1314 0 50(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 14 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1316 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 15 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 692           1558175445924 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558175445925 2019.05.18 13:30:45)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code b6e0b1e2b5e0e0a0beb3a0ede4b1b3b0e2b0b7b1b0)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558175445946 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558175445947 2019.05.18 13:30:45)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code c690c193c59090d0cec3d09c94c090c0c2c1c5c1c2)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558175445969 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558175445970 2019.05.18 13:30:45)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code e5b3e4b6e1b2b2f3eae0f0beb0e2e5e2e7e3ece3b1)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1207          1558175446006 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558175446007 2019.05.18 13:30:46)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 04520602015353120d56115f51030402050207020c)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~26}~13 0 14(_array -1((_to i 0 i 26)))))
		(_sig(_int vect 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(6)(6(t_23_26))(6(t_7_22))(6(t_0_6)))(_sens(0)(1)(6))(_read(2(t_0_6))(3(t_0_15))(4(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0 0 0 0 0 0 0)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558175446026 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558175446027 2019.05.18 13:30:46)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 14421512154314021413074e131241131013161242)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558175446049 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558175446050 2019.05.18 13:30:46)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 3364653735656f203133216a343032303535673436)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558175446068 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558175446069 2019.05.18 13:30:46)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 431442411614135440105719134441444745404515)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558175446093 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558175446094 2019.05.18 13:30:46)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 6235346365343e74376524383764366567656a6436)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558175446118 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558175446119 2019.05.18 13:30:46)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 71267770792723677972302b767673777577787677)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 1033          1558175446141 arh
(_unit VHDL(sumacontrol1 0 4(arh 0 10))
	(_version vde)
	(_time 1558175446142 2019.05.18 13:30:46)
	(_source(\./../src/sumacontrol1.vhd\))
	(_parameters tan)
	(_code 91c7909f95c69187919f82cb9697c49695969397c7)
	(_ent
		(_time 1558175194707)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 2 0 7(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 11(_array -1((_to i 0 i 3)))))
		(_sig(_int interm 3 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2(t_0_3))(2(3))(2(2))(2(1))(2(0)))(_sens(0)(1))(_read(2(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
	)
	(_model . arh 1 -1)
)
I 000042 55 3240          1558176366942 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558176366943 2019.05.18 13:46:06)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 6e393e6e32396f786d3b2d34396867683b686f683d)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558176366977 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558176366978 2019.05.18 13:46:06)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 8ddadf83dcdbdd9b8ada98d6d88b898b888a898b89)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3945          1558176367002 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558176367003 2019.05.18 13:46:07)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code acfbfdfbfafbadbaaafebef6fcaba8aafaabaeaaab)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 43(_ent (_in))))
				(_port(_int intrare 11 0 44(_ent (_in))))
				(_port(_int iesire 12 0 45(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol1
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int mode 6 0 29(_ent (_in))))
				(_port(_int iesire 7 0 30(_ent (_inout))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 34(_ent (_in((i 3))))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int codstart 8 0 36(_ent (_in))))
				(_port(_int date 9 0 37(_ent (_in))))
				(_port(_int sumacontrol 10 0 38(_ent (_in))))
				(_port(_int iesire -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst c1 0 56(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 57(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 58(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 59(_comp sumacontrol1)
		(_port
			((intrare)(s3))
			((mode)(mode))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol1)
		)
	)
	(_inst c5 0 62(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s4))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 29(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 36(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 37(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 38(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 44(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 45(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1312 0 49(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 13 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1314 0 50(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 14 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1316 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 15 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 692           1558176367050 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558176367051 2019.05.18 13:46:07)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code db8d8b898c8d8dcdd3decd8089dcdedd8fdddadcdd)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558176367082 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558176367083 2019.05.18 13:46:07)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code faacaaaaaeacacecf2ffeca0a8fcacfcfefdf9fdfe)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558176367149 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558176367150 2019.05.18 13:46:07)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 396c393c316e6e2f363c2c626c3e393e3b3f303f6d)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558176367323 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558176367324 2019.05.18 13:46:07)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code e5b0e6b7e5b2e5f3e5e2f6bfe2e3b0e2e1e2e7e3b3)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558176367375 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558176367376 2019.05.18 13:46:07)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 2377762625757f302123317a242022202525772426)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558176367426 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558176367427 2019.05.18 13:46:07)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 520650510605024551014608025550555654515404)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558176367473 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558176367474 2019.05.18 13:46:07)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 81d5d48e85d7dd97d486c7dbd487d58684868987d5)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558176367515 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558176367516 2019.05.18 13:46:07)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code b0e4b5e4b9e6e2a6b8b3f1eab7b7b2b6b4b6b9b7b6)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 913           1558176367549 arh
(_unit VHDL(sumacontrol1 0 4(arh 0 10))
	(_version vde)
	(_time 1558176367550 2019.05.18 13:46:07)
	(_source(\./../src/sumacontrol1.vhd\))
	(_parameters tan)
	(_code cf9acd9b9c98cfd9cfcedc95c8c99ac8cbc8cdc999)
	(_ent
		(_time 1558175194707)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 2 0 7(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(2(t_0_3))(2(3))(2(2))(2(1))(2(0)))(_sens(0)(1))(_read(2(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
	)
	(_model . arh 1 -1)
)
I 000042 55 3240          1558176396648 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558176396649 2019.05.18 13:46:36)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 75717074792274637620362f22737c732073747326)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558176396677 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558176396678 2019.05.18 13:46:36)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 9490939b95c2c48293c381cfc19290929193909290)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3945          1558176396703 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558176396704 2019.05.18 13:46:36)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code b3b7b7e7b5e4b2a5b5e1a1e9e3b4b7b5e5b4b1b5b4)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 43(_ent (_in))))
				(_port(_int intrare 11 0 44(_ent (_in))))
				(_port(_int iesire 12 0 45(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol1
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int mode 6 0 29(_ent (_in))))
				(_port(_int iesire 7 0 30(_ent (_inout))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 34(_ent (_in((i 3))))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int codstart 8 0 36(_ent (_in))))
				(_port(_int date 9 0 37(_ent (_in))))
				(_port(_int sumacontrol 10 0 38(_ent (_in))))
				(_port(_int iesire -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst c1 0 56(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 57(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 58(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 59(_comp sumacontrol1)
		(_port
			((intrare)(s3))
			((mode)(mode))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol1)
		)
	)
	(_inst c5 0 62(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s4))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 29(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 36(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 37(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 38(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 44(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 45(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1312 0 49(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 13 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1314 0 50(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 14 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1316 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 15 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 692           1558176396716 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558176396717 2019.05.18 13:46:36)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code b3b6b6e7b5e5e5a5bbb6a5e8e1b4b6b5e7b5b2b4b5)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558176396744 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558176396745 2019.05.18 13:46:36)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code d2d7d780d58484c4dad7c48880d484d4d6d5d1d5d6)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558176396767 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558176396768 2019.05.18 13:46:36)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code f2f7f1a2f1a5a5e4fdf7e7a9a7f5f2f5f0f4fbf4a6)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 739           1558176396848 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558176396849 2019.05.18 13:46:36)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 40454743451740564047531a474615474447424616)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558176396878 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558176396879 2019.05.18 13:46:36)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 5f5b0f5d0c09034c5d5f4d06585c5e5c59590b585a)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558176396908 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558176396909 2019.05.18 13:46:36)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 7e7a797f7d292e697d2d6a242e797c797a787d7828)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558176396936 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558176396937 2019.05.18 13:46:36)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 8e8ade81ded8d298db89c8d4db88da898b898688da)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558176396972 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558176396973 2019.05.18 13:46:36)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code bdb9bde9e0ebefabb5befce7bababfbbb9bbb4babb)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 913           1558176397004 arh
(_unit VHDL(sumacontrol1 0 4(arh 0 10))
	(_version vde)
	(_time 1558176397005 2019.05.18 13:46:37)
	(_source(\./../src/sumacontrol1.vhd\))
	(_parameters tan)
	(_code dcd9db8f8a8bdccadcddcf86dbda89dbd8dbdeda8a)
	(_ent
		(_time 1558175194707)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 2 0 7(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(2(t_0_3))(2(3))(2(2))(2(1))(2(0)))(_sens(0)(1))(_read(2(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
	)
	(_model . arh 1 -1)
)
I 000042 55 3240          1558176414093 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558176414094 2019.05.18 13:46:54)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code a2a2a3f5a9f5a3b4a1f7e1f8f5a4aba4f7a4a3a4f1)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558176414128 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558176414129 2019.05.18 13:46:54)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code c1c1c294c59791d7c696d49a94c7c5c7c4c6c5c7c5)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3945          1558176414145 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558176414146 2019.05.18 13:46:54)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code d1d1d183d586d0c7d783c38b81d6d5d787d6d3d7d6)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 43(_ent (_in))))
				(_port(_int intrare 11 0 44(_ent (_in))))
				(_port(_int iesire 12 0 45(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol1
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int mode 6 0 29(_ent (_in))))
				(_port(_int iesire 7 0 30(_ent (_inout))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 34(_ent (_in((i 3))))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int codstart 8 0 36(_ent (_in))))
				(_port(_int date 9 0 37(_ent (_in))))
				(_port(_int sumacontrol 10 0 38(_ent (_in))))
				(_port(_int iesire -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst c1 0 56(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 57(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 58(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 59(_comp sumacontrol1)
		(_port
			((intrare)(s3))
			((mode)(mode))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol1)
		)
	)
	(_inst c5 0 62(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s4))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 29(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 36(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 37(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 38(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 44(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 45(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1312 0 49(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 13 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1314 0 50(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 14 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1316 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 15 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 692           1558176414157 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558176414158 2019.05.18 13:46:54)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code e0e1e1b3e5b6b6f6e8e5f6bbb2e7e5e6b4e6e1e7e6)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558176414176 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558176414177 2019.05.18 13:46:54)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code f0f1f1a0f5a6a6e6f8f5e6aaa2f6a6f6f4f7f3f7f4)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558176414201 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558176414202 2019.05.18 13:46:54)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 00010806015757160f05155b550700070206090654)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1246          1558176414238 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558176414239 2019.05.18 13:46:54)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 2e2f262a7a79793820793b757b292e282f282d2826)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0))(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 739           1558176414273 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558176414274 2019.05.18 13:46:54)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 4e4f454d1e194e584e495d1449481b494a494c4818)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558176414298 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558176414299 2019.05.18 13:46:54)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 6d6d316c3c3b317e6f6d7f346a6e6c6e6b6b396a68)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558176414324 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558176414325 2019.05.18 13:46:54)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 7d7d767c7f2a2d6a7e2e69272d7a7f7a797b7e7b2b)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558176414346 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558176414347 2019.05.18 13:46:54)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 9c9cc092cacac08ac99bdac6c99ac89b999b949ac8)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558176414377 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558176414378 2019.05.18 13:46:54)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code bbbbb7efe0ede9adb3b8fae1bcbcb9bdbfbdb2bcbd)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000044 55 913           1558176414404 arh
(_unit VHDL(sumacontrol1 0 4(arh 0 10))
	(_version vde)
	(_time 1558176414405 2019.05.18 13:46:54)
	(_source(\./../src/sumacontrol1.vhd\))
	(_parameters tan)
	(_code cbcac09f9c9ccbddcbcad891cccd9ecccfccc9cd9d)
	(_ent
		(_time 1558175194707)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 6(_array -1((_to i 0 i 1)))))
		(_port(_int mode 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 2 0 7(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(2(t_0_3))(2(3))(2(2))(2(1))(2(0)))(_sens(0)(1))(_read(2(t_0_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
	)
	(_model . arh 1 -1)
)
I 000042 55 3240          1558177657166 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558177657167 2019.05.18 14:07:37)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 585b085b590f594e5b0d1b020f5e515e0d5e595e0b)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558177657209 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558177657210 2019.05.18 14:07:37)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 8784d58985d1d79180d092dcd28183818280838183)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3945          1558177657240 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558177657241 2019.05.18 14:07:37)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code a6a5f7f1a5f1a7b0a0f4b4fcf6a1a2a0f0a1a4a0a1)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 43(_ent (_in))))
				(_port(_int intrare 11 0 44(_ent (_in))))
				(_port(_int iesire 12 0 45(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol1
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int mode 6 0 29(_ent (_in))))
				(_port(_int iesire 7 0 30(_ent (_inout))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 34(_ent (_in((i 3))))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int codstart 8 0 36(_ent (_in))))
				(_port(_int date 9 0 37(_ent (_in))))
				(_port(_int sumacontrol 10 0 38(_ent (_in))))
				(_port(_int iesire -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst c1 0 56(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 57(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 58(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 59(_comp sumacontrol1)
		(_port
			((intrare)(s3))
			((mode)(mode))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol1)
		)
	)
	(_inst c5 0 62(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s4))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 29(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 36(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 37(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 38(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 44(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 45(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1312 0 49(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 13 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1314 0 50(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 14 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1316 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 15 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 692           1558177657253 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558177657254 2019.05.18 14:07:37)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code b6b4e6e2b5e0e0a0beb3a0ede4b1b3b0e2b0b7b1b0)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558177657304 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558177657305 2019.05.18 14:07:37)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code e5e7b5b6e5b3b3f3ede0f3bfb7e3b3e3e1e2e6e2e1)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558177657339 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558177657340 2019.05.18 14:07:37)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 04050402015353120b01115f5103040306020d0250)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1246          1558177657374 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558177657375 2019.05.18 14:07:37)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 33323336316464253d64266866343335323530353b)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0))(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 739           1558177657410 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558177657411 2019.05.18 14:07:37)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 525351505505524452554108555407555655505404)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558177657447 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558177657448 2019.05.18 14:07:37)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 7272267275242e617072602b757173717474267577)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558177657469 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558177657470 2019.05.18 14:07:37)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 9191929ec6c6c18692c285cbc196939695979297c7)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558177657505 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558177657506 2019.05.18 14:07:37)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code b0b0e4e5b5e6eca6e5b7f6eae5b6e4b7b5b7b8b6e4)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558177657533 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558177657534 2019.05.18 14:07:37)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code cfcfcb9a90999dd9c7cc8e95c8c8cdc9cbc9c6c8c9)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3240          1558177907390 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558177907391 2019.05.18 14:11:47)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code d3d6d581d984d2c5d086908984d5dad586d5d2d580)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558177907423 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558177907424 2019.05.18 14:11:47)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code f2f7f6a2f5a4a2e4f5a5e7a9a7f4f6f4f7f5f6f4f6)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558177907452 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558177907453 2019.05.18 14:11:47)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 11141716154610071740034b411615174716131716)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 43(_ent (_in))))
				(_port(_int intrare 10 0 44(_ent (_in))))
				(_port(_int iesire 11 0 45(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 30(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 34(_ent (_in((i 3))))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int codstart 7 0 36(_ent (_in))))
				(_port(_int date 8 0 37(_ent (_in))))
				(_port(_int sumacontrol 9 0 38(_ent (_in))))
				(_port(_int iesire -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst c1 0 56(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 57(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 58(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 59(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 63(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 36(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 37(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 38(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 44(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 45(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 49(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 50(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 51(_arch(_uni))))
		(_sig(_int s5 -1 0 52(_int(_uni))))
		(_sig(_int s6 14 0 53(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558177907483 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558177907484 2019.05.18 14:11:47)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 21252625257777372924377a732624277527202627)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558177907514 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558177907515 2019.05.18 14:11:47)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 40444742451616564845561a124616464447434744)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558177907544 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558177907545 2019.05.18 14:11:47)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 5f5b5e5c08080849505a4a040a585f585d5956590b)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1246          1558177907578 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558177907579 2019.05.18 14:11:47)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 8e8a8f80dad9d99880d99bd5db898e888f888d8886)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0))(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 739           1558177907619 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558177907620 2019.05.18 14:11:47)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code ada9affbfcfaadbbadaabef7aaabf8aaa9aaafabfb)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558177907656 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558177907657 2019.05.18 14:11:47)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code dcd9898f8a8a80cfdedcce85dbdfdddfdada88dbd9)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558177907681 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558177907682 2019.05.18 14:11:47)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code ece9eebfe9bbbcfbefbff8b6bcebeeebe8eaefeaba)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558177907707 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558177907708 2019.05.18 14:11:47)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 0b0e5d0c5c5d571d5e0c4d515e0d5f0c0e0c030d5f)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558177907740 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558177907741 2019.05.18 14:11:47)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 2a2f2c2e727c783c22296b702d2d282c2e2c232d2c)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3496          1558338882201 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558338882202 2019.05.20 10:54:42)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code a0a1aef7a9f7a1b6a3f5e3faf7a6a9a6f5a6a1a6f3)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(divizor
			(_object
				(_port(_int CLK_IN -1 0 32(_ent (_in))))
				(_port(_int CLK_OUT -1 0 33(_ent (_out))))
			)
		)
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c1 0 41(_comp divizor)
		(_port
			((CLK_IN)(s1))
			((CLK_OUT)(sclk))
		)
		(_use(_ent . divizor)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(sclk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(sclk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558338882267 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558338882268 2019.05.20 10:54:42)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code dedfd28c8e888ec8d989cb858bd8dad8dbd9dad8da)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558338882384 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558338882385 2019.05.20 10:54:42)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 4b4a45491c1c4a5d4d1a59111b4c4f4d1d4c494d4c)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 43(_ent (_in))))
				(_port(_int intrare 10 0 44(_ent (_in))))
				(_port(_int iesire 11 0 45(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 30(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 34(_ent (_in((i 3))))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int codstart 7 0 36(_ent (_in))))
				(_port(_int date 8 0 37(_ent (_in))))
				(_port(_int sumacontrol 9 0 38(_ent (_in))))
				(_port(_int iesire -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst c1 0 56(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 57(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 58(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 59(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 63(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 36(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 37(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 38(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 44(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 45(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 49(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 50(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 51(_arch(_uni))))
		(_sig(_int s5 -1 0 52(_int(_uni))))
		(_sig(_int s6 14 0 53(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558338882421 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558338882422 2019.05.20 10:54:42)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code 7a7a757b2e2c2c6c727f6c21287d7f7c2e7c7b7d7c)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558338882451 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558338882452 2019.05.20 10:54:42)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code 9a9a9595cecccc8c929f8cc0c89ccc9c9e9d999d9e)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558338882482 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558338882483 2019.05.20 10:54:42)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code b9b9b0edb1eeeeafb6bcace2ecbeb9bebbbfb0bfed)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1246          1558338882515 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558338882516 2019.05.20 10:54:42)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code d8d8d18ad18f8fced68fcd838ddfd8ded9dedbded0)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0))(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 739           1558338882550 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558338882551 2019.05.20 10:54:42)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code f7f7fda6f5a0f7e1f7f0e4adf0f1a2f0f3f0f5f1a1)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558338882581 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558338882582 2019.05.20 10:54:42)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 1716121115414b041517054e101416141111431012)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558338882612 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558338882613 2019.05.20 10:54:42)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 36376433666166213565226c663134313230353060)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558338882639 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558338882640 2019.05.20 10:54:42)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 55545057550309430052130f0053015250525d5301)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558338882672 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558338882673 2019.05.20 10:54:42)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 74752175792226627c77352e7373767270727d7372)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000042 55 3496          1558368255752 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558368255753 2019.05.20 19:04:15)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code 7a79297b222d7b6c792f39202d7c737c2f7c7b7c29)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(divizor
			(_object
				(_port(_int CLK_IN -1 0 32(_ent (_in))))
				(_port(_int CLK_OUT -1 0 33(_ent (_out))))
			)
		)
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c1 0 41(_comp divizor)
		(_port
			((CLK_IN)(s1))
			((CLK_OUT)(sclk))
		)
		(_use(_ent . divizor)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(sclk))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(sclk))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
I 000042 55 4067          1558368255766 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558368255767 2019.05.20 19:04:15)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code 898ad88785dfd99f8ede9cd2dc8f8d8f8c8e8d8f8d)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
I 000042 55 3988          1558368255777 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558368255778 2019.05.20 19:04:15)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code 999acb9695ce988f9fc88bc3c99e9d9fcf9e9b9f9e)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 43(_ent (_in))))
				(_port(_int intrare 10 0 44(_ent (_in))))
				(_port(_int iesire 11 0 45(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 30(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 34(_ent (_in((i 3))))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int codstart 7 0 36(_ent (_in))))
				(_port(_int date 8 0 37(_ent (_in))))
				(_port(_int sumacontrol 9 0 38(_ent (_in))))
				(_port(_int iesire -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst c1 0 56(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 57(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 58(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 59(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 63(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 36(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 37(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 38(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 44(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 45(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 49(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 50(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 51(_arch(_uni))))
		(_sig(_int s5 -1 0 52(_int(_uni))))
		(_sig(_int s6 14 0 53(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(12))(_sens(10)(4(1))(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 692           1558368255791 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558368255792 2019.05.20 19:04:15)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code a9abfafea5ffffbfa1acbff2fbaeacaffdafa8aeaf)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 700           1558368255806 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558368255807 2019.05.20 19:04:15)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code b8baebecb5eeeeaeb0bdaee2eabeeebebcbfbbbfbc)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 1474          1558368255818 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558368255819 2019.05.20 19:04:15)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code c8ca9d9dc19f9fdec7cddd939dcfc8cfcacec1ce9c)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
I 000044 55 1246          1558368255832 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558368255833 2019.05.20 19:04:15)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code c8ca9d9dc19f9fdec69fdd939dcfc8cec9cecbcec0)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0))(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 739           1558368255847 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558368255848 2019.05.20 19:04:15)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code d7d58184d580d7c1d7d0c48dd0d182d0d3d0d5d181)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
I 000044 55 718           1558368255860 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558368255861 2019.05.20 19:04:15)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code e7e4e6b5e5b1bbf4e5e7f5bee0e4e6e4e1e1b3e0e2)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
I 000044 55 814           1558368255872 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558368255873 2019.05.20 19:04:15)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code f7f4a1a7a6a0a7e0f4a4e3ada7f0f5f0f3f1f4f1a1)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
I 000044 55 652           1558368255883 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558368255884 2019.05.20 19:04:15)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 0605040105505a105301405c5300520103010e0052)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
I 000044 55 757           1558368255895 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558368255896 2019.05.20 19:04:15)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 06055400095054100e05475c0101040002000f0100)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
V 000042 55 3492          1558368320331 a
(_unit VHDL(final 0 4(a 0 11))
	(_version vde)
	(_time 1558368320332 2019.05.20 19:05:20)
	(_source(\./../src/final.vhd\))
	(_parameters tan)
	(_code bcbfebe8e6ebbdaabfe9ffe6ebbab5bae9babdbaef)
	(_ent
		(_time 1557861794161)
	)
	(_comp
		(divizor
			(_object
				(_port(_int CLK_IN -1 0 32(_ent (_in))))
				(_port(_int CLK_OUT -1 0 33(_ent (_out))))
			)
		)
		(generator
			(_object
				(_port(_int codst 2 0 22(_ent (_in(_string \"010101"\)))))
				(_port(_int gen1 3 0 23(_ent (_in(_string \"1011100011010101"\)))))
				(_port(_int gen2 3 0 24(_ent (_in(_string \"1100101011000101"\)))))
				(_port(_int reset -1 0 25(_ent (_in((i 3))))))
				(_port(_int mode 4 0 26(_ent (_in))))
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int iesire -1 0 28(_ent (_out))))
			)
		)
		(det
			(_object
				(_port(_int intrare -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int codcorect 1 0 16(_ent (_in(_string \"010101"\)))))
				(_port(_int SS -1 0 17(_ent (_out((i 2))))))
				(_port(_int SM -1 0 17(_ent (_out((i 2))))))
				(_port(_int SC -1 0 17(_ent (_out((i 2))))))
				(_port(_int enable -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst c1 0 41(_comp divizor)
		(_port
			((CLK_IN)(s1))
			((CLK_OUT)(sclk))
		)
		(_use(_ent . divizor)
		)
	)
	(_inst c2 0 42(_comp generator)
		(_port
			((reset)(reset))
			((mode)(modul))
			((clk)(s1))
			((iesire)(s2))
		)
		(_use(_ent . generator)
			(_port
				((codst)(codst))
				((gen1)(gen1))
				((gen2)(gen2))
				((reset)(reset))
				((mode)(mode))
				((clk)(clk))
				((iesire)(iesire))
			)
		)
	)
	(_inst c3 0 43(_comp det)
		(_port
			((intrare)(s2))
			((clk)(s1))
			((reset)(reset))
			((SS)(SS))
			((SM)(SM))
			((SC)(SC))
			((enable)(fin))
		)
		(_use(_ent . det)
			(_port
				((intrare)(intrare))
				((clk)(clk))
				((reset)(reset))
				((codcorect)(codcorect))
				((SS)(SS))
				((SM)(SM))
				((SC)(SC))
				((enable)(enable))
			)
		)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 7(_array -1((_to i 0 i 1)))))
		(_port(_int mode 0 0 7(_ent(_in))))
		(_port(_int SS -1 0 8(_ent(_out))))
		(_port(_int SM -1 0 8(_ent(_out))))
		(_port(_int SC -1 0 8(_ent(_out))))
		(_port(_int final -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 16(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~132 0 22(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 23(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 26(_array -1((_to i 0 i 1)))))
		(_sig(_int s1 -1 0 36(_arch(_uni))))
		(_sig(_int s2 -1 0 36(_arch(_uni))))
		(_sig(_int sclk -1 0 36(_arch(_uni))))
		(_sig(_int fin -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~134 0 37(_array -1((_to i 0 i 1)))))
		(_sig(_int modul 5 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((modul)(mode)))(_trgt(12))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((final)(fin)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 3 -1)
)
V 000042 55 4067          1558368320348 a
(_unit VHDL(det 0 4(a 0 13))
	(_version vde)
	(_time 1558368320349 2019.05.20 19:05:20)
	(_source(\./../src/detector.vhd\))
	(_parameters tan)
	(_code cbc89e9e9c9d9bddcc9cde909ecdcfcdcecccfcdcf)
	(_ent
		(_time 1558007280145)
	)
	(_comp
		(pachetprimire
			(_object
				(_port(_int reset -1 0 15(_ent (_in((i 3))))))
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int bitstart -1 0 17(_ent (_out((i 2))))))
				(_port(_int codstart 1 0 18(_ent (_out(_string \"010101"\)))))
				(_port(_int date 2 0 19(_ent (_out))))
				(_port(_int sumacontrol 3 0 20(_ent (_out))))
				(_port(_int enable -1 0 21(_ent (_out((i 2))))))
				(_port(_int intrare -1 0 22(_ent (_in))))
				(_port(_int iesire -1 0 23(_ent (_out((i 2))))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 6 0 39(_ent (_in))))
				(_port(_int iesire 7 0 40(_ent (_out))))
			)
		)
		(verifsuma
			(_object
				(_port(_int intrare1 4 0 27(_ent (_in))))
				(_port(_int intrare2 4 0 28(_ent (_in))))
				(_port(_int iesire -1 0 29(_ent (_out((i 3))))))
			)
		)
		(verifcodstart
			(_object
				(_port(_int intrare1 5 0 33(_ent (_in))))
				(_port(_int intrare2 5 0 34(_ent (_in))))
				(_port(_int iesire -1 0 35(_ent (_out((i 3))))))
			)
		)
	)
	(_inst c1 0 51(_comp pachetprimire)
		(_port
			((reset)(reset))
			((clk)(clk))
			((bitstart)(s1))
			((codstart)(scod))
			((date)(s2))
			((sumacontrol)(s3))
			((enable)(en))
			((intrare)(intrare))
			((iesire)(s4))
		)
		(_use(_ent . pachetprimire)
		)
	)
	(_inst c2 0 53(_comp sumacontrol)
		(_port
			((intrare)(s2))
			((iesire)(s5))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c3 0 54(_comp verifsuma)
		(_port
			((intrare1)(s5))
			((intrare2)(s3))
			((iesire)(s6))
		)
		(_use(_ent . verifsuma)
		)
	)
	(_inst c4 0 55(_comp verifcodstart)
		(_port
			((intrare1)(scod))
			((intrare2)(codcorect))
			((iesire)(s7))
		)
		(_use(_ent . verifcodstart)
		)
	)
	(_object
		(_port(_int intrare -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 7(_array -1((_to i 0 i 5)))))
		(_port(_int codcorect 0 0 7(_ent(_in(_string \"010101"\)))))
		(_port(_int SS -1 0 8(_ent(_out((i 2))))))
		(_port(_int SM -1 0 8(_ent(_out((i 2))))))
		(_port(_int SC -1 0 8(_ent(_out((i 2))))))
		(_port(_int enable -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 18(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 19(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~132 0 27(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 33(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~136 0 39(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~138 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int s1 -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int s4 -1 0 44(_arch(_uni))))
		(_sig(_int s6 -1 0 44(_arch(_uni))))
		(_sig(_int en -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1310 0 45(_array -1((_to i 0 i 15)))))
		(_sig(_int s2 8 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1312 0 46(_array -1((_to i 0 i 3)))))
		(_sig(_int s3 9 0 46(_arch(_uni))))
		(_sig(_int s5 9 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1314 0 48(_array -1((_to i 0 i 5)))))
		(_sig(_int scod 10 0 48(_arch(_uni))))
		(_sig(_int s7 -1 0 49(_arch(_uni((i 3))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(4))(_sens(2)(8)(16)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(5))(_sens(2)(9)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6))(_sens(2)(10)(11)))))
			(line__59(_arch 3 0 59(_assignment(_alias((enable)(en)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 4 -1)
)
V 000042 55 3988          1558368320360 a
(_unit VHDL(generator 0 4(a 0 14))
	(_version vde)
	(_time 1558368320361 2019.05.20 19:05:20)
	(_source(\./../src/generator.vhd\))
	(_parameters tan)
	(_code dbd88d898c8cdacddd8ac9818bdcdfdd8ddcd9dddc)
	(_ent
		(_time 1557861794154)
	)
	(_comp
		(muxmod
			(_object
				(_port(_int sel 4 0 23(_ent (_in))))
				(_port(_int iesire -1 0 24(_ent (_out))))
			)
		)
		(codstart
			(_object
				(_port(_int start -1 0 43(_ent (_in))))
				(_port(_int intrare 10 0 44(_ent (_in))))
				(_port(_int iesire 11 0 45(_ent (_out))))
			)
		)
		(mux32_16
			(_object
				(_port(_int gen1 3 0 16(_ent (_in))))
				(_port(_int gen2 3 0 17(_ent (_in))))
				(_port(_int sel -1 0 18(_ent (_in))))
				(_port(_int iesire 3 0 19(_ent (_out))))
			)
		)
		(sumacontrol
			(_object
				(_port(_int intrare 5 0 28(_ent (_in))))
				(_port(_int iesire 6 0 30(_ent (_out))))
			)
		)
		(pachet
			(_object
				(_port(_int reset -1 0 34(_ent (_in((i 3))))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int codstart 7 0 36(_ent (_in))))
				(_port(_int date 8 0 37(_ent (_in))))
				(_port(_int sumacontrol 9 0 38(_ent (_in))))
				(_port(_int iesire -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst c1 0 56(_comp muxmod)
		(_port
			((sel)(mode))
			((iesire)(s1))
		)
		(_use(_ent . muxmod)
		)
	)
	(_inst c2 0 57(_comp codstart)
		(_port
			((start)(s1))
			((intrare)(codst))
			((iesire)(s2))
		)
		(_use(_ent . codstart)
		)
	)
	(_inst c3 0 58(_comp mux32_16)
		(_port
			((gen1)(gen1))
			((gen2)(gen2))
			((sel)(mode(1)))
			((iesire)(s3))
		)
		(_use(_ent . mux32_16)
		)
	)
	(_inst c4 0 59(_comp sumacontrol)
		(_port
			((intrare)(s3))
			((iesire)(s4))
		)
		(_use(_ent . sumacontrol)
		)
	)
	(_inst c5 0 63(_comp pachet)
		(_port
			((reset)(reset))
			((clk)(clk))
			((codstart)(s2))
			((date)(s3))
			((sumacontrol)(s6))
			((iesire)(iesire))
		)
		(_use(_ent . pachet)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int codst 0 0 5(_ent(_in(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 1 0 6(_ent(_in(_string \"1011100011010101"\)))))
		(_port(_int gen2 1 0 7(_ent(_in(_string \"1100101011000101"\)))))
		(_port(_int reset -1 0 8(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 9(_array -1((_to i 0 i 1)))))
		(_port(_int mode 2 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int iesire -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 16(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~132 0 28(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 36(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~134 0 37(_array -1((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 38(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 44(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~138 0 45(_array -1((_to i 0 i 6)))))
		(_sig(_int s1 -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1310 0 49(_array -1((_to i 0 i 6)))))
		(_sig(_int s2 12 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~1312 0 50(_array -1((_to i 0 i 15)))))
		(_sig(_int s3 13 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~1314 0 51(_array -1((_to i 0 i 3)))))
		(_sig(_int s4 14 0 51(_arch(_uni))))
		(_sig(_int s5 -1 0 52(_int(_uni))))
		(_sig(_int s6 14 0 53(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(12))(_sens(4(1))(4(0))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a 1 -1)
)
V 000044 55 692           1558368320375 arh
(_unit VHDL(verifsuma 0 4(arh 0 10))
	(_version vde)
	(_time 1558368320376 2019.05.20 19:05:20)
	(_source(\./../src/verifsuma.vhd\))
	(_parameters tan)
	(_code ebe9bcb8bcbdbdfde3eefdb0b9eceeedbfedeaeced)
	(_ent
		(_time 1557507188946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5(_array -1((_to i 0 i 3)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
V 000044 55 700           1558368320389 arh
(_unit VHDL(verifcodstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558368320390 2019.05.20 19:05:20)
	(_source(\./../src/verifcodstart.vhd\))
	(_parameters tan)
	(_code faf8adaaaeacacecf2ffeca0a8fcacfcfefdf9fdfe)
	(_ent
		(_time 1557937458690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5(_array -1((_to i 0 i 5)))))
		(_port(_int intrare1 0 0 5(_ent(_in))))
		(_port(_int intrare2 0 0 6(_ent(_in))))
		(_port(_int iesire -1 0 7(_ent(_out((i 3))))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
V 000044 55 1474          1558368320403 arh
(_unit VHDL(pachetprimire 0 4(arh 0 16))
	(_version vde)
	(_time 1558368320404 2019.05.20 19:05:20)
	(_source(\./../src/pachet_primire.vhd\))
	(_parameters tan)
	(_code 0a08580c5a5d5d1c050f1f515f0d0a0d080c030c5e)
	(_ent
		(_time 1557939165288)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int bitstart -1 0 7(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 8(_array -1((_to i 0 i 5)))))
		(_port(_int codstart 0 0 8(_ent(_out(_string \"010101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 9(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 10(_ent(_out))))
		(_port(_int enable -1 0 11(_ent(_out((i 2))))))
		(_port(_int intrare -1 0 12(_ent(_in))))
		(_port(_int iesire -1 0 13(_ent(_out((i 2))))))
		(_var(_int i -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2)(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(3)(4(15))(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5(3))(5(2))(5(1))(5(0))(6)(8))(_sens(0)(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 770)
	)
	(_model . arh 1 -1)
)
V 000044 55 1246          1558368320420 arh
(_unit VHDL(pachet 0 4(arh 0 13))
	(_version vde)
	(_time 1558368320421 2019.05.20 19:05:20)
	(_source(\./../src/pachet_date.vhd\))
	(_parameters tan)
	(_code 1a18481d4a4d4d0c144d0f414f1d1a1c1b1c191c12)
	(_ent
		(_time 1557861794138)
	)
	(_object
		(_port(_int reset -1 0 5(_ent(_in((i 3))))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int codstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 8(_array -1((_to i 0 i 15)))))
		(_port(_int date 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 9(_array -1((_to i 0 i 3)))))
		(_port(_int sumacontrol 2 0 9(_ent(_in))))
		(_port(_int iesire -1 0 10(_ent(_out))))
		(_var(_int i -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0))(3(15))(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(3))(4(2))(4(1))(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
V 000044 55 739           1558368320437 arh
(_unit VHDL(sumacontrol 0 4(arh 0 9))
	(_version vde)
	(_time 1558368320438 2019.05.20 19:05:20)
	(_source(\./../src/sumacontrol.vhd\))
	(_parameters tan)
	(_code 292b782c257e293f292e3a732e2f7c2e2d2e2b2f7f)
	(_ent
		(_time 1557848207253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int intrare 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 6(_array -1((_to i 0 i 3)))))
		(_port(_int iesire 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1(3))(1(2))(1(1))(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 1 -1)
)
V 000044 55 718           1558368320452 mux
(_unit VHDL(mux32_16 0 4(mux 0 11))
	(_version vde)
	(_time 1558368320453 2019.05.20 19:05:20)
	(_source(\./../src/mux32_16.vhd\))
	(_parameters tan)
	(_code 393a3f3d356f652a3b392b603e3a383a3f3f6d3e3c)
	(_ent
		(_time 1556549125215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 5(_array -1((_to i 0 i 15)))))
		(_port(_int gen1 0 0 5(_ent(_in))))
		(_port(_int gen2 0 0 6(_ent(_in))))
		(_port(_int sel -1 0 7(_ent(_in))))
		(_port(_int iesire 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux 1 -1)
)
V 000044 55 814           1558368320465 arh
(_unit VHDL(codstart 0 4(arh 0 10))
	(_version vde)
	(_time 1558368320466 2019.05.20 19:05:20)
	(_source(\./../src/codstart.vhd\))
	(_parameters tan)
	(_code 484b194a161f185f4b1b5c12184f4a4f4c4e4b4e1e)
	(_ent
		(_time 1556549125225)
	)
	(_object
		(_port(_int start -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 6(_array -1((_to i 0 i 5)))))
		(_port(_int intrare 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1((_to i 0 i 6)))))
		(_port(_int iesire 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2(0))))))
			(line__13(_arch 1 0 13(_assignment(_trgt(2(t_1_6)))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arh 2 -1)
)
V 000044 55 652           1558368320479 arh
(_unit VHDL(muxmod 0 4(arh 0 9))
	(_version vde)
	(_time 1558368320480 2019.05.20 19:05:20)
	(_source(\./../src/mux_mod.vhd\))
	(_parameters tan)
	(_code 585b5e5a550e044e0d5f1e020d5e0c5f5d5f505e0c)
	(_ent
		(_time 1556549125234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5(_array -1((_to i 0 i 1)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_port(_int iesire -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
	)
	(_model . arh 1 -1)
)
V 000044 55 757           1558368320494 arh
(_unit VHDL(divizor 0 6(arh 0 11))
	(_version vde)
	(_time 1558368320495 2019.05.20 19:05:20)
	(_source(\./../src/divizor_frecv.vhd\))
	(_parameters tan)
	(_code 686b3e68693e3a7e606b29326f6f6a6e6c6e616f6e)
	(_ent
		(_time 1557848255938)
	)
	(_object
		(_port(_int CLK_IN -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK_OUT -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~24}~13 0 14(_array -1((_to i 0 i 24)))))
		(_var(_int var_CLK 0 0 14(_prcs 0((_others(i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
