# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model v_runGA
.inputs clk addr_req[0] addr_req[1] addr_req[2] addr_req[3]
.outputs output_data[0] output_data[1] output_data[2] output_data[3]
.subckt single_port_ram addr=mem1.mem_addr_in[0] clk=mem1.clk data=mem1.mem_data_in[0] out=mem1.mem_data_out[0] we=mem1.mem_access_$eq_A_Y_$mux_S_Y[0]
.subckt $mux A[0]=$false A[1]=$false A[2]=$false A[3]=$false A[4]=$false A[5]=$false A[6]=$false A[7]=$false A[8]=$false A[9]=$false A[10]=$false A[11]=$false A[12]=$false A[13]=$false A[14]=$false A[15]=$false A[16]=$false A[17]=$false A[18]=$false A[19]=$false A[20]=$false A[21]=$false A[22]=$false A[23]=$false A[24]=$false A[25]=$false A[26]=$false A[27]=$false A[28]=$false A[29]=$false A[30]=$false A[31]=$false B[0]=mem1.mem_req B[1]=$false B[2]=$false B[3]=$false B[4]=$false B[5]=$false B[6]=$false B[7]=$false B[8]=$false B[9]=$false B[10]=$false B[11]=$false B[12]=$false B[13]=$false B[14]=$false B[15]=$false B[16]=$false B[17]=$false B[18]=$false B[19]=$false B[20]=$false B[21]=$false B[22]=$false B[23]=$false B[24]=$false B[25]=$false B[26]=$false B[27]=$false B[28]=$false B[29]=$false B[30]=$false B[31]=$false S=mem1.mem_access Y[0]=mem1.mem_access_$eq_A_Y_$mux_S_Y[0] Y[1]=mem1.mem_access_$eq_A_Y_$mux_S_Y[1] Y[2]=mem1.mem_access_$eq_A_Y_$mux_S_Y[2] Y[3]=mem1.mem_access_$eq_A_Y_$mux_S_Y[3] Y[4]=mem1.mem_access_$eq_A_Y_$mux_S_Y[4] Y[5]=mem1.mem_access_$eq_A_Y_$mux_S_Y[5] Y[6]=mem1.mem_access_$eq_A_Y_$mux_S_Y[6] Y[7]=mem1.mem_access_$eq_A_Y_$mux_S_Y[7] Y[8]=mem1.mem_access_$eq_A_Y_$mux_S_Y[8] Y[9]=mem1.mem_access_$eq_A_Y_$mux_S_Y[9] Y[10]=mem1.mem_access_$eq_A_Y_$mux_S_Y[10] Y[11]=mem1.mem_access_$eq_A_Y_$mux_S_Y[11] Y[12]=mem1.mem_access_$eq_A_Y_$mux_S_Y[12] Y[13]=mem1.mem_access_$eq_A_Y_$mux_S_Y[13] Y[14]=mem1.mem_access_$eq_A_Y_$mux_S_Y[14] Y[15]=mem1.mem_access_$eq_A_Y_$mux_S_Y[15] Y[16]=mem1.mem_access_$eq_A_Y_$mux_S_Y[16] Y[17]=mem1.mem_access_$eq_A_Y_$mux_S_Y[17] Y[18]=mem1.mem_access_$eq_A_Y_$mux_S_Y[18] Y[19]=mem1.mem_access_$eq_A_Y_$mux_S_Y[19] Y[20]=mem1.mem_access_$eq_A_Y_$mux_S_Y[20] Y[21]=mem1.mem_access_$eq_A_Y_$mux_S_Y[21] Y[22]=mem1.mem_access_$eq_A_Y_$mux_S_Y[22] Y[23]=mem1.mem_access_$eq_A_Y_$mux_S_Y[23] Y[24]=mem1.mem_access_$eq_A_Y_$mux_S_Y[24] Y[25]=mem1.mem_access_$eq_A_Y_$mux_S_Y[25] Y[26]=mem1.mem_access_$eq_A_Y_$mux_S_Y[26] Y[27]=mem1.mem_access_$eq_A_Y_$mux_S_Y[27] Y[28]=mem1.mem_access_$eq_A_Y_$mux_S_Y[28] Y[29]=mem1.mem_access_$eq_A_Y_$mux_S_Y[29] Y[30]=mem1.mem_access_$eq_A_Y_$mux_S_Y[30] Y[31]=mem1.mem_access_$eq_A_Y_$mux_S_Y[31]
.param WIDTH 00000000000000000000000000100000
.names mem1.mem_access mem1.mem_access_$eq_A_Y
1 1
.names $false mem1.mem_data_out[1]
1 1
.names $false mem1.mem_data_out[2]
1 1
.names $false mem1.mem_data_out[3]
1 1
.names mem1.mem_req mem1.mem_req_$pos_A_Y[0]
1 1
.names $false mem1.mem_req_$pos_A_Y[1]
1 1
.names $false mem1.mem_req_$pos_A_Y[2]
1 1
.names $false mem1.mem_req_$pos_A_Y[3]
1 1
.names $false mem1.mem_req_$pos_A_Y[4]
1 1
.names $false mem1.mem_req_$pos_A_Y[5]
1 1
.names $false mem1.mem_req_$pos_A_Y[6]
1 1
.names $false mem1.mem_req_$pos_A_Y[7]
1 1
.names $false mem1.mem_req_$pos_A_Y[8]
1 1
.names $false mem1.mem_req_$pos_A_Y[9]
1 1
.names $false mem1.mem_req_$pos_A_Y[10]
1 1
.names $false mem1.mem_req_$pos_A_Y[11]
1 1
.names $false mem1.mem_req_$pos_A_Y[12]
1 1
.names $false mem1.mem_req_$pos_A_Y[13]
1 1
.names $false mem1.mem_req_$pos_A_Y[14]
1 1
.names $false mem1.mem_req_$pos_A_Y[15]
1 1
.names $false mem1.mem_req_$pos_A_Y[16]
1 1
.names $false mem1.mem_req_$pos_A_Y[17]
1 1
.names $false mem1.mem_req_$pos_A_Y[18]
1 1
.names $false mem1.mem_req_$pos_A_Y[19]
1 1
.names $false mem1.mem_req_$pos_A_Y[20]
1 1
.names $false mem1.mem_req_$pos_A_Y[21]
1 1
.names $false mem1.mem_req_$pos_A_Y[22]
1 1
.names $false mem1.mem_req_$pos_A_Y[23]
1 1
.names $false mem1.mem_req_$pos_A_Y[24]
1 1
.names $false mem1.mem_req_$pos_A_Y[25]
1 1
.names $false mem1.mem_req_$pos_A_Y[26]
1 1
.names $false mem1.mem_req_$pos_A_Y[27]
1 1
.names $false mem1.mem_req_$pos_A_Y[28]
1 1
.names $false mem1.mem_req_$pos_A_Y[29]
1 1
.names $false mem1.mem_req_$pos_A_Y[30]
1 1
.names $false mem1.mem_req_$pos_A_Y[31]
1 1
.names mem1.mem_access_$eq_A_Y_$mux_S_Y[0] mem1.we
1 1
.names clk mem1.clk
1 1
.names $true mem1.mem_access
1 1
.names addr_req[0] mem1.mem_addr_in[0]
1 1
.names addr_req[1] mem1.mem_addr_in[1]
1 1
.names addr_req[2] mem1.mem_addr_in[2]
1 1
.names addr_req[3] mem1.mem_addr_in[3]
1 1
.names addr_req[0] mem1.mem_data_in[0]
1 1
.names addr_req[1] mem1.mem_data_in[1]
1 1
.names addr_req[2] mem1.mem_data_in[2]
1 1
.names addr_req[3] mem1.mem_data_in[3]
1 1
.names mem1.mem_data_out[0] output_data[0]
1 1
.names mem1.mem_data_out[1] output_data[1]
1 1
.names mem1.mem_data_out[2] output_data[2]
1 1
.names mem1.mem_data_out[3] output_data[3]
1 1
.names $true mem1.mem_req
1 1
.end
