// Seed: 1249177481
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wand id_7;
  id_8(
      id_1 == id_3
  );
  supply0 id_9 = 1;
  wire id_10;
  reg id_11, id_12, id_13;
  assign module_1.id_1 = 0;
  id_14(
      id_9 << 1, -1
  );
  wire id_15;
  always id_11 <= id_12 === id_1;
  logic [7:0] id_16;
  id_17(
      .id_0(id_5),
      .id_1(id_10),
      .id_2(id_9),
      .id_3(id_16[1'b0]),
      .id_4(id_4),
      .id_5(-1),
      .id_6(1'b0),
      .id_7(1'b0),
      .id_8(id_14)
  );
  wire id_18;
  always id_7 = -1'b0;
  generate
    wire id_19;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  if (-1) begin : LABEL_0
    assign id_7 = (-1) * -1;
    wire id_11, id_12;
    initial id_5 <= 1 * id_1;
    assign id_4 = id_1;
  end else begin : LABEL_0
    begin : LABEL_0
      initial id_4 = id_6;
    end
    wire id_13;
  end
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_4,
      id_12,
      id_13
  );
endmodule
