<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p61" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_61{left:631px;bottom:1140px;letter-spacing:-0.13px;}
#t2_61{left:657px;bottom:1140px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3_61{left:82px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4_61{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_61{left:243px;bottom:980px;}
#t6_61{left:342px;bottom:980px;}
#t7_61{left:450px;bottom:980px;letter-spacing:-0.12px;}
#t8_61{left:517px;bottom:980px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t9_61{left:203px;bottom:951px;letter-spacing:-0.11px;word-spacing:0.02px;}
#ta_61{left:217px;bottom:934px;letter-spacing:-0.1px;}
#tb_61{left:217px;bottom:918px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tc_61{left:217px;bottom:901px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#td_61{left:217px;bottom:884px;letter-spacing:-0.11px;word-spacing:-0.11px;}
#te_61{left:217px;bottom:867px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tf_61{left:203px;bottom:850px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tg_61{left:217px;bottom:833px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#th_61{left:217px;bottom:817px;letter-spacing:-0.1px;}
#ti_61{left:223px;bottom:745px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tj_61{left:228px;bottom:713px;letter-spacing:-0.11px;}
#tk_61{left:219px;bottom:696px;letter-spacing:-0.14px;}
#tl_61{left:212px;bottom:676px;letter-spacing:-0.15px;}
#tm_61{left:275px;bottom:682px;}
#tn_61{left:203px;bottom:411px;letter-spacing:-0.11px;word-spacing:0.02px;}
#to_61{left:217px;bottom:394px;letter-spacing:-0.1px;}
#tp_61{left:217px;bottom:378px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_61{left:217px;bottom:361px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tr_61{left:217px;bottom:344px;letter-spacing:-0.11px;word-spacing:-0.11px;}
#ts_61{left:217px;bottom:327px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tt_61{left:308px;bottom:713px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#tu_61{left:318px;bottom:696px;letter-spacing:-0.12px;}
#tv_61{left:311px;bottom:676px;letter-spacing:-0.15px;}
#tw_61{left:374px;bottom:682px;}
#tx_61{left:203px;bottom:310px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ty_61{left:217px;bottom:294px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tz_61{left:217px;bottom:277px;letter-spacing:-0.1px;}
#t10_61{left:405px;bottom:709px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t11_61{left:437px;bottom:692px;letter-spacing:-0.14px;}
#t12_61{left:418px;bottom:676px;letter-spacing:-0.16px;}
#t13_61{left:479px;bottom:676px;}
#t14_61{left:482px;bottom:676px;}
#t15_61{left:491px;bottom:676px;}
#t16_61{left:584px;bottom:676px;letter-spacing:-0.13px;}
#t17_61{left:243px;bottom:643px;}
#t18_61{left:342px;bottom:643px;}
#t19_61{left:445px;bottom:643px;letter-spacing:-0.11px;}
#t1a_61{left:517px;bottom:643px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1b_61{left:243px;bottom:614px;}
#t1c_61{left:339px;bottom:614px;letter-spacing:-0.13px;}
#t1d_61{left:450px;bottom:614px;letter-spacing:-0.06px;}
#t1e_61{left:517px;bottom:614px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1f_61{left:243px;bottom:585px;}
#t1g_61{left:342px;bottom:585px;}
#t1h_61{left:450px;bottom:585px;letter-spacing:-0.13px;}
#t1i_61{left:517px;bottom:585px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1j_61{left:243px;bottom:556px;}
#t1k_61{left:342px;bottom:556px;}
#t1l_61{left:450px;bottom:556px;letter-spacing:-0.13px;}
#t1m_61{left:517px;bottom:556px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1n_61{left:243px;bottom:527px;}
#t1o_61{left:342px;bottom:527px;}
#t1p_61{left:450px;bottom:527px;letter-spacing:-0.12px;}
#t1q_61{left:517px;bottom:527px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1r_61{left:243px;bottom:498px;}
#t1s_61{left:342px;bottom:498px;}
#t1t_61{left:450px;bottom:498px;letter-spacing:-0.12px;}
#t1u_61{left:517px;bottom:498px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1v_61{left:243px;bottom:469px;}
#t1w_61{left:342px;bottom:469px;}
#t1x_61{left:450px;bottom:469px;letter-spacing:-0.12px;}
#t1y_61{left:517px;bottom:469px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1z_61{left:243px;bottom:440px;}
#t20_61{left:342px;bottom:440px;}
#t21_61{left:450px;bottom:440px;letter-spacing:-0.12px;}
#t22_61{left:517px;bottom:440px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t23_61{left:135px;bottom:1081px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t24_61{left:228px;bottom:1050px;letter-spacing:-0.11px;}
#t25_61{left:219px;bottom:1033px;letter-spacing:-0.14px;}
#t26_61{left:212px;bottom:1012px;letter-spacing:-0.15px;}
#t27_61{left:275px;bottom:1019px;}
#t28_61{left:308px;bottom:1050px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t29_61{left:318px;bottom:1033px;letter-spacing:-0.12px;}
#t2a_61{left:311px;bottom:1012px;letter-spacing:-0.15px;}
#t2b_61{left:374px;bottom:1019px;}
#t2c_61{left:405px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t2d_61{left:437px;bottom:1029px;letter-spacing:-0.14px;}
#t2e_61{left:418px;bottom:1012px;letter-spacing:-0.16px;}
#t2f_61{left:479px;bottom:1012px;}
#t2g_61{left:482px;bottom:1012px;}
#t2h_61{left:491px;bottom:1012px;}
#t2i_61{left:584px;bottom:1012px;letter-spacing:-0.13px;}

.s1_61{font-size:14px;font-family:Arial-Bold_od1;color:#000;}
.s2_61{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_61{font-size:14px;font-family:TimesNewRomanPSMT_wq;color:#000;}
.s4_61{font-size:17px;font-family:Arial-Bold_od1;color:#000;}
.s5_61{font-size:11px;font-family:Arial-Bold_od1;color:#000;}
.s6_61{font-size:14px;font-family:sub_Arial-BoldItalicMT_lsbi;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts61" type="text/css" >

@font-face {
	font-family: Arial-Bold_od1;
	src: url("fonts/Arial-Bold_od1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_wq;
	src: url("fonts/TimesNewRomanPSMT_wq.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalicMT_lsbi;
	src: url("fonts/sub_Arial-BoldItalicMT_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg61Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg61" style="-webkit-user-select: none;"><object width="935" height="1210" data="61/61.svg" type="image/svg+xml" id="pdf61" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_61" class="t s1_61">5.2 </span><span id="t2_61" class="t s1_61">16-bit Instruction Register Set </span>
<span id="t3_61" class="t s2_61">MIPS® Architecture for Programmers Volume II-B: microMIPS32™ Instruction Set, Revision 6.05 </span><span id="t4_61" class="t s2_61">61 </span>
<span id="t5_61" class="t s3_61">7 </span><span id="t6_61" class="t s3_61">7 </span><span id="t7_61" class="t s3_61">a3 </span><span id="t8_61" class="t s3_61">General-purpose register </span>
<span id="t9_61" class="t s3_61">1. “0-7” correspond to the register’s 16-bit binary encoding and show how that encoding </span>
<span id="ta_61" class="t s3_61">relates to the MIPS registers. “0-7” never refer to the registers, except within the binary </span>
<span id="tb_61" class="t s3_61">microMIPS instructions. From the assembler, only the MIPS names ($16, $17, $2, etc.) or </span>
<span id="tc_61" class="t s3_61">the symbolic names (s0, s1, v0, etc.) refer to the registers. For example, to access register </span>
<span id="td_61" class="t s3_61">number 17 in the register file, the programmer references $17 or s1, even though the micro- </span>
<span id="te_61" class="t s3_61">MIPS binary encoding for this register is 001. </span>
<span id="tf_61" class="t s3_61">2. General registers not shown in the above table are not accessible through the 16-bit instruc- </span>
<span id="tg_61" class="t s3_61">tion using 3-bit register specifiers. The Move instruction can access all 32 general-purpose </span>
<span id="th_61" class="t s3_61">registers. </span>
<span id="ti_61" class="t s4_61">Table 5.5 SB16, SH16, SW16 Source Registers - $0, $2-$7, $17 </span>
<span id="tj_61" class="t s1_61">16-Bit </span>
<span id="tk_61" class="t s1_61">Register </span>
<span id="tl_61" class="t s1_61">Encoding </span>
<span id="tm_61" class="t s5_61">1 </span>
<span id="tn_61" class="t s3_61">1. “0-7” correspond to the register’s 16-bit binary encoding and show how that encoding </span>
<span id="to_61" class="t s3_61">relates to the MIPS registers. “0-7” never refer to the registers, except within the binary </span>
<span id="tp_61" class="t s3_61">microMIPS instructions. From the assembler, only the MIPS names ($16, $17, $2, etc.) or </span>
<span id="tq_61" class="t s3_61">the symbolic names (s0, s1, v0, etc.) refer to the registers. For example, to access register </span>
<span id="tr_61" class="t s3_61">number 17 in the register file, the programmer references $17 or s1, even though the micro- </span>
<span id="ts_61" class="t s3_61">MIPS binary encoding for this register is 001. </span>
<span id="tt_61" class="t s1_61">32-Bit MIPS </span>
<span id="tu_61" class="t s1_61">Register </span>
<span id="tv_61" class="t s1_61">Encoding </span>
<span id="tw_61" class="t s5_61">2 </span>
<span id="tx_61" class="t s3_61">2. General registers not shown in the above table are not accessible through the 16-bit instruc- </span>
<span id="ty_61" class="t s3_61">tions using 3-bit register specifier. The Move instruction can access all 32 general-purpose </span>
<span id="tz_61" class="t s3_61">registers. </span>
<span id="t10_61" class="t s1_61">Symbolic Name </span>
<span id="t11_61" class="t s1_61">(From </span>
<span id="t12_61" class="t s6_61">ArchDefs</span><span id="t13_61" class="t s1_61">.</span><span id="t14_61" class="t s6_61">h</span><span id="t15_61" class="t s1_61">) </span><span id="t16_61" class="t s1_61">Description </span>
<span id="t17_61" class="t s3_61">0 </span><span id="t18_61" class="t s3_61">0 </span><span id="t19_61" class="t s3_61">zero </span><span id="t1a_61" class="t s3_61">Hard-wired Zero </span>
<span id="t1b_61" class="t s3_61">1 </span><span id="t1c_61" class="t s3_61">17 </span><span id="t1d_61" class="t s3_61">s1 </span><span id="t1e_61" class="t s3_61">General-purpose register </span>
<span id="t1f_61" class="t s3_61">2 </span><span id="t1g_61" class="t s3_61">2 </span><span id="t1h_61" class="t s3_61">v0 </span><span id="t1i_61" class="t s3_61">General-purpose register </span>
<span id="t1j_61" class="t s3_61">3 </span><span id="t1k_61" class="t s3_61">3 </span><span id="t1l_61" class="t s3_61">v1 </span><span id="t1m_61" class="t s3_61">General-purpose register </span>
<span id="t1n_61" class="t s3_61">4 </span><span id="t1o_61" class="t s3_61">4 </span><span id="t1p_61" class="t s3_61">a0 </span><span id="t1q_61" class="t s3_61">General-purpose register </span>
<span id="t1r_61" class="t s3_61">5 </span><span id="t1s_61" class="t s3_61">5 </span><span id="t1t_61" class="t s3_61">a1 </span><span id="t1u_61" class="t s3_61">General-purpose register </span>
<span id="t1v_61" class="t s3_61">6 </span><span id="t1w_61" class="t s3_61">6 </span><span id="t1x_61" class="t s3_61">a2 </span><span id="t1y_61" class="t s3_61">General-purpose register </span>
<span id="t1z_61" class="t s3_61">7 </span><span id="t20_61" class="t s3_61">7 </span><span id="t21_61" class="t s3_61">a3 </span><span id="t22_61" class="t s3_61">General-purpose register </span>
<span id="t23_61" class="t s4_61">Table 5.4 16-Bit Instruction General-Purpose Registers - $2-$7, $16, $17 (Continued) </span>
<span id="t24_61" class="t s1_61">16-Bit </span>
<span id="t25_61" class="t s1_61">Register </span>
<span id="t26_61" class="t s1_61">Encoding </span>
<span id="t27_61" class="t s5_61">1 </span>
<span id="t28_61" class="t s1_61">32-Bit MIPS </span>
<span id="t29_61" class="t s1_61">Register </span>
<span id="t2a_61" class="t s1_61">Encoding </span>
<span id="t2b_61" class="t s5_61">2 </span>
<span id="t2c_61" class="t s1_61">Symbolic Name </span>
<span id="t2d_61" class="t s1_61">(From </span>
<span id="t2e_61" class="t s6_61">ArchDefs</span><span id="t2f_61" class="t s1_61">.</span><span id="t2g_61" class="t s6_61">h</span><span id="t2h_61" class="t s1_61">) </span><span id="t2i_61" class="t s1_61">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
