#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12958.in[0] (.names)                                                                                                          1.338     3.910
n12958.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~27.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~27.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 2
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12831.in[0] (.names)                                                                                                         1.338     3.910
n12831.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~8.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~8.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                       7.107

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.107
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.107


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13032.in[0] (.names)                                                                                                          1.338     3.910
n13032.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~38.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~38.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13025.in[0] (.names)                                                                                                          1.338     3.910
n13025.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~37.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~37.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13018.in[0] (.names)                                                                                                          1.338     3.910
n13018.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~36.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~36.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13011.in[0] (.names)                                                                                                          1.338     3.910
n13011.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~35.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~35.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13004.in[0] (.names)                                                                                                          1.338     3.910
n13004.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~34.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~34.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12991.in[0] (.names)                                                                                                          1.338     3.910
n12991.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~32.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~32.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12844.in[0] (.names)                                                                                                          1.338     3.910
n12844.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~10.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~10.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12978.in[0] (.names)                                                                                                          1.338     3.910
n12978.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~30.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~30.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12971.in[0] (.names)                                                                                                          1.338     3.910
n12971.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~29.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~29.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12851.in[0] (.names)                                                                                                          1.338     3.910
n12851.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~11.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~11.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13045.in[0] (.names)                                                                                                          1.338     3.910
n13045.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~40.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~40.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12951.in[0] (.names)                                                                                                          1.338     3.910
n12951.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~26.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~26.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12938.in[0] (.names)                                                                                                          1.338     3.910
n12938.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~24.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~24.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12864.in[0] (.names)                                                                                                          1.338     3.910
n12864.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~13.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~13.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12925.in[0] (.names)                                                                                                          1.338     3.910
n12925.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~22.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~22.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12918.in[0] (.names)                                                                                                          1.338     3.910
n12918.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~21.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~21.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12911.in[0] (.names)                                                                                                          1.338     3.910
n12911.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~20.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~20.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12904.in[0] (.names)                                                                                                          1.338     3.910
n12904.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~19.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~19.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12897.in[0] (.names)                                                                                                          1.338     3.910
n12897.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~18.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~18.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12871.in[0] (.names)                                                                                                          1.338     3.910
n12871.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~14.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~14.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12884.in[0] (.names)                                                                                                          1.338     3.910
n12884.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~16.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~16.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13111.in[0] (.names)                                                                                                          1.338     3.910
n13111.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~50.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~50.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12783.in[0] (.names)                                                                                                         1.338     3.910
n12783.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~1.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~1.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                       7.107

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.107
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.107


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13172.in[0] (.names)                                                                                                          1.338     3.910
n13172.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~59.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~59.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13165.in[0] (.names)                                                                                                          1.338     3.910
n13165.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~58.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~58.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12790.in[0] (.names)                                                                                                         1.338     3.910
n12790.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~2.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~2.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                       7.107

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.107
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.107


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13152.in[0] (.names)                                                                                                          1.338     3.910
n13152.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~56.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~56.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12797.in[0] (.names)                                                                                                         1.338     3.910
n12797.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~3.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~3.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                       7.107

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.107
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.107


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13185.in[0] (.names)                                                                                                          1.338     3.910
n13185.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~61.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~61.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13139.in[0] (.names)                                                                                                          1.338     3.910
n13139.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~54.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~54.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13132.in[0] (.names)                                                                                                          1.338     3.910
n13132.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~53.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~53.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13125.in[0] (.names)                                                                                                          1.338     3.910
n13125.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~52.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~52.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13118.in[0] (.names)                                                                                                          1.338     3.910
n13118.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~51.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~51.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12804.in[0] (.names)                                                                                                         1.338     3.910
n12804.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~4.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~4.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                       7.107

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.107
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.107


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13098.in[0] (.names)                                                                                                          1.338     3.910
n13098.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~48.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~48.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13192.in[0] (.names)                                                                                                          1.338     3.910
n13192.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~62.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~62.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12811.in[0] (.names)                                                                                                         1.338     3.910
n12811.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~5.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~5.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                       7.107

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.107
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.107


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13085.in[0] (.names)                                                                                                          1.338     3.910
n13085.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~46.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~46.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 41
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13078.in[0] (.names)                                                                                                          1.338     3.910
n13078.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~45.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~45.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 42
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12818.in[0] (.names)                                                                                                         1.338     3.910
n12818.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~6.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~6.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                       7.107

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.107
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.107


#Path 43
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13065.in[0] (.names)                                                                                                          1.338     3.910
n13065.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~43.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~43.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13058.in[0] (.names)                                                                                                          1.338     3.910
n13058.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~42.in[3] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~42.out[0] (.names)                                                                     0.261     5.769
out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output)                                                             1.338     7.107
data arrival time                                                                                                                        7.107

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.107
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.107


#Path 45
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12778.in[0] (.names)                                                                                                         1.338     3.910
n12778.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~0.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~0.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 46
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12826.in[0] (.names)                                                                                                         1.338     3.910
n12826.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~7.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~7.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 47
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12859.in[0] (.names)                                                                                                          1.338     3.910
n12859.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~12.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~12.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12839.in[0] (.names)                                                                                                         1.338     3.910
n12839.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~9.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~9.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 49
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13200.in[0] (.names)                                                                                                          1.338     3.910
n13200.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~63.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~63.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 50
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12892.in[0] (.names)                                                                                                          1.338     3.910
n12892.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~17.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~17.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 51
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12879.in[0] (.names)                                                                                                          1.338     3.910
n12879.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~15.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~15.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 52
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13180.in[0] (.names)                                                                                                          1.338     3.910
n13180.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~60.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~60.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 53
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13160.in[0] (.names)                                                                                                          1.338     3.910
n13160.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~57.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~57.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 54
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13147.in[0] (.names)                                                                                                          1.338     3.910
n13147.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~55.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~55.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 55
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13106.in[0] (.names)                                                                                                          1.338     3.910
n13106.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~49.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~49.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 56
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13093.in[0] (.names)                                                                                                          1.338     3.910
n13093.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~47.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~47.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 57
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13073.in[0] (.names)                                                                                                          1.338     3.910
n13073.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~44.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~44.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 58
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13040.in[0] (.names)                                                                                                          1.338     3.910
n13040.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~39.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~39.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 59
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12999.in[0] (.names)                                                                                                          1.338     3.910
n12999.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~33.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~33.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12986.in[0] (.names)                                                                                                          1.338     3.910
n12986.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~31.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~31.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12966.in[0] (.names)                                                                                                          1.338     3.910
n12966.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~28.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~28.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 62
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12946.in[0] (.names)                                                                                                          1.338     3.910
n12946.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~25.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~25.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 63
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n12933.in[0] (.names)                                                                                                          1.338     3.910
n12933.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~23.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~23.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 64
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n13053.in[0] (.names)                                                                                                          1.338     3.910
n13053.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~41.in[4] (.names)                                                                      1.338     5.508
matrix_multiplication^data_from_out_mat~41.out[0] (.names)                                                                     0.235     5.743
out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output)                                                             1.338     7.081
data arrival time                                                                                                                        7.081

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.081
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.081


#Path 65
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_1_4_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8025.in[1] (.names)                                                                                                                                                             1.338     2.896
n8025.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_1_4_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_1_4_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 66
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_1_4_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8035.in[1] (.names)                                                                                                                                                             1.338     2.896
n8035.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_1_4_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_1_4_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 67
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_1_4_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8045.in[1] (.names)                                                                                                                                                             1.338     2.896
n8045.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_1_4_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_1_4_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 68
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_1_4_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8055.in[1] (.names)                                                                                                                                                             1.338     2.896
n8055.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_1_4_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_1_4_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 69
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_1_4_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8065.in[1] (.names)                                                                                                                                                             1.338     2.896
n8065.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_1_4_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_1_4_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 70
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_1_4_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8075.in[1] (.names)                                                                                                                                                             1.338     2.896
n8075.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_1_4_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_1_4_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 71
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_1_4_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8085.in[1] (.names)                                                                                                                                                             1.338     2.896
n8085.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_1_4_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_1_4_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 72
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_2_4_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n7955.in[1] (.names)                                                                                                                                                             1.338     2.896
n7955.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_2_4_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_2_4_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 73
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_2_4_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n7965.in[1] (.names)                                                                                                                                                             1.338     2.896
n7965.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_2_4_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_2_4_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 74
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_2_4_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n7975.in[1] (.names)                                                                                                                                                             1.338     2.896
n7975.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_2_4_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_2_4_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 75
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_2_4_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n7985.in[1] (.names)                                                                                                                                                             1.338     2.896
n7985.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_2_4_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_2_4_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 76
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_2_4_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n7995.in[1] (.names)                                                                                                                                                             1.338     2.896
n7995.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_2_4_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_2_4_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 77
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_2_4_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8005.in[1] (.names)                                                                                                                                                             1.338     2.896
n8005.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_2_4_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_2_4_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 78
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_2_4_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8015.in[1] (.names)                                                                                                                                                             1.338     2.896
n8015.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_2_4_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_2_4_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 79
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~0.b_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_3_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~0.b_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8565.in[1] (.names)                                                                                                                                                             1.338     2.896
n8565.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^b_addr_0_3_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^b_addr_0_3_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 80
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_3_4_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n7885.in[1] (.names)                                                                                                                                                             1.338     2.896
n7885.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_3_4_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_3_4_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 81
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.b_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_4_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.b_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8155.in[1] (.names)                                                                                                                                                             1.338     2.896
n8155.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^b_addr_0_4_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^b_addr_0_4_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 82
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.b_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_4_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.b_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8145.in[1] (.names)                                                                                                                                                             1.338     2.896
n8145.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^b_addr_0_4_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^b_addr_0_4_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 83
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_4_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8135.in[1] (.names)                                                                                                                                                             1.338     2.896
n8135.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^b_addr_0_4_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^b_addr_0_4_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 84
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.b_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_4_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.b_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8125.in[1] (.names)                                                                                                                                                             1.338     2.896
n8125.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^b_addr_0_4_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^b_addr_0_4_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 85
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.b_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_4_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.b_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8115.in[1] (.names)                                                                                                                                                             1.338     2.896
n8115.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^b_addr_0_4_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^b_addr_0_4_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 86
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.b_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_4_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.b_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8105.in[1] (.names)                                                                                                                                                             1.338     2.896
n8105.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^b_addr_0_4_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^b_addr_0_4_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 87
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_4_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8095.in[1] (.names)                                                                                                                                                             1.338     2.896
n8095.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^b_addr_0_4_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^b_addr_0_4_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 88
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_0_4_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8225.in[1] (.names)                                                                                                                                                             1.338     2.896
n8225.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_0_4_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_0_4_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 89
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_0_4_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8215.in[1] (.names)                                                                                                                                                             1.338     2.896
n8215.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_0_4_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_0_4_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 90
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_0_4_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8205.in[1] (.names)                                                                                                                                                             1.338     2.896
n8205.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_0_4_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_0_4_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 91
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_0_4_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8195.in[1] (.names)                                                                                                                                                             1.338     2.896
n8195.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_0_4_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_0_4_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 92
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_0_4_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8185.in[1] (.names)                                                                                                                                                             1.338     2.896
n8185.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_0_4_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_0_4_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 93
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_0_4_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8175.in[1] (.names)                                                                                                                                                             1.338     2.896
n8175.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_0_4_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_0_4_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 94
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_0_4_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8165.in[1] (.names)                                                                                                                                                             1.338     2.896
n8165.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_0_4_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_0_4_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 95
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~0.b_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_3_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~0.b_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8575.in[1] (.names)                                                                                                                                                             1.338     2.896
n8575.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^b_addr_0_3_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^b_addr_0_3_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 96
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_1_3_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8475.in[1] (.names)                                                                                                                                                             1.338     2.896
n8475.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_1_3_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_1_3_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 97
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_3_3_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8335.in[1] (.names)                                                                                                                                                             1.338     2.896
n8335.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_3_3_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_3_3_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 98
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_3_4_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n7905.in[1] (.names)                                                                                                                                                             1.338     2.896
n7905.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_3_4_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_3_4_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 99
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_3_3_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8325.in[1] (.names)                                                                                                                                                             1.338     2.896
n8325.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_3_3_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_3_3_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#Path 100
Startpoint: matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_3_3_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n8315.in[1] (.names)                                                                                                                                                             1.338     2.896
n8315.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_3_3_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                          4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication^c_addr_3_3_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                0.000     1.338
cell setup time                                                                                                                                                                 -0.066     1.272
data required time                                                                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         1.272
data arrival time                                                                                                                                                                         -4.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.197


#End of timing report
