ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32g4xx_hal_timebase_tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_InitTick,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_InitTick
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_InitTick:
  27              	.LVL0:
  28              	.LFB329:
  29              		.file 1 "Core/Src/stm32g4xx_hal_timebase_tim.c"
   1:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32g4xx_hal_timebase_tim.c **** /**
   3:Core/Src/stm32g4xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @file    stm32g4xx_hal_timebase_TIM.c
   5:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Core/Src/stm32g4xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @attention
   8:Core/Src/stm32g4xx_hal_timebase_tim.c ****   *
   9:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32g4xx_hal_timebase_tim.c ****   *
  12:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/stm32g4xx_hal_timebase_tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/stm32g4xx_hal_timebase_tim.c ****   *
  17:Core/Src/stm32g4xx_hal_timebase_tim.c ****   ******************************************************************************
  18:Core/Src/stm32g4xx_hal_timebase_tim.c ****   */
  19:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* USER CODE END Header */
  20:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  21:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32g4xx_hal_timebase_tim.c **** #include "stm32g4xx_hal.h"
  23:Core/Src/stm32g4xx_hal_timebase_tim.c **** #include "stm32g4xx_hal_tim.h"
  24:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  25:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  26:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  27:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  28:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  29:Core/Src/stm32g4xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim5;
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s 			page 2


  30:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
  31:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
  32:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  33:Core/Src/stm32g4xx_hal_timebase_tim.c **** /**
  34:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM5 as a time base source.
  35:Core/Src/stm32g4xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated
  36:Core/Src/stm32g4xx_hal_timebase_tim.c ****   *         Tick interrupt priority.
  37:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  38:Core/Src/stm32g4xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  39:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  40:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @retval HAL status
  41:Core/Src/stm32g4xx_hal_timebase_tim.c ****   */
  42:Core/Src/stm32g4xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  43:Core/Src/stm32g4xx_hal_timebase_tim.c **** {
  30              		.loc 1 43 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 32
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 43 1 is_stmt 0 view .LVU1
  35 0000 30B5     		push	{r4, r5, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 12
  38              		.cfi_offset 4, -12
  39              		.cfi_offset 5, -8
  40              		.cfi_offset 14, -4
  41 0002 89B0     		sub	sp, sp, #36
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 48
  44 0004 0446     		mov	r4, r0
  44:Core/Src/stm32g4xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  45              		.loc 1 44 3 is_stmt 1 view .LVU2
  45:Core/Src/stm32g4xx_hal_timebase_tim.c ****   uint32_t              uwTimclock = 0;
  46              		.loc 1 45 3 view .LVU3
  47              	.LVL1:
  46:Core/Src/stm32g4xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue = 0;
  48              		.loc 1 46 3 view .LVU4
  47:Core/Src/stm32g4xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  49              		.loc 1 47 3 view .LVU5
  48:Core/Src/stm32g4xx_hal_timebase_tim.c ****   HAL_StatusTypeDef     status = HAL_OK;
  50              		.loc 1 48 3 view .LVU6
  49:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  50:Core/Src/stm32g4xx_hal_timebase_tim.c ****   /* Enable TIM5 clock */
  51:Core/Src/stm32g4xx_hal_timebase_tim.c ****   __HAL_RCC_TIM5_CLK_ENABLE();
  51              		.loc 1 51 3 view .LVU7
  52              	.LBB2:
  53              		.loc 1 51 3 view .LVU8
  54              		.loc 1 51 3 view .LVU9
  55 0006 1E4B     		ldr	r3, .L7
  56 0008 9A6D     		ldr	r2, [r3, #88]
  57 000a 42F00802 		orr	r2, r2, #8
  58 000e 9A65     		str	r2, [r3, #88]
  59              		.loc 1 51 3 view .LVU10
  60 0010 9B6D     		ldr	r3, [r3, #88]
  61 0012 03F00803 		and	r3, r3, #8
  62 0016 0193     		str	r3, [sp, #4]
  63              		.loc 1 51 3 view .LVU11
  64 0018 019B     		ldr	r3, [sp, #4]
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s 			page 3


  65              	.LBE2:
  66              		.loc 1 51 3 view .LVU12
  52:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  53:Core/Src/stm32g4xx_hal_timebase_tim.c ****   /* Get clock configuration */
  54:Core/Src/stm32g4xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  67              		.loc 1 54 3 view .LVU13
  68 001a 02A9     		add	r1, sp, #8
  69 001c 03A8     		add	r0, sp, #12
  70              	.LVL2:
  71              		.loc 1 54 3 is_stmt 0 view .LVU14
  72 001e FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  73              	.LVL3:
  55:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  56:Core/Src/stm32g4xx_hal_timebase_tim.c ****   /* Compute TIM5 clock */
  57:Core/Src/stm32g4xx_hal_timebase_tim.c ****   uwTimclock = HAL_RCC_GetPCLK1Freq();
  74              		.loc 1 57 3 is_stmt 1 view .LVU15
  75              		.loc 1 57 16 is_stmt 0 view .LVU16
  76 0022 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
  77              	.LVL4:
  78 0026 0346     		mov	r3, r0
  79              	.LVL5:
  58:Core/Src/stm32g4xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  59:Core/Src/stm32g4xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
  80              		.loc 1 59 3 is_stmt 1 view .LVU17
  81              		.loc 1 59 46 is_stmt 0 view .LVU18
  82 0028 1648     		ldr	r0, .L7+4
  83              	.LVL6:
  84              		.loc 1 59 46 view .LVU19
  85 002a A0FB0323 		umull	r2, r3, r0, r3
  86              	.LVL7:
  87              		.loc 1 59 46 view .LVU20
  88 002e 9B0C     		lsrs	r3, r3, #18
  89              		.loc 1 59 20 view .LVU21
  90 0030 013B     		subs	r3, r3, #1
  91              	.LVL8:
  60:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  61:Core/Src/stm32g4xx_hal_timebase_tim.c ****   /* Initialize TIM5 */
  62:Core/Src/stm32g4xx_hal_timebase_tim.c ****   htim5.Instance = TIM5;
  92              		.loc 1 62 3 is_stmt 1 view .LVU22
  93              		.loc 1 62 18 is_stmt 0 view .LVU23
  94 0032 1548     		ldr	r0, .L7+8
  95 0034 154A     		ldr	r2, .L7+12
  96 0036 0260     		str	r2, [r0]
  63:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  64:Core/Src/stm32g4xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  65:Core/Src/stm32g4xx_hal_timebase_tim.c ****   + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  66:Core/Src/stm32g4xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  67:Core/Src/stm32g4xx_hal_timebase_tim.c ****   + ClockDivision = 0
  68:Core/Src/stm32g4xx_hal_timebase_tim.c ****   + Counter direction = Up
  69:Core/Src/stm32g4xx_hal_timebase_tim.c ****   */
  70:Core/Src/stm32g4xx_hal_timebase_tim.c ****   htim5.Init.Period = (1000000U / 1000U) - 1U;
  97              		.loc 1 70 3 is_stmt 1 view .LVU24
  98              		.loc 1 70 21 is_stmt 0 view .LVU25
  99 0038 40F2E732 		movw	r2, #999
 100 003c C260     		str	r2, [r0, #12]
  71:Core/Src/stm32g4xx_hal_timebase_tim.c ****   htim5.Init.Prescaler = uwPrescalerValue;
 101              		.loc 1 71 3 is_stmt 1 view .LVU26
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s 			page 4


 102              		.loc 1 71 24 is_stmt 0 view .LVU27
 103 003e 4360     		str	r3, [r0, #4]
  72:Core/Src/stm32g4xx_hal_timebase_tim.c ****   htim5.Init.ClockDivision = 0;
 104              		.loc 1 72 3 is_stmt 1 view .LVU28
 105              		.loc 1 72 28 is_stmt 0 view .LVU29
 106 0040 0023     		movs	r3, #0
 107              	.LVL9:
 108              		.loc 1 72 28 view .LVU30
 109 0042 0361     		str	r3, [r0, #16]
  73:Core/Src/stm32g4xx_hal_timebase_tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 110              		.loc 1 73 3 is_stmt 1 view .LVU31
 111              		.loc 1 73 26 is_stmt 0 view .LVU32
 112 0044 8360     		str	r3, [r0, #8]
  74:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  75:Core/Src/stm32g4xx_hal_timebase_tim.c ****   status = HAL_TIM_Base_Init(&htim5);
 113              		.loc 1 75 3 is_stmt 1 view .LVU33
 114              		.loc 1 75 12 is_stmt 0 view .LVU34
 115 0046 FFF7FEFF 		bl	HAL_TIM_Base_Init
 116              	.LVL10:
  76:Core/Src/stm32g4xx_hal_timebase_tim.c ****   if (status == HAL_OK)
 117              		.loc 1 76 3 is_stmt 1 view .LVU35
 118              		.loc 1 76 6 is_stmt 0 view .LVU36
 119 004a 0546     		mov	r5, r0
 120 004c 10B1     		cbz	r0, .L5
 121              	.LVL11:
 122              	.L2:
  77:Core/Src/stm32g4xx_hal_timebase_tim.c ****   {
  78:Core/Src/stm32g4xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
  79:Core/Src/stm32g4xx_hal_timebase_tim.c ****     status = HAL_TIM_Base_Start_IT(&htim5);
  80:Core/Src/stm32g4xx_hal_timebase_tim.c ****     if (status == HAL_OK)
  81:Core/Src/stm32g4xx_hal_timebase_tim.c ****     {
  82:Core/Src/stm32g4xx_hal_timebase_tim.c ****     /* Enable the TIM5 global Interrupt */
  83:Core/Src/stm32g4xx_hal_timebase_tim.c ****         HAL_NVIC_EnableIRQ(TIM5_IRQn);
  84:Core/Src/stm32g4xx_hal_timebase_tim.c ****       /* Configure the SysTick IRQ priority */
  85:Core/Src/stm32g4xx_hal_timebase_tim.c ****       if (TickPriority < (1UL << __NVIC_PRIO_BITS))
  86:Core/Src/stm32g4xx_hal_timebase_tim.c ****       {
  87:Core/Src/stm32g4xx_hal_timebase_tim.c ****         /* Configure the TIM IRQ priority */
  88:Core/Src/stm32g4xx_hal_timebase_tim.c ****         HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
  89:Core/Src/stm32g4xx_hal_timebase_tim.c ****         uwTickPrio = TickPriority;
  90:Core/Src/stm32g4xx_hal_timebase_tim.c ****       }
  91:Core/Src/stm32g4xx_hal_timebase_tim.c ****       else
  92:Core/Src/stm32g4xx_hal_timebase_tim.c ****       {
  93:Core/Src/stm32g4xx_hal_timebase_tim.c ****         status = HAL_ERROR;
  94:Core/Src/stm32g4xx_hal_timebase_tim.c ****       }
  95:Core/Src/stm32g4xx_hal_timebase_tim.c ****     }
  96:Core/Src/stm32g4xx_hal_timebase_tim.c ****   }
  97:Core/Src/stm32g4xx_hal_timebase_tim.c ****  /* Return function status */
  98:Core/Src/stm32g4xx_hal_timebase_tim.c ****   return status;
 123              		.loc 1 98 3 is_stmt 1 view .LVU37
  99:Core/Src/stm32g4xx_hal_timebase_tim.c **** }
 124              		.loc 1 99 1 is_stmt 0 view .LVU38
 125 004e 2846     		mov	r0, r5
 126 0050 09B0     		add	sp, sp, #36
 127              	.LCFI2:
 128              		.cfi_remember_state
 129              		.cfi_def_cfa_offset 12
 130              		@ sp needed
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s 			page 5


 131 0052 30BD     		pop	{r4, r5, pc}
 132              	.LVL12:
 133              	.L5:
 134              	.LCFI3:
 135              		.cfi_restore_state
  79:Core/Src/stm32g4xx_hal_timebase_tim.c ****     if (status == HAL_OK)
 136              		.loc 1 79 5 is_stmt 1 view .LVU39
  79:Core/Src/stm32g4xx_hal_timebase_tim.c ****     if (status == HAL_OK)
 137              		.loc 1 79 14 is_stmt 0 view .LVU40
 138 0054 0C48     		ldr	r0, .L7+8
 139              	.LVL13:
  79:Core/Src/stm32g4xx_hal_timebase_tim.c ****     if (status == HAL_OK)
 140              		.loc 1 79 14 view .LVU41
 141 0056 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 142              	.LVL14:
  80:Core/Src/stm32g4xx_hal_timebase_tim.c ****     {
 143              		.loc 1 80 5 is_stmt 1 view .LVU42
  80:Core/Src/stm32g4xx_hal_timebase_tim.c ****     {
 144              		.loc 1 80 8 is_stmt 0 view .LVU43
 145 005a 0546     		mov	r5, r0
 146 005c 0028     		cmp	r0, #0
 147 005e F6D1     		bne	.L2
  83:Core/Src/stm32g4xx_hal_timebase_tim.c ****       /* Configure the SysTick IRQ priority */
 148              		.loc 1 83 9 is_stmt 1 view .LVU44
 149 0060 3220     		movs	r0, #50
 150              	.LVL15:
  83:Core/Src/stm32g4xx_hal_timebase_tim.c ****       /* Configure the SysTick IRQ priority */
 151              		.loc 1 83 9 is_stmt 0 view .LVU45
 152 0062 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 153              	.LVL16:
  85:Core/Src/stm32g4xx_hal_timebase_tim.c ****       {
 154              		.loc 1 85 7 is_stmt 1 view .LVU46
  85:Core/Src/stm32g4xx_hal_timebase_tim.c ****       {
 155              		.loc 1 85 10 is_stmt 0 view .LVU47
 156 0066 0F2C     		cmp	r4, #15
 157 0068 01D9     		bls	.L6
  93:Core/Src/stm32g4xx_hal_timebase_tim.c ****       }
 158              		.loc 1 93 16 view .LVU48
 159 006a 0125     		movs	r5, #1
 160 006c EFE7     		b	.L2
 161              	.L6:
  88:Core/Src/stm32g4xx_hal_timebase_tim.c ****         uwTickPrio = TickPriority;
 162              		.loc 1 88 9 is_stmt 1 view .LVU49
 163 006e 0022     		movs	r2, #0
 164 0070 2146     		mov	r1, r4
 165 0072 3220     		movs	r0, #50
 166 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 167              	.LVL17:
  89:Core/Src/stm32g4xx_hal_timebase_tim.c ****       }
 168              		.loc 1 89 9 view .LVU50
  89:Core/Src/stm32g4xx_hal_timebase_tim.c ****       }
 169              		.loc 1 89 20 is_stmt 0 view .LVU51
 170 0078 054B     		ldr	r3, .L7+16
 171 007a 1C60     		str	r4, [r3]
 172 007c E7E7     		b	.L2
 173              	.L8:
 174 007e 00BF     		.align	2
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s 			page 6


 175              	.L7:
 176 0080 00100240 		.word	1073876992
 177 0084 83DE1B43 		.word	1125899907
 178 0088 00000000 		.word	.LANCHOR0
 179 008c 000C0040 		.word	1073744896
 180 0090 00000000 		.word	uwTickPrio
 181              		.cfi_endproc
 182              	.LFE329:
 184              		.section	.text.HAL_SuspendTick,"ax",%progbits
 185              		.align	1
 186              		.global	HAL_SuspendTick
 187              		.syntax unified
 188              		.thumb
 189              		.thumb_func
 191              	HAL_SuspendTick:
 192              	.LFB330:
 100:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
 101:Core/Src/stm32g4xx_hal_timebase_tim.c **** /**
 102:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
 103:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM5 update interrupt.
 104:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @param  None
 105:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @retval None
 106:Core/Src/stm32g4xx_hal_timebase_tim.c ****   */
 107:Core/Src/stm32g4xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
 108:Core/Src/stm32g4xx_hal_timebase_tim.c **** {
 193              		.loc 1 108 1 is_stmt 1 view -0
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 0, uses_anonymous_args = 0
 197              		@ link register save eliminated.
 109:Core/Src/stm32g4xx_hal_timebase_tim.c ****   /* Disable TIM5 update Interrupt */
 110:Core/Src/stm32g4xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim5, TIM_IT_UPDATE);
 198              		.loc 1 110 3 view .LVU53
 199 0000 034B     		ldr	r3, .L10
 200 0002 1A68     		ldr	r2, [r3]
 201 0004 D368     		ldr	r3, [r2, #12]
 202 0006 23F00103 		bic	r3, r3, #1
 203 000a D360     		str	r3, [r2, #12]
 111:Core/Src/stm32g4xx_hal_timebase_tim.c **** }
 204              		.loc 1 111 1 is_stmt 0 view .LVU54
 205 000c 7047     		bx	lr
 206              	.L11:
 207 000e 00BF     		.align	2
 208              	.L10:
 209 0010 00000000 		.word	.LANCHOR0
 210              		.cfi_endproc
 211              	.LFE330:
 213              		.section	.text.HAL_ResumeTick,"ax",%progbits
 214              		.align	1
 215              		.global	HAL_ResumeTick
 216              		.syntax unified
 217              		.thumb
 218              		.thumb_func
 220              	HAL_ResumeTick:
 221              	.LFB331:
 112:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
 113:Core/Src/stm32g4xx_hal_timebase_tim.c **** /**
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s 			page 7


 114:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 115:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM5 update interrupt.
 116:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @param  None
 117:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @retval None
 118:Core/Src/stm32g4xx_hal_timebase_tim.c ****   */
 119:Core/Src/stm32g4xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 120:Core/Src/stm32g4xx_hal_timebase_tim.c **** {
 222              		.loc 1 120 1 is_stmt 1 view -0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 0
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226              		@ link register save eliminated.
 121:Core/Src/stm32g4xx_hal_timebase_tim.c ****   /* Enable TIM5 Update interrupt */
 122:Core/Src/stm32g4xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim5, TIM_IT_UPDATE);
 227              		.loc 1 122 3 view .LVU56
 228 0000 034B     		ldr	r3, .L13
 229 0002 1A68     		ldr	r2, [r3]
 230 0004 D368     		ldr	r3, [r2, #12]
 231 0006 43F00103 		orr	r3, r3, #1
 232 000a D360     		str	r3, [r2, #12]
 123:Core/Src/stm32g4xx_hal_timebase_tim.c **** }
 233              		.loc 1 123 1 is_stmt 0 view .LVU57
 234 000c 7047     		bx	lr
 235              	.L14:
 236 000e 00BF     		.align	2
 237              	.L13:
 238 0010 00000000 		.word	.LANCHOR0
 239              		.cfi_endproc
 240              	.LFE331:
 242              		.global	htim5
 243              		.section	.bss.htim5,"aw",%nobits
 244              		.align	2
 245              		.set	.LANCHOR0,. + 0
 248              	htim5:
 249 0000 00000000 		.space	76
 249      00000000 
 249      00000000 
 249      00000000 
 249      00000000 
 250              		.text
 251              	.Letext0:
 252              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 253              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 254              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 255              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 256              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 257              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 258              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 259              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 260              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g4xx_hal_timebase_tim.c
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s:20     .text.HAL_InitTick:0000000000000000 $t
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s:26     .text.HAL_InitTick:0000000000000000 HAL_InitTick
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s:176    .text.HAL_InitTick:0000000000000080 $d
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s:185    .text.HAL_SuspendTick:0000000000000000 $t
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s:191    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s:209    .text.HAL_SuspendTick:0000000000000010 $d
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s:214    .text.HAL_ResumeTick:0000000000000000 $t
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s:220    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s:238    .text.HAL_ResumeTick:0000000000000010 $d
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s:248    .bss.htim5:0000000000000000 htim5
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccN9iTGB.s:244    .bss.htim5:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK1Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
HAL_NVIC_EnableIRQ
HAL_NVIC_SetPriority
uwTickPrio
