/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:2.1-121.10" *)
module seq(x, clock, y, a, b, c, d, e, f, g);
  wire _00_;
  wire _01_;
  (* unused_bits = "0" *)
  wire _02_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:4.12-4.13" *)
  output a;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:5.12-5.13" *)
  output b;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:6.12-6.13" *)
  output c;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:12.10-12.13" *)
  wire clk;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:11.16-11.21" *)
  output clock;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire clock_dffe_Q_D;
  wire clock_dffe_Q_EN;
  wire clock_dffe_Q_EN_LUT2_O_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(0) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(1) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(10) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(11) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(12) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(13) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(14) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(15) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(16) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(17) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(18) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(19) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(2) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(20) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(21) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(22) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(23) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(24) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(25) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(3) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(4) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(5) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(6) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(7) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(8) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4" *)
  wire \clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(9) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0;
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:46.7-46.14|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:46.7-46.14|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:46.7-46.14|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:46.7-46.14|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0;
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1;
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2_O;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0;
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:46.7-46.14|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2;
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2_O;
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0;
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:46.7-46.14|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0;
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1;
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2;
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3;
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3;
  wire clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0;
  wire clock_dffe_Q_EN_LUT2_O_I1;
  wire clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:47.4-47.18|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1_O;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:7.12-7.13" *)
  output d;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(0) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(1) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(10) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(11) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(12) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(13) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(14) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(15) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(16) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(17) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(18) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(19) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(2) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(20) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(21) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(22) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(23) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(24) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(25) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(26) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(3) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(4) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(5) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(6) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(7) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(8) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:15.13-15.18" *)
  wire \delay(9) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:8.12-8.13" *)
  output e;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:9.12-9.13" *)
  output f;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:10.12-10.13" *)
  output g;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:17.7-17.8" *)
  input x;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:18.12-18.13" *)
  output y;
  logic_1 _03_ (
    .a(_00_)
  );
  logic_0 _04_ (
    .a(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(25) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _05_ (
    .A(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(25) ),
    .P(a)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _06_ (
    .A(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(25) ),
    .P(b)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _07_ (
    .A(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(25) ),
    .P(c)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y32"),
    .IO_PAD("34"),
    .IO_TYPE("BIDIR")
  ) _08_ (
    .A(_01_),
    .P(clock)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y3"),
    .IO_PAD("60"),
    .IO_TYPE("BIDIR")
  ) _09_ (
    .A(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(25) ),
    .P(d)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y3"),
    .IO_PAD("59"),
    .IO_TYPE("BIDIR")
  ) _10_ (
    .A(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(25) ),
    .P(e)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) _11_ (
    .A(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(25) ),
    .P(f)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X28Y3"),
    .IO_PAD("56"),
    .IO_TYPE("BIDIR")
  ) _12_ (
    .A(_00_),
    .P(g)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X16Y32"),
    .IO_PAD("31"),
    .IO_TYPE("BIDIR")
  ) _13_ (
    .P(x),
    .Q(_02_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y32"),
    .IO_PAD("30"),
    .IO_TYPE("BIDIR")
  ) _14_ (
    .A(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(25) ),
    .P(y)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) clock_LUT1_I0 (
    .I0(_01_),
    .O(clock_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe clock_dffe_Q (
    .CLK(clk),
    .D(clock_dffe_Q_D),
    .EN(clock_dffe_Q_EN),
    .Q(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) clock_dffe_Q_EN_LUT2_O (
    .I0(clock_dffe_Q_EN_LUT2_O_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I1),
    .O(clock_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O (
    .I0(\delay(24) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1),
    .I1(clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1_O),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O (
    .I0(\delay(0) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1 (
    .I0(clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1_O),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT3_O (
    .I0(\delay(14) ),
    .I1(\delay(13) ),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I3),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O (
    .I0(\delay(13) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I3),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O (
    .I0(\delay(12) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O (
    .I0(\delay(11) ),
    .I1(\delay(10) ),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0_LUT3_O (
    .I0(\delay(11) ),
    .I1(\delay(10) ),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0_LUT2_O (
    .I0(\delay(10) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT3_O (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O (
    .I0(\delay(8) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT2_O (
    .I0(\delay(7) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O (
    .I0(\delay(7) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3 (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(\delay(7) ),
    .I3(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3 (
    .I0(\delay(12) ),
    .I1(\delay(11) ),
    .I2(\delay(10) ),
    .I3(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(\delay(4) ),
    .I3(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT3_O (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O (
    .I0(\delay(5) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT2_O (
    .I0(\delay(4) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT3_O (
    .I0(\delay(23) ),
    .I1(\delay(22) ),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2_O),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2 (
    .I0(clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1_O),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I1),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O (
    .I0(\delay(4) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O (
    .I0(\delay(3) ),
    .I1(\delay(2) ),
    .I2(\delay(1) ),
    .I3(\delay(0) ),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT2_O (
    .I0(\delay(3) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT2_O_I1_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23_I0_LUT2_O (
    .I0(\delay(1) ),
    .I1(\delay(0) ),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I1_LUT2_O (
    .I0(\delay(22) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2_O),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT3_O (
    .I0(\delay(21) ),
    .I1(\delay(20) ),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O (
    .I0(\delay(20) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2 (
    .I0(\delay(21) ),
    .I1(\delay(20) ),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT4_O (
    .I0(\delay(19) ),
    .I1(\delay(18) ),
    .I2(\delay(17) ),
    .I3(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2_O),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT2_O (
    .I0(\delay(19) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT2_O_I1),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT2_O_I1_LUT3_O (
    .I0(\delay(18) ),
    .I1(\delay(17) ),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2_O),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT3_O (
    .I0(\delay(18) ),
    .I1(\delay(17) ),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2_O),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT2_O (
    .I0(\delay(17) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2_O),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O (
    .I0(\delay(16) ),
    .I1(\delay(13) ),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2),
    .I3(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I3),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2_LUT2_O (
    .I0(\delay(15) ),
    .I1(\delay(14) ),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2 (
    .I0(\delay(16) ),
    .I1(\delay(13) ),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2),
    .I3(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I3),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9 (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I1),
    .O(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT4_O (
    .I0(\delay(15) ),
    .I1(\delay(14) ),
    .I2(\delay(13) ),
    .I3(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I3),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*I1*I2*~I3)"),
    .INIT(16'h0081)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O (
    .I0(\delay(23) ),
    .I1(\delay(22) ),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2_O),
    .I3(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0_LUT2_O (
    .I0(\delay(21) ),
    .I1(\delay(20) ),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8001)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O (
    .I0(\delay(19) ),
    .I1(\delay(18) ),
    .I2(\delay(17) ),
    .I3(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2_O),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h5515)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0),
    .I1(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0),
    .I3(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h6c48)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O (
    .I0(\delay(12) ),
    .I1(\delay(13) ),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1),
    .I3(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O (
    .I0(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0),
    .I1(\delay(10) ),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0_LUT3_O (
    .I0(\delay(11) ),
    .I1(\delay(9) ),
    .I2(\delay(8) ),
    .O(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h7eee)
  ) clock_dffe_Q_EN_LUT2_O_I1_LUT4_O (
    .I0(\delay(26) ),
    .I1(\delay(25) ),
    .I2(\delay(24) ),
    .I3(clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3),
    .O(clock_dffe_Q_EN_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1 (
    .I0(\delay(24) ),
    .I1(clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3),
    .O(clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O (
    .I0(\delay(23) ),
    .I1(\delay(22) ),
    .I2(clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2_O),
    .O(clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(25) ),
    .Q(\delay(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_1 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(25) ),
    .Q(\delay(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_10 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(16) ),
    .Q(\delay(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_11 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(15) ),
    .Q(\delay(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_12 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(14) ),
    .Q(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_13 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(13) ),
    .Q(\delay(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_14 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(12) ),
    .Q(\delay(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_15 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(11) ),
    .Q(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_16 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(10) ),
    .Q(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_17 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(9) ),
    .Q(\delay(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_18 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(8) ),
    .Q(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_19 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(7) ),
    .Q(\delay(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_2 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(24) ),
    .Q(\delay(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_20 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(6) ),
    .Q(\delay(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_21 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(5) ),
    .Q(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_22 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(4) ),
    .Q(\delay(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_23 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(3) ),
    .Q(\delay(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_24 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(2) ),
    .Q(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_25 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(1) ),
    .Q(\delay(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_26 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(0) ),
    .Q(\delay(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_3 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(23) ),
    .Q(\delay(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_4 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(22) ),
    .Q(\delay(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_5 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(21) ),
    .Q(\delay(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_6 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(20) ),
    .Q(\delay(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_7 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(19) ),
    .Q(\delay(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_8 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(18) ),
    .Q(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:44.1-105.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_9 (
    .CLK(clk),
    .D(\clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(17) ),
    .Q(\delay(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:14.21-14.59" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Sys_Clk0(clk)
  );
endmodule
