/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2014-2020. All rights reserved.
 * Description: This file describe GPU related init
 * Create: 2014-2-24
 *
 * This program is free software and is provided to you under the terms of the
 * GNU General Public License version 2 as published by the Free Software
 * Foundation, and any use by you of this program is subject to the terms
 * of such GNU licence.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * A copy of the licence is included with the program, and can also be obtained
 * from Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor,
 * Boston, MA  02110-1301, USA.
 *
 */

#include <linux/ioport.h>
#include <mali_kbase.h>
#include <mali_kbase_defs.h>
#include <mali_kbase_config.h>
#ifdef CONFIG_DEVFREQ_THERMAL
#include <linux/devfreq_cooling.h>
#endif
#include "mali_kbase_gpu_callback.h"

#include <trace/events/power.h>
#if (KERNEL_VERSION(3, 13, 0) <= LINUX_VERSION_CODE)
#include <linux/pm_opp.h>
#else
#include <linux/opp.h>
#endif

#ifdef CONFIG_HW_VOTE_GPU_FREQ
#include <linux/platform_drivers/hw_vote.h>
#endif

#include <linux/pm_runtime.h>
#include <linux/clk.h>
#include <linux/regulator/consumer.h>
#ifdef CONFIG_REPORT_VSYNC
#include <linux/export.h>
#endif
#include <linux/delay.h>
#include <linux/of_address.h>
#include <linux/of.h>
#include <linux/of_platform.h>
#include <backend/gpu/mali_kbase_pm_internal.h>
#include <device/mali_kbase_device.h>
#include "mali_kbase_config_platform.h"
#include "mali_kbase_config_hifeatures.h"
#include <linux/platform_drivers/gpufreq.h>
#ifdef CONFIG_CMDLINE_PARSE
/* for runmode_is_factory */
#include <platform_include/basicplatform/linux/hw_cmdline_parse.h>
#endif

#if defined(CONFIG_GPU_AI_FENCE_INFO) || \
	defined(CONFIG_GPU_THROTTLE_DEVFREQ)
#include <platform_include/maligpu/linux/gpu_hook.h>
#endif
#ifdef CONFIG_DRG
#include <linux/drg.h>
#endif

#define MALI_TRUE ((uint32_t)1)
#define MALI_FALSE ((uint32_t)0)

#define DEFAULT_POLLING_MS        20 // ms
#define HARD_RESET_AT_POWER_OFF   0

#define KHZ 1000 // KHz
typedef uint32_t mali_bool;

static struct kbase_device *kbase_dev;

#ifdef CONFIG_HW_VOTE_GPU_FREQ
static struct hvdev *gpu_hvdev;
#endif

typedef enum {
	MALI_ERROR_NONE = 0,
	MALI_ERROR_OUT_OF_GPU_MEMORY,
	MALI_ERROR_OUT_OF_MEMORY,
	MALI_ERROR_FUNCTION_FAILED,
} mali_error;

#ifndef CONFIG_OF
static struct kbase_io_resources io_resources = {
	.job_irq_number = 68, // irq number 68
	.mmu_irq_number = 69, // irq number 69
	.gpu_irq_number = 70, // irq number 70
	.io_memory_region = {
		.start = 0xFC010000,
		.end = 0xFC010000 + (4096 * 4) - 1 // end address
	}
};
#endif /* CONFIG_OF */

static int kbase_set_hi_features_mask(struct kbase_device *kbdev)
{
	const enum kbase_hi_feature *hi_features = NULL;
	u32 gpu_vid;

	gpu_vid = kbdev->gpu_dev_data.gpu_vid;

	switch (gpu_vid) {
	/* arch_major, arch_minor, arch_rev, product_major,
	 * version_major, version_minor, version_status
	 */
	case GPU_ID2_MAKE(6, 2, 2, 1, 0, 0, 0):
		hi_features = kbase_hi_feature_thex_r0p0;
		break;
	case GPU_ID2_MAKE(6, 2, 2, 1, 0, 0, 1):
		hi_features = kbase_hi_feature_thex_r0p0;
		break;
	case GPU_ID2_MAKE(7, 2, 1, 1, 0, 0, 0):
		hi_features = kbase_hi_feature_tnox_r0p0;
		break;
	case GPU_ID2_MAKE(7, 4, 0, 2, 1, 0, 0):
		hi_features = kbase_hi_feature_tgox_r1p0;
		break;
	case GPU_ID2_MAKE(7, 0, 9, 0, 1, 1, 0):
		hi_features = kbase_hi_feature_tsix_r1p1;
		break;
	case GPU_ID2_MAKE(9, 0, 8, 0, 0, 1, 1):
		hi_features = kbase_hi_feature_ttrx_r0p1;
		break;
	case GPU_ID2_MAKE(9, 2, 0, 2, 0, 0, 2):
		hi_features = kbase_hi_feature_tbex_r0p0;
		break;
	case GPU_ID2_MAKE(9, 2, 0, 2, 0, 0, 3):
		hi_features = kbase_hi_feature_tbex_r0p0;
		break;
	case GPU_ID2_MAKE(9, 2, 0, 2, 0, 1, 0):
		hi_features = kbase_hi_feature_tbex_r0p1;
		break;
	// only for tnax FPGA, because FPGA GPU ID is 90810011 different from ASIC
	case GPU_ID2_MAKE(9, 0, 8, 1, 0, 1, 1):
	case GPU_ID2_MAKE(9, 0, 9, 1, 0, 1, 0):
		hi_features = kbase_hi_feature_tnax_r0p1;
		break;
	case GPU_ID2_MAKE(10, 8, 5, 2, 0, 0, 0):
	case GPU_ID2_MAKE(10, 8, 6, 7, 0, 0, 4):
		hi_features = kbase_hi_feature_todx_r0p0;
		break;
	case GPU_ID2_MAKE(10, 8, 6, 7, 0, 0, 5):
		hi_features = kbase_hi_feature_todx_r0p0;
		break;
	default:
		dev_err(kbdev->dev,
			"[hi-feature] Unknown GPU ID %x", gpu_vid);
		return -EINVAL;
	}

	dev_info(kbdev->dev,
		"[hi-feature] GPU identified as 0x%04x r%dp%d status %d",
		((gpu_vid & GPU_ID_VERSION_PRODUCT_ID) >>
			GPU_ID_VERSION_PRODUCT_ID_SHIFT),
		(gpu_vid & GPU_ID_VERSION_MAJOR) >> GPU_ID_VERSION_MAJOR_SHIFT,
		(gpu_vid & GPU_ID_VERSION_MINOR) >> GPU_ID_VERSION_MINOR_SHIFT,
		((gpu_vid & GPU_ID_VERSION_STATUS) >>
			GPU_ID_VERSION_STATUS_SHIFT));

	for (; *hi_features != KBASE_FEATURE_MAX_COUNT; hi_features++)
		set_bit(*hi_features, &kbdev->gpu_dev_data.hi_features_mask[0]);

	return 0;
}

#ifdef CONFIG_GPU_CORE_HOTPLUG
/* For Norr, default core mask is 0xFFFF */
#ifdef CONFIG_MALI_NORR_PHX
#define CORE_MASK_LEVEL_1	4
#define CORE_MASK_LEVEL_2	8
#define CORE_MASK_LEVEL_3	12
#define CORE_MASK_LEVEL_4	16

#define CORE_MASK_LEVEL_1_VALUE	0x1111
#define CORE_MASK_LEVEL_2_VALUE	0x3333
#define CORE_MASK_LEVEL_3_VALUE	0x7777
#define CORE_MASK_LEVEL_4_VALUE	0xFFFF
#endif

void gpu_thermal_cores_control(u64 cores)
{
	u64 updated_core_mask = CORE_MASK_LEVEL_4_VALUE;
	unsigned long flags;

	if (kbase_dev == NULL) {
		pr_err("[Mali]kbase_dev is null,seems platform uninitialized");
		return;
	}

	switch (cores) {
	case CORE_MASK_LEVEL_1:
		updated_core_mask = CORE_MASK_LEVEL_1_VALUE;
		kbase_dev->pm.thermal_controlling = true;
		break;
	case CORE_MASK_LEVEL_2:
		updated_core_mask = CORE_MASK_LEVEL_2_VALUE;
		kbase_dev->pm.thermal_controlling = true;
		break;
	case CORE_MASK_LEVEL_3:
		updated_core_mask = CORE_MASK_LEVEL_3_VALUE;
		kbase_dev->pm.thermal_controlling = true;
		break;
	case CORE_MASK_LEVEL_4:
		updated_core_mask = CORE_MASK_LEVEL_4_VALUE;
		kbase_dev->pm.thermal_controlling = false;
		break;
	default:
		dev_err(kbase_dev->dev,
			"Invalid cores set 0x%x\n", cores);
		break;
	}

	kbase_dev->pm.thermal_required_core_mask = updated_core_mask;
	mutex_lock(&kbase_dev->pm.lock);
	spin_lock_irqsave(&kbase_dev->hwaccess_lock, flags);
	kbase_pm_set_debug_core_mask(kbase_dev, updated_core_mask,
		updated_core_mask, updated_core_mask);
	spin_unlock_irqrestore(&kbase_dev->hwaccess_lock, flags);
	mutex_unlock(&kbase_dev->pm.lock);
}
EXPORT_SYMBOL(gpu_thermal_cores_control);
#endif

#ifdef CONFIG_GPU_AI_FENCE_INFO
int mali_kbase_report_fence_info(struct kbase_fence_info *fence)
{
	if (kbase_dev == NULL || fence == NULL)
		return -EINVAL;

	if (kbase_dev->gpu_dev_data.game_pid != fence->game_pid)
		kbase_dev->gpu_dev_data.signaled_seqno = 0;

	kbase_dev->gpu_dev_data.game_pid = fence->game_pid;
	fence->signaled_seqno = kbase_dev->gpu_dev_data.signaled_seqno;

	return 0;
}
EXPORT_SYMBOL(mali_kbase_report_fence_info);
int perf_ctrl_get_gpu_fence(void __user *uarg)
{
	struct kbase_fence_info gpu_fence;
	int ret;

	if (uarg == NULL)
		return -EINVAL;

	if (copy_from_user(&gpu_fence, uarg, sizeof(struct kbase_fence_info))) {
		pr_err("%s copy_from_user fail\n", __func__);
		return -EFAULT;
	}

	ret = mali_kbase_report_fence_info(&gpu_fence);
	if (ret != 0) {
		pr_err("get_gpu_fence mali fail, ret=%d\n", ret);
		return -EFAULT;
	}

	if (copy_to_user(uarg, &gpu_fence, sizeof(struct kbase_fence_info))) {
		pr_err("%s copy_to_user fail\n", __func__);
		return -EFAULT;
	}

	return 0;
}


int perf_ctrl_get_gpu_buffer_size(void __user *uarg)
{
	unsigned int gpu_buffer_size;

	if (uarg == NULL)
		return -EINVAL;

	gpu_buffer_size = mali_kbase_get_hwc_buffer_size();
	if (copy_to_user(uarg, &gpu_buffer_size, sizeof(unsigned int))) {
		pr_err("%s: copy_to_user fail\n", __func__);
		return -EFAULT;
	}

	return 0;
}
#endif

/*
 * This function enables hisilicon special feature.
 * Note that those features must enable every time when power on
 */
static void kbase_gpu_feature_enable(struct kbase_device *kbdev)
{
	/* config power key if mtcos enable or cs2 chip type */
	if (kbase_has_hi_feature(kbdev, KBASE_FEATURE_CORE_READY_PERIOD)) {
		kbase_reg_write(kbdev, GPU_CONTROL_REG(PWR_KEY),
			KBASE_PWR_KEY_VALUE);
		kbase_reg_write(kbdev, GPU_CONTROL_REG(PWR_OVERRIDE1),
			KBASE_PWR_OVERRIDE_VALUE);
	}

#ifdef CONFIG_MALI_BORR
	if (kbase_has_hi_feature(kbdev, KBASE_FEATURE_STRIPING_GRANUL_SETTING)) {
		u32 value = readl(kbdev->gpu_dev_data.pctrlreg + PERICTRL_19_OFFSET);
		value |= HASH_STRIPING_GRANULE;
		writel(value, kbdev->gpu_dev_data.pctrlreg + PERICTRL_19_OFFSET);
	}
#endif
}

/*
 * Enable hisilicon special feature.
 * Note that those features should init only once when system start-up
 */
static void kbase_gpu_feature_init(struct kbase_device *kbdev)
{
#ifdef CONFIG_MALI_TRYM
	/* enable g3d memory auto hardware shutdown */
	if (kbase_has_hi_feature(kbdev, KBASE_FEATURE_AUTO_MEM_SHUTDOWN)) {
		u32 value = readl(kbdev->gpu_dev_data.pctrlreg + PERICTRL_93_OFFSET);
		value |= G3D_MEM_AUTO_SD_ENABLE;
		writel(value, kbdev->gpu_dev_data.pctrlreg + PERICTRL_93_OFFSET);
	}
#endif
}

static inline void kbase_platform_on(struct kbase_device *kbdev)
{
	int refcount = atomic_read(&kbdev->gpu_dev_data.regulator_refcount);

	if (kbdev->gpu_dev_data.regulator && !refcount) {
		int loop = 0;
		const int max_loop = 3;
		const int delay_step = 5;
		while (loop < max_loop && unlikely(regulator_enable(kbdev->gpu_dev_data.regulator))) {
			dev_err(kbdev->dev, "Failed to enable regulator, retry...%d", ++loop);
			udelay(delay_step * loop);
		}
		BUG_ON(loop == max_loop);

		atomic_inc(&kbdev->gpu_dev_data.regulator_refcount);

		if (kbdev->gpu_dev_data.gpu_vid == 0) {
			kbdev->gpu_dev_data.gpu_vid = kbase_reg_read(kbdev,
				GPU_CONTROL_REG(GPU_ID));

			/* let's return the same hwver to software umd */
			if (kbdev->gpu_dev_data.gpu_vid == BORR_ES_ID)
				kbdev->gpu_dev_data.gpu_vid = BORR_CS_ID;

			if (unlikely(kbase_set_hi_features_mask(kbdev)))
				dev_err(kbdev->dev,
					"Failed to set hi features\n");
			/* init hisilicon special feature only once */
			kbase_gpu_feature_init(kbdev);
		}

		/* enable hisilicon special feature */
		kbase_gpu_feature_enable(kbdev);
	} else {
		dev_err(kbdev->dev,"%s called zero, refcount:[%d]\n",__func__, refcount);
	}
}

static inline void kbase_platform_off(struct kbase_device *kbdev)
{
	int refcount = atomic_read(&kbdev->gpu_dev_data.regulator_refcount);

	if (kbdev->gpu_dev_data.regulator && refcount) {
		int loop = 0;
		const int max_loop = 3;
		const int delay_step = 5;
#ifdef CONFIG_GPU_DPM_PCR
		dpm_pcr_disable(kbdev);
#endif
		while (loop < max_loop && unlikely(regulator_disable(kbdev->gpu_dev_data.regulator))) {
			dev_err(kbdev->dev, "Failed to disable regulator, retry...%d", ++loop);
			udelay(delay_step * loop);
		}

		refcount = atomic_dec_return(&kbdev->gpu_dev_data.regulator_refcount);
		if (unlikely(refcount != 0))
			dev_err(kbdev->dev,
				"%s called not match, refcount:[%d]\n",
				__func__, refcount);
	}
}

#ifdef CONFIG_PM_DEVFREQ
#ifdef CONFIG_GPU_THROTTLE_DEVFREQ
void gpu_devfreq_set_gpu_throttle(unsigned long thro_low_freq,
	unsigned long thro_high_freq, unsigned long *freq)
{
	unsigned long flags;
	int thro_hint;
	int thro_enable;

	if (kbase_dev == NULL || freq  == NULL) {
		pr_err("[Mali]kbase_dev is null or freq is null");
		return;
	}

	thro_enable = atomic_read(&kbase_dev->gpu_dev_data.thro_enable);
	if (thro_enable == 0)
		goto update_thro_hint;

	spin_lock_irqsave(&kbase_dev->pm.backend.metrics.lock, flags);
	thro_hint = kbase_dev->pm.backend.metrics.thro_hint;
	if (thro_hint == KBASE_JS_ATOM_SCHED_THRO_COUNT)
		thro_hint = kbase_dev->pm.backend.metrics.thro_hint_prev;
	else
		kbase_dev->pm.backend.metrics.thro_hint_prev = thro_hint;
	spin_unlock_irqrestore(&kbase_dev->pm.backend.metrics.lock, flags);

	if (thro_hint != KBASE_JS_ATOM_SCHED_THRO_DEFAULT) {
		if (thro_hint == KBASE_JS_ATOM_SCHED_THRO_LOW &&
			thro_low_freq != 0)
			*freq = thro_low_freq;
		if (thro_hint == KBASE_JS_ATOM_SCHED_THRO_HIGH &&
			thro_high_freq != 0)
			*freq = thro_high_freq;
	}

update_thro_hint:
	spin_lock_irqsave(&kbase_dev->pm.backend.metrics.lock, flags);
	kbase_dev->pm.backend.metrics.thro_hint =
		KBASE_JS_ATOM_SCHED_THRO_COUNT;
	spin_unlock_irqrestore(&kbase_dev->pm.backend.metrics.lock, flags);
}
#endif

static struct devfreq_data gpu_devfreq_priv_data = {
	.vsync_hit = 0,
	.cl_boost = 0,
};

static inline void gpu_devfreq_rcu_read_lock(void)
{
#if (KERNEL_VERSION(4, 14, 0) > LINUX_VERSION_CODE)
	rcu_read_lock();
#endif
}

static inline void gpu_devfreq_rcu_read_unlock(void)
{
#if (KERNEL_VERSION(4, 14, 0) > LINUX_VERSION_CODE)
	rcu_read_unlock();
#endif
}

static inline void gpu_devfreq_opp_put(struct dev_pm_opp *opp)
{
#if (KERNEL_VERSION(4, 14, 0) <= LINUX_VERSION_CODE)
	dev_pm_opp_put(opp);
#endif
}

#ifdef CONFIG_IPA_THERMAL
#ifdef CONFIG_GPUTOP_FREQ
static bool g_ipa_freq_limit;
#endif
#endif

static int mali_kbase_devfreq_target(struct device *dev,
	unsigned long *t_freq, u32 flags)
{
	struct kbase_device *kbdev = NULL;
	unsigned long old_freq;
	struct dev_pm_opp *opp = NULL;
	unsigned long freq;
#ifdef CONFIG_IPA_THERMAL
	unsigned long freq_limit;
	int gpu_id;
#endif

	KBASE_DEBUG_ASSERT(dev != NULL);
	kbdev = (struct kbase_device *)dev->platform_data;
	KBASE_DEBUG_ASSERT(kbdev != NULL);
	old_freq = kbdev->gpu_dev_data.devfreq->previous_freq;
	gpu_devfreq_rcu_read_lock();
	opp = devfreq_recommended_opp(dev, t_freq, flags);
	if (IS_ERR(opp)) {
		pr_err("[mali]Failed to get Operating Performance Point\n");
		gpu_devfreq_rcu_read_unlock();
		return PTR_ERR(opp);
	}
	freq = dev_pm_opp_get_freq(opp);
	gpu_devfreq_opp_put(opp);
	gpu_devfreq_rcu_read_unlock();

#ifdef CONFIG_IPA_THERMAL
	gpu_id = ipa_get_actor_id("gpu");
	if (gpu_id < 0) {
		pr_err("[mali]Failed to get ipa actor id for gpu.\n");
		return -ENODEV;
	}
	freq_limit = ipa_freq_limit(gpu_id, freq);

#ifdef CONFIG_GPUTOP_FREQ
	if (freq_limit < freq && !g_ipa_freq_limit) {
		/* set link */
		ipa_gputop_freq_limit(1);
		g_ipa_freq_limit = true;
	}
	if (freq_limit >= freq && g_ipa_freq_limit) {
		/* cancel link */
		ipa_gputop_freq_limit(0);
		g_ipa_freq_limit = false;
	}
#endif
	freq = freq_limit;
#endif

	if (old_freq == freq)
		goto update_target;

	trace_clock_set_rate("clk-g3d", freq, raw_smp_processor_id());

#ifdef CONFIG_HW_VOTE_GPU_FREQ
	if (hv_set_freq(gpu_hvdev, freq / KHZ)) {
#else
	if (clk_set_rate((kbdev->gpu_dev_data.clk), freq)) {
#endif
		pr_err("[mali]Failed to set gpu freqency, [%lu->%lu]\n",
			old_freq, freq);
		return -ENODEV;
	}

update_target:
	*t_freq = freq;
#ifdef CONFIG_GPUTOP_FREQ
	update_gputop_linked_freq(freq);
#endif

	return 0;
}

#ifdef CONFIG_DEVFREQ_THERMAL
void mali_kbase_devfreq_detect_bound_worker(struct work_struct *work)
{
	int err = 0;
	struct kbase_gpu_device_data *gpu_data = NULL;
	struct kbase_device *kbdev = NULL;
	bool bound_event = false;
	struct thermal_cooling_device *cdev = NULL;

	KBASE_DEBUG_ASSERT(work != NULL);
	gpu_data = container_of(work,
		struct kbase_gpu_device_data, bound_detect_work);
	KBASE_DEBUG_ASSERT(gpu_data != NULL);
	kbdev = container_of(gpu_data,
		struct kbase_device, gpu_dev_data);
	KBASE_DEBUG_ASSERT(kbdev != NULL);

	cdev = kbdev->gpu_dev_data.devfreq_cooling;
#ifdef CONFIG_MALI_MIDGARD_DVFS
	bound_event = kbase_ipa_dynamic_bound_detect(
		kbdev->gpu_dev_data.ipa_ctx, &err,
		kbdev->gpu_dev_data.bound_detect_freq,
		kbdev->gpu_dev_data.bound_detect_btime,
		cdev->ipa_enabled);
#endif

	cdev->ipa_enabled = false;

	cdev->bound_event = bound_event;
}

static void mali_kbase_devfreq_detect_bound(struct kbase_device *kbdev,
	unsigned long cur_freq, unsigned long btime)
{
	kbdev->gpu_dev_data.bound_detect_freq = cur_freq;
	kbdev->gpu_dev_data.bound_detect_btime = btime;
	/*
	 * Use freezable workqueue so that the work can freeze
	 * when device is going to suspend
	 */
	queue_work(system_freezable_power_efficient_wq,
		&kbdev->gpu_dev_data.bound_detect_work);
}
#endif

static int mali_kbase_get_dev_status(struct device *dev,
	struct devfreq_dev_status *stat)
{
	struct devfreq_data *priv_data = &gpu_devfreq_priv_data;
	struct kbase_device *kbdev = NULL;
#ifdef CONFIG_HW_VOTE_GPU_FREQ
	u32 freq = 0;
#endif

	KBASE_DEBUG_ASSERT(dev != NULL);
	KBASE_DEBUG_ASSERT(stat != NULL);
	kbdev = (struct kbase_device *)dev->platform_data;
	KBASE_DEBUG_ASSERT(kbdev != NULL);
	if (kbdev->pm.backend.metrics.kbdev != kbdev) {
		pr_err("%s pm backend metrics not initialized\n", __func__);
		return -EINVAL;
	}

	(void)kbase_pm_get_dvfs_action(kbdev);
	stat->busy_time = kbdev->pm.backend.metrics.utilisation;
	stat->total_time = 100; /* base time 100ns */
#ifdef CONFIG_HW_VOTE_GPU_FREQ
	hv_get_last(gpu_hvdev, &freq);
	stat->current_frequency = (unsigned long)freq * KHZ;
#else
	stat->current_frequency = clk_get_rate(kbdev->gpu_dev_data.clk);
#endif
	priv_data->vsync_hit = kbdev->pm.backend.metrics.vsync_hit;
	priv_data->cl_boost = kbdev->pm.backend.metrics.cl_boost;
	stat->private_data = (void *)priv_data;

#ifdef CONFIG_DEVFREQ_THERMAL
	/* Avoid sending HWC dump cmd to GPU when GPU is power-off */
	if (kbdev->pm.backend.gpu_powered)
		(void)mali_kbase_devfreq_detect_bound(kbdev,
			stat->current_frequency, stat->busy_time);

#if KERNEL_VERSION(4, 1, 15) <= LINUX_VERSION_CODE
	memcpy(&kbdev->gpu_dev_data.devfreq->last_status, stat, sizeof(*stat));
#else
	memcpy(&kbdev->gpu_dev_data.devfreq_cooling->last_status,
		stat, sizeof(*stat));
#endif
#endif

	return 0;
}

static struct devfreq_dev_profile mali_kbase_devfreq_profile = {
	/* it would be abnormal to enable devfreq monitor
	 * during initialization.
	 */
	.polling_ms = DEFAULT_POLLING_MS, // STOP_POLLING,
	.target = mali_kbase_devfreq_target,
	.get_dev_status = mali_kbase_get_dev_status,
};
#endif /* CONFIG_PM_DEVFREQ */

#ifdef CONFIG_REPORT_VSYNC
/* DSS have refence on this function, add for compile */
void mali_kbase_pm_report_vsync(int buffer_updated)
{
	unsigned long flags;

	if (kbase_dev) {
		spin_lock_irqsave(&kbase_dev->pm.backend.metrics.lock, flags);
		kbase_dev->pm.backend.metrics.vsync_hit = buffer_updated;
		spin_unlock_irqrestore(&kbase_dev->pm.backend.metrics.lock,
			flags);
	}
}
EXPORT_SYMBOL(mali_kbase_pm_report_vsync);
#endif

#ifdef CONFIG_MALI_MIDGARD_DVFS
int kbase_platform_dvfs_event(struct kbase_device *kbdev, u32 utilisation,
	u32 util_gl_share, u32 util_cl_share[2])
{
	return 1;
}

int kbase_platform_dvfs_enable(struct kbase_device *kbdev, bool enable,
	int freq)
{
	unsigned long flags;

	KBASE_DEBUG_ASSERT(kbdev != NULL);

	if (enable != kbdev->pm.backend.metrics.timer_active) {
		if (enable) {
			spin_lock_irqsave(&kbdev->pm.backend.metrics.lock,
				flags);
			kbdev->pm.backend.metrics.timer_active = MALI_TRUE;
			spin_unlock_irqrestore(&kbdev->pm.backend.metrics.lock,
				flags);
			hrtimer_start(&kbdev->pm.backend.metrics.timer,
				HR_TIMER_DELAY_MSEC(kbdev->pm.dvfs_period),
				HRTIMER_MODE_REL);
		} else {
			spin_lock_irqsave(&kbdev->pm.backend.metrics.lock,
				flags);
			kbdev->pm.backend.metrics.timer_active = MALI_FALSE;
			spin_unlock_irqrestore(&kbdev->pm.backend.metrics.lock,
				flags);
			hrtimer_cancel(&kbdev->pm.backend.metrics.timer);
		}
	}

	return 1;
}
#endif

#ifdef CONFIG_DEVFREQ_THERMAL
#if (KERNEL_VERSION(4, 14, 0) <= LINUX_VERSION_CODE)
static unsigned long
kbase_gpu_model_static_power(struct devfreq *devfreq __maybe_unused,
	unsigned long voltage)
#else
static unsigned long
kbase_gpu_model_static_power(unsigned long voltage)
#endif
{
	int temperature;
	const unsigned long voltage_cubed =
		(voltage * voltage * voltage) >> 10;
	unsigned long temp;
	unsigned long temp_squared;
	unsigned long temp_cubed;
	unsigned long temp_scaling_factor;

	KBASE_DEBUG_ASSERT(devfreq != NULL);
	/* multiplication overflow check */
	gpu_uint64_mulcheck(voltage, voltage);
	gpu_uint64_mulcheck(voltage * voltage, voltage);
	temperature = get_soc_temp();
	/* convert to temp, temperature is 90000, so temp is 90 */
	temp = (unsigned long)((long)temperature) / 1000;
	/* multiplication overflow check */
	gpu_uint64_mulcheck(temp, temp);
	temp_squared = temp * temp;
	gpu_uint64_mulcheck(temp_squared, temp);
	temp_cubed = temp_squared * temp;
	/* multiplication overflow check */
	gpu_uint64_mulcheck((unsigned long)devfreq->paras[3], temp_cubed);
	gpu_uint64_mulcheck((unsigned long)devfreq->paras[2], temp_squared);
	gpu_uint64_mulcheck((unsigned long)devfreq->paras[1], temp);
	gpu_uint64_addcheck((devfreq->paras[3] * temp_cubed),
		(devfreq->paras[2] * temp_squared));
	gpu_uint64_addcheck((devfreq->paras[1] * temp),
		(devfreq->paras[3] * temp_cubed + devfreq->paras[2] * temp_squared));
	gpu_uint64_addcheck((unsigned long)devfreq->paras[0],
		(devfreq->paras[3] * temp_cubed + devfreq->paras[2] * temp_squared +
		(devfreq->paras[1] * temp)));
	temp_scaling_factor = devfreq->paras[3] * temp_cubed +
		devfreq->paras[2] * temp_squared +
		devfreq->paras[1] * temp + devfreq->paras[0];

	/* multiplication overflow check */
	gpu_uint64_mulcheck((unsigned long)devfreq->paras[4], voltage_cubed);
	gpu_uint64_mulcheck(((devfreq->paras[4] * voltage_cubed) >> 20),
		temp_scaling_factor);
	/* mW */
	return (((devfreq->paras[4] * voltage_cubed) >> 20) *
		temp_scaling_factor) / 1000000; /* [false alarm]: no problem - fortify check */
}

#if (KERNEL_VERSION(4, 14, 0) <= LINUX_VERSION_CODE)
static unsigned long
gpu_model_dynamic_power(struct devfreq *devfreq __maybe_unused,
	unsigned long freq, unsigned long voltage)
#else
static unsigned long
gpu_model_dynamic_power(unsigned long freq, unsigned long voltage)
#endif
{
	/* The inputs: freq (f) is in Hz, and voltage (v) in mV.
	 * The coefficient (c) is in mW/(MHz mV mV).
	 *
	 * This function calculates the dynamic power after this formula:
	 * Pdyn (mW) = c (mW/(MHz*mV*mV)) * v (mV) * v (mV) * f (MHz)
	 */
	const unsigned long v2 = (voltage * voltage) / 1000; /* m*(V*V) */
	const unsigned long f_mhz = freq / 1000000; /* MHz */
	unsigned long coefficient = 3600; /* mW/(MHz*mV*mV) */
	struct device_node *dev_node = NULL;
	u32 prop = 0;

	KBASE_DEBUG_ASSERT(devfreq != NULL);
	/* multiplication overflow check */
	gpu_uint64_mulcheck(voltage, voltage);

	dev_node = of_find_node_by_name(NULL, "capacitances");
	if (dev_node != NULL) {
		int ret = of_property_read_u32(dev_node,
			"ithermal,gpu_dyn_capacitance", &prop);
		if (ret == 0)
			coefficient = prop;
	}

	/* multiplication overflow check */
	gpu_uint64_mulcheck(coefficient, v2);
	gpu_uint64_mulcheck(coefficient * v2, f_mhz);
	return (coefficient * v2 * f_mhz) / 1000000; /* mW */
}

#if (KERNEL_VERSION(4, 4, 0) <= LINUX_VERSION_CODE)
static struct devfreq_cooling_power gpu_model_ops = {
#else
static struct devfreq_cooling_ops gpu_model_ops = {
#endif
	.get_static_power = kbase_gpu_model_static_power,
	.get_dynamic_power = gpu_model_dynamic_power,
#if (KERNEL_VERSION(4, 14, 0) <= LINUX_VERSION_CODE)
	.get_real_power = NULL,
#endif
};

static void kbase_gpu_devfreq_cooling_init(struct kbase_device *kbdev)
{
	int err;
	struct devfreq_cooling_power *callbacks = NULL;
	const char *temp_scale_cap[5];
	struct device_node *dev_node = NULL;
	int ret;
	int i;

	callbacks = (struct devfreq_cooling_power *)POWER_MODEL_CALLBACKS;

	kbdev->gpu_dev_data.devfreq_cooling = of_devfreq_cooling_register_power(
		kbdev->dev->of_node,
		kbdev->gpu_dev_data.devfreq,
		callbacks);
	if (IS_ERR_OR_NULL(kbdev->gpu_dev_data.devfreq_cooling)) {
		err = PTR_ERR(kbdev->gpu_dev_data.devfreq_cooling);
		dev_err(kbdev->dev,
			"Failed to register cooling device (%d)\n",
			err);
	}

	dev_node = of_find_node_by_name(NULL, "capacitances");
	if (dev_node != NULL) {
		for (i = 0; i < 5; i++) {
			ret = of_property_read_string_index(dev_node,
				"ithermal,gpu_temp_scale_capacitance", i,
				&temp_scale_cap[i]);
			if (ret) {
				pr_err("%s temp_scale_cap %d read err\n",
					__func__, i);
				continue;
			}

			// string to 10-based int
			kbdev->gpu_dev_data.devfreq->paras[i] = 0;
			ret = kstrtoint(temp_scale_cap[i], 10,
				&kbdev->gpu_dev_data.devfreq->paras[i]);
			if (ret)
				continue;
		}
	}
}
#else
static inline void kbase_gpu_devfreq_cooling_init(struct kbase_device *kbdev)
{
	(void)kbdev;
}
#endif

/* Init platform related register map */
static int kbase_gpu_register_map(struct kbase_device *kbdev)
{
	int err = 0;

	kbdev->gpu_dev_data.crgreg = ioremap(SYS_REG_PERICRG_BASE_ADDR,
		SYS_REG_REMAP_SIZE);
	if (!kbdev->gpu_dev_data.crgreg) {
		dev_err(kbdev->dev, "Can't remap sys crg register window on platform\n");
		err = -EINVAL;
		goto out_crg_ioremap;
	}

	kbdev->gpu_dev_data.pmctrlreg = ioremap(SYS_REG_PMCTRL_BASE_ADDR,
			SYS_REG_REMAP_SIZE);
	if (!kbdev->gpu_dev_data.pmctrlreg) {
		dev_err(kbdev->dev, "Can't remap sys pmctrl register window on platform\n");
		err = -EINVAL;
		goto out_pmctrl_ioremap;
	}
#ifdef CONFIG_MALI_NORR_PHX
	if (kbdev->gpu_dev_data.gpu_chip_type == 2)
		kbdev->gpu_dev_data.pctrlreg = ioremap(SYS_REG_PERICTRL_BASE_ADDR_CS2,
			SYS_REG_REMAP_SIZE);
	else
#endif
		kbdev->gpu_dev_data.pctrlreg = ioremap(SYS_REG_PERICTRL_BASE_ADDR,
			SYS_REG_REMAP_SIZE);

	if (!kbdev->gpu_dev_data.pctrlreg) {
		dev_err(kbdev->dev, "Can't remap sys pctrl register window on platform\n");
		err = -EINVAL;
		goto out_pctrl_ioremap;
	}

#ifdef CONFIG_MALI_BORR
	kbdev->gpu_dev_data.sctrlreg = ioremap(SYS_REG_SYSCTRL_BASE_ADDR,
			SYS_REG_REMAP_SIZE);
	if (!kbdev->gpu_dev_data.sctrlreg) {
		dev_err(kbdev->dev, "Can't remap sctrl register window on platform \n");
		err = -EINVAL;
		goto out_sctrl_ioremap;
	}
#endif /*CONFIG_MALI_BORR*/

	return err;

#ifdef CONFIG_MALI_BORR
out_sctrl_ioremap:
	iounmap(kbdev->gpu_dev_data.pctrlreg);
#endif /*CONFIG_MALI_BORR*/

out_pctrl_ioremap:
	iounmap(kbdev->gpu_dev_data.pmctrlreg);

out_pmctrl_ioremap:
	iounmap(kbdev->gpu_dev_data.crgreg);

out_crg_ioremap:
	return err;
}

static void kbase_gpu_register_unmap(struct kbase_device *kbdev)
{
	if (kbdev->gpu_dev_data.crgreg != NULL)
		iounmap(kbdev->gpu_dev_data.crgreg);

	if (kbdev->gpu_dev_data.pmctrlreg != NULL)
		iounmap(kbdev->gpu_dev_data.pmctrlreg);

	if (kbdev->gpu_dev_data.pctrlreg != NULL)
		iounmap(kbdev->gpu_dev_data.pctrlreg);

#ifdef CONFIG_MALI_BORR
	if (kbdev->gpu_dev_data.sctrlreg != NULL)
		iounmap(kbdev->gpu_dev_data.sctrlreg);
#endif /*CONFIG_MALI_BORR*/
}

static int kbase_gpu_verify_fpga_exist(struct kbase_device *kbdev)
{
	int ret = 0;
#ifdef CONFIG_MALI_BORR
	bool logic_ver = false;
	unsigned int sctrl_value = 0;

	sctrl_value = readl(kbdev->gpu_dev_data.sctrlreg + SYSCTRL_SOC_ID0_OFFSET);
	dev_info(kbdev->dev, "mali gpu sctrl_value = 0x%x\n", sctrl_value);

	/* platform is borr, if logic is B010, do not load GPU kernel */
	logic_ver = (sctrl_value == MASK_BALTIMORE_FPGA_B010);
	if (logic_ver) {
		dev_err(kbdev->dev, "logic is B010, do not load GPU kernel\n");
		return -ENODEV;
	}
	/* platform is borr, if logic is B02x, do load GPU kernel */
	logic_ver = (sctrl_value == MASK_BALTIMORE_FPGA_B020) ||
		(sctrl_value == MASK_BALTIMORE_FPGA_B021);
	if (logic_ver) {
		dev_err(kbdev->dev, "logic is B020 or B021, load GPU kernel\n");
		return ret;
	}
#endif /* CONFIG_MALI_BORR */

	if (kbdev->gpu_dev_data.gpu_fpga_exist) {
		unsigned int pctrl_value;
		pctrl_value = readl(kbdev->gpu_dev_data.pctrlreg +
			PERI_STAT_FPGA_GPU_EXIST) & PERI_STAT_FPGA_GPU_EXIST_MASK;
		if (pctrl_value == 0) {
			dev_err(kbdev->dev, "No FPGA FOR GPU\n");
			return -ENODEV;
		}
	}
	return ret;
}

static int kbase_gpu_init_device_tree(struct kbase_device * const kbdev)
{
	struct device_node *np = NULL;
	int ret;

	KBASE_DEBUG_ASSERT(kbdev != NULL);

	/* init soc special flag */
	kbdev->gpu_dev_data.gpu_fpga_exist = 0;
	kbdev->gpu_dev_data.gpu_chip_type = 0;

#ifdef CONFIG_GPU_SHADER_PRESENT_CFG
	kbdev->gpu_dev_data.shader_present_lo_cfg = 0;
#endif

#ifdef CONFIG_OF
	/* read outstanding value from dts*/
	np = of_find_compatible_node(NULL, NULL, "arm,mali-midgard");
	if (np) {
		ret = of_property_read_u32(np, "fpga-gpu-exist",
			&kbdev->gpu_dev_data.gpu_fpga_exist);
		if (ret)
			dev_warn(kbdev->dev,
			"No fpga gpu exist setting, assume not exist\n");

		ret = of_property_read_u32(np, "gpu-chip-type",
			&kbdev->gpu_dev_data.gpu_chip_type);
		if (ret)
			dev_warn(kbdev->dev,
			"No gpu chip type setting, default means cs\n");

#ifdef CONFIG_GPU_SHADER_PRESENT_CFG
		ret = of_property_read_u32(np, "shader-present-lo-cfg",
			&kbdev->gpu_dev_data.shader_present_lo_cfg);
		if (ret)
			dev_warn(kbdev->dev, "Failed to get shader present configuration!\n");
#endif

	} else {
		dev_err(kbdev->dev,
			"not find device node arm,mali-midgard!\n");
	}
#endif

	return 0;
}

#ifdef CONFIG_HUAWEI_DSM
static struct dsm_dev dsm_gpu = {
	.name = "dsm_gpu",
	.device_name = "gpu",
	.ic_name = NULL,
	.module_name = NULL,
	.fops = NULL,
	.buff_size = 1024,
};
#endif

static int kbase_platform_backend_init(struct kbase_device *kbdev)
{
	int err;

	// init gpu_outstanding, fpga_exist, chip_type and others from device tree
	err = kbase_gpu_init_device_tree(kbdev);
	if (err != 0) {
		dev_err(kbdev->dev, "Init special devce tree setting failed\n");
		return err;
	}

	// register map for hisilicon, especially for chip_type related register
	err = kbase_gpu_register_map(kbdev);
	if (err != 0) {
		dev_err(kbdev->dev, "Can't remap gpu register\n");
		return err;
	}

	// verify if FPGA, need use info of related register
	err = kbase_gpu_verify_fpga_exist(kbdev);
	if (err != 0) {
		dev_err(kbdev->dev, "No gpu hardware implementation on fpga\n");
		return -ENODEV;
	}

#ifdef CONFIG_HUAWEI_DSM
	kbdev->gpu_dev_data.gpu_dsm_client = dsm_register_client(&dsm_gpu);
#ifdef CONFIG_CMDLINE_PARSE
	kbdev->gpu_dev_data.factory_mode = runmode_is_factory();
#endif
#endif

	/* init kbdev->gpu_dev_data.callbacks */
	kbdev->gpu_dev_data.callbacks = (struct kbase_gpu_callbacks *)gpu_get_callbacks();
	return err;
}

static void kbase_platform_backend_term(struct kbase_device *kbdev)
{

	kbase_gpu_register_unmap(kbdev);
#if defined(CONFIG_MALI_MIDGARD_DVFS) && defined(CONFIG_DEVFREQ_THERMAL)
	if (kbdev->gpu_dev_data.ipa_ctx)
		kbase_dynipa_term(kbdev->gpu_dev_data.ipa_ctx);
#endif
}

#ifdef CONFIG_PM_DEVFREQ
int kbase_gpu_devfreq_initial_freq(const struct kbase_device *kbdev)
{
#ifdef CONFIG_HW_VOTE_GPU_FREQ
	u32 freq = 0;
	int ret = 0;
	unsigned long freq_hz;
	struct dev_pm_opp *opp = NULL;
	struct device *dev = kbdev->dev;

	gpu_hvdev = hvdev_register(dev, "gpu-freq", "vote-src-1");
	if (gpu_hvdev == NULL) {
		pr_err("[%s] register hvdev fail!\n", __func__);
	} else {
		ret = hv_get_last(gpu_hvdev, &freq);
		if (ret != 0) {
			pr_err("[%s] get init frequency fail%d!\n", __func__, ret);
			freq = 0;
		}
	}

	freq_hz = (unsigned long)freq * KHZ;

	gpu_devfreq_rcu_read_lock();
	opp = dev_pm_opp_find_freq_ceil(dev, &freq_hz);
	if (IS_ERR(opp)) {
		pr_err("[%s] find initial opp failed\n", __func__);
		/* try to find an available frequency */
		freq_hz = 0;
		opp = dev_pm_opp_find_freq_ceil(dev, &freq_hz);
		if (IS_ERR(opp)) {
			pr_err("[%s] no available frequency exist\n", __func__);
			return -ENFILE;
		}
	}
	gpu_devfreq_opp_put(opp);
	gpu_devfreq_rcu_read_unlock();

	pr_info("[%s] initial frequency %lu\n", __func__, freq_hz);
	/* update last freq in hv driver */
	if (gpu_hvdev != NULL) {
		ret = hv_set_freq(gpu_hvdev, freq_hz / KHZ);
		if (ret != 0)
			pr_err("%s set initial frequency failed%d\n", __func__, ret);
	}

	mali_kbase_devfreq_profile.initial_freq = freq_hz;
#else
	mali_kbase_devfreq_profile.initial_freq =
		clk_get_rate(kbdev->gpu_dev_data.clk);
#endif
	return 0;
}

void gpu_devfreq_init(struct kbase_device *kbdev)
{
	struct device *dev = kbdev->dev;
	struct devfreq *df = NULL;
	int opp_count;
	int ret;

	opp_count = dev_pm_opp_get_opp_count(dev);
	if (opp_count <= 0)
		return;

	if (fhss_init(dev))
		dev_err(dev, "[gpufreq] Failed to init fhss\n");

	/* dev_pm_opp_of_add_table(dev) has been called by ddk */
	ret = kbase_gpu_devfreq_initial_freq(kbdev);
	if (ret != 0)
		return;

	dev_set_name(dev, "gpufreq");
	df = devfreq_add_device(dev,
				&mali_kbase_devfreq_profile,
				GPU_DEFAULT_GOVERNOR,
				NULL);

	if (IS_ERR_OR_NULL(df)) {
		kbdev->gpu_dev_data.devfreq = NULL;
		return;
	}
	kbdev->gpu_dev_data.devfreq = df;

	kbase_gpu_devfreq_cooling_init(kbdev);

#ifdef CONFIG_DRG
	drg_devfreq_register(kbdev->gpu_dev_data.devfreq);
#endif
}

void gpu_devfreq_resume(const struct devfreq *df)
{
#ifdef CONFIG_HW_VOTE_GPU_FREQ
	int ret;
	unsigned long freq;

	if (IS_ERR_OR_NULL(df))
		return;

	freq = df->previous_freq;

	/* update last freq in hv driver */
	if (gpu_hvdev != NULL) {
		ret = hv_set_freq(gpu_hvdev, freq / KHZ);
		if (ret != 0)
			pr_err("%s recover frequency failed%d\n",
			       __func__, ret);
	}
#endif
}
#else
static inline void gpu_devfreq_init(struct kbase_device *kbdev)
{
	(void)kbdev;
}

static inline void gpu_devfreq_resume(const struct devfreq *df)
{
	(void)df;
}
#endif/*CONFIG_PM_DEVFREQ*/

static int kbase_platform_init(struct kbase_device *kbdev)
{
	struct device *dev = NULL;

	KBASE_DEBUG_ASSERT(kbdev != NULL);
	dev = kbdev->dev;
	dev->platform_data = kbdev;

	/* Init the hisilicon platform related data first. */
	if (kbase_platform_backend_init(kbdev)) {
		dev_err(kbdev->dev, "platform backend init failed.\n");
		return -EINVAL;
	}

	kbdev->gpu_dev_data.clk = devm_clk_get(dev, NULL);
	if (IS_ERR(kbdev->gpu_dev_data.clk)) {
		dev_err(kbdev->dev, "Failed to get clk\n");
		return -EINVAL;
	}

	kbdev->gpu_dev_data.regulator = devm_regulator_get(dev, "gpu");
	if (IS_ERR(kbdev->gpu_dev_data.regulator)) {
		dev_err(kbdev->dev, "Failed to get regulator\n");
		return -EINVAL;
	}
	atomic_set(&kbdev->gpu_dev_data.runtime_pm_delay_ms, RUNTIME_PM_DELAY_SHORT);
	kbdev->gpu_dev_data.callbacks = (struct kbase_gpu_callbacks *)gpu_get_callbacks();

	atomic_set(&kbdev->gpu_dev_data.regulator_refcount, 0);

	gpu_devfreq_init(kbdev);

	kbase_dev = kbdev;
	/* dev name maybe modified by gpu_devfreq_init */
	dev_set_name(dev, "gpu");
	return 0;
}

static void kbase_platform_term(struct kbase_device *kbdev)
{
	KBASE_DEBUG_ASSERT(kbdev != NULL);
#ifdef CONFIG_PM_DEVFREQ
#ifdef CONFIG_DRG
	drg_devfreq_unregister(kbdev->gpu_dev_data.devfreq);
#endif

	devfreq_remove_device(kbdev->gpu_dev_data.devfreq);
#endif
	/* term the hisilicon platform related data at last. */
	kbase_platform_backend_term(kbdev);
}

struct kbase_platform_funcs_conf platform_funcs = {
	.platform_init_func = &kbase_platform_init,
	.platform_term_func = &kbase_platform_term,
};

static int pm_callback_power_on(struct kbase_device *kbdev)
{
#ifdef CONFIG_MALI_MIDGARD_RT_PM
	int result;
	struct device *dev = kbdev->dev;

	// disable g3d memory dslp before shader core poweron
	if (kbase_has_hi_feature(kbdev, KBASE_FEATURE_AUTO_MEM_SHUTDOWN)) {
		u32 value = readl(kbdev->gpu_dev_data.pctrlreg + PERICTRL_92_OFFSET);
		value &= G3D_MEM_DSLP_DISABLE;
		writel(value, kbdev->gpu_dev_data.pctrlreg + PERICTRL_92_OFFSET);
	}

	if (unlikely(dev->power.disable_depth > 0)) {
		kbase_platform_on(kbdev);
	} else {
		result = pm_runtime_resume(dev);
		if (result < 0 && result == -EAGAIN)
			kbase_platform_on(kbdev);
		else if (result < 0)
			pr_err("[mali]pm_runtime_resume failed with result %d\n",
				result);
	}
#else
	kbase_platform_on(kbdev);
#endif
	return 1;
}

static void pm_callback_power_off(struct kbase_device *kbdev)
{
#ifdef CONFIG_MALI_MIDGARD_RT_PM
	struct device *dev = kbdev->dev;
	int ret;
	int retry = 0;
	unsigned int delay_ms =
		atomic_read(&kbdev->gpu_dev_data.runtime_pm_delay_ms);

	// enable g3d memory dslp after shader core poweroff
	if (kbase_has_hi_feature(kbdev, KBASE_FEATURE_AUTO_MEM_SHUTDOWN)) {
		u32 value = readl(kbdev->gpu_dev_data.pctrlreg + PERICTRL_92_OFFSET);
		value |= G3D_MEM_DSLP_ENABLE;
		writel(value, kbdev->gpu_dev_data.pctrlreg + PERICTRL_92_OFFSET);
	}

#if HARD_RESET_AT_POWER_OFF
	/* Cause a GPU hard reset to test whether we have actually idled the GPU
	 * and that we properly reconfigure the GPU on power up.
	 * Usually this would be dangerous, but if the GPU is working correctly
	 * it should be completely safe as the GPU should not be active at this
	 * point. However this is disabled normally because it will most likely
	 * interfere with bus logging etc.
	 */
	KBASE_TRACE_ADD(kbdev, CORE_GPU_HARD_RESET, NULL, NULL, 0u, 0);
	kbase_reg_write(kbdev, GPU_CONTROL_REG(GPU_COMMAND),
		GPU_COMMAND_HARD_RESET);
#endif

	if (unlikely(dev->power.disable_depth > 0)) {
		kbase_platform_off(kbdev);
		return;
	}
	do {
		if (kbase_has_hi_feature(kbdev, KBASE_FEATURE_POWER_OFF_DIRECTLY))
			ret = pm_runtime_suspend(dev);
		else
			ret = pm_schedule_suspend(dev, delay_ms);
		if (ret != -EAGAIN) {
			if (unlikely(ret < 0)) {
				pr_err("[mali] pm_schedule_suspend fail %d\n", ret);
				WARN_ON(1);
			}
			/* correct status */
			break;
		}
		/* -EAGAIN, repeated attempts for 1s totally */
		msleep(50); /* sleep 50 ms */
	} while (++retry < 20); /* loop 20 */
#else
	kbase_platform_off(kbdev);
#endif
}

static int pm_callback_runtime_init(struct kbase_device *kbdev)
{
	KBASE_DEBUG_ASSERT(kbdev != NULL);
	pm_suspend_ignore_children(kbdev->dev, true);
	pm_runtime_enable(kbdev->dev);
	return 0;
}

static void pm_callback_runtime_term(struct kbase_device *kbdev)
{
	KBASE_DEBUG_ASSERT(kbdev != NULL);
	pm_runtime_disable(kbdev->dev);
}

static void pm_callback_runtime_off(struct kbase_device *kbdev)
{
#ifdef CONFIG_PM_DEVFREQ
	devfreq_suspend_device(kbdev->gpu_dev_data.devfreq);
#elif defined(CONFIG_MALI_MIDGARD_DVFS)
	kbase_platform_dvfs_enable(kbdev, false, 0);
#endif

	kbase_platform_off(kbdev);
}

static int pm_callback_runtime_on(struct kbase_device *kbdev)
{
	kbase_platform_on(kbdev);

#ifdef CONFIG_PM_DEVFREQ
	devfreq_resume_device(kbdev->gpu_dev_data.devfreq);
#elif defined(CONFIG_MALI_MIDGARD_DVFS)
	if (kbase_platform_dvfs_enable(kbdev, true, 0) != MALI_TRUE)
		return -EPERM;
#endif

	return 0;
}

static inline void pm_callback_suspend(struct kbase_device *kbdev)
{
#ifdef CONFIG_MALI_MIDGARD_RT_PM
	pm_callback_runtime_off(kbdev);
#else
	pm_callback_power_off(kbdev);
#endif
}

static inline void pm_callback_resume(struct kbase_device *kbdev)
{
#ifdef CONFIG_MALI_MIDGARD_RT_PM
	if (!pm_runtime_status_suspended(kbdev->dev))
		pm_callback_runtime_on(kbdev);
	else
		pm_callback_power_on(kbdev);
#else
	pm_callback_power_on(kbdev);
#endif
#ifdef CONFIG_PM_DEVFREQ
	gpu_devfreq_resume(kbdev->gpu_dev_data.devfreq);
#endif
}

static inline int pm_callback_runtime_idle(struct kbase_device *kbdev)
{
	return 1;
}

struct kbase_pm_callback_conf pm_callbacks = {
	.power_on_callback = pm_callback_power_on,
	.power_off_callback = pm_callback_power_off,
	.power_suspend_callback = pm_callback_suspend,
	.power_resume_callback = pm_callback_resume,
#ifdef CONFIG_MALI_MIDGARD_RT_PM
	.power_runtime_init_callback = pm_callback_runtime_init,
	.power_runtime_term_callback = pm_callback_runtime_term,
	.power_runtime_off_callback = pm_callback_runtime_off,
	.power_runtime_on_callback = pm_callback_runtime_on,
	.power_runtime_idle_callback = pm_callback_runtime_idle
#else
	.power_runtime_init_callback = NULL,
	.power_runtime_term_callback = NULL,
	.power_runtime_off_callback = NULL,
	.power_runtime_on_callback = NULL,
	.power_runtime_idle_callback = NULL
#endif
};

static struct kbase_platform_config hi_platform_config = {
#ifndef CONFIG_OF
	.io_resources = &io_resources
#endif
};

struct kbase_platform_config *kbase_get_platform_config(void)
{
	return &hi_platform_config;
}

int kbase_platform_early_init(void)
{
	/* Nothing needed at this stage */
	return 0;
}
