
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.871958                       # Number of seconds simulated
sim_ticks                                2871958031000                       # Number of ticks simulated
final_tick                               2871958031000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1437717                       # Simulator instruction rate (inst/s)
host_op_rate                                  1819324                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4953290583                       # Simulator tick rate (ticks/s)
host_mem_usage                                 896688                       # Number of bytes of host memory used
host_seconds                                   579.81                       # Real time elapsed on the host
sim_insts                                   833599829                       # Number of instructions simulated
sim_ops                                    1054858749                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu2.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu3.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           164                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu2.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu3.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          164                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu2.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu3.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             41                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst            7                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst           17                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu2.inst           17                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu3.inst           17                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total               57                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst            7                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst           17                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu2.inst           17                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu3.inst           17                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total           57                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst            7                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst           17                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu2.inst           17                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu3.inst           17                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total              57                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bytes_read::realview.clcd    135782400                       # Number of bytes read from this memory
system.realview.vram.bytes_read::total      135782400                       # Number of bytes read from this memory
system.realview.vram.bytes_written::cpu0.data      1182720                       # Number of bytes written to this memory
system.realview.vram.bytes_written::cpu1.data       614912                       # Number of bytes written to this memory
system.realview.vram.bytes_written::cpu3.data       615680                       # Number of bytes written to this memory
system.realview.vram.bytes_written::total      2413312                       # Number of bytes written to this memory
system.realview.vram.num_reads::realview.clcd     16972800                       # Number of read requests responded to by this memory
system.realview.vram.num_reads::total        16972800                       # Number of read requests responded to by this memory
system.realview.vram.num_writes::cpu0.data       295680                       # Number of write requests responded to by this memory
system.realview.vram.num_writes::cpu1.data       153728                       # Number of write requests responded to by this memory
system.realview.vram.num_writes::cpu3.data       153920                       # Number of write requests responded to by this memory
system.realview.vram.num_writes::total         603328                       # Number of write requests responded to by this memory
system.realview.vram.bw_read::realview.clcd     47278685                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_read::total          47278685                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::cpu0.data       411817                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::cpu1.data       214109                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::cpu3.data       214376                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::total           840302                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_total::realview.clcd     47278685                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::cpu0.data       411817                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::cpu1.data       214109                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::cpu3.data       214376                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::total         48118987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::realview.ide       381456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.dtb.walker      1197208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker       372556                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst     1054542640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      267693201                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker       475580                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker       191172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst     1032028308                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data      196969905                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker       732200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker       349140                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst      761778052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data      189183777                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker       628480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker       274608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst      659442708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data      167639073                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4333880064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst   1054542640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst   1032028308                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst    761778052                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst    659442708                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    3507791708                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::realview.ide     11041792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data    224441584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data     99869789                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data    145805353                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data    128715992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       609874510                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::realview.ide         8146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker       299302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker        93139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst       263635660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data        59407503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker       118895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker        47793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst       258007077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data        57138663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker       183050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker        87285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst       190444513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data        44742426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker       157120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker        68652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst       164860677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data        39050466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1078350367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide       172528                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data       57062477                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data       25360978                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data       37195132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data       32769046                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total          152560161                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::realview.ide         132821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.dtb.walker       416861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker       129722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst         367185951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          93209301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker       165594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        66565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         359346584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          68583838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker       254948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker       121569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         265246930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          65872751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker       218833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker        95617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         229614326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          58371004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1509033216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    367185951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    359346584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    265246930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    229614326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1221393791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide       3844691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data         78149326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data         34774112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data         50768622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data         44818201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            212354952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide       3977512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker       416861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker       129722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        367185951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        171358627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker       165594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        66565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        359346584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        103357950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker       254948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker       121569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        265246930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        116641374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker       218833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker        95617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        229614326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        103189205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1721388168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2776050046250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     95900740000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        187581847440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        187581847440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         62127081315                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         62127081315                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1668673023750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1668673023750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1918381952505                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1918381952505                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971739                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971739                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq          1073734143                       # Transaction distribution
system.membus.trans_dist::ReadResp         1076884877                       # Transaction distribution
system.membus.trans_dist::WriteReq          150062135                       # Transaction distribution
system.membus.trans_dist::WriteResp         150062135                       # Transaction distribution
system.membus.trans_dist::SoftPFReq           1551886                       # Transaction distribution
system.membus.trans_dist::SoftPFResp          1551886                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq       3150734                       # Transaction distribution
system.membus.trans_dist::StoreCondReq        3146989                       # Transaction distribution
system.membus.trans_dist::StoreCondResp       3146989                       # Transaction distribution
system.membus.pkt_count_system.iobridge.master::system.mem_ctrls.port       361348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iobridge.master::total       361348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::system.realview.nvmem.port           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::system.mem_ctrls.port    527271320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::total    527271330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.bridge.slave       726922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.realview.gic.pio        19608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.mem_ctrls.port    232940022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::total    233686552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.itb.walker.dma::system.mem_ctrls.port       186278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.itb.walker.dma::total       186278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dtb.walker.dma::system.mem_ctrls.port       598604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dtb.walker.dma::total       598604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::system.realview.nvmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::system.mem_ctrls.port    516014154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::total    516014178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.bridge.slave       331606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.realview.gic.pio        10822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.mem_ctrls.port    164999368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::total    165341796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.itb.walker.dma::system.mem_ctrls.port        95586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.itb.walker.dma::total        95586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dtb.walker.dma::system.mem_ctrls.port       237790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dtb.walker.dma::total       237790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::system.realview.nvmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::system.mem_ctrls.port    380889026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::total    380889050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.bridge.slave        30828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.realview.gic.pio        12364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.mem_ctrls.port    163875210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::total    163918402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.itb.walker.dma::system.mem_ctrls.port       174570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.itb.walker.dma::total       174570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dtb.walker.dma::system.mem_ctrls.port       366100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dtb.walker.dma::total       366100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::system.realview.nvmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::system.mem_ctrls.port    329721354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::total    329721378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.bridge.slave       329576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.realview.gic.pio         8578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.mem_ctrls.port    143639114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::total    143977268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.itb.walker.dma::system.mem_ctrls.port       137304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.itb.walker.dma::total       137304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dtb.walker.dma::system.mem_ctrls.port       314240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dtb.walker.dma::total       314240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2463291774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::system.mem_ctrls.port     11423248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::total     11423248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::system.realview.nvmem.port           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::system.mem_ctrls.port   1054542640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::total   1054542660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.bridge.slave      1378534                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.realview.gic.pio        39216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.mem_ctrls.port    492134909                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::total    493552659                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.itb.walker.dma::system.mem_ctrls.port       372556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.itb.walker.dma::total       372556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dtb.walker.dma::system.mem_ctrls.port      1197208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dtb.walker.dma::total      1197208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::system.realview.nvmem.port           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::system.mem_ctrls.port   1032028308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::total   1032028356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.bridge.slave       649216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.realview.gic.pio        21644                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.mem_ctrls.port    296839866                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::total    297510726                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.itb.walker.dma::system.mem_ctrls.port       191172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.itb.walker.dma::total       191172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dtb.walker.dma::system.mem_ctrls.port       475580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dtb.walker.dma::total       475580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::system.realview.nvmem.port           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::system.mem_ctrls.port    761778052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::total    761778100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.bridge.slave        43197                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.realview.gic.pio        24728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.mem_ctrls.port    334989318                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::total    335057243                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.itb.walker.dma::system.mem_ctrls.port       349140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.itb.walker.dma::total       349140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dtb.walker.dma::system.mem_ctrls.port       732200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dtb.walker.dma::total       732200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::system.realview.nvmem.port           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::system.mem_ctrls.port    659442708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::total    659442756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.bridge.slave       650051                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.realview.gic.pio        17156                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.mem_ctrls.port    296355245                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::total    297022452                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.itb.walker.dma::system.mem_ctrls.port       274608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.itb.walker.dma::total       274608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dtb.walker.dma::system.mem_ctrls.port       628480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dtb.walker.dma::total       628480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4946579144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples        1230896280                       # Request fanout histogram
system.membus.snoop_fanout::mean            19.712586                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.452556                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19              353776668     28.74%     28.74% # Request fanout histogram
system.membus.snoop_fanout::20              877119612     71.26%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              19                       # Request fanout histogram
system.membus.snoop_fanout::max_value              20                       # Request fanout histogram
system.membus.snoop_fanout::total          1230896280                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      7                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                      361472                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           313                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2471                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   11041792                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         3211                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq             17053232                       # Transaction distribution
system.iobus.trans_dist::ReadResp            17053232                       # Transaction distribution
system.iobus.trans_dist::WriteReq              809708                       # Transaction distribution
system.iobus.trans_dist::WriteResp             809708                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        47484                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio        38890                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio        27562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          732                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           26                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vram.port      1206656                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        54456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total      1418932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::system.realview.vram.port     33945600                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::total     33945600                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iobridge.slave       361348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       361348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                35725880                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        57241                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio        77780                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio        55124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.clcd.pio           72                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.cf_ctrl.pio           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           52                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vram.port      2413312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        31449                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          289                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          277                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      2720998                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::system.realview.vram.port    135782400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::total    135782400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iobridge.slave     11423248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total     11423248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                149926646                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    59326674                       # DTB read hits
system.cpu0.dtb.read_misses                    134102                       # DTB read misses
system.cpu0.dtb.write_hits                   57363939                       # DTB write hits
system.cpu0.dtb.write_misses                    28367                       # DTB write misses
system.cpu0.dtb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid              27297                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                   1111                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                   14781                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  2930                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                     3331                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                59460776                       # DTB read accesses
system.cpu0.dtb.write_accesses               57392306                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        116690613                       # DTB hits
system.cpu0.dtb.misses                         162469                       # DTB misses
system.cpu0.dtb.accesses                    116853082                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   263587266                       # ITB inst hits
system.cpu0.itb.inst_misses                     46893                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid              27297                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                   1111                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                    9295                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               263634159                       # ITB inst accesses
system.cpu0.itb.hits                        263587266                       # DTB hits
system.cpu0.itb.misses                          46893                       # DTB misses
system.cpu0.itb.accesses                    263634159                       # DTB accesses
system.cpu0.numCycles                      5744135236                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  253752421                       # Number of instructions committed
system.cpu0.committedOps                    323779326                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            287053392                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 32319                       # Number of float alu accesses
system.cpu0.num_func_calls                   14260659                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     34668357                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   287053392                       # number of integer instructions
system.cpu0.num_fp_insts                        32319                       # number of float instructions
system.cpu0.num_int_register_reads          500064290                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         187950240                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               22802                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               9693                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           959120092                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          126102280                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    121338021                       # number of memory refs
system.cpu0.num_load_insts                   60441630                       # Number of load instructions
system.cpu0.num_store_insts                  60896391                       # Number of store instructions
system.cpu0.num_idle_cycles              5410455095.107586                       # Number of idle cycles
system.cpu0.num_busy_cycles              333680140.892414                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.058091                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.941909                       # Percentage of idle cycles
system.cpu0.Branches                         52896425                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               102417      0.03%      0.03% # Class of executed instruction
system.cpu0.op_class::IntAlu                202371419     62.42%     62.45% # Class of executed instruction
system.cpu0.op_class::IntMult                  382491      0.12%     62.57% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                 20      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                 37      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  8      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc              5741      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                16      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     62.57% # Class of executed instruction
system.cpu0.op_class::MemRead                60441630     18.64%     81.22% # Class of executed instruction
system.cpu0.op_class::MemWrite               60896391     18.78%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 324200170                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                  219173                       # number of quiesce instructions executed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    57103375                       # DTB read hits
system.cpu1.dtb.read_misses                     54208                       # DTB read misses
system.cpu1.dtb.write_hits                   25514583                       # DTB write hits
system.cpu1.dtb.write_misses                     9635                       # DTB write misses
system.cpu1.dtb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid              27297                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                   1111                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                   13785                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  2629                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                     2096                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                57157583                       # DTB read accesses
system.cpu1.dtb.write_accesses               25524218                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         82617958                       # DTB hits
system.cpu1.dtb.misses                          63843                       # DTB misses
system.cpu1.dtb.accesses                     82681801                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   257991226                       # ITB inst hits
system.cpu1.itb.inst_misses                     24074                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid              27297                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                   1111                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                    9425                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               258015300                       # ITB inst accesses
system.cpu1.itb.hits                        257991226                       # DTB hits
system.cpu1.itb.misses                          24074                       # DTB misses
system.cpu1.itb.accesses                    258015300                       # DTB accesses
system.cpu1.numCycles                      5744070996                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  242480921                       # Number of instructions committed
system.cpu1.committedOps                    303389697                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            263992962                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 64492                       # Number of float alu accesses
system.cpu1.num_func_calls                   16631461                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     42427256                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   263992962                       # number of integer instructions
system.cpu1.num_fp_insts                        64492                       # number of float instructions
system.cpu1.num_int_register_reads          399596471                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         183629523                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               48989                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes              15924                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           884774506                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          160439290                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     83992488                       # number of memory refs
system.cpu1.num_load_insts                   57721706                       # Number of load instructions
system.cpu1.num_store_insts                  26270782                       # Number of store instructions
system.cpu1.num_idle_cycles              5425139949.102900                       # Number of idle cycles
system.cpu1.num_busy_cycles              318931046.897100                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.055524                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.944476                       # Percentage of idle cycles
system.cpu1.Branches                         66846261                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               105675      0.03%      0.03% # Class of executed instruction
system.cpu1.op_class::IntAlu                218965691     72.10%     72.13% # Class of executed instruction
system.cpu1.op_class::IntMult                  637098      0.21%     72.34% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  6      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                 61      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  6      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  2      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc              6445      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 1      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     72.34% # Class of executed instruction
system.cpu1.op_class::MemRead                57721706     19.01%     91.35% # Class of executed instruction
system.cpu1.op_class::MemWrite               26270782      8.65%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 303707473                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                  154933                       # number of quiesce instructions executed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    44679777                       # DTB read hits
system.cpu2.dtb.read_misses                     84469                       # DTB read misses
system.cpu2.dtb.write_hits                   37192870                       # DTB write hits
system.cpu2.dtb.write_misses                    13589                       # DTB write misses
system.cpu2.dtb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid              27297                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                   1111                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                   16080                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                  3784                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                     2771                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                44764246                       # DTB read accesses
system.cpu2.dtb.write_accesses               37206459                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         81872647                       # DTB hits
system.cpu2.dtb.misses                          98058                       # DTB misses
system.cpu2.dtb.accesses                     81970705                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   190408487                       # ITB inst hits
system.cpu2.itb.inst_misses                     43854                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid              27297                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                   1111                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                   10058                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               190452341                       # ITB inst accesses
system.cpu2.itb.hits                        190408487                       # DTB hits
system.cpu2.itb.misses                          43854                       # DTB misses
system.cpu2.itb.accesses                    190452341                       # DTB accesses
system.cpu2.numCycles                      5743944018                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  179945267                       # Number of instructions committed
system.cpu2.committedOps                    228383494                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            199693166                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 47799                       # Number of float alu accesses
system.cpu2.num_func_calls                    9265243                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     26824374                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   199693166                       # number of integer instructions
system.cpu2.num_fp_insts                        47799                       # number of float instructions
system.cpu2.num_int_register_reads          343389214                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         133943536                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               37972                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               9830                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           672915693                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           96212467                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     83926029                       # number of memory refs
system.cpu2.num_load_insts                   45436569                       # Number of load instructions
system.cpu2.num_store_insts                  38489460                       # Number of store instructions
system.cpu2.num_idle_cycles              5505053944.858762                       # Number of idle cycles
system.cpu2.num_busy_cycles              238890073.141238                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.041590                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.958410                       # Percentage of idle cycles
system.cpu2.Branches                         38802197                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               123070      0.05%      0.05% # Class of executed instruction
system.cpu2.op_class::IntAlu                144327060     63.09%     63.14% # Class of executed instruction
system.cpu2.op_class::IntMult                  379217      0.17%     63.31% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  1      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                 13      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  8      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  1      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc              7666      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     63.31% # Class of executed instruction
system.cpu2.op_class::MemRead                45436569     19.86%     83.17% # Class of executed instruction
system.cpu2.op_class::MemWrite               38489460     16.83%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 228763067                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                  199821                       # number of quiesce instructions executed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    38997166                       # DTB read hits
system.cpu3.dtb.read_misses                     71528                       # DTB read misses
system.cpu3.dtb.write_hits                   32918645                       # DTB write hits
system.cpu3.dtb.write_misses                    13005                       # DTB write misses
system.cpu3.dtb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid              27297                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                   1111                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                   16196                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  3784                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                     2756                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                39068694                       # DTB read accesses
system.cpu3.dtb.write_accesses               32931650                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         71915811                       # DTB hits
system.cpu3.dtb.misses                          84533                       # DTB misses
system.cpu3.dtb.accesses                     72000344                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   164834022                       # ITB inst hits
system.cpu3.itb.inst_misses                     34476                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid              27297                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                   1111                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                   10017                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               164868498                       # ITB inst accesses
system.cpu3.itb.hits                        164834022                       # DTB hits
system.cpu3.itb.misses                          34476                       # DTB misses
system.cpu3.itb.accesses                    164868498                       # DTB accesses
system.cpu3.numCycles                      5743945577                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  157421220                       # Number of instructions committed
system.cpu3.committedOps                    199306232                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            173825784                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 45883                       # Number of float alu accesses
system.cpu3.num_func_calls                    7734493                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     23342747                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   173825784                       # number of integer instructions
system.cpu3.num_fp_insts                        45883                       # number of float instructions
system.cpu3.num_int_register_reads          301886995                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         116141211                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads               34090                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes              11820                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           589313261                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           82593023                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     73778101                       # number of memory refs
system.cpu3.num_load_insts                   39722722                       # Number of load instructions
system.cpu3.num_store_insts                  34055379                       # Number of store instructions
system.cpu3.num_idle_cycles              5537192327.548015                       # Number of idle cycles
system.cpu3.num_busy_cycles              206753249.451985                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.035995                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.964005                       # Percentage of idle cycles
system.cpu3.Branches                         33291982                       # Number of branches fetched
system.cpu3.op_class::No_OpClass               115947      0.06%      0.06% # Class of executed instruction
system.cpu3.op_class::IntAlu                125445122     62.82%     62.88% # Class of executed instruction
system.cpu3.op_class::IntMult                  333222      0.17%     63.05% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  5      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  4      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc              7723      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::MemRead                39722722     19.89%     82.95% # Class of executed instruction
system.cpu3.op_class::MemWrite               34055379     17.05%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 199680128                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                  206847                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.064442                       # Number of seconds simulated
sim_ticks                                 64442150000                       # Number of ticks simulated
final_tick                               2936400181000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5510898                       # Simulator instruction rate (inst/s)
host_op_rate                                  6580926                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              279373717                       # Simulator tick rate (ticks/s)
host_mem_usage                                 897888                       # Number of bytes of host memory used
host_seconds                                   230.67                       # Real time elapsed on the host
sim_insts                                  1271179359                       # Number of instructions simulated
sim_ops                                    1517998820                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.bytes_read::realview.clcd      3072000                       # Number of bytes read from this memory
system.realview.vram.bytes_read::total        3072000                       # Number of bytes read from this memory
system.realview.vram.num_reads::realview.clcd       384000                       # Number of read requests responded to by this memory
system.realview.vram.num_reads::total          384000                       # Number of read requests responded to by this memory
system.realview.vram.bw_read::realview.clcd     47670663                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_read::total          47670663                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_total::realview.clcd     47670663                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::total         47670663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::cpu0.dtb.walker        59948                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker        15372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst      457855192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       43760112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker       119092                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker        53152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst      433548532                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       43743424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker        29620                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker        11964                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst      440614168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       26503413                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker        33692                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker        13736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst      423327260                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data       27566701                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1897255378                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst    457855192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst    433548532                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst    440614168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst    423327260                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    1755345152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu0.data     24225143                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data     28385543                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data     15130907                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data     14849815                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        82591408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker        14987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker         3843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst       114463798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         9434518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker        29773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker        13288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst       108387133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data         9439020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker         7405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker         2991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst       110153542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data         5702384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker         8423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker         3434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst       105831815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data         5837281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           469333635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data        5991574                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data        6984258                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data        3744411                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data        3572919                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           20293162                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker       930261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker       238540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst        7104902490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         679060398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker      1848045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker       824802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst        6727716751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         678801437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker       459637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker       185655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst        6837359834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         411274500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker       522826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker       213152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst        6569105159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         427774384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total           29441217867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   7104902490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst   6727716751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst   6837359834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst   6569105159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total      27239084233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data        375920775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data        440481005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data        234798296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data        230436368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1281636444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker       930261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker       238540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       7104902490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data       1054981173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker      1848045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker       824802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst       6727716751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data       1119282442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker       459637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker       185655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst       6837359834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        646072796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker       522826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker       213152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst       6569105159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        658210752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          30722854312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    62294771250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2152020000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        191791198560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        191791198560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         63521217810                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         63521217810                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1706118171750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1706118171750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1961430588120                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1961430588120                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971739                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971739                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq           468837367                       # Transaction distribution
system.membus.trans_dist::ReadResp          469161835                       # Transaction distribution
system.membus.trans_dist::WriteReq           19969537                       # Transaction distribution
system.membus.trans_dist::WriteResp          19969537                       # Transaction distribution
system.membus.trans_dist::SoftPFReq            173249                       # Transaction distribution
system.membus.trans_dist::SoftPFResp           173249                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq        324468                       # Transaction distribution
system.membus.trans_dist::StoreCondReq         324185                       # Transaction distribution
system.membus.trans_dist::StoreCondResp        324185                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache_port::system.mem_ctrls.port    228927596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::total    228927596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.bridge.slave          820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.realview.gic.pio          278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.mem_ctrls.port     30852190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::total     30853288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.itb.walker.dma::system.mem_ctrls.port         7686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.itb.walker.dma::total         7686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dtb.walker.dma::system.mem_ctrls.port        29974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dtb.walker.dma::total        29974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::system.mem_ctrls.port    216774266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::total    216774266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.bridge.slave          886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.realview.gic.pio          436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.mem_ctrls.port     32846564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::total     32847886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.itb.walker.dma::system.mem_ctrls.port        26576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.itb.walker.dma::total        26576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dtb.walker.dma::system.mem_ctrls.port        59546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dtb.walker.dma::total        59546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::system.mem_ctrls.port    220307084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::total    220307084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.bridge.slave          540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.realview.gic.pio          410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.mem_ctrls.port     18893592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::total     18894542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.itb.walker.dma::system.mem_ctrls.port         5982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.itb.walker.dma::total         5982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dtb.walker.dma::system.mem_ctrls.port        14810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dtb.walker.dma::total        14810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::system.mem_ctrls.port    211663630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::total    211663630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.bridge.slave          328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.realview.gic.pio          294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.mem_ctrls.port     18820410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::total     18821032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.itb.walker.dma::system.mem_ctrls.port         6868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.itb.walker.dma::total         6868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dtb.walker.dma::system.mem_ctrls.port        16846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dtb.walker.dma::total        16846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              979257612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::system.mem_ctrls.port    457855192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::total    457855192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.bridge.slave         1154                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.realview.gic.pio          556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.mem_ctrls.port     67985267                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::total     67986977                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.itb.walker.dma::system.mem_ctrls.port        15372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.itb.walker.dma::total        15372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dtb.walker.dma::system.mem_ctrls.port        59948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dtb.walker.dma::total        59948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::system.mem_ctrls.port    433548532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::total    433548532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.bridge.slave         1772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.realview.gic.pio          872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.mem_ctrls.port     72128983                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::total     72131627                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.itb.walker.dma::system.mem_ctrls.port        53152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.itb.walker.dma::total        53152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dtb.walker.dma::system.mem_ctrls.port       119092                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dtb.walker.dma::total       119092                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::system.mem_ctrls.port    440614168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::total    440614168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.bridge.slave         1080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.realview.gic.pio          820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.mem_ctrls.port     41634324                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::total     41636224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.itb.walker.dma::system.mem_ctrls.port        11964                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.itb.walker.dma::total        11964                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dtb.walker.dma::system.mem_ctrls.port        29620                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dtb.walker.dma::total        29620                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::system.mem_ctrls.port    423327260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::total    423327260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.bridge.slave          656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.realview.gic.pio          588                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.mem_ctrls.port     42416536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::total     42417780                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.itb.walker.dma::system.mem_ctrls.port        13736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.itb.walker.dma::total        13736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dtb.walker.dma::system.mem_ctrls.port        33692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dtb.walker.dma::total        33692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1979854336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples         489626810                       # Request fanout histogram
system.membus.snoop_fanout::mean            19.896267                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.304914                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19               50790522     10.37%     10.37% # Request fanout histogram
system.membus.snoop_fanout::20              438836288     89.63%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              19                       # Request fanout histogram
system.membus.snoop_fanout::max_value              20                       # Request fanout histogram
system.membus.snoop_fanout::total           489626810                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq               385076                       # Transaction distribution
system.iobus.trans_dist::ReadResp              385076                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 211                       # Transaction distribution
system.iobus.trans_dist::WriteResp                211                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          486                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio         1364                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::system.realview.vram.port       768000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::total       768000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  770574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio         2728                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio         1448                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4662                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::system.realview.vram.port      3072000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::total      3072000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3076662                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     9428808                       # DTB read hits
system.cpu0.dtb.read_misses                      6617                       # DTB read misses
system.cpu0.dtb.write_hits                    5990917                       # DTB write hits
system.cpu0.dtb.write_misses                     1266                       # DTB write misses
system.cpu0.dtb.flush_tlb                           4                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid               8841                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                    184                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                    1486                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                   403                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                      178                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 9435425                       # DTB read accesses
system.cpu0.dtb.write_accesses                5992183                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         15419725                       # DTB hits
system.cpu0.dtb.misses                           7883                       # DTB misses
system.cpu0.dtb.accesses                     15427608                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   114462640                       # ITB inst hits
system.cpu0.itb.inst_misses                      1934                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           4                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid               8841                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                    184                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                     955                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               114464574                       # ITB inst accesses
system.cpu0.itb.hits                        114462640                       # DTB hits
system.cpu0.itb.misses                           1934                       # DTB misses
system.cpu0.itb.accesses                    114464574                       # DTB accesses
system.cpu0.numCycles                       128404981                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  114261433                       # Number of instructions committed
system.cpu0.committedOps                    121838074                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            109244082                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  3605                       # Number of float alu accesses
system.cpu0.num_func_calls                    7122596                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     13072845                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   109244082                       # number of integer instructions
system.cpu0.num_fp_insts                         3605                       # number of float instructions
system.cpu0.num_int_register_reads          158278087                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          72925447                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2177                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               1424                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           365350094                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           74578145                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     15981706                       # number of memory refs
system.cpu0.num_load_insts                    9820564                       # Number of load instructions
system.cpu0.num_store_insts                   6161142                       # Number of store instructions
system.cpu0.num_idle_cycles              6817677.583159                       # Number of idle cycles
system.cpu0.num_busy_cycles              121587303.416841                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.946905                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.053095                       # Percentage of idle cycles
system.cpu0.Branches                         19849052                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                12742      0.01%      0.01% # Class of executed instruction
system.cpu0.op_class::IntAlu                105033408     86.19%     86.20% # Class of executed instruction
system.cpu0.op_class::IntMult                  835809      0.69%     86.89% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc               370      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     86.89% # Class of executed instruction
system.cpu0.op_class::MemRead                 9820564      8.06%     94.94% # Class of executed instruction
system.cpu0.op_class::MemWrite                6161142      5.06%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 121864035                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                   10066                       # number of quiesce instructions executed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     9428534                       # DTB read hits
system.cpu1.dtb.read_misses                     13049                       # DTB read misses
system.cpu1.dtb.write_hits                    6982687                       # DTB write hits
system.cpu1.dtb.write_misses                     2853                       # DTB write misses
system.cpu1.dtb.flush_tlb                           4                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid               8841                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                    184                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                    4590                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                   858                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                      653                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 9441583                       # DTB read accesses
system.cpu1.dtb.write_accesses                6985540                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         16411221                       # DTB hits
system.cpu1.dtb.misses                          15902                       # DTB misses
system.cpu1.dtb.accesses                     16427123                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   108382932                       # ITB inst hits
system.cpu1.itb.inst_misses                      6696                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           4                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid               8841                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                    184                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                    3120                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               108389628                       # ITB inst accesses
system.cpu1.itb.hits                        108382932                       # DTB hits
system.cpu1.itb.misses                           6696                       # DTB misses
system.cpu1.itb.accesses                    108389628                       # DTB accesses
system.cpu1.numCycles                       128916184                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  107458909                       # Number of instructions committed
system.cpu1.committedOps                    116071246                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            103705518                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 18709                       # Number of float alu accesses
system.cpu1.num_func_calls                    6355090                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     12502826                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   103705518                       # number of integer instructions
system.cpu1.num_fp_insts                        18709                       # number of float instructions
system.cpu1.num_int_register_reads          153752255                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          68936583                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               13168                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               5536                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           347281253                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           70734357                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     16810977                       # number of memory refs
system.cpu1.num_load_insts                    9721348                       # Number of load instructions
system.cpu1.num_store_insts                   7089629                       # Number of store instructions
system.cpu1.num_idle_cycles              11885399.184172                       # Number of idle cycles
system.cpu1.num_busy_cycles              117030784.815828                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.907805                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.092195                       # Percentage of idle cycles
system.cpu1.Branches                         18612585                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                32572      0.03%      0.03% # Class of executed instruction
system.cpu1.op_class::IntAlu                 98552663     84.85%     84.88% # Class of executed instruction
system.cpu1.op_class::IntMult                  747505      0.64%     85.52% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     85.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc              1602      0.00%     85.53% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     85.53% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     85.53% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     85.53% # Class of executed instruction
system.cpu1.op_class::MemRead                 9721348      8.37%     93.90% # Class of executed instruction
system.cpu1.op_class::MemWrite                7089629      6.10%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 116145319                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                   31884                       # number of quiesce instructions executed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     5700295                       # DTB read hits
system.cpu2.dtb.read_misses                      2810                       # DTB read misses
system.cpu2.dtb.write_hits                    3743749                       # DTB write hits
system.cpu2.dtb.write_misses                     1113                       # DTB write misses
system.cpu2.dtb.flush_tlb                           4                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid               8841                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                    184                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                    1728                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                   387                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                      294                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 5703105                       # DTB read accesses
system.cpu2.dtb.write_accesses                3744862                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          9444044                       # DTB hits
system.cpu2.dtb.misses                           3923                       # DTB misses
system.cpu2.dtb.accesses                      9447967                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   110152539                       # ITB inst hits
system.cpu2.itb.inst_misses                      1500                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           4                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid               8841                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                    184                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                     979                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               110154039                       # ITB inst accesses
system.cpu2.itb.hits                        110152539                       # DTB hits
system.cpu2.itb.misses                           1500                       # DTB misses
system.cpu2.itb.accesses                    110154039                       # DTB accesses
system.cpu2.numCycles                       128865499                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  110115337                       # Number of instructions committed
system.cpu2.committedOps                    114983238                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            103483717                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  3511                       # Number of float alu accesses
system.cpu2.num_func_calls                    6932020                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     12224375                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   103483717                       # number of integer instructions
system.cpu2.num_fp_insts                         3511                       # number of float instructions
system.cpu2.num_int_register_reads          145501498                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          68596883                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                2249                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               1248                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           344981463                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           75248382                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      9707349                       # number of memory refs
system.cpu2.num_load_insts                    5942038                       # Number of load instructions
system.cpu2.num_store_insts                   3765311                       # Number of store instructions
system.cpu2.num_idle_cycles              13860423.105284                       # Number of idle cycles
system.cpu2.num_busy_cycles              115005075.894716                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.892443                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.107557                       # Percentage of idle cycles
system.cpu2.Branches                         18561139                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                13036      0.01%      0.01% # Class of executed instruction
system.cpu2.op_class::IntAlu                104391112     90.77%     90.78% # Class of executed instruction
system.cpu2.op_class::IntMult                  894054      0.78%     91.56% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc               420      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     91.56% # Class of executed instruction
system.cpu2.op_class::MemRead                 5942038      5.17%     96.73% # Class of executed instruction
system.cpu2.op_class::MemWrite                3765311      3.27%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 115005971                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    7215                       # number of quiesce instructions executed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     5834645                       # DTB read hits
system.cpu3.dtb.read_misses                      3441                       # DTB read misses
system.cpu3.dtb.write_hits                    3572232                       # DTB write hits
system.cpu3.dtb.write_misses                     1057                       # DTB write misses
system.cpu3.dtb.flush_tlb                           4                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid               8841                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                    184                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                    1480                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                   329                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                      193                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 5838086                       # DTB read accesses
system.cpu3.dtb.write_accesses                3573289                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          9406877                       # DTB hits
system.cpu3.dtb.misses                           4498                       # DTB misses
system.cpu3.dtb.accesses                      9411375                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   105830761                       # ITB inst hits
system.cpu3.itb.inst_misses                      1724                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           4                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid               8841                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                    184                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                     892                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               105832485                       # ITB inst accesses
system.cpu3.itb.hits                        105830761                       # DTB hits
system.cpu3.itb.misses                           1724                       # DTB misses
system.cpu3.itb.accesses                    105832485                       # DTB accesses
system.cpu3.numCycles                       129068992                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  105743851                       # Number of instructions committed
system.cpu3.committedOps                    110247513                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             99033048                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                  3543                       # Number of float alu accesses
system.cpu3.num_func_calls                    6599678                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     11847431                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    99033048                       # number of integer instructions
system.cpu3.num_fp_insts                         3543                       # number of float instructions
system.cpu3.num_int_register_reads          139633087                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          65631224                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                1764                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               1776                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           330710125                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           72575801                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      9660029                       # number of memory refs
system.cpu3.num_load_insts                    6067317                       # Number of load instructions
system.cpu3.num_store_insts                   3592712                       # Number of store instructions
system.cpu3.num_idle_cycles              18574784.337827                       # Number of idle cycles
system.cpu3.num_busy_cycles              110494207.662173                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.856086                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.143914                       # Percentage of idle cycles
system.cpu3.Branches                         17917872                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                 6965      0.01%      0.01% # Class of executed instruction
system.cpu3.op_class::IntAlu                 99758085     90.47%     90.48% # Class of executed instruction
system.cpu3.op_class::IntMult                  838827      0.76%     91.24% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc               389      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     91.24% # Class of executed instruction
system.cpu3.op_class::MemRead                 6067317      5.50%     96.74% # Class of executed instruction
system.cpu3.op_class::MemWrite                3592712      3.26%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 110264295                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    7359                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
