
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003584                       # Number of seconds simulated
sim_ticks                                  3583668393                       # Number of ticks simulated
final_tick                               533148048330                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 339940                       # Simulator instruction rate (inst/s)
host_op_rate                                   430003                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 300449                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914572                       # Number of bytes of host memory used
host_seconds                                 11927.70                       # Real time elapsed on the host
sim_insts                                  4054701762                       # Number of instructions simulated
sim_ops                                    5128946725                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       353024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       392192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       140672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       230272                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1122944                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       343936                       # Number of bytes written to this memory
system.physmem.bytes_written::total            343936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2758                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3064                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1099                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1799                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8773                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2687                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2687                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       392893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     98509114                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       464329                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    109438697                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       571481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     39253632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       464329                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     64255945                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               313350421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       392893                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       464329                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       571481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       464329                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1893032                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          95973166                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               95973166                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          95973166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       392893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     98509114                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       464329                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    109438697                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       571481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     39253632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       464329                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     64255945                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              409323587                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8593930                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3109161                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2552701                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202693                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1254096                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203711                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314053                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8780                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200268                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17058184                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3109161                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1517764                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3661143                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083643                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        711529                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565098                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80868                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8450827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.481211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4789684     56.68%     56.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366279      4.33%     61.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317679      3.76%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342315      4.05%     68.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          300619      3.56%     72.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          153759      1.82%     74.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102044      1.21%     75.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271414      3.21%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1807034     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8450827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361786                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.984911                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3368574                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       668508                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3480436                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56256                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877044                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507058                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          882                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20231334                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6313                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877044                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537492                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         315385                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        77149                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364482                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279267                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19537657                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          588                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175741                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76393                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27127802                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91081463                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91081463                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10320802                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3332                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1735                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           740358                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937326                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007926                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26145                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       272769                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18414151                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3327                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14774241                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28591                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6138204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18753014                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          131                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8450827                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.748260                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3037091     35.94%     35.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1796274     21.26%     57.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1173162     13.88%     71.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       759738      8.99%     80.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       761251      9.01%     89.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       441567      5.23%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339142      4.01%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        76078      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66524      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8450827                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108201     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21480     13.67%     82.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27415     17.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12139470     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200778      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578922     10.69%     94.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       853474      5.78%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14774241                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.719148                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             157101                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010633                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38184999                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24555799                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14358452                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14931342                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26319                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       708123                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228026                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877044                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         240325                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        17022                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18417478                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30146                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937326                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007926                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1729                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          894                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122280                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115120                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237400                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14515311                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485481                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258928                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2313541                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056725                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            828060                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.689019                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14373055                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14358452                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9361324                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26139954                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.670767                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358123                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6178597                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204831                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7573783                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.616012                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172574                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3049407     40.26%     40.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042760     26.97%     67.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836165     11.04%     78.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427550      5.65%     83.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366575      4.84%     88.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179287      2.37%     91.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       198197      2.62%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101066      1.33%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372776      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7573783                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372776                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25618931                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37713870                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4318                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 143103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859393                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859393                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.163612                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.163612                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65548051                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19679879                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18985474                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8593930                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3081945                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2505016                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212147                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1280503                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1198059                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          323898                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9142                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3089569                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17083479                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3081945                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1521957                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3754130                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1133018                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        653196                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1512629                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90623                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8413200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.508830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4659070     55.38%     55.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          328900      3.91%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          266038      3.16%     62.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          646225      7.68%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          175593      2.09%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          225066      2.68%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163559      1.94%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           91409      1.09%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1857340     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8413200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358619                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.987854                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3234074                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       634518                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3607939                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24976                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        911684                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       526017                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4648                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20415126                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10576                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        911684                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3472090                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         147971                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       135532                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3389051                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       356864                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19688972                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3943                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        146867                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       110594                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          954                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27562505                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91903830                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91903830                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16846204                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10716263                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4000                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2264                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           978061                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1837113                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       934936                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14893                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       266560                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18601696                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3869                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14764160                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29747                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6453079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19692027                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          605                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8413200                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754880                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.888359                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2945077     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1814563     21.57%     56.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1161919     13.81%     70.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       874518     10.39%     80.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       757312      9.00%     89.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       390785      4.64%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       335206      3.98%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62764      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71056      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8413200                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86588     70.96%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17663     14.48%     85.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17771     14.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12299172     83.30%     83.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209620      1.42%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1632      0.01%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1466200      9.93%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       787536      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14764160                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.717975                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             122023                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008265                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38093289                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25058712                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14383052                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14886183                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55212                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       728436                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          252                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241523                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        911684                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          63074                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8320                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18605567                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41580                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1837113                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       934936                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2237                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7379                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125333                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120083                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245416                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14525642                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1375383                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       238517                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2141189                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2049134                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            765806                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.690221                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14392932                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14383052                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9366500                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26450300                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.673629                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354117                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9868851                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12120018                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6485602                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212096                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7501516                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.615676                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.138398                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2939052     39.18%     39.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2069707     27.59%     66.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       841830     11.22%     77.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       473366      6.31%     84.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       385493      5.14%     89.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       156043      2.08%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       185083      2.47%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93668      1.25%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       357274      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7501516                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9868851                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12120018                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1802084                       # Number of memory references committed
system.switch_cpus1.commit.loads              1108674                       # Number of loads committed
system.switch_cpus1.commit.membars               1632                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1741314                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10920702                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246765                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       357274                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25749862                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38123566                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 180730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9868851                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12120018                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9868851                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.870814                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.870814                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.148351                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.148351                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65342685                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19877975                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18842823                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3264                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8593930                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3219862                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2627777                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       216152                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1366663                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1266897                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          332673                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9582                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3337989                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17495237                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3219862                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1599570                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3792959                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1125676                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        512054                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1625206                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        83652                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8550762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.530988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.337016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4757803     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          311580      3.64%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          463768      5.42%     64.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          323121      3.78%     68.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          226275      2.65%     71.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          220722      2.58%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          134960      1.58%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          285337      3.34%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1827196     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8550762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.374667                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.035767                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3432433                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       536610                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3621093                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        53040                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        907580                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       541351                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20958041                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        907580                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3625721                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          52971                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       207300                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3476932                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       280253                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20328508                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        115896                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        95852                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28511972                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94635876                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94635876                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17516367                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10995602                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3652                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1745                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           837690                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1867073                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       952323                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11339                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       310879                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18938838                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3485                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15117476                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29937                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6335851                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19395444                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8550762                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.767968                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914793                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3076082     35.97%     35.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1694163     19.81%     55.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1247215     14.59%     70.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       820790      9.60%     79.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       819122      9.58%     89.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       396625      4.64%     94.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       350822      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        65576      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80367      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8550762                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          82295     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16275     14.09%     85.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16968     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12644159     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       190612      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1740      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1488414      9.85%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       792551      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15117476                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.759088                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             115538                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007643                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38931189                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25278216                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14696127                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15233014                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        47391                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       728734                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          674                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       228443                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        907580                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          28705                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5095                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18942325                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65791                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1867073                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       952323                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1745                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4204                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117394                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       248788                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14837832                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1389381                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       279644                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2162761                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2107443                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            773380                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.726548                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14702743                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14696127                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9520676                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27057572                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.710059                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351867                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10184547                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12554148                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6388210                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3480                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       217725                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7643182                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.642529                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172230                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2944291     38.52%     38.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2178877     28.51%     67.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       823622     10.78%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       460100      6.02%     83.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       391676      5.12%     88.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       175419      2.30%     91.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       167552      2.19%     93.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       114544      1.50%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       387101      5.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7643182                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10184547                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12554148                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1862219                       # Number of memory references committed
system.switch_cpus2.commit.loads              1138339                       # Number of loads committed
system.switch_cpus2.commit.membars               1740                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1821526                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11301944                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       259667                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       387101                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26198439                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38792873                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  43168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10184547                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12554148                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10184547                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843821                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843821                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.185086                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.185086                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66641483                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20444138                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19256230                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3480                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8593930                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3118374                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2539449                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209584                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1328604                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1227077                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          320537                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9362                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3446651                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17037435                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3118374                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1547614                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3579026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1072811                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        559844                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1684637                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84224                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8445278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.484992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.298377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4866252     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          192913      2.28%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          252275      2.99%     62.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          378560      4.48%     67.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          367514      4.35%     71.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          278852      3.30%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          166692      1.97%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          248920      2.95%     79.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1693300     20.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8445278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362858                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.982496                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3560678                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       548407                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3449451                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27193                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        859548                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       526319                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          195                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20381701                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1073                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        859548                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3750706                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         109538                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       163425                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3282222                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       279833                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19783326                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          139                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        120794                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        87979                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27569793                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92135490                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92135490                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17103220                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10466569                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4121                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2321                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           793279                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1833656                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       969986                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19024                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       392180                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18378368                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3944                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14788174                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27931                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5994493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18247349                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          604                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8445278                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.751058                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.892047                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2933867     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1858919     22.01%     56.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1219116     14.44%     71.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       809548      9.59%     80.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       756009      8.95%     89.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       406023      4.81%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       298419      3.53%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        89302      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74075      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8445278                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          72801     69.78%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14892     14.27%     84.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16640     15.95%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12309823     83.24%     83.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208755      1.41%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1670      0.01%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1460512      9.88%     94.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       807414      5.46%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14788174                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.720770                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             104333                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007055                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38153890                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24376889                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14372969                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14892507                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50081                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       704777                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246437                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           35                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        859548                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          65722                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9835                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18382317                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       127577                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1833656                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       969986                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2274                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7407                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128161                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118224                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246385                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14505360                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1374855                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       282814                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2165724                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2031223                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            790869                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.687861                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14376983                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14372969                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9234160                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25933294                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.672456                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356074                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10016505                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12311526                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6070805                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212815                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7585730                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.622985                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.144851                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2931255     38.64%     38.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2180352     28.74%     67.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       797582     10.51%     77.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       458661      6.05%     83.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       384420      5.07%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       201070      2.65%     91.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       180747      2.38%     94.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80629      1.06%     95.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       371014      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7585730                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10016505                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12311526                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1852428                       # Number of memory references committed
system.switch_cpus3.commit.loads              1128879                       # Number of loads committed
system.switch_cpus3.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1765942                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11097119                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251261                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       371014                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25597047                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37624673                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3685                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 148652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10016505                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12311526                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10016505                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.857977                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.857977                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.165533                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.165533                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65276737                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19857569                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18819616                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3340                       # number of misc regfile writes
system.l2.replacements                           8776                       # number of replacements
system.l2.tagsinuse                       8191.990379                       # Cycle average of tags in use
system.l2.total_refs                           620242                       # Total number of references to valid blocks.
system.l2.sampled_refs                          16968                       # Sample count of references to valid blocks.
system.l2.avg_refs                          36.553630                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            39.545917                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.127775                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1203.716169                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.090377                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1187.818644                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.971827                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    479.458870                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.978601                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    811.749930                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1413.818151                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1183.115250                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            713.160616                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1126.438253                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004827                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000870                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.146938                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000866                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.144997                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001217                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.058528                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001096                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.099091                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.172585                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.144423                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.087056                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.137505                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         7111                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4203                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2314                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3327                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16955                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4763                       # number of Writeback hits
system.l2.Writeback_hits::total                  4763                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         7111                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4203                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2314                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3327                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16955                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         7111                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4203                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2314                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3327                       # number of overall hits
system.l2.overall_hits::total                   16955                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2758                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3064                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1099                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1799                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8773                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2758                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3064                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1099                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1799                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8773                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2758                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3064                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1099                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1799                       # number of overall misses
system.l2.overall_misses::total                  8773                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       398501                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    136318878                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       645344                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    139758538                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       704404                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     50678634                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       516222                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     81142586                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       410163107                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       398501                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    136318878                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       645344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    139758538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       704404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     50678634                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       516222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     81142586                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        410163107                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       398501                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    136318878                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       645344                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    139758538                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       704404                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     50678634                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       516222                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     81142586                       # number of overall miss cycles
system.l2.overall_miss_latency::total       410163107                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9869                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7267                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3413                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5126                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               25728                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4763                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4763                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9869                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7267                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3413                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5126                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25728                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9869                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7267                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3413                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5126                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25728                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.279461                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.421632                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.322004                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.350956                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.340990                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.279461                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.421632                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.322004                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.350956                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.340990                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.279461                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.421632                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.322004                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.350956                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.340990                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 36227.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49426.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49641.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45613.099869                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44025.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46113.406733                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 39709.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45104.272374                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46752.890345                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 36227.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49426.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49641.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45613.099869                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44025.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46113.406733                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 39709.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45104.272374                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46752.890345                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 36227.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49426.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49641.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45613.099869                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44025.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46113.406733                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 39709.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45104.272374                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46752.890345                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2687                       # number of writebacks
system.l2.writebacks::total                      2687                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2758                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3064                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1099                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1799                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             8773                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1099                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8773                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1099                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8773                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       334767                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    120562943                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       571260                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    122081190                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       613312                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     44332315                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       442419                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     70686921                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    359625127                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       334767                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    120562943                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       571260                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    122081190                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       613312                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     44332315                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       442419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     70686921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    359625127                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       334767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    120562943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       571260                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    122081190                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       613312                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     44332315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       442419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     70686921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    359625127                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279461                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.421632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.322004                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.350956                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.340990                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.279461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.421632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.322004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.350956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.340990                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.279461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.421632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.322004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.350956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.340990                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 30433.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43713.902466                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43943.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39843.730418                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        38332                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40338.776160                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 34032.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39292.340745                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40992.263422                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 30433.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43713.902466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43943.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39843.730418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        38332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40338.776160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 34032.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39292.340745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40992.263422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 30433.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43713.902466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43943.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39843.730418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        38332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40338.776160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 34032.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39292.340745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40992.263422                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.964516                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572747                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817736.382940                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.964516                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017571                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882956                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565086                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565086                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565086                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565086                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565086                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565086                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       488153                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       488153                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       488153                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       488153                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       488153                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       488153                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565098                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565098                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565098                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565098                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565098                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565098                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 40679.416667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 40679.416667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 40679.416667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 40679.416667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 40679.416667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 40679.416667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       410171                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       410171                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       410171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       410171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       410171                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       410171                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37288.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 37288.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 37288.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 37288.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 37288.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 37288.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9869                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468842                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10125                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17231.490568                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.107507                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.892493                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898857                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101143                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167079                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167079                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1656                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1656                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943766                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943766                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943766                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943766                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38418                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38418                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38423                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38423                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38423                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38423                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1225121013                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1225121013                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       191916                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       191916                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1225312929                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1225312929                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1225312929                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1225312929                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982189                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982189                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982189                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982189                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031869                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031869                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019384                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019384                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019384                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019384                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31889.244963                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31889.244963                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38383.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38383.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31890.090024                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31890.090024                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31890.090024                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31890.090024                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1203                       # number of writebacks
system.cpu0.dcache.writebacks::total             1203                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28549                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28549                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28554                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28554                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28554                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28554                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9869                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9869                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9869                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9869                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9869                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9869                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    203934469                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    203934469                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    203934469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    203934469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    203934469                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    203934469                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008187                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008187                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004979                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004979                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004979                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004979                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20664.147229                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20664.147229                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20664.147229                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20664.147229                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20664.147229                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20664.147229                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.967441                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006593367                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029422.110887                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.967441                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020781                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1512612                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1512612                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1512612                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1512612                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1512612                       # number of overall hits
system.cpu1.icache.overall_hits::total        1512612                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       875027                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       875027                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       875027                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       875027                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       875027                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       875027                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1512629                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1512629                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1512629                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1512629                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1512629                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1512629                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51472.176471                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51472.176471                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51472.176471                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51472.176471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51472.176471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51472.176471                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       669053                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       669053                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       669053                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       669053                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       669053                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       669053                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51465.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51465.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51465.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51465.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51465.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51465.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7267                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165472487                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7523                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21995.545261                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.989428                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.010572                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878865                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121135                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1045009                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1045009                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       690146                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        690146                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2140                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2140                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1632                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1632                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1735155                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1735155                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1735155                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1735155                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15759                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15759                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15759                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15759                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15759                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15759                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    572811811                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    572811811                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    572811811                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    572811811                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    572811811                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    572811811                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1060768                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1060768                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       690146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       690146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1632                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1632                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1750914                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1750914                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1750914                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1750914                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014856                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014856                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009000                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009000                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36348.233454                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36348.233454                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36348.233454                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36348.233454                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36348.233454                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36348.233454                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          903                       # number of writebacks
system.cpu1.dcache.writebacks::total              903                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8492                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8492                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8492                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8492                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8492                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8492                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7267                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7267                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7267                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7267                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    183513196                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    183513196                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    183513196                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    183513196                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    183513196                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    183513196                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006851                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006851                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004150                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004150                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004150                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004150                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25252.951149                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25252.951149                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25252.951149                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25252.951149                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25252.951149                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25252.951149                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.962793                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007975753                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181765.699134                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.962793                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025581                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740325                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1625188                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1625188                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1625188                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1625188                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1625188                       # number of overall hits
system.cpu2.icache.overall_hits::total        1625188                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       877568                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       877568                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       877568                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       877568                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       877568                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       877568                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1625206                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1625206                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1625206                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1625206                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1625206                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1625206                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48753.777778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48753.777778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48753.777778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48753.777778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48753.777778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48753.777778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       757085                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       757085                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       757085                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       757085                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       757085                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       757085                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47317.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47317.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 47317.812500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47317.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 47317.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47317.812500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3413                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148922309                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3669                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40589.345598                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.491314                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.508686                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.837857                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.162143                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1057725                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1057725                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       720400                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        720400                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1742                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1742                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1740                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1778125                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1778125                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1778125                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1778125                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7132                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7132                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7132                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7132                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7132                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7132                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    228201056                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    228201056                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    228201056                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    228201056                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    228201056                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    228201056                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1064857                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1064857                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       720400                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       720400                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1785257                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1785257                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1785257                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1785257                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006698                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006698                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003995                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003995                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003995                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003995                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31996.782950                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31996.782950                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31996.782950                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31996.782950                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31996.782950                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31996.782950                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          806                       # number of writebacks
system.cpu2.dcache.writebacks::total              806                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3719                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3719                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3719                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3719                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3719                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3719                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3413                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3413                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3413                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3413                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3413                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3413                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     73174289                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     73174289                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     73174289                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     73174289                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     73174289                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     73174289                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003205                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003205                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001912                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001912                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001912                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001912                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21439.873718                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21439.873718                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21439.873718                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21439.873718                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21439.873718                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21439.873718                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970817                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004908042                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026024.278226                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970817                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020787                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1684621                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1684621                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1684621                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1684621                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1684621                       # number of overall hits
system.cpu3.icache.overall_hits::total        1684621                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       692507                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       692507                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       692507                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       692507                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       692507                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       692507                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1684637                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1684637                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1684637                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1684637                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1684637                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1684637                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 43281.687500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43281.687500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 43281.687500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43281.687500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 43281.687500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43281.687500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       532366                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       532366                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       532366                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       532366                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       532366                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       532366                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 40951.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 40951.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 40951.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 40951.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 40951.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 40951.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5126                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158238680                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5382                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29401.464140                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.257895                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.742105                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883820                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116180                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1046263                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1046263                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       719838                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        719838                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1748                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1748                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1670                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1766101                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1766101                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1766101                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1766101                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13253                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13253                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          268                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          268                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13521                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13521                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13521                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13521                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    516946827                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    516946827                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     14044285                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     14044285                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    530991112                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    530991112                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    530991112                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    530991112                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1059516                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1059516                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720106                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720106                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1779622                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1779622                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1779622                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1779622                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012509                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012509                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000372                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000372                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007598                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007598                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007598                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007598                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 39006.023315                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39006.023315                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 52404.048507                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 52404.048507                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 39271.585829                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 39271.585829                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 39271.585829                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39271.585829                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       133594                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 33398.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1851                       # number of writebacks
system.cpu3.dcache.writebacks::total             1851                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8127                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8127                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          268                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          268                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8395                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8395                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8395                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8395                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5126                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5126                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5126                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5126                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5126                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5126                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    116429995                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    116429995                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    116429995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    116429995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    116429995                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    116429995                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004838                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004838                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002880                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002880                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002880                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002880                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 22713.615880                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 22713.615880                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 22713.615880                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22713.615880                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 22713.615880                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22713.615880                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
