# expected output: 3, 4, 5, -6, 4, 1, 2, error message
# AND TEST
10000010 # LDI R0
00000000
00001011
10000010 # LDI R1
00000001
00010111
10101000 # AND R0 R1
00000000
00000001
01000111 # PRN R0
00000000
# OR TEST
10000010 # LDI R0
00000000
00000000
10000010 # LDI R1
00000001
00000100
10101010 # OR R0 R1
00000000
00000001
01000111 # PRN R0
00000000
# XOR TEST
10000010 # LDI R0
00000000
11111010
10000010 # LDI R1
00000001
11111111
10101011 # XOR R0 R1
00000000
00000001
01000111 # PRN R0
00000000
# NOT TEST
10000010 # LDI R0
00000000
00000101
01101001 # NOT R0
00000000
01000111 # PRN R0
00000000
# SHL TEST
10000010 # LDI R0
00000000
00000010
10000010 # LDI R1
00000001
00000001
10101100 # SHL R0 R1
00000000
00000001
01000111 # PRN R0
00000000
# SHR TEST
10000010 # LDI R0
00000000
00000010
10000010 # LDI R1
00000001
00000001
10101101 # SHR R0 R1
00000000
00000001
01000111 # PRN R0
00000000
# MOD TEST
10000010 # LDI R0
00000000
00001001
10000010 # LDI R1
00000001
00000111
10100100 # MOD R0 R1
00000000
00000001
01000111 # PRN R0
00000000
# MOD TEST FAIL
10000010 # LDI R0
00000000
00001001
10000010 # LDI R1
00000001
00000000
10100100 # MOD R0 R1
00000000
00000001
