{
  "module_name": "qcom,gcc-sdx65.h",
  "hash_id": "13910db36e30c2c893293d0956403a2685d185494e55f6194371c3b12c1a95be",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,gcc-sdx65.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_QCOM_GCC_SDX65_H\n#define _DT_BINDINGS_CLK_QCOM_GCC_SDX65_H\n\n \n#define GPLL0\t\t\t\t\t\t\t0\n#define GPLL0_OUT_EVEN\t\t\t\t\t\t1\n#define GCC_AHB_PCIE_LINK_CLK\t\t\t\t\t2\n#define GCC_BLSP1_AHB_CLK\t\t\t\t\t3\n#define GCC_BLSP1_QUP1_I2C_APPS_CLK\t\t\t\t4\n#define GCC_BLSP1_QUP1_I2C_APPS_CLK_SRC\t\t\t\t5\n#define GCC_BLSP1_QUP1_SPI_APPS_CLK\t\t\t\t6\n#define GCC_BLSP1_QUP1_SPI_APPS_CLK_SRC\t\t\t\t7\n#define GCC_BLSP1_QUP2_I2C_APPS_CLK\t\t\t\t8\n#define GCC_BLSP1_QUP2_I2C_APPS_CLK_SRC\t\t\t\t9\n#define GCC_BLSP1_QUP2_SPI_APPS_CLK\t\t\t\t10\n#define GCC_BLSP1_QUP2_SPI_APPS_CLK_SRC\t\t\t\t11\n#define GCC_BLSP1_QUP3_I2C_APPS_CLK\t\t\t\t12\n#define GCC_BLSP1_QUP3_I2C_APPS_CLK_SRC\t\t\t\t13\n#define GCC_BLSP1_QUP3_SPI_APPS_CLK\t\t\t\t14\n#define GCC_BLSP1_QUP3_SPI_APPS_CLK_SRC\t\t\t\t15\n#define GCC_BLSP1_QUP4_I2C_APPS_CLK\t\t\t\t16\n#define GCC_BLSP1_QUP4_I2C_APPS_CLK_SRC\t\t\t\t17\n#define GCC_BLSP1_QUP4_SPI_APPS_CLK\t\t\t\t18\n#define GCC_BLSP1_QUP4_SPI_APPS_CLK_SRC\t\t\t\t19\n#define GCC_BLSP1_SLEEP_CLK\t\t\t\t\t20\n#define GCC_BLSP1_UART1_APPS_CLK\t\t\t\t21\n#define GCC_BLSP1_UART1_APPS_CLK_SRC\t\t\t\t22\n#define GCC_BLSP1_UART2_APPS_CLK\t\t\t\t23\n#define GCC_BLSP1_UART2_APPS_CLK_SRC\t\t\t\t24\n#define GCC_BLSP1_UART3_APPS_CLK\t\t\t\t25\n#define GCC_BLSP1_UART3_APPS_CLK_SRC\t\t\t\t26\n#define GCC_BLSP1_UART4_APPS_CLK\t\t\t\t27\n#define GCC_BLSP1_UART4_APPS_CLK_SRC\t\t\t\t28\n#define GCC_BOOT_ROM_AHB_CLK\t\t\t\t\t29\n#define GCC_CPUSS_AHB_CLK\t\t\t\t\t30\n#define GCC_CPUSS_AHB_CLK_SRC\t\t\t\t\t31\n#define GCC_CPUSS_AHB_POSTDIV_CLK_SRC\t\t\t\t32\n#define GCC_CPUSS_GNOC_CLK\t\t\t\t\t33\n#define GCC_GP1_CLK\t\t\t\t\t\t34\n#define GCC_GP1_CLK_SRC\t\t\t\t\t\t35\n#define GCC_GP2_CLK\t\t\t\t\t\t36\n#define GCC_GP2_CLK_SRC\t\t\t\t\t\t37\n#define GCC_GP3_CLK\t\t\t\t\t\t38\n#define GCC_GP3_CLK_SRC\t\t\t\t\t\t39\n#define GCC_PCIE_0_CLKREF_EN\t\t\t\t\t40\n#define GCC_PCIE_AUX_CLK\t\t\t\t\t41\n#define GCC_PCIE_AUX_CLK_SRC\t\t\t\t\t42\n#define GCC_PCIE_AUX_PHY_CLK_SRC\t\t\t\t43\n#define GCC_PCIE_CFG_AHB_CLK\t\t\t\t\t44\n#define GCC_PCIE_MSTR_AXI_CLK\t\t\t\t\t45\n#define GCC_PCIE_PIPE_CLK\t\t\t\t\t46\n#define GCC_PCIE_PIPE_CLK_SRC\t\t\t\t\t47\n#define GCC_PCIE_RCHNG_PHY_CLK\t\t\t\t\t48\n#define GCC_PCIE_RCHNG_PHY_CLK_SRC\t\t\t\t49\n#define GCC_PCIE_SLEEP_CLK\t\t\t\t\t50\n#define GCC_PCIE_SLV_AXI_CLK\t\t\t\t\t51\n#define GCC_PCIE_SLV_Q2A_AXI_CLK\t\t\t\t52\n#define GCC_PDM2_CLK\t\t\t\t\t\t53\n#define GCC_PDM2_CLK_SRC\t\t\t\t\t54\n#define GCC_PDM_AHB_CLK\t\t\t\t\t\t55\n#define GCC_PDM_XO4_CLK\t\t\t\t\t\t56\n#define GCC_RX1_USB2_CLKREF_EN\t\t\t\t\t57\n#define GCC_SDCC1_AHB_CLK\t\t\t\t\t58\n#define GCC_SDCC1_APPS_CLK\t\t\t\t\t59\n#define GCC_SDCC1_APPS_CLK_SRC\t\t\t\t\t60\n#define GCC_SPMI_FETCHER_AHB_CLK\t\t\t\t61\n#define GCC_SPMI_FETCHER_CLK\t\t\t\t\t62\n#define GCC_SPMI_FETCHER_CLK_SRC\t\t\t\t63\n#define GCC_SYS_NOC_CPUSS_AHB_CLK\t\t\t\t64\n#define GCC_USB30_MASTER_CLK\t\t\t\t\t65\n#define GCC_USB30_MASTER_CLK_SRC\t\t\t\t66\n#define GCC_USB30_MOCK_UTMI_CLK\t\t\t\t\t67\n#define GCC_USB30_MOCK_UTMI_CLK_SRC\t\t\t\t68\n#define GCC_USB30_MOCK_UTMI_POSTDIV_CLK_SRC\t\t\t69\n#define GCC_USB30_MSTR_AXI_CLK\t\t\t\t\t70\n#define GCC_USB30_SLEEP_CLK\t\t\t\t\t71\n#define GCC_USB30_SLV_AHB_CLK\t\t\t\t\t72\n#define GCC_USB3_PHY_AUX_CLK\t\t\t\t\t73\n#define GCC_USB3_PHY_AUX_CLK_SRC\t\t\t\t74\n#define GCC_USB3_PHY_PIPE_CLK\t\t\t\t\t75\n#define GCC_USB3_PHY_PIPE_CLK_SRC\t\t\t\t76\n#define GCC_USB3_PRIM_CLKREF_EN\t\t\t\t\t77\n#define GCC_USB_PHY_CFG_AHB2PHY_CLK\t\t\t\t78\n#define GCC_XO_DIV4_CLK\t\t\t\t\t\t79\n#define GCC_XO_PCIE_LINK_CLK\t\t\t\t\t80\n\n \n#define GCC_BLSP1_QUP1_BCR\t\t\t\t\t0\n#define GCC_BLSP1_QUP2_BCR\t\t\t\t\t1\n#define GCC_BLSP1_QUP3_BCR\t\t\t\t\t2\n#define GCC_BLSP1_QUP4_BCR\t\t\t\t\t3\n#define GCC_BLSP1_UART1_BCR\t\t\t\t\t4\n#define GCC_BLSP1_UART2_BCR\t\t\t\t\t5\n#define GCC_BLSP1_UART3_BCR\t\t\t\t\t6\n#define GCC_BLSP1_UART4_BCR\t\t\t\t\t7\n#define GCC_PCIE_BCR\t\t\t\t\t\t8\n#define GCC_PCIE_LINK_DOWN_BCR\t\t\t\t\t9\n#define GCC_PCIE_NOCSR_COM_PHY_BCR\t\t\t\t10\n#define GCC_PCIE_PHY_BCR\t\t\t\t\t11\n#define GCC_PCIE_PHY_CFG_AHB_BCR\t\t\t\t12\n#define GCC_PCIE_PHY_COM_BCR\t\t\t\t\t13\n#define GCC_PCIE_PHY_NOCSR_COM_PHY_BCR\t\t\t\t14\n#define GCC_PDM_BCR\t\t\t\t\t\t15\n#define GCC_QUSB2PHY_BCR\t\t\t\t\t16\n#define GCC_SDCC1_BCR\t\t\t\t\t\t17\n#define GCC_SPMI_FETCHER_BCR\t\t\t\t\t18\n#define GCC_TCSR_PCIE_BCR\t\t\t\t\t19\n#define GCC_USB30_BCR\t\t\t\t\t\t20\n#define GCC_USB3_PHY_BCR\t\t\t\t\t21\n#define GCC_USB3PHY_PHY_BCR\t\t\t\t\t22\n#define GCC_USB_PHY_CFG_AHB2PHY_BCR\t\t\t\t23\n\n \n#define USB30_GDSC                                              0\n#define PCIE_GDSC                                               1\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}