// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module DCT_MAT_Multiply_1_Loop_LoadRow_pr (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        B_0_address0,
        B_0_ce0,
        B_0_q0,
        B_1_address0,
        B_1_ce0,
        B_1_q0,
        B_2_address0,
        B_2_ce0,
        B_2_q0,
        B_3_address0,
        B_3_ce0,
        B_3_q0,
        B_4_address0,
        B_4_ce0,
        B_4_q0,
        B_5_address0,
        B_5_ce0,
        B_5_q0,
        B_6_address0,
        B_6_ce0,
        B_6_q0,
        B_7_address0,
        B_7_ce0,
        B_7_q0,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st4_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [2:0] B_0_address0;
output   B_0_ce0;
input  [31:0] B_0_q0;
output  [2:0] B_1_address0;
output   B_1_ce0;
input  [31:0] B_1_q0;
output  [2:0] B_2_address0;
output   B_2_ce0;
input  [31:0] B_2_q0;
output  [2:0] B_3_address0;
output   B_3_ce0;
input  [31:0] B_3_q0;
output  [2:0] B_4_address0;
output   B_4_ce0;
input  [31:0] B_4_q0;
output  [2:0] B_5_address0;
output   B_5_ce0;
input  [31:0] B_5_q0;
output  [2:0] B_6_address0;
output   B_6_ce0;
input  [31:0] B_6_q0;
output  [2:0] B_7_address0;
output   B_7_ce0;
input  [31:0] B_7_q0;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;
output  [31:0] ap_return_20;
output  [31:0] ap_return_21;
output  [31:0] ap_return_22;
output  [31:0] ap_return_23;
output  [31:0] ap_return_24;
output  [31:0] ap_return_25;
output  [31:0] ap_return_26;
output  [31:0] ap_return_27;
output  [31:0] ap_return_28;
output  [31:0] ap_return_29;
output  [31:0] ap_return_30;
output  [31:0] ap_return_31;
output  [31:0] ap_return_32;
output  [31:0] ap_return_33;
output  [31:0] ap_return_34;
output  [31:0] ap_return_35;
output  [31:0] ap_return_36;
output  [31:0] ap_return_37;
output  [31:0] ap_return_38;
output  [31:0] ap_return_39;
output  [31:0] ap_return_40;
output  [31:0] ap_return_41;
output  [31:0] ap_return_42;
output  [31:0] ap_return_43;
output  [31:0] ap_return_44;
output  [31:0] ap_return_45;
output  [31:0] ap_return_46;
output  [31:0] ap_return_47;
output  [31:0] ap_return_48;
output  [31:0] ap_return_49;
output  [31:0] ap_return_50;
output  [31:0] ap_return_51;
output  [31:0] ap_return_52;
output  [31:0] ap_return_53;
output  [31:0] ap_return_54;
output  [31:0] ap_return_55;
output  [31:0] ap_return_56;
output  [31:0] ap_return_57;
output  [31:0] ap_return_58;
output  [31:0] ap_return_59;
output  [31:0] ap_return_60;
output  [31:0] ap_return_61;
output  [31:0] ap_return_62;
output  [31:0] ap_return_63;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg B_0_ce0;
reg B_1_ce0;
reg B_2_ce0;
reg B_3_ce0;
reg B_4_ce0;
reg B_5_ce0;
reg B_6_ce0;
reg B_7_ce0;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm = 3'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_22;
reg   [6:0] indvar_flatten_reg_168;
reg   [3:0] j_0_i_i_reg_179;
reg   [3:0] i_0_i_i_reg_190;
reg   [31:0] B_cached_1_1_1_reg_201;
reg   [31:0] B_cached_1_2_1_reg_213;
reg   [31:0] B_cached_1_3_1_reg_225;
reg   [31:0] B_cached_1_0_1_reg_237;
reg   [31:0] B_cached_1_4_1_reg_249;
reg   [31:0] B_cached_1_5_1_reg_261;
reg   [31:0] B_cached_0_7_1_reg_273;
reg   [31:0] B_cached_1_6_1_reg_285;
reg   [31:0] B_cached_1_7_1_reg_297;
reg   [31:0] B_cached_0_6_1_reg_309;
reg   [31:0] B_cached_2_0_1_reg_321;
reg   [31:0] B_cached_2_1_1_reg_333;
reg   [31:0] B_cached_0_5_1_reg_345;
reg   [31:0] B_cached_2_2_1_reg_357;
reg   [31:0] B_cached_2_3_1_reg_369;
reg   [31:0] B_cached_0_4_1_reg_381;
reg   [31:0] B_cached_2_4_1_reg_393;
reg   [31:0] B_cached_2_5_1_reg_405;
reg   [31:0] B_cached_0_3_1_reg_417;
reg   [31:0] B_cached_2_6_1_reg_429;
reg   [31:0] B_cached_2_7_1_reg_441;
reg   [31:0] B_cached_0_2_1_reg_453;
reg   [31:0] B_cached_3_0_1_reg_465;
reg   [31:0] B_cached_3_1_1_reg_477;
reg   [31:0] B_cached_0_1_1_reg_489;
reg   [31:0] B_cached_3_2_1_reg_501;
reg   [31:0] B_cached_3_3_1_reg_513;
reg   [31:0] B_cached_0_0_1_reg_525;
reg   [31:0] B_cached_3_4_1_reg_537;
reg   [31:0] B_cached_3_5_1_reg_549;
reg   [31:0] B_cached_5_1_1_reg_561;
reg   [31:0] B_cached_5_2_1_reg_573;
reg   [31:0] B_cached_5_0_1_reg_585;
reg   [31:0] B_cached_5_3_1_reg_597;
reg   [31:0] B_cached_5_4_1_reg_609;
reg   [31:0] B_cached_4_7_1_reg_621;
reg   [31:0] B_cached_5_5_1_reg_633;
reg   [31:0] B_cached_5_6_1_reg_645;
reg   [31:0] B_cached_4_6_1_reg_657;
reg   [31:0] B_cached_5_7_1_reg_669;
reg   [31:0] B_cached_6_0_1_reg_681;
reg   [31:0] B_cached_4_5_1_reg_693;
reg   [31:0] B_cached_6_1_1_reg_705;
reg   [31:0] B_cached_6_2_1_reg_717;
reg   [31:0] B_cached_4_4_1_reg_729;
reg   [31:0] B_cached_6_3_1_reg_741;
reg   [31:0] B_cached_6_4_1_reg_753;
reg   [31:0] B_cached_4_3_1_reg_765;
reg   [31:0] B_cached_6_5_1_reg_777;
reg   [31:0] B_cached_6_6_1_reg_789;
reg   [31:0] B_cached_4_2_1_reg_801;
reg   [31:0] B_cached_6_7_1_reg_813;
reg   [31:0] B_cached_7_0_1_reg_825;
reg   [31:0] B_cached_4_1_1_reg_837;
reg   [31:0] B_cached_7_1_1_reg_849;
reg   [31:0] B_cached_7_2_1_reg_861;
reg   [31:0] B_cached_4_0_1_reg_873;
reg   [31:0] B_cached_7_3_1_reg_885;
reg   [31:0] B_cached_7_4_1_reg_897;
reg   [31:0] B_cached_3_7_1_reg_909;
reg   [31:0] B_cached_7_5_1_reg_921;
reg   [31:0] B_cached_7_6_1_reg_933;
reg   [31:0] B_cached_3_6_1_reg_945;
reg   [31:0] B_cached_7_7_1_reg_957;
wire   [0:0] exitcond_flatten_fu_13642_p2;
reg   [0:0] exitcond_flatten_reg_14177;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_411;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [6:0] indvar_flatten_next_fu_13648_p2;
wire   [0:0] exitcond3_i_i_fu_13654_p2;
reg   [0:0] exitcond3_i_i_reg_14186;
wire   [2:0] tmp_20_fu_13680_p1;
reg   [2:0] tmp_20_reg_14231;
wire   [3:0] j_fu_13684_p2;
wire   [3:0] i_0_i_i_mid2_fu_13696_p3;
reg    ap_sig_bdd_454;
reg   [31:0] B_cached_1_1_2_phi_fu_973_p128;
reg   [31:0] B_cached_1_2_2_phi_fu_1171_p128;
reg   [31:0] B_cached_1_3_2_phi_fu_1369_p128;
reg   [31:0] B_cached_1_0_2_phi_fu_1567_p128;
reg   [31:0] B_cached_1_4_2_phi_fu_1765_p128;
reg   [31:0] B_cached_1_5_2_phi_fu_1963_p128;
reg   [31:0] B_cached_0_7_2_phi_fu_2161_p128;
reg   [31:0] B_cached_1_6_2_phi_fu_2359_p128;
reg   [31:0] B_cached_1_7_2_phi_fu_2557_p128;
reg   [31:0] B_cached_0_6_2_phi_fu_2755_p128;
reg   [31:0] B_cached_2_0_2_phi_fu_2953_p128;
reg   [31:0] B_cached_2_1_2_phi_fu_3151_p128;
reg   [31:0] B_cached_0_5_2_phi_fu_3349_p128;
reg   [31:0] B_cached_2_2_2_phi_fu_3547_p128;
reg   [31:0] B_cached_2_3_2_phi_fu_3745_p128;
reg   [31:0] B_cached_0_4_2_phi_fu_3943_p128;
reg   [31:0] B_cached_2_4_2_phi_fu_4141_p128;
reg   [31:0] B_cached_2_5_2_phi_fu_4339_p128;
reg   [31:0] B_cached_0_3_2_phi_fu_4537_p128;
reg   [31:0] B_cached_2_6_2_phi_fu_4735_p128;
reg   [31:0] B_cached_2_7_2_phi_fu_4933_p128;
reg   [31:0] B_cached_0_2_2_phi_fu_5131_p128;
reg   [31:0] B_cached_3_0_2_phi_fu_5329_p128;
reg   [31:0] B_cached_3_1_2_phi_fu_5527_p128;
reg   [31:0] B_cached_0_1_2_phi_fu_5725_p128;
reg   [31:0] B_cached_3_2_2_phi_fu_5923_p128;
reg   [31:0] B_cached_3_3_2_phi_fu_6121_p128;
reg   [31:0] B_cached_0_0_2_phi_fu_6319_p128;
reg   [31:0] B_cached_3_4_2_phi_fu_6517_p128;
reg   [31:0] B_cached_3_5_2_phi_fu_6715_p128;
reg   [31:0] B_cached_5_1_2_phi_fu_6913_p128;
reg   [31:0] B_cached_5_2_2_phi_fu_7111_p128;
reg   [31:0] B_cached_5_0_2_phi_fu_7309_p128;
reg   [31:0] B_cached_5_3_2_phi_fu_7507_p128;
reg   [31:0] B_cached_5_4_2_phi_fu_7705_p128;
reg   [31:0] B_cached_4_7_2_phi_fu_7903_p128;
reg   [31:0] B_cached_5_5_2_phi_fu_8101_p128;
reg   [31:0] B_cached_5_6_2_phi_fu_8299_p128;
reg   [31:0] B_cached_4_6_2_phi_fu_8497_p128;
reg   [31:0] B_cached_5_7_2_phi_fu_8695_p128;
reg   [31:0] B_cached_6_0_2_phi_fu_8893_p128;
reg   [31:0] B_cached_4_5_2_phi_fu_9091_p128;
reg   [31:0] B_cached_6_1_2_phi_fu_9289_p128;
reg   [31:0] B_cached_6_2_2_phi_fu_9487_p128;
reg   [31:0] B_cached_4_4_2_phi_fu_9685_p128;
reg   [31:0] B_cached_6_3_2_phi_fu_9883_p128;
reg   [31:0] B_cached_6_4_2_phi_fu_10081_p128;
reg   [31:0] B_cached_4_3_2_phi_fu_10279_p128;
reg   [31:0] B_cached_6_5_2_phi_fu_10477_p128;
reg   [31:0] B_cached_6_6_2_phi_fu_10675_p128;
reg   [31:0] B_cached_4_2_2_phi_fu_10873_p128;
reg   [31:0] B_cached_6_7_2_phi_fu_11071_p128;
reg   [31:0] B_cached_7_0_2_phi_fu_11269_p128;
reg   [31:0] B_cached_4_1_2_phi_fu_11467_p128;
reg   [31:0] B_cached_7_1_2_phi_fu_11665_p128;
reg   [31:0] B_cached_7_2_2_phi_fu_11863_p128;
reg   [31:0] B_cached_4_0_2_phi_fu_12061_p128;
reg   [31:0] B_cached_7_3_2_phi_fu_12259_p128;
reg   [31:0] B_cached_7_4_2_phi_fu_12457_p128;
reg   [31:0] B_cached_3_7_2_phi_fu_12655_p128;
reg   [31:0] B_cached_7_5_2_phi_fu_12853_p128;
reg   [31:0] B_cached_7_6_2_phi_fu_13051_p128;
reg   [31:0] B_cached_3_6_2_phi_fu_13249_p128;
reg   [31:0] B_cached_7_7_2_phi_fu_13447_p128;
wire   [31:0] ap_reg_phiprechg_B_cached_1_1_2_reg_969pp0_it1;
wire   [2:0] tmp_fu_13703_p1;
wire   [31:0] B_cached_7_0_fu_13707_p10;
wire   [31:0] ap_reg_phiprechg_B_cached_1_2_2_reg_1167pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_3_2_reg_1365pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_0_2_reg_1563pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_4_2_reg_1761pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_5_2_reg_1959pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_7_2_reg_2157pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_6_2_reg_2355pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_7_2_reg_2553pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_6_2_reg_2751pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_0_2_reg_2949pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_1_2_reg_3147pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_5_2_reg_3345pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_2_2_reg_3543pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_3_2_reg_3741pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_4_2_reg_3939pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_4_2_reg_4137pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_5_2_reg_4335pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_3_2_reg_4533pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_6_2_reg_4731pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_7_2_reg_4929pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_2_2_reg_5127pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_0_2_reg_5325pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_1_2_reg_5523pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_1_2_reg_5721pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_2_2_reg_5919pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_3_2_reg_6117pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_0_2_reg_6315pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_4_2_reg_6513pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_5_2_reg_6711pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_1_2_reg_6909pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_2_2_reg_7107pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_0_2_reg_7305pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_3_2_reg_7503pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_4_2_reg_7701pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_7_2_reg_7899pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_5_2_reg_8097pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_6_2_reg_8295pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_6_2_reg_8493pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_7_2_reg_8691pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_0_2_reg_8889pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_5_2_reg_9087pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_1_2_reg_9285pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_2_2_reg_9483pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_4_2_reg_9681pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_3_2_reg_9879pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_4_2_reg_10077pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_3_2_reg_10275pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_5_2_reg_10473pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_6_2_reg_10671pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_2_2_reg_10869pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_7_2_reg_11067pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_0_2_reg_11265pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_1_2_reg_11463pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_1_2_reg_11661pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_2_2_reg_11859pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_0_2_reg_12057pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_3_2_reg_12255pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_4_2_reg_12453pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_7_2_reg_12651pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_5_2_reg_12849pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_6_2_reg_13047pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_6_2_reg_13245pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_7_2_reg_13443pp0_it1;
wire   [63:0] tmp_7_i_fu_13668_p1;
wire   [3:0] j_0_i_i_mid2_fu_13660_p3;
wire   [3:0] i_fu_13690_p2;
wire   [31:0] B_cached_7_0_fu_13707_p1;
wire   [31:0] B_cached_7_0_fu_13707_p2;
wire   [31:0] B_cached_7_0_fu_13707_p3;
wire   [31:0] B_cached_7_0_fu_13707_p4;
wire   [31:0] B_cached_7_0_fu_13707_p5;
wire   [31:0] B_cached_7_0_fu_13707_p6;
wire   [31:0] B_cached_7_0_fu_13707_p7;
wire   [31:0] B_cached_7_0_fu_13707_p8;
wire   [2:0] B_cached_7_0_fu_13707_p9;
reg    ap_sig_cseq_ST_st4_fsm_2;
reg    ap_sig_bdd_3074;
reg   [2:0] ap_NS_fsm;


DCT_mux_8to1_sel3_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
DCT_mux_8to1_sel3_32_1_U186(
    .din1( B_cached_7_0_fu_13707_p1 ),
    .din2( B_cached_7_0_fu_13707_p2 ),
    .din3( B_cached_7_0_fu_13707_p3 ),
    .din4( B_cached_7_0_fu_13707_p4 ),
    .din5( B_cached_7_0_fu_13707_p5 ),
    .din6( B_cached_7_0_fu_13707_p6 ),
    .din7( B_cached_7_0_fu_13707_p7 ),
    .din8( B_cached_7_0_fu_13707_p8 ),
    .din9( B_cached_7_0_fu_13707_p9 ),
    .dout( B_cached_7_0_fu_13707_p10 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(exitcond_flatten_fu_13642_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_454)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_454)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0))) begin
        i_0_i_i_reg_190 <= i_0_i_i_mid2_fu_13696_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_454)) begin
        i_0_i_i_reg_190 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_13642_p2 == ap_const_lv1_0))) begin
        indvar_flatten_reg_168 <= indvar_flatten_next_fu_13648_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_454)) begin
        indvar_flatten_reg_168 <= ap_const_lv7_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_13642_p2 == ap_const_lv1_0))) begin
        j_0_i_i_reg_179 <= j_fu_13684_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_454)) begin
        j_0_i_i_reg_179 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0))) begin
        B_cached_0_0_1_reg_525 <= B_cached_0_0_2_phi_fu_6319_p128;
        B_cached_0_1_1_reg_489 <= B_cached_0_1_2_phi_fu_5725_p128;
        B_cached_0_2_1_reg_453 <= B_cached_0_2_2_phi_fu_5131_p128;
        B_cached_0_3_1_reg_417 <= B_cached_0_3_2_phi_fu_4537_p128;
        B_cached_0_4_1_reg_381 <= B_cached_0_4_2_phi_fu_3943_p128;
        B_cached_0_5_1_reg_345 <= B_cached_0_5_2_phi_fu_3349_p128;
        B_cached_0_6_1_reg_309 <= B_cached_0_6_2_phi_fu_2755_p128;
        B_cached_0_7_1_reg_273 <= B_cached_0_7_2_phi_fu_2161_p128;
        B_cached_1_0_1_reg_237 <= B_cached_1_0_2_phi_fu_1567_p128;
        B_cached_1_1_1_reg_201 <= B_cached_1_1_2_phi_fu_973_p128;
        B_cached_1_2_1_reg_213 <= B_cached_1_2_2_phi_fu_1171_p128;
        B_cached_1_3_1_reg_225 <= B_cached_1_3_2_phi_fu_1369_p128;
        B_cached_1_4_1_reg_249 <= B_cached_1_4_2_phi_fu_1765_p128;
        B_cached_1_5_1_reg_261 <= B_cached_1_5_2_phi_fu_1963_p128;
        B_cached_1_6_1_reg_285 <= B_cached_1_6_2_phi_fu_2359_p128;
        B_cached_1_7_1_reg_297 <= B_cached_1_7_2_phi_fu_2557_p128;
        B_cached_2_0_1_reg_321 <= B_cached_2_0_2_phi_fu_2953_p128;
        B_cached_2_1_1_reg_333 <= B_cached_2_1_2_phi_fu_3151_p128;
        B_cached_2_2_1_reg_357 <= B_cached_2_2_2_phi_fu_3547_p128;
        B_cached_2_3_1_reg_369 <= B_cached_2_3_2_phi_fu_3745_p128;
        B_cached_2_4_1_reg_393 <= B_cached_2_4_2_phi_fu_4141_p128;
        B_cached_2_5_1_reg_405 <= B_cached_2_5_2_phi_fu_4339_p128;
        B_cached_2_6_1_reg_429 <= B_cached_2_6_2_phi_fu_4735_p128;
        B_cached_2_7_1_reg_441 <= B_cached_2_7_2_phi_fu_4933_p128;
        B_cached_3_0_1_reg_465 <= B_cached_3_0_2_phi_fu_5329_p128;
        B_cached_3_1_1_reg_477 <= B_cached_3_1_2_phi_fu_5527_p128;
        B_cached_3_2_1_reg_501 <= B_cached_3_2_2_phi_fu_5923_p128;
        B_cached_3_3_1_reg_513 <= B_cached_3_3_2_phi_fu_6121_p128;
        B_cached_3_4_1_reg_537 <= B_cached_3_4_2_phi_fu_6517_p128;
        B_cached_3_5_1_reg_549 <= B_cached_3_5_2_phi_fu_6715_p128;
        B_cached_3_6_1_reg_945 <= B_cached_3_6_2_phi_fu_13249_p128;
        B_cached_3_7_1_reg_909 <= B_cached_3_7_2_phi_fu_12655_p128;
        B_cached_4_0_1_reg_873 <= B_cached_4_0_2_phi_fu_12061_p128;
        B_cached_4_1_1_reg_837 <= B_cached_4_1_2_phi_fu_11467_p128;
        B_cached_4_2_1_reg_801 <= B_cached_4_2_2_phi_fu_10873_p128;
        B_cached_4_3_1_reg_765 <= B_cached_4_3_2_phi_fu_10279_p128;
        B_cached_4_4_1_reg_729 <= B_cached_4_4_2_phi_fu_9685_p128;
        B_cached_4_5_1_reg_693 <= B_cached_4_5_2_phi_fu_9091_p128;
        B_cached_4_6_1_reg_657 <= B_cached_4_6_2_phi_fu_8497_p128;
        B_cached_4_7_1_reg_621 <= B_cached_4_7_2_phi_fu_7903_p128;
        B_cached_5_0_1_reg_585 <= B_cached_5_0_2_phi_fu_7309_p128;
        B_cached_5_1_1_reg_561 <= B_cached_5_1_2_phi_fu_6913_p128;
        B_cached_5_2_1_reg_573 <= B_cached_5_2_2_phi_fu_7111_p128;
        B_cached_5_3_1_reg_597 <= B_cached_5_3_2_phi_fu_7507_p128;
        B_cached_5_4_1_reg_609 <= B_cached_5_4_2_phi_fu_7705_p128;
        B_cached_5_5_1_reg_633 <= B_cached_5_5_2_phi_fu_8101_p128;
        B_cached_5_6_1_reg_645 <= B_cached_5_6_2_phi_fu_8299_p128;
        B_cached_5_7_1_reg_669 <= B_cached_5_7_2_phi_fu_8695_p128;
        B_cached_6_0_1_reg_681 <= B_cached_6_0_2_phi_fu_8893_p128;
        B_cached_6_1_1_reg_705 <= B_cached_6_1_2_phi_fu_9289_p128;
        B_cached_6_2_1_reg_717 <= B_cached_6_2_2_phi_fu_9487_p128;
        B_cached_6_3_1_reg_741 <= B_cached_6_3_2_phi_fu_9883_p128;
        B_cached_6_4_1_reg_753 <= B_cached_6_4_2_phi_fu_10081_p128;
        B_cached_6_5_1_reg_777 <= B_cached_6_5_2_phi_fu_10477_p128;
        B_cached_6_6_1_reg_789 <= B_cached_6_6_2_phi_fu_10675_p128;
        B_cached_6_7_1_reg_813 <= B_cached_6_7_2_phi_fu_11071_p128;
        B_cached_7_0_1_reg_825 <= B_cached_7_0_2_phi_fu_11269_p128;
        B_cached_7_1_1_reg_849 <= B_cached_7_1_2_phi_fu_11665_p128;
        B_cached_7_2_1_reg_861 <= B_cached_7_2_2_phi_fu_11863_p128;
        B_cached_7_3_1_reg_885 <= B_cached_7_3_2_phi_fu_12259_p128;
        B_cached_7_4_1_reg_897 <= B_cached_7_4_2_phi_fu_12457_p128;
        B_cached_7_5_1_reg_921 <= B_cached_7_5_2_phi_fu_12853_p128;
        B_cached_7_6_1_reg_933 <= B_cached_7_6_2_phi_fu_13051_p128;
        B_cached_7_7_1_reg_957 <= B_cached_7_7_2_phi_fu_13447_p128;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_13642_p2 == ap_const_lv1_0))) begin
        exitcond3_i_i_reg_14186 <= exitcond3_i_i_fu_13654_p2;
        tmp_20_reg_14231 <= tmp_20_fu_13680_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
        exitcond_flatten_reg_14177 <= exitcond_flatten_fu_13642_p2;
    end
end

/// B_0_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        B_0_ce0 = ap_const_logic_1;
    end else begin
        B_0_ce0 = ap_const_logic_0;
    end
end

/// B_1_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        B_1_ce0 = ap_const_logic_1;
    end else begin
        B_1_ce0 = ap_const_logic_0;
    end
end

/// B_2_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        B_2_ce0 = ap_const_logic_1;
    end else begin
        B_2_ce0 = ap_const_logic_0;
    end
end

/// B_3_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        B_3_ce0 = ap_const_logic_1;
    end else begin
        B_3_ce0 = ap_const_logic_0;
    end
end

/// B_4_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        B_4_ce0 = ap_const_logic_1;
    end else begin
        B_4_ce0 = ap_const_logic_0;
    end
end

/// B_5_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        B_5_ce0 = ap_const_logic_1;
    end else begin
        B_5_ce0 = ap_const_logic_0;
    end
end

/// B_6_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        B_6_ce0 = ap_const_logic_1;
    end else begin
        B_6_ce0 = ap_const_logic_0;
    end
end

/// B_7_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        B_7_ce0 = ap_const_logic_1;
    end else begin
        B_7_ce0 = ap_const_logic_0;
    end
end

/// B_cached_0_0_2_phi_fu_6319_p128 assign process. ///
always @ (B_cached_0_0_1_reg_525 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_0_0_2_reg_6315pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0))) begin
        B_cached_0_0_2_phi_fu_6319_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_0_0_2_phi_fu_6319_p128 = B_cached_0_0_1_reg_525;
    end else begin
        B_cached_0_0_2_phi_fu_6319_p128 = ap_reg_phiprechg_B_cached_0_0_2_reg_6315pp0_it1;
    end
end

/// B_cached_0_1_2_phi_fu_5725_p128 assign process. ///
always @ (B_cached_0_1_1_reg_489 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_0_1_2_reg_5721pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1))) begin
        B_cached_0_1_2_phi_fu_5725_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_0_1_2_phi_fu_5725_p128 = B_cached_0_1_1_reg_489;
    end else begin
        B_cached_0_1_2_phi_fu_5725_p128 = ap_reg_phiprechg_B_cached_0_1_2_reg_5721pp0_it1;
    end
end

/// B_cached_0_2_2_phi_fu_5131_p128 assign process. ///
always @ (B_cached_0_2_1_reg_453 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_0_2_2_reg_5127pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2))) begin
        B_cached_0_2_2_phi_fu_5131_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_0_2_2_phi_fu_5131_p128 = B_cached_0_2_1_reg_453;
    end else begin
        B_cached_0_2_2_phi_fu_5131_p128 = ap_reg_phiprechg_B_cached_0_2_2_reg_5127pp0_it1;
    end
end

/// B_cached_0_3_2_phi_fu_4537_p128 assign process. ///
always @ (B_cached_0_3_1_reg_417 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_0_3_2_reg_4533pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3))) begin
        B_cached_0_3_2_phi_fu_4537_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_0_3_2_phi_fu_4537_p128 = B_cached_0_3_1_reg_417;
    end else begin
        B_cached_0_3_2_phi_fu_4537_p128 = ap_reg_phiprechg_B_cached_0_3_2_reg_4533pp0_it1;
    end
end

/// B_cached_0_4_2_phi_fu_3943_p128 assign process. ///
always @ (B_cached_0_4_1_reg_381 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_0_4_2_reg_3939pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4))) begin
        B_cached_0_4_2_phi_fu_3943_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_0_4_2_phi_fu_3943_p128 = B_cached_0_4_1_reg_381;
    end else begin
        B_cached_0_4_2_phi_fu_3943_p128 = ap_reg_phiprechg_B_cached_0_4_2_reg_3939pp0_it1;
    end
end

/// B_cached_0_5_2_phi_fu_3349_p128 assign process. ///
always @ (B_cached_0_5_1_reg_345 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_0_5_2_reg_3345pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5))) begin
        B_cached_0_5_2_phi_fu_3349_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_0_5_2_phi_fu_3349_p128 = B_cached_0_5_1_reg_345;
    end else begin
        B_cached_0_5_2_phi_fu_3349_p128 = ap_reg_phiprechg_B_cached_0_5_2_reg_3345pp0_it1;
    end
end

/// B_cached_0_6_2_phi_fu_2755_p128 assign process. ///
always @ (B_cached_0_6_1_reg_309 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_0_6_2_reg_2751pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6))) begin
        B_cached_0_6_2_phi_fu_2755_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_0_6_2_phi_fu_2755_p128 = B_cached_0_6_1_reg_309;
    end else begin
        B_cached_0_6_2_phi_fu_2755_p128 = ap_reg_phiprechg_B_cached_0_6_2_reg_2751pp0_it1;
    end
end

/// B_cached_0_7_2_phi_fu_2161_p128 assign process. ///
always @ (B_cached_0_7_1_reg_273 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_0_7_2_reg_2157pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_0_7_2_phi_fu_2161_p128 = B_cached_0_7_1_reg_273;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0))) begin
        B_cached_0_7_2_phi_fu_2161_p128 = B_cached_7_0_fu_13707_p10;
    end else begin
        B_cached_0_7_2_phi_fu_2161_p128 = ap_reg_phiprechg_B_cached_0_7_2_reg_2157pp0_it1;
    end
end

/// B_cached_1_0_2_phi_fu_1567_p128 assign process. ///
always @ (B_cached_1_0_1_reg_237 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_1_0_2_reg_1563pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1))) begin
        B_cached_1_0_2_phi_fu_1567_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_1_0_2_phi_fu_1567_p128 = B_cached_1_0_1_reg_237;
    end else begin
        B_cached_1_0_2_phi_fu_1567_p128 = ap_reg_phiprechg_B_cached_1_0_2_reg_1563pp0_it1;
    end
end

/// B_cached_1_1_2_phi_fu_973_p128 assign process. ///
always @ (B_cached_1_1_1_reg_201 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or ap_reg_phiprechg_B_cached_1_1_2_reg_969pp0_it1 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1))) begin
        B_cached_1_1_2_phi_fu_973_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_1_1_2_phi_fu_973_p128 = B_cached_1_1_1_reg_201;
    end else begin
        B_cached_1_1_2_phi_fu_973_p128 = ap_reg_phiprechg_B_cached_1_1_2_reg_969pp0_it1;
    end
end

/// B_cached_1_2_2_phi_fu_1171_p128 assign process. ///
always @ (B_cached_1_2_1_reg_213 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_1_2_2_reg_1167pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1))) begin
        B_cached_1_2_2_phi_fu_1171_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_1_2_2_phi_fu_1171_p128 = B_cached_1_2_1_reg_213;
    end else begin
        B_cached_1_2_2_phi_fu_1171_p128 = ap_reg_phiprechg_B_cached_1_2_2_reg_1167pp0_it1;
    end
end

/// B_cached_1_3_2_phi_fu_1369_p128 assign process. ///
always @ (B_cached_1_3_1_reg_225 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_1_3_2_reg_1365pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1))) begin
        B_cached_1_3_2_phi_fu_1369_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_1_3_2_phi_fu_1369_p128 = B_cached_1_3_1_reg_225;
    end else begin
        B_cached_1_3_2_phi_fu_1369_p128 = ap_reg_phiprechg_B_cached_1_3_2_reg_1365pp0_it1;
    end
end

/// B_cached_1_4_2_phi_fu_1765_p128 assign process. ///
always @ (B_cached_1_4_1_reg_249 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_1_4_2_reg_1761pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1))) begin
        B_cached_1_4_2_phi_fu_1765_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_1_4_2_phi_fu_1765_p128 = B_cached_1_4_1_reg_249;
    end else begin
        B_cached_1_4_2_phi_fu_1765_p128 = ap_reg_phiprechg_B_cached_1_4_2_reg_1761pp0_it1;
    end
end

/// B_cached_1_5_2_phi_fu_1963_p128 assign process. ///
always @ (B_cached_1_5_1_reg_261 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_1_5_2_reg_1959pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1))) begin
        B_cached_1_5_2_phi_fu_1963_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_1_5_2_phi_fu_1963_p128 = B_cached_1_5_1_reg_261;
    end else begin
        B_cached_1_5_2_phi_fu_1963_p128 = ap_reg_phiprechg_B_cached_1_5_2_reg_1959pp0_it1;
    end
end

/// B_cached_1_6_2_phi_fu_2359_p128 assign process. ///
always @ (B_cached_1_6_1_reg_285 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_1_6_2_reg_2355pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1))) begin
        B_cached_1_6_2_phi_fu_2359_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_1_6_2_phi_fu_2359_p128 = B_cached_1_6_1_reg_285;
    end else begin
        B_cached_1_6_2_phi_fu_2359_p128 = ap_reg_phiprechg_B_cached_1_6_2_reg_2355pp0_it1;
    end
end

/// B_cached_1_7_2_phi_fu_2557_p128 assign process. ///
always @ (B_cached_1_7_1_reg_297 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_1_7_2_reg_2553pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1))) begin
        B_cached_1_7_2_phi_fu_2557_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_1_7_2_phi_fu_2557_p128 = B_cached_1_7_1_reg_297;
    end else begin
        B_cached_1_7_2_phi_fu_2557_p128 = ap_reg_phiprechg_B_cached_1_7_2_reg_2553pp0_it1;
    end
end

/// B_cached_2_0_2_phi_fu_2953_p128 assign process. ///
always @ (B_cached_2_0_1_reg_321 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_2_0_2_reg_2949pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2))) begin
        B_cached_2_0_2_phi_fu_2953_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_2_0_2_phi_fu_2953_p128 = B_cached_2_0_1_reg_321;
    end else begin
        B_cached_2_0_2_phi_fu_2953_p128 = ap_reg_phiprechg_B_cached_2_0_2_reg_2949pp0_it1;
    end
end

/// B_cached_2_1_2_phi_fu_3151_p128 assign process. ///
always @ (B_cached_2_1_1_reg_333 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_2_1_2_reg_3147pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2))) begin
        B_cached_2_1_2_phi_fu_3151_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_2_1_2_phi_fu_3151_p128 = B_cached_2_1_1_reg_333;
    end else begin
        B_cached_2_1_2_phi_fu_3151_p128 = ap_reg_phiprechg_B_cached_2_1_2_reg_3147pp0_it1;
    end
end

/// B_cached_2_2_2_phi_fu_3547_p128 assign process. ///
always @ (B_cached_2_2_1_reg_357 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_2_2_2_reg_3543pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2))) begin
        B_cached_2_2_2_phi_fu_3547_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_2_2_2_phi_fu_3547_p128 = B_cached_2_2_1_reg_357;
    end else begin
        B_cached_2_2_2_phi_fu_3547_p128 = ap_reg_phiprechg_B_cached_2_2_2_reg_3543pp0_it1;
    end
end

/// B_cached_2_3_2_phi_fu_3745_p128 assign process. ///
always @ (B_cached_2_3_1_reg_369 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_2_3_2_reg_3741pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2))) begin
        B_cached_2_3_2_phi_fu_3745_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_2_3_2_phi_fu_3745_p128 = B_cached_2_3_1_reg_369;
    end else begin
        B_cached_2_3_2_phi_fu_3745_p128 = ap_reg_phiprechg_B_cached_2_3_2_reg_3741pp0_it1;
    end
end

/// B_cached_2_4_2_phi_fu_4141_p128 assign process. ///
always @ (B_cached_2_4_1_reg_393 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_2_4_2_reg_4137pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2))) begin
        B_cached_2_4_2_phi_fu_4141_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_2_4_2_phi_fu_4141_p128 = B_cached_2_4_1_reg_393;
    end else begin
        B_cached_2_4_2_phi_fu_4141_p128 = ap_reg_phiprechg_B_cached_2_4_2_reg_4137pp0_it1;
    end
end

/// B_cached_2_5_2_phi_fu_4339_p128 assign process. ///
always @ (B_cached_2_5_1_reg_405 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_2_5_2_reg_4335pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2))) begin
        B_cached_2_5_2_phi_fu_4339_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_2_5_2_phi_fu_4339_p128 = B_cached_2_5_1_reg_405;
    end else begin
        B_cached_2_5_2_phi_fu_4339_p128 = ap_reg_phiprechg_B_cached_2_5_2_reg_4335pp0_it1;
    end
end

/// B_cached_2_6_2_phi_fu_4735_p128 assign process. ///
always @ (B_cached_2_6_1_reg_429 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_2_6_2_reg_4731pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2))) begin
        B_cached_2_6_2_phi_fu_4735_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_2_6_2_phi_fu_4735_p128 = B_cached_2_6_1_reg_429;
    end else begin
        B_cached_2_6_2_phi_fu_4735_p128 = ap_reg_phiprechg_B_cached_2_6_2_reg_4731pp0_it1;
    end
end

/// B_cached_2_7_2_phi_fu_4933_p128 assign process. ///
always @ (B_cached_2_7_1_reg_441 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_2_7_2_reg_4929pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2))) begin
        B_cached_2_7_2_phi_fu_4933_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_2_7_2_phi_fu_4933_p128 = B_cached_2_7_1_reg_441;
    end else begin
        B_cached_2_7_2_phi_fu_4933_p128 = ap_reg_phiprechg_B_cached_2_7_2_reg_4929pp0_it1;
    end
end

/// B_cached_3_0_2_phi_fu_5329_p128 assign process. ///
always @ (B_cached_3_0_1_reg_465 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_3_0_2_reg_5325pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3))) begin
        B_cached_3_0_2_phi_fu_5329_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_3_0_2_phi_fu_5329_p128 = B_cached_3_0_1_reg_465;
    end else begin
        B_cached_3_0_2_phi_fu_5329_p128 = ap_reg_phiprechg_B_cached_3_0_2_reg_5325pp0_it1;
    end
end

/// B_cached_3_1_2_phi_fu_5527_p128 assign process. ///
always @ (B_cached_3_1_1_reg_477 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_3_1_2_reg_5523pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3))) begin
        B_cached_3_1_2_phi_fu_5527_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_3_1_2_phi_fu_5527_p128 = B_cached_3_1_1_reg_477;
    end else begin
        B_cached_3_1_2_phi_fu_5527_p128 = ap_reg_phiprechg_B_cached_3_1_2_reg_5523pp0_it1;
    end
end

/// B_cached_3_2_2_phi_fu_5923_p128 assign process. ///
always @ (B_cached_3_2_1_reg_501 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_3_2_2_reg_5919pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3))) begin
        B_cached_3_2_2_phi_fu_5923_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_3_2_2_phi_fu_5923_p128 = B_cached_3_2_1_reg_501;
    end else begin
        B_cached_3_2_2_phi_fu_5923_p128 = ap_reg_phiprechg_B_cached_3_2_2_reg_5919pp0_it1;
    end
end

/// B_cached_3_3_2_phi_fu_6121_p128 assign process. ///
always @ (B_cached_3_3_1_reg_513 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_3_3_2_reg_6117pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3))) begin
        B_cached_3_3_2_phi_fu_6121_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_3_3_2_phi_fu_6121_p128 = B_cached_3_3_1_reg_513;
    end else begin
        B_cached_3_3_2_phi_fu_6121_p128 = ap_reg_phiprechg_B_cached_3_3_2_reg_6117pp0_it1;
    end
end

/// B_cached_3_4_2_phi_fu_6517_p128 assign process. ///
always @ (B_cached_3_4_1_reg_537 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_3_4_2_reg_6513pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3))) begin
        B_cached_3_4_2_phi_fu_6517_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_3_4_2_phi_fu_6517_p128 = B_cached_3_4_1_reg_537;
    end else begin
        B_cached_3_4_2_phi_fu_6517_p128 = ap_reg_phiprechg_B_cached_3_4_2_reg_6513pp0_it1;
    end
end

/// B_cached_3_5_2_phi_fu_6715_p128 assign process. ///
always @ (B_cached_3_5_1_reg_549 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_3_5_2_reg_6711pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3))) begin
        B_cached_3_5_2_phi_fu_6715_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_3_5_2_phi_fu_6715_p128 = B_cached_3_5_1_reg_549;
    end else begin
        B_cached_3_5_2_phi_fu_6715_p128 = ap_reg_phiprechg_B_cached_3_5_2_reg_6711pp0_it1;
    end
end

/// B_cached_3_6_2_phi_fu_13249_p128 assign process. ///
always @ (B_cached_3_6_1_reg_945 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_3_6_2_reg_13245pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3))) begin
        B_cached_3_6_2_phi_fu_13249_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_3_6_2_phi_fu_13249_p128 = B_cached_3_6_1_reg_945;
    end else begin
        B_cached_3_6_2_phi_fu_13249_p128 = ap_reg_phiprechg_B_cached_3_6_2_reg_13245pp0_it1;
    end
end

/// B_cached_3_7_2_phi_fu_12655_p128 assign process. ///
always @ (B_cached_3_7_1_reg_909 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_3_7_2_reg_12651pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3))) begin
        B_cached_3_7_2_phi_fu_12655_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_3_7_2_phi_fu_12655_p128 = B_cached_3_7_1_reg_909;
    end else begin
        B_cached_3_7_2_phi_fu_12655_p128 = ap_reg_phiprechg_B_cached_3_7_2_reg_12651pp0_it1;
    end
end

/// B_cached_4_0_2_phi_fu_12061_p128 assign process. ///
always @ (B_cached_4_0_1_reg_873 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_4_0_2_reg_12057pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4))) begin
        B_cached_4_0_2_phi_fu_12061_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_4_0_2_phi_fu_12061_p128 = B_cached_4_0_1_reg_873;
    end else begin
        B_cached_4_0_2_phi_fu_12061_p128 = ap_reg_phiprechg_B_cached_4_0_2_reg_12057pp0_it1;
    end
end

/// B_cached_4_1_2_phi_fu_11467_p128 assign process. ///
always @ (B_cached_4_1_1_reg_837 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_4_1_2_reg_11463pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4))) begin
        B_cached_4_1_2_phi_fu_11467_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_4_1_2_phi_fu_11467_p128 = B_cached_4_1_1_reg_837;
    end else begin
        B_cached_4_1_2_phi_fu_11467_p128 = ap_reg_phiprechg_B_cached_4_1_2_reg_11463pp0_it1;
    end
end

/// B_cached_4_2_2_phi_fu_10873_p128 assign process. ///
always @ (B_cached_4_2_1_reg_801 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_4_2_2_reg_10869pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4))) begin
        B_cached_4_2_2_phi_fu_10873_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_4_2_2_phi_fu_10873_p128 = B_cached_4_2_1_reg_801;
    end else begin
        B_cached_4_2_2_phi_fu_10873_p128 = ap_reg_phiprechg_B_cached_4_2_2_reg_10869pp0_it1;
    end
end

/// B_cached_4_3_2_phi_fu_10279_p128 assign process. ///
always @ (B_cached_4_3_1_reg_765 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_4_3_2_reg_10275pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4))) begin
        B_cached_4_3_2_phi_fu_10279_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_4_3_2_phi_fu_10279_p128 = B_cached_4_3_1_reg_765;
    end else begin
        B_cached_4_3_2_phi_fu_10279_p128 = ap_reg_phiprechg_B_cached_4_3_2_reg_10275pp0_it1;
    end
end

/// B_cached_4_4_2_phi_fu_9685_p128 assign process. ///
always @ (B_cached_4_4_1_reg_729 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_4_4_2_reg_9681pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4))) begin
        B_cached_4_4_2_phi_fu_9685_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_4_4_2_phi_fu_9685_p128 = B_cached_4_4_1_reg_729;
    end else begin
        B_cached_4_4_2_phi_fu_9685_p128 = ap_reg_phiprechg_B_cached_4_4_2_reg_9681pp0_it1;
    end
end

/// B_cached_4_5_2_phi_fu_9091_p128 assign process. ///
always @ (B_cached_4_5_1_reg_693 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_4_5_2_reg_9087pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4))) begin
        B_cached_4_5_2_phi_fu_9091_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_4_5_2_phi_fu_9091_p128 = B_cached_4_5_1_reg_693;
    end else begin
        B_cached_4_5_2_phi_fu_9091_p128 = ap_reg_phiprechg_B_cached_4_5_2_reg_9087pp0_it1;
    end
end

/// B_cached_4_6_2_phi_fu_8497_p128 assign process. ///
always @ (B_cached_4_6_1_reg_657 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_4_6_2_reg_8493pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4))) begin
        B_cached_4_6_2_phi_fu_8497_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_4_6_2_phi_fu_8497_p128 = B_cached_4_6_1_reg_657;
    end else begin
        B_cached_4_6_2_phi_fu_8497_p128 = ap_reg_phiprechg_B_cached_4_6_2_reg_8493pp0_it1;
    end
end

/// B_cached_4_7_2_phi_fu_7903_p128 assign process. ///
always @ (B_cached_4_7_1_reg_621 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_4_7_2_reg_7899pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4))) begin
        B_cached_4_7_2_phi_fu_7903_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_4_7_2_phi_fu_7903_p128 = B_cached_4_7_1_reg_621;
    end else begin
        B_cached_4_7_2_phi_fu_7903_p128 = ap_reg_phiprechg_B_cached_4_7_2_reg_7899pp0_it1;
    end
end

/// B_cached_5_0_2_phi_fu_7309_p128 assign process. ///
always @ (B_cached_5_0_1_reg_585 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_5_0_2_reg_7305pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5))) begin
        B_cached_5_0_2_phi_fu_7309_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_5_0_2_phi_fu_7309_p128 = B_cached_5_0_1_reg_585;
    end else begin
        B_cached_5_0_2_phi_fu_7309_p128 = ap_reg_phiprechg_B_cached_5_0_2_reg_7305pp0_it1;
    end
end

/// B_cached_5_1_2_phi_fu_6913_p128 assign process. ///
always @ (B_cached_5_1_1_reg_561 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_5_1_2_reg_6909pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5))) begin
        B_cached_5_1_2_phi_fu_6913_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_5_1_2_phi_fu_6913_p128 = B_cached_5_1_1_reg_561;
    end else begin
        B_cached_5_1_2_phi_fu_6913_p128 = ap_reg_phiprechg_B_cached_5_1_2_reg_6909pp0_it1;
    end
end

/// B_cached_5_2_2_phi_fu_7111_p128 assign process. ///
always @ (B_cached_5_2_1_reg_573 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_5_2_2_reg_7107pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5))) begin
        B_cached_5_2_2_phi_fu_7111_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_5_2_2_phi_fu_7111_p128 = B_cached_5_2_1_reg_573;
    end else begin
        B_cached_5_2_2_phi_fu_7111_p128 = ap_reg_phiprechg_B_cached_5_2_2_reg_7107pp0_it1;
    end
end

/// B_cached_5_3_2_phi_fu_7507_p128 assign process. ///
always @ (B_cached_5_3_1_reg_597 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_5_3_2_reg_7503pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5))) begin
        B_cached_5_3_2_phi_fu_7507_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_5_3_2_phi_fu_7507_p128 = B_cached_5_3_1_reg_597;
    end else begin
        B_cached_5_3_2_phi_fu_7507_p128 = ap_reg_phiprechg_B_cached_5_3_2_reg_7503pp0_it1;
    end
end

/// B_cached_5_4_2_phi_fu_7705_p128 assign process. ///
always @ (B_cached_5_4_1_reg_609 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_5_4_2_reg_7701pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5))) begin
        B_cached_5_4_2_phi_fu_7705_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_5_4_2_phi_fu_7705_p128 = B_cached_5_4_1_reg_609;
    end else begin
        B_cached_5_4_2_phi_fu_7705_p128 = ap_reg_phiprechg_B_cached_5_4_2_reg_7701pp0_it1;
    end
end

/// B_cached_5_5_2_phi_fu_8101_p128 assign process. ///
always @ (B_cached_5_5_1_reg_633 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_5_5_2_reg_8097pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5))) begin
        B_cached_5_5_2_phi_fu_8101_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_5_5_2_phi_fu_8101_p128 = B_cached_5_5_1_reg_633;
    end else begin
        B_cached_5_5_2_phi_fu_8101_p128 = ap_reg_phiprechg_B_cached_5_5_2_reg_8097pp0_it1;
    end
end

/// B_cached_5_6_2_phi_fu_8299_p128 assign process. ///
always @ (B_cached_5_6_1_reg_645 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_5_6_2_reg_8295pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5))) begin
        B_cached_5_6_2_phi_fu_8299_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_5_6_2_phi_fu_8299_p128 = B_cached_5_6_1_reg_645;
    end else begin
        B_cached_5_6_2_phi_fu_8299_p128 = ap_reg_phiprechg_B_cached_5_6_2_reg_8295pp0_it1;
    end
end

/// B_cached_5_7_2_phi_fu_8695_p128 assign process. ///
always @ (B_cached_5_7_1_reg_669 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_5_7_2_reg_8691pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5))) begin
        B_cached_5_7_2_phi_fu_8695_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_5_7_2_phi_fu_8695_p128 = B_cached_5_7_1_reg_669;
    end else begin
        B_cached_5_7_2_phi_fu_8695_p128 = ap_reg_phiprechg_B_cached_5_7_2_reg_8691pp0_it1;
    end
end

/// B_cached_6_0_2_phi_fu_8893_p128 assign process. ///
always @ (B_cached_6_0_1_reg_681 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_6_0_2_reg_8889pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6))) begin
        B_cached_6_0_2_phi_fu_8893_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_6_0_2_phi_fu_8893_p128 = B_cached_6_0_1_reg_681;
    end else begin
        B_cached_6_0_2_phi_fu_8893_p128 = ap_reg_phiprechg_B_cached_6_0_2_reg_8889pp0_it1;
    end
end

/// B_cached_6_1_2_phi_fu_9289_p128 assign process. ///
always @ (B_cached_6_1_1_reg_705 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_6_1_2_reg_9285pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6))) begin
        B_cached_6_1_2_phi_fu_9289_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_6_1_2_phi_fu_9289_p128 = B_cached_6_1_1_reg_705;
    end else begin
        B_cached_6_1_2_phi_fu_9289_p128 = ap_reg_phiprechg_B_cached_6_1_2_reg_9285pp0_it1;
    end
end

/// B_cached_6_2_2_phi_fu_9487_p128 assign process. ///
always @ (B_cached_6_2_1_reg_717 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_6_2_2_reg_9483pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6))) begin
        B_cached_6_2_2_phi_fu_9487_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_6_2_2_phi_fu_9487_p128 = B_cached_6_2_1_reg_717;
    end else begin
        B_cached_6_2_2_phi_fu_9487_p128 = ap_reg_phiprechg_B_cached_6_2_2_reg_9483pp0_it1;
    end
end

/// B_cached_6_3_2_phi_fu_9883_p128 assign process. ///
always @ (B_cached_6_3_1_reg_741 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_6_3_2_reg_9879pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6))) begin
        B_cached_6_3_2_phi_fu_9883_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_6_3_2_phi_fu_9883_p128 = B_cached_6_3_1_reg_741;
    end else begin
        B_cached_6_3_2_phi_fu_9883_p128 = ap_reg_phiprechg_B_cached_6_3_2_reg_9879pp0_it1;
    end
end

/// B_cached_6_4_2_phi_fu_10081_p128 assign process. ///
always @ (B_cached_6_4_1_reg_753 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_6_4_2_reg_10077pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6))) begin
        B_cached_6_4_2_phi_fu_10081_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_6_4_2_phi_fu_10081_p128 = B_cached_6_4_1_reg_753;
    end else begin
        B_cached_6_4_2_phi_fu_10081_p128 = ap_reg_phiprechg_B_cached_6_4_2_reg_10077pp0_it1;
    end
end

/// B_cached_6_5_2_phi_fu_10477_p128 assign process. ///
always @ (B_cached_6_5_1_reg_777 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_6_5_2_reg_10473pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6))) begin
        B_cached_6_5_2_phi_fu_10477_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_6_5_2_phi_fu_10477_p128 = B_cached_6_5_1_reg_777;
    end else begin
        B_cached_6_5_2_phi_fu_10477_p128 = ap_reg_phiprechg_B_cached_6_5_2_reg_10473pp0_it1;
    end
end

/// B_cached_6_6_2_phi_fu_10675_p128 assign process. ///
always @ (B_cached_6_6_1_reg_789 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_6_6_2_reg_10671pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6))) begin
        B_cached_6_6_2_phi_fu_10675_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_6_6_2_phi_fu_10675_p128 = B_cached_6_6_1_reg_789;
    end else begin
        B_cached_6_6_2_phi_fu_10675_p128 = ap_reg_phiprechg_B_cached_6_6_2_reg_10671pp0_it1;
    end
end

/// B_cached_6_7_2_phi_fu_11071_p128 assign process. ///
always @ (B_cached_6_7_1_reg_813 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_6_7_2_reg_11067pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6))) begin
        B_cached_6_7_2_phi_fu_11071_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_6_7_2_phi_fu_11071_p128 = B_cached_6_7_1_reg_813;
    end else begin
        B_cached_6_7_2_phi_fu_11071_p128 = ap_reg_phiprechg_B_cached_6_7_2_reg_11067pp0_it1;
    end
end

/// B_cached_7_0_2_phi_fu_11269_p128 assign process. ///
always @ (B_cached_7_0_1_reg_825 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_7_0_2_reg_11265pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0))) begin
        B_cached_7_0_2_phi_fu_11269_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_7_0_2_phi_fu_11269_p128 = B_cached_7_0_1_reg_825;
    end else begin
        B_cached_7_0_2_phi_fu_11269_p128 = ap_reg_phiprechg_B_cached_7_0_2_reg_11265pp0_it1;
    end
end

/// B_cached_7_1_2_phi_fu_11665_p128 assign process. ///
always @ (B_cached_7_1_1_reg_849 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_7_1_2_reg_11661pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0))) begin
        B_cached_7_1_2_phi_fu_11665_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_7_1_2_phi_fu_11665_p128 = B_cached_7_1_1_reg_849;
    end else begin
        B_cached_7_1_2_phi_fu_11665_p128 = ap_reg_phiprechg_B_cached_7_1_2_reg_11661pp0_it1;
    end
end

/// B_cached_7_2_2_phi_fu_11863_p128 assign process. ///
always @ (B_cached_7_2_1_reg_861 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_7_2_2_reg_11859pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0))) begin
        B_cached_7_2_2_phi_fu_11863_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_7_2_2_phi_fu_11863_p128 = B_cached_7_2_1_reg_861;
    end else begin
        B_cached_7_2_2_phi_fu_11863_p128 = ap_reg_phiprechg_B_cached_7_2_2_reg_11859pp0_it1;
    end
end

/// B_cached_7_3_2_phi_fu_12259_p128 assign process. ///
always @ (B_cached_7_3_1_reg_885 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_7_3_2_reg_12255pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0))) begin
        B_cached_7_3_2_phi_fu_12259_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_7_3_2_phi_fu_12259_p128 = B_cached_7_3_1_reg_885;
    end else begin
        B_cached_7_3_2_phi_fu_12259_p128 = ap_reg_phiprechg_B_cached_7_3_2_reg_12255pp0_it1;
    end
end

/// B_cached_7_4_2_phi_fu_12457_p128 assign process. ///
always @ (B_cached_7_4_1_reg_897 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_7_4_2_reg_12453pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0))) begin
        B_cached_7_4_2_phi_fu_12457_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_7_4_2_phi_fu_12457_p128 = B_cached_7_4_1_reg_897;
    end else begin
        B_cached_7_4_2_phi_fu_12457_p128 = ap_reg_phiprechg_B_cached_7_4_2_reg_12453pp0_it1;
    end
end

/// B_cached_7_5_2_phi_fu_12853_p128 assign process. ///
always @ (B_cached_7_5_1_reg_921 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_7_5_2_reg_12849pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0))) begin
        B_cached_7_5_2_phi_fu_12853_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_7_5_2_phi_fu_12853_p128 = B_cached_7_5_1_reg_921;
    end else begin
        B_cached_7_5_2_phi_fu_12853_p128 = ap_reg_phiprechg_B_cached_7_5_2_reg_12849pp0_it1;
    end
end

/// B_cached_7_6_2_phi_fu_13051_p128 assign process. ///
always @ (B_cached_7_6_1_reg_933 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_7_6_2_reg_13047pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0))) begin
        B_cached_7_6_2_phi_fu_13051_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_7_6_2_phi_fu_13051_p128 = B_cached_7_6_1_reg_933;
    end else begin
        B_cached_7_6_2_phi_fu_13051_p128 = ap_reg_phiprechg_B_cached_7_6_2_reg_13047pp0_it1;
    end
end

/// B_cached_7_7_2_phi_fu_13447_p128 assign process. ///
always @ (B_cached_7_7_1_reg_957 or exitcond_flatten_reg_14177 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14231 or tmp_fu_13703_p1 or B_cached_7_0_fu_13707_p10 or ap_reg_phiprechg_B_cached_7_7_2_reg_13443pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0))) begin
        B_cached_7_7_2_phi_fu_13447_p128 = B_cached_7_0_fu_13707_p10;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & ~(tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_fu_13703_p1 == ap_const_lv3_0) & (tmp_20_reg_14231 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & (tmp_fu_13703_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14177 == ap_const_lv1_0) & (tmp_20_reg_14231 == ap_const_lv3_0) & ~(tmp_fu_13703_p1 == ap_const_lv3_6) & ~(tmp_fu_13703_p1 == ap_const_lv3_5) & ~(tmp_fu_13703_p1 == ap_const_lv3_4) & ~(tmp_fu_13703_p1 == ap_const_lv3_3) & ~(tmp_fu_13703_p1 == ap_const_lv3_2) & ~(tmp_fu_13703_p1 == ap_const_lv3_1) & ~(tmp_fu_13703_p1 == ap_const_lv3_0)))) begin
        B_cached_7_7_2_phi_fu_13447_p128 = B_cached_7_7_1_reg_957;
    end else begin
        B_cached_7_7_2_phi_fu_13447_p128 = ap_reg_phiprechg_B_cached_7_7_2_reg_13443pp0_it1;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st4_fsm_2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st4_fsm_2)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. ///
always @ (ap_sig_bdd_411)
begin
    if (ap_sig_bdd_411) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_22)
begin
    if (ap_sig_bdd_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_2 assign process. ///
always @ (ap_sig_bdd_3074)
begin
    if (ap_sig_bdd_3074) begin
        ap_sig_cseq_ST_st4_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_2 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_454)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_454) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if (~((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_2;
            end
        end
        ap_ST_st4_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign B_0_address0 = tmp_7_i_fu_13668_p1;
assign B_1_address0 = tmp_7_i_fu_13668_p1;
assign B_2_address0 = tmp_7_i_fu_13668_p1;
assign B_3_address0 = tmp_7_i_fu_13668_p1;
assign B_4_address0 = tmp_7_i_fu_13668_p1;
assign B_5_address0 = tmp_7_i_fu_13668_p1;
assign B_6_address0 = tmp_7_i_fu_13668_p1;
assign B_7_address0 = tmp_7_i_fu_13668_p1;
assign B_cached_7_0_fu_13707_p1 = B_0_q0;
assign B_cached_7_0_fu_13707_p2 = B_1_q0;
assign B_cached_7_0_fu_13707_p3 = B_2_q0;
assign B_cached_7_0_fu_13707_p4 = B_3_q0;
assign B_cached_7_0_fu_13707_p5 = B_4_q0;
assign B_cached_7_0_fu_13707_p6 = B_5_q0;
assign B_cached_7_0_fu_13707_p7 = B_6_q0;
assign B_cached_7_0_fu_13707_p8 = B_7_q0;
assign B_cached_7_0_fu_13707_p9 = i_0_i_i_mid2_fu_13696_p3[2:0];
assign ap_reg_phiprechg_B_cached_0_0_2_reg_6315pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_1_2_reg_5721pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_2_2_reg_5127pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_3_2_reg_4533pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_4_2_reg_3939pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_5_2_reg_3345pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_6_2_reg_2751pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_7_2_reg_2157pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_0_2_reg_1563pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_1_2_reg_969pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_2_2_reg_1167pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_3_2_reg_1365pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_4_2_reg_1761pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_5_2_reg_1959pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_6_2_reg_2355pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_7_2_reg_2553pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_0_2_reg_2949pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_1_2_reg_3147pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_2_2_reg_3543pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_3_2_reg_3741pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_4_2_reg_4137pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_5_2_reg_4335pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_6_2_reg_4731pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_7_2_reg_4929pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_0_2_reg_5325pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_1_2_reg_5523pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_2_2_reg_5919pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_3_2_reg_6117pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_4_2_reg_6513pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_5_2_reg_6711pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_6_2_reg_13245pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_7_2_reg_12651pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_0_2_reg_12057pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_1_2_reg_11463pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_2_2_reg_10869pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_3_2_reg_10275pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_4_2_reg_9681pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_5_2_reg_9087pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_6_2_reg_8493pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_7_2_reg_7899pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_0_2_reg_7305pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_1_2_reg_6909pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_2_2_reg_7107pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_3_2_reg_7503pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_4_2_reg_7701pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_5_2_reg_8097pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_6_2_reg_8295pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_7_2_reg_8691pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_0_2_reg_8889pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_1_2_reg_9285pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_2_2_reg_9483pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_3_2_reg_9879pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_4_2_reg_10077pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_5_2_reg_10473pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_6_2_reg_10671pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_7_2_reg_11067pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_0_2_reg_11265pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_1_2_reg_11661pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_2_2_reg_11859pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_3_2_reg_12255pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_4_2_reg_12453pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_5_2_reg_12849pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_6_2_reg_13047pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_7_2_reg_13443pp0_it1 = 'bx;
assign ap_return_0 = B_cached_0_0_1_reg_525;
assign ap_return_1 = B_cached_0_1_1_reg_489;
assign ap_return_10 = B_cached_1_2_1_reg_213;
assign ap_return_11 = B_cached_1_3_1_reg_225;
assign ap_return_12 = B_cached_1_4_1_reg_249;
assign ap_return_13 = B_cached_1_5_1_reg_261;
assign ap_return_14 = B_cached_1_6_1_reg_285;
assign ap_return_15 = B_cached_1_7_1_reg_297;
assign ap_return_16 = B_cached_2_0_1_reg_321;
assign ap_return_17 = B_cached_2_1_1_reg_333;
assign ap_return_18 = B_cached_2_2_1_reg_357;
assign ap_return_19 = B_cached_2_3_1_reg_369;
assign ap_return_2 = B_cached_0_2_1_reg_453;
assign ap_return_20 = B_cached_2_4_1_reg_393;
assign ap_return_21 = B_cached_2_5_1_reg_405;
assign ap_return_22 = B_cached_2_6_1_reg_429;
assign ap_return_23 = B_cached_2_7_1_reg_441;
assign ap_return_24 = B_cached_3_0_1_reg_465;
assign ap_return_25 = B_cached_3_1_1_reg_477;
assign ap_return_26 = B_cached_3_2_1_reg_501;
assign ap_return_27 = B_cached_3_3_1_reg_513;
assign ap_return_28 = B_cached_3_4_1_reg_537;
assign ap_return_29 = B_cached_3_5_1_reg_549;
assign ap_return_3 = B_cached_0_3_1_reg_417;
assign ap_return_30 = B_cached_3_6_1_reg_945;
assign ap_return_31 = B_cached_3_7_1_reg_909;
assign ap_return_32 = B_cached_4_0_1_reg_873;
assign ap_return_33 = B_cached_4_1_1_reg_837;
assign ap_return_34 = B_cached_4_2_1_reg_801;
assign ap_return_35 = B_cached_4_3_1_reg_765;
assign ap_return_36 = B_cached_4_4_1_reg_729;
assign ap_return_37 = B_cached_4_5_1_reg_693;
assign ap_return_38 = B_cached_4_6_1_reg_657;
assign ap_return_39 = B_cached_4_7_1_reg_621;
assign ap_return_4 = B_cached_0_4_1_reg_381;
assign ap_return_40 = B_cached_5_0_1_reg_585;
assign ap_return_41 = B_cached_5_1_1_reg_561;
assign ap_return_42 = B_cached_5_2_1_reg_573;
assign ap_return_43 = B_cached_5_3_1_reg_597;
assign ap_return_44 = B_cached_5_4_1_reg_609;
assign ap_return_45 = B_cached_5_5_1_reg_633;
assign ap_return_46 = B_cached_5_6_1_reg_645;
assign ap_return_47 = B_cached_5_7_1_reg_669;
assign ap_return_48 = B_cached_6_0_1_reg_681;
assign ap_return_49 = B_cached_6_1_1_reg_705;
assign ap_return_5 = B_cached_0_5_1_reg_345;
assign ap_return_50 = B_cached_6_2_1_reg_717;
assign ap_return_51 = B_cached_6_3_1_reg_741;
assign ap_return_52 = B_cached_6_4_1_reg_753;
assign ap_return_53 = B_cached_6_5_1_reg_777;
assign ap_return_54 = B_cached_6_6_1_reg_789;
assign ap_return_55 = B_cached_6_7_1_reg_813;
assign ap_return_56 = B_cached_7_0_1_reg_825;
assign ap_return_57 = B_cached_7_1_1_reg_849;
assign ap_return_58 = B_cached_7_2_1_reg_861;
assign ap_return_59 = B_cached_7_3_1_reg_885;
assign ap_return_6 = B_cached_0_6_1_reg_309;
assign ap_return_60 = B_cached_7_4_1_reg_897;
assign ap_return_61 = B_cached_7_5_1_reg_921;
assign ap_return_62 = B_cached_7_6_1_reg_933;
assign ap_return_63 = B_cached_7_7_1_reg_957;
assign ap_return_7 = B_cached_0_7_1_reg_273;
assign ap_return_8 = B_cached_1_0_1_reg_237;
assign ap_return_9 = B_cached_1_1_1_reg_201;

/// ap_sig_bdd_22 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_22 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_3074 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_3074 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_411 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_411 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_454 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_454 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign exitcond3_i_i_fu_13654_p2 = (j_0_i_i_reg_179 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond_flatten_fu_13642_p2 = (indvar_flatten_reg_168 == ap_const_lv7_40? 1'b1: 1'b0);
assign i_0_i_i_mid2_fu_13696_p3 = ((exitcond3_i_i_reg_14186[0:0]===1'b1)? i_fu_13690_p2: i_0_i_i_reg_190);
assign i_fu_13690_p2 = (ap_const_lv4_1 + i_0_i_i_reg_190);
assign indvar_flatten_next_fu_13648_p2 = (indvar_flatten_reg_168 + ap_const_lv7_1);
assign j_0_i_i_mid2_fu_13660_p3 = ((exitcond3_i_i_fu_13654_p2[0:0]===1'b1)? ap_const_lv4_0: j_0_i_i_reg_179);
assign j_fu_13684_p2 = (j_0_i_i_mid2_fu_13660_p3 + ap_const_lv4_1);
assign tmp_20_fu_13680_p1 = j_0_i_i_mid2_fu_13660_p3[2:0];
assign tmp_7_i_fu_13668_p1 = j_0_i_i_mid2_fu_13660_p3;
assign tmp_fu_13703_p1 = i_0_i_i_mid2_fu_13696_p3[2:0];


endmodule //DCT_MAT_Multiply_1_Loop_LoadRow_pr

