#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 17:16:19 2025
# Process ID: 3540850
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N7
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N7/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N7/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N7/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N7/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N7/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N7/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3540919
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.141 ; gain = 241.801 ; free physical = 92142 ; free virtual = 202520
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.499; parent = 2372.377; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.223; parent = 3039.145; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N7/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N7/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3107.109 ; gain = 309.770 ; free physical = 92079 ; free virtual = 202458
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.499; parent = 2372.377; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.191; parent = 3107.113; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3124.922 ; gain = 327.582 ; free physical = 92078 ; free virtual = 202457
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.499; parent = 2372.377; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.004; parent = 3124.926; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3124.922 ; gain = 327.582 ; free physical = 92074 ; free virtual = 202453
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.499; parent = 2372.377; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.004; parent = 3124.926; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3124.922 ; gain = 0.000 ; free physical = 92100 ; free virtual = 202479
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N7/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3288.641 ; gain = 0.000 ; free physical = 92211 ; free virtual = 202590
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3288.641 ; gain = 0.000 ; free physical = 92211 ; free virtual = 202590
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3288.641 ; gain = 491.301 ; free physical = 92263 ; free virtual = 202642
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.499; parent = 2372.377; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4229.707; parent = 3256.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3288.641 ; gain = 491.301 ; free physical = 92263 ; free virtual = 202642
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.499; parent = 2372.377; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4229.707; parent = 3256.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3288.641 ; gain = 491.301 ; free physical = 92263 ; free virtual = 202642
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.499; parent = 2372.377; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4229.707; parent = 3256.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3288.641 ; gain = 491.301 ; free physical = 92275 ; free virtual = 202655
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.499; parent = 2372.377; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4229.707; parent = 3256.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 24    
+---Registers : 
	               19 Bit    Registers := 24    
	               14 Bit    Registers := 28    
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3288.641 ; gain = 491.301 ; free physical = 92453 ; free virtual = 202837
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.077; parent = 2388.986; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4229.707; parent = 3256.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3684.047 ; gain = 886.707 ; free physical = 92050 ; free virtual = 202435
Synthesis current peak Physical Memory [PSS] (MB): peak = 3221.026; parent = 2966.936; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4657.129; parent = 3684.051; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 3688.047 ; gain = 890.707 ; free physical = 92047 ; free virtual = 202432
Synthesis current peak Physical Memory [PSS] (MB): peak = 3226.046; parent = 2971.955; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4661.129; parent = 3688.051; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3751.094 ; gain = 953.754 ; free physical = 92007 ; free virtual = 202392
Synthesis current peak Physical Memory [PSS] (MB): peak = 3237.015; parent = 2982.924; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4724.176; parent = 3751.098; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3765.969 ; gain = 968.629 ; free physical = 92041 ; free virtual = 202426
Synthesis current peak Physical Memory [PSS] (MB): peak = 3237.038; parent = 2982.947; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4739.051; parent = 3765.973; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3765.969 ; gain = 968.629 ; free physical = 92041 ; free virtual = 202426
Synthesis current peak Physical Memory [PSS] (MB): peak = 3237.038; parent = 2982.947; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4739.051; parent = 3765.973; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3765.969 ; gain = 968.629 ; free physical = 92041 ; free virtual = 202426
Synthesis current peak Physical Memory [PSS] (MB): peak = 3237.085; parent = 2982.994; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4739.051; parent = 3765.973; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3765.969 ; gain = 968.629 ; free physical = 92041 ; free virtual = 202426
Synthesis current peak Physical Memory [PSS] (MB): peak = 3237.163; parent = 2983.072; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4739.051; parent = 3765.973; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3765.969 ; gain = 968.629 ; free physical = 92041 ; free virtual = 202426
Synthesis current peak Physical Memory [PSS] (MB): peak = 3237.163; parent = 2983.072; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4739.051; parent = 3765.973; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3765.969 ; gain = 968.629 ; free physical = 92041 ; free virtual = 202426
Synthesis current peak Physical Memory [PSS] (MB): peak = 3237.179; parent = 2983.088; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4739.051; parent = 3765.973; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage4_reg[3][13] | 4      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|dotprod     | vld_layer6_reg    | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   304|
|3     |LUT2   |  1295|
|4     |LUT3   |   100|
|5     |LUT4   |   500|
|6     |LUT5   |   550|
|7     |LUT6   |   950|
|8     |SRL16E |    15|
|9     |FDRE   |   753|
|10    |IBUF   |   653|
|11    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3765.969 ; gain = 968.629 ; free physical = 92041 ; free virtual = 202426
Synthesis current peak Physical Memory [PSS] (MB): peak = 3237.210; parent = 2983.119; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4739.051; parent = 3765.973; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3765.969 ; gain = 804.910 ; free physical = 92041 ; free virtual = 202426
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 3765.977 ; gain = 968.629 ; free physical = 92041 ; free virtual = 202426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3776.938 ; gain = 0.000 ; free physical = 92164 ; free virtual = 202549
INFO: [Netlist 29-17] Analyzing 958 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N7/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3810.855 ; gain = 0.000 ; free physical = 92186 ; free virtual = 202571
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 654 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 653 instances

Synth Design complete, checksum: b591ca36
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 3810.855 ; gain = 2106.336 ; free physical = 92261 ; free virtual = 202646
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N7/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N7/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4576.859 ; gain = 766.004 ; free physical = 91785 ; free virtual = 202169
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 17:17:26 2025...
