============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 27 2024  07:48:41 pm
  Module:                 rca
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (1862 ps) Setup Check with Pin genblk2[3].reg_s_q_o_reg/CK->D
          Group: clock
     Startpoint: (R) a_i[0]
          Clock: (R) clock
       Endpoint: (R) genblk2[3].reg_s_q_o_reg/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     241                  
     Required Time:=    4759                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     897                  
             Slack:=    1862                  

Exceptions/Constraints:
  input_delay             2000            constraints.sdc_line_5_3_1 

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  a_i[0]                     -       -      R     (arrival)      1  0.8     0     0    2000    (-,-) 
  g295__1617/CO              -       A->CO  R     ADDFX1         1  0.6    38   181    2181    (-,-) 
  g292__6783/CO              -       CI->CO R     ADDFX1         1  0.6    39   186    2367    (-,-) 
  g289__8428/CO              -       CI->CO R     ADDFX1         1  0.6    39   186    2553    (-,-) 
  g286__6260/S               -       CI->S  R     ADDFX1         1  0.2    33   255    2808    (-,-) 
  g284__2398/Y               -       AN->Y  R     NOR2BX1        1  0.2    34    89    2897    (-,-) 
  genblk2[3].reg_s_q_o_reg/D <<<     -      R     SDFFQX1        1    -     -     0    2897    (-,-) 
#----------------------------------------------------------------------------------------------------

