Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Sat Dec 17 17:22:52 2016
| Host         : Lappytoppy running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    46 |
| Unused register locations in slices containing registers |    94 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           35 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             132 |           43 |
| Yes          | No                    | No                     |             357 |           96 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             110 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                       Enable Signal                                                                      |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                     |                1 |              2 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/gen[0].data_int_reg[0][9]                                                                                     |                                                                                                                                     |                2 |              2 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                3 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data[4]_i_1__0_n_0                                                                                        |                                                                                                                                     |                2 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                3 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_i2s_adi_0/U0/ctrlif/rd_addr[3]_i_1_n_0                                                                                                         |                                                                                                                                     |                2 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK1 | top_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0                                                                                                  |                                                                                                                                     |                1 |              5 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_i2s_adi_0/U0/ctrl/clkgen/lrclk_count[7]_i_1_n_0                                                                                                |                                                                                                                                     |                5 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                     |                6 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4_i_1_n_0                                                                                             |                                                                                                                                     |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                     |                2 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_i2s_adi_0/U0/ctrl/clkgen/bclk_count[7]_i_1_n_0                                                                                                 |                                                                                                                                     |                4 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                     |                2 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]     |                                                                                                                                     |                5 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                          | top_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0                                                                            |                4 |             12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | top_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr[2]_i_1_n_0                                                             |                4 |             12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | top_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr[2]_i_1__0_n_0                                                          |                4 |             12 |
|  top_i/processing_system7_0/inst/FCLK_CLK1 | top_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                            |                                                                                                                                     |                2 |             13 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                     |                4 |             13 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                     |                3 |             14 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                     |                3 |             14 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_i2s_adi_0/U0/ctrlif/E[0]                                                                                                                       | top_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0                                                                            |                4 |             16 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG_reg[0][0]                                                                                              | top_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0                                                                            |                5 |             16 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                     |                6 |             16 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                     |                6 |             16 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                     |                5 |             20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/E[0]                                                                                                          |                                                                                                                                     |                5 |             24 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_i2s_adi_0/U0/ctrl/tx_gen.tx/E[0]                                                                                                               | top_i/axi_i2s_adi_0/U0/ctrl/tx_gen.tx/gen[0].data_int[0][31]_i_1_n_0                                                                |                4 |             24 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | top_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0                                                                            |                8 |             26 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                     |                6 |             28 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                     |                7 |             28 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                     |                7 |             28 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                     |                6 |             28 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/gen[0].data_int_reg[0][9]                                                                                     | top_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_int[0][31]_i_1__0_n_0                                                             |                4 |             32 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_i2s_adi_0/U0/ctrlif/p_0_in1_out                                                                                                                |                                                                                                                                     |                4 |             32 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/p_0_in1_out__0                                                                                      |                                                                                                                                     |                4 |             32 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                     |                9 |             34 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                     |                8 |             47 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                     |                8 |             47 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               14 |             58 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          |                                                                                                                                     |               36 |            116 |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 4      |                     7 |
| 5      |                     1 |
| 6      |                     1 |
| 8      |                     8 |
| 12     |                     3 |
| 13     |                     2 |
| 14     |                     2 |
| 16+    |                    20 |
+--------+-----------------------+


