
semua_inti.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003df0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d0  08003f80  08003f80  00004f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004550  08004550  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004550  08004550  00005550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004558  08004558  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004558  08004558  00005558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800455c  0800455c  0000555c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004560  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006068  2**0
                  CONTENTS
 10 .bss          00000654  20000068  20000068  00006068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200006bc  200006bc  00006068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008702  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000017a2  00000000  00000000  0000e79a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000780  00000000  00000000  0000ff40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005ad  00000000  00000000  000106c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021187  00000000  00000000  00010c6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009f93  00000000  00000000  00031df4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c4c32  00000000  00000000  0003bd87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001009b9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000026f0  00000000  00000000  001009fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  001030ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003f68 	.word	0x08003f68

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08003f68 	.word	0x08003f68

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <_write>:
// Deklarasikan huart1 agar dikenal di fungsi ini
extern UART_HandleTypeDef huart1;

// Fungsi _write untuk printf ke UART1
int _write(int file, char *ptr, int len)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  (void)file; // Tidak digunakan
  HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, 100);
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	b29a      	uxth	r2, r3
 80005bc:	2364      	movs	r3, #100	@ 0x64
 80005be:	68b9      	ldr	r1, [r7, #8]
 80005c0:	4803      	ldr	r0, [pc, #12]	@ (80005d0 <_write+0x24>)
 80005c2:	f001 fef1 	bl	80023a8 <HAL_UART_Transmit>
  return len;
 80005c6:	687b      	ldr	r3, [r7, #4]
}
 80005c8:	4618      	mov	r0, r3
 80005ca:	3710      	adds	r7, #16
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	20000084 	.word	0x20000084

080005d4 <send_at_command>:

// =================================================================
// == FUNGSI WIFI ESP01 (Menggunakan UART2) -- VERSI bool (POLLING AKTIF) ==
// =================================================================
bool send_at_command(const char* cmd, const char* expected_response, uint32_t timeout)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b088      	sub	sp, #32
 80005d8:	af00      	add	r7, sp, #0
 80005da:	60f8      	str	r0, [r7, #12]
 80005dc:	60b9      	str	r1, [r7, #8]
 80005de:	607a      	str	r2, [r7, #4]
    memset(wifi_rx_buffer, '\0', WIFI_RX_BUFFER_SIZE); // Kosongkan buffer utama
 80005e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005e4:	2100      	movs	r1, #0
 80005e6:	482c      	ldr	r0, [pc, #176]	@ (8000698 <send_at_command+0xc4>)
 80005e8:	f002 fd70 	bl	80030cc <memset>
    uint32_t buffer_idx = 0; // Indeks untuk buffer utama
 80005ec:	2300      	movs	r3, #0
 80005ee:	61fb      	str	r3, [r7, #28]

    printf("Mengirim: %s", cmd);
 80005f0:	68f9      	ldr	r1, [r7, #12]
 80005f2:	482a      	ldr	r0, [pc, #168]	@ (800069c <send_at_command+0xc8>)
 80005f4:	f002 fbec 	bl	8002dd0 <iprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)cmd, strlen(cmd), 1000); // Kirim perintah
 80005f8:	68f8      	ldr	r0, [r7, #12]
 80005fa:	f7ff fde9 	bl	80001d0 <strlen>
 80005fe:	4603      	mov	r3, r0
 8000600:	b29a      	uxth	r2, r3
 8000602:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000606:	68f9      	ldr	r1, [r7, #12]
 8000608:	4825      	ldr	r0, [pc, #148]	@ (80006a0 <send_at_command+0xcc>)
 800060a:	f001 fecd 	bl	80023a8 <HAL_UART_Transmit>

    uint32_t start_time = HAL_GetTick(); // Catat waktu mulai
 800060e:	f000 ff3d 	bl	800148c <HAL_GetTick>
 8000612:	61b8      	str	r0, [r7, #24]

    // Loop polling sampai timeout total
    while ((HAL_GetTick() - start_time) < timeout)
 8000614:	e02a      	b.n	800066c <send_at_command+0x98>
    {
        uint8_t byte_received; // Terima satu byte saja

        // Coba terima SATU byte dengan timeout singkat (misal 50ms)
        if (HAL_UART_Receive(&huart2, &byte_received, 1, 50) == HAL_OK)
 8000616:	f107 0117 	add.w	r1, r7, #23
 800061a:	2332      	movs	r3, #50	@ 0x32
 800061c:	2201      	movs	r2, #1
 800061e:	4820      	ldr	r0, [pc, #128]	@ (80006a0 <send_at_command+0xcc>)
 8000620:	f001 ff4d 	bl	80024be <HAL_UART_Receive>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d120      	bne.n	800066c <send_at_command+0x98>
        {
            // Jika satu byte diterima
            if (buffer_idx < WIFI_RX_BUFFER_SIZE - 1) // Pastikan buffer tidak penuh
 800062a:	69fb      	ldr	r3, [r7, #28]
 800062c:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8000630:	d817      	bhi.n	8000662 <send_at_command+0x8e>
            {
                wifi_rx_buffer[buffer_idx++] = byte_received; // Tambahkan byte ke buffer
 8000632:	69fb      	ldr	r3, [r7, #28]
 8000634:	1c5a      	adds	r2, r3, #1
 8000636:	61fa      	str	r2, [r7, #28]
 8000638:	7df9      	ldrb	r1, [r7, #23]
 800063a:	4a17      	ldr	r2, [pc, #92]	@ (8000698 <send_at_command+0xc4>)
 800063c:	54d1      	strb	r1, [r2, r3]
                wifi_rx_buffer[buffer_idx] = '\0'; // Jaga agar tetap null-terminated
 800063e:	4a16      	ldr	r2, [pc, #88]	@ (8000698 <send_at_command+0xc4>)
 8000640:	69fb      	ldr	r3, [r7, #28]
 8000642:	4413      	add	r3, r2
 8000644:	2200      	movs	r2, #0
 8000646:	701a      	strb	r2, [r3, #0]

                // Periksa apakah respons yang diharapkan ADA di buffer setiap kali byte baru masuk
                if (strstr((char*)wifi_rx_buffer, expected_response) != NULL) {
 8000648:	68b9      	ldr	r1, [r7, #8]
 800064a:	4813      	ldr	r0, [pc, #76]	@ (8000698 <send_at_command+0xc4>)
 800064c:	f002 fd46 	bl	80030dc <strstr>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d00a      	beq.n	800066c <send_at_command+0x98>
                    printf("Respon DITEMUKAN! >> %s\r\n", wifi_rx_buffer);
 8000656:	4910      	ldr	r1, [pc, #64]	@ (8000698 <send_at_command+0xc4>)
 8000658:	4812      	ldr	r0, [pc, #72]	@ (80006a4 <send_at_command+0xd0>)
 800065a:	f002 fbb9 	bl	8002dd0 <iprintf>
                    return true; // Berhasil!
 800065e:	2301      	movs	r3, #1
 8000660:	e016      	b.n	8000690 <send_at_command+0xbc>
                }
            }
            else {
                 printf("Respon >> (Buffer Penuh sebelum respons ditemukan)\r\n");
 8000662:	4811      	ldr	r0, [pc, #68]	@ (80006a8 <send_at_command+0xd4>)
 8000664:	f002 fc1c 	bl	8002ea0 <puts>
                 return false; // Buffer penuh, anggap gagal
 8000668:	2300      	movs	r3, #0
 800066a:	e011      	b.n	8000690 <send_at_command+0xbc>
    while ((HAL_GetTick() - start_time) < timeout)
 800066c:	f000 ff0e 	bl	800148c <HAL_GetTick>
 8000670:	4602      	mov	r2, r0
 8000672:	69bb      	ldr	r3, [r7, #24]
 8000674:	1ad3      	subs	r3, r2, r3
 8000676:	687a      	ldr	r2, [r7, #4]
 8000678:	429a      	cmp	r2, r3
 800067a:	d8cc      	bhi.n	8000616 <send_at_command+0x42>
        // Jika HAL_UART_Receive timeout (tidak ada byte baru), loop lanjut
        // Kita tidak perlu HAL_Delay di sini karena HAL_UART_Receive sudah memberi jeda
    }

    // Jika keluar dari loop (timeout total tercapai)
    printf("Respon >> (Timeout %lu ms, respons '%s' tidak ditemukan)\r\n", timeout, expected_response);
 800067c:	68ba      	ldr	r2, [r7, #8]
 800067e:	6879      	ldr	r1, [r7, #4]
 8000680:	480a      	ldr	r0, [pc, #40]	@ (80006ac <send_at_command+0xd8>)
 8000682:	f002 fba5 	bl	8002dd0 <iprintf>
    printf("   Buffer terakhir: %s\r\n", wifi_rx_buffer);
 8000686:	4904      	ldr	r1, [pc, #16]	@ (8000698 <send_at_command+0xc4>)
 8000688:	4809      	ldr	r0, [pc, #36]	@ (80006b0 <send_at_command+0xdc>)
 800068a:	f002 fba1 	bl	8002dd0 <iprintf>
    return false; // Gagal
 800068e:	2300      	movs	r3, #0
}
 8000690:	4618      	mov	r0, r3
 8000692:	3720      	adds	r7, #32
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	2000015c 	.word	0x2000015c
 800069c:	08003f80 	.word	0x08003f80
 80006a0:	200000cc 	.word	0x200000cc
 80006a4:	08003f90 	.word	0x08003f90
 80006a8:	08003fac 	.word	0x08003fac
 80006ac:	08003fe0 	.word	0x08003fe0
 80006b0:	0800401c 	.word	0x0800401c

080006b4 <ESP01_ConnectWiFi>:

// Fungsi ESP01_ConnectWiFi (bool version) biarkan seperti yang sudah ada di kode bool sebelumnya
bool ESP01_ConnectWiFi(const char *ssid, const char *password) {
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b0a4      	sub	sp, #144	@ 0x90
 80006b8:	af02      	add	r7, sp, #8
 80006ba:	6078      	str	r0, [r7, #4]
 80006bc:	6039      	str	r1, [r7, #0]
    if (!send_at_command("AT\r\n", "OK", 2000)) {
 80006be:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80006c2:	491a      	ldr	r1, [pc, #104]	@ (800072c <ESP01_ConnectWiFi+0x78>)
 80006c4:	481a      	ldr	r0, [pc, #104]	@ (8000730 <ESP01_ConnectWiFi+0x7c>)
 80006c6:	f7ff ff85 	bl	80005d4 <send_at_command>
       // printf("ESP8266 tidak merespon 'AT'. Cek kabel/daya.\r\n"); // Komentar ini bisa diaktifkan jika perlu
    }
    if (!send_at_command("AT+RST\r\n", "ready", 5000)) {
 80006ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80006ce:	4919      	ldr	r1, [pc, #100]	@ (8000734 <ESP01_ConnectWiFi+0x80>)
 80006d0:	4819      	ldr	r0, [pc, #100]	@ (8000738 <ESP01_ConnectWiFi+0x84>)
 80006d2:	f7ff ff7f 	bl	80005d4 <send_at_command>
       // printf("Modul gagal reset.\r\n");
    }
    if (!send_at_command("AT+CWMODE=1\r\n", "OK", 2000)) {
 80006d6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80006da:	4914      	ldr	r1, [pc, #80]	@ (800072c <ESP01_ConnectWiFi+0x78>)
 80006dc:	4817      	ldr	r0, [pc, #92]	@ (800073c <ESP01_ConnectWiFi+0x88>)
 80006de:	f7ff ff79 	bl	80005d4 <send_at_command>
      //  printf("Gagal set mode station.\r\n");
    }

    char wifiCommand[128];
    snprintf(wifiCommand, sizeof(wifiCommand), "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid, password);
 80006e2:	f107 0008 	add.w	r0, r7, #8
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	9300      	str	r3, [sp, #0]
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	4a14      	ldr	r2, [pc, #80]	@ (8000740 <ESP01_ConnectWiFi+0x8c>)
 80006ee:	2180      	movs	r1, #128	@ 0x80
 80006f0:	f002 fbde 	bl	8002eb0 <sniprintf>

    if (!send_at_command(wifiCommand, "WIFI GOT IP", 20000)) { // Timeout 20 detik
 80006f4:	f107 0308 	add.w	r3, r7, #8
 80006f8:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80006fc:	4911      	ldr	r1, [pc, #68]	@ (8000744 <ESP01_ConnectWiFi+0x90>)
 80006fe:	4618      	mov	r0, r3
 8000700:	f7ff ff68 	bl	80005d4 <send_at_command>
 8000704:	4603      	mov	r3, r0
 8000706:	f083 0301 	eor.w	r3, r3, #1
 800070a:	b2db      	uxtb	r3, r3
 800070c:	2b00      	cmp	r3, #0
 800070e:	d004      	beq.n	800071a <ESP01_ConnectWiFi+0x66>
        printf("Gagal konek ke WiFi. Cek SSID/Password/Sinyal.\r\n");
 8000710:	480d      	ldr	r0, [pc, #52]	@ (8000748 <ESP01_ConnectWiFi+0x94>)
 8000712:	f002 fbc5 	bl	8002ea0 <puts>
        return false;
 8000716:	2300      	movs	r3, #0
 8000718:	e003      	b.n	8000722 <ESP01_ConnectWiFi+0x6e>
    }

    printf("WiFi Terhubung dan Mendapat IP!\r\n");
 800071a:	480c      	ldr	r0, [pc, #48]	@ (800074c <ESP01_ConnectWiFi+0x98>)
 800071c:	f002 fbc0 	bl	8002ea0 <puts>
    return true;
 8000720:	2301      	movs	r3, #1
}
 8000722:	4618      	mov	r0, r3
 8000724:	3788      	adds	r7, #136	@ 0x88
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	08004038 	.word	0x08004038
 8000730:	0800403c 	.word	0x0800403c
 8000734:	08004044 	.word	0x08004044
 8000738:	0800404c 	.word	0x0800404c
 800073c:	08004058 	.word	0x08004058
 8000740:	08004068 	.word	0x08004068
 8000744:	08004080 	.word	0x08004080
 8000748:	0800408c 	.word	0x0800408c
 800074c:	080040bc 	.word	0x080040bc

08000750 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000756:	f000 fe33 	bl	80013c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800075a:	f000 f8d9 	bl	8000910 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800075e:	f000 f9b3 	bl	8000ac8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000762:	f000 f95d 	bl	8000a20 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000766:	f000 f931 	bl	80009cc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800076a:	f000 f983 	bl	8000a74 <MX_USART3_UART_Init>

  /* USER CODE BEGIN 2 */

  // Initialize Modbus Master untuk komunikasi dengan ESP32-CAM via UART3
  ModbusMaster_Init(&modbus_master, &huart3, MODBUS_TIMEOUT_MS);
 800076e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000772:	494f      	ldr	r1, [pc, #316]	@ (80008b0 <main+0x160>)
 8000774:	484f      	ldr	r0, [pc, #316]	@ (80008b4 <main+0x164>)
 8000776:	f000 f9ff 	bl	8000b78 <ModbusMaster_Init>
  printf("=== Modbus RTU Master Initialized (UART3, 9600 baud) ===\r\n");
 800077a:	484f      	ldr	r0, [pc, #316]	@ (80008b8 <main+0x168>)
 800077c:	f002 fb90 	bl	8002ea0 <puts>
  // HAL_UART_Receive_IT(&huart3, &rx_byte, 1);

  // =================================================================
  // == LOGIKA SETUP WIFI DENGAN PENGECEKAN HASIL (bool) ==
  // =================================================================
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET); // Mulai dengan LED MATI
 8000780:	2201      	movs	r2, #1
 8000782:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000786:	484d      	ldr	r0, [pc, #308]	@ (80008bc <main+0x16c>)
 8000788:	f001 f932 	bl	80019f0 <HAL_GPIO_WritePin>

  printf("=== Memulai koneksi WiFi (ESP-01) ===\r\n");
 800078c:	484c      	ldr	r0, [pc, #304]	@ (80008c0 <main+0x170>)
 800078e:	f002 fb87 	bl	8002ea0 <puts>

  // Panggil fungsi koneksi WiFi dan CEK HASILNYA
  if (ESP01_ConnectWiFi(WIFI_SSID, WIFI_PASS) == true)
 8000792:	494c      	ldr	r1, [pc, #304]	@ (80008c4 <main+0x174>)
 8000794:	484c      	ldr	r0, [pc, #304]	@ (80008c8 <main+0x178>)
 8000796:	f7ff ff8d 	bl	80006b4 <ESP01_ConnectWiFi>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d00c      	beq.n	80007ba <main+0x6a>
  {
      // Jika KONEKSI BERHASIL
      printf("=== WiFi (ESP-01) Berhasil Terhubung! ===\r\n");
 80007a0:	484a      	ldr	r0, [pc, #296]	@ (80008cc <main+0x17c>)
 80007a2:	f002 fb7d 	bl	8002ea0 <puts>
      // Nyalakan LED sebagai indikator sukses
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); // LED NYALA
 80007a6:	2200      	movs	r2, #0
 80007a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007ac:	4843      	ldr	r0, [pc, #268]	@ (80008bc <main+0x16c>)
 80007ae:	f001 f91f 	bl	80019f0 <HAL_GPIO_WritePin>
      printf("Melanjutkan ke program utama (Modbus komunikasi ke ESP32-CAM)...\r\n\r\n");
 80007b2:	4847      	ldr	r0, [pc, #284]	@ (80008d0 <main+0x180>)
 80007b4:	f002 fb74 	bl	8002ea0 <puts>
 80007b8:	e00f      	b.n	80007da <main+0x8a>
  }
  else
  {
      // Jika KONEKSI GAGAL
      printf("=== WiFi (ESP-01) GAGAL Terhubung! ===\r\n");
 80007ba:	4846      	ldr	r0, [pc, #280]	@ (80008d4 <main+0x184>)
 80007bc:	f002 fb70 	bl	8002ea0 <puts>
      printf("Program berhenti. Cek SSID/Password/Sinyal/Koneksi ESP-01.\r\n");
 80007c0:	4845      	ldr	r0, [pc, #276]	@ (80008d8 <main+0x188>)
 80007c2:	f002 fb6d 	bl	8002ea0 <puts>

      // Hentikan program jika WiFi STM32 gagal.
      // LED akan berkedip sebagai tanda error.
      while(1)
      {
          HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // Blink LED error
 80007c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007ca:	483c      	ldr	r0, [pc, #240]	@ (80008bc <main+0x16c>)
 80007cc:	f001 f929 	bl	8001a22 <HAL_GPIO_TogglePin>
          HAL_Delay(100); // Kedip cepat
 80007d0:	2064      	movs	r0, #100	@ 0x64
 80007d2:	f000 fe67 	bl	80014a4 <HAL_Delay>
          HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // Blink LED error
 80007d6:	bf00      	nop
 80007d8:	e7f5      	b.n	80007c6 <main+0x76>
    /* USER CODE BEGIN 3 */

    // =================================================================
    // MODBUS RTU: Send CAPTURE command to ESP32-CAM
    // =================================================================
    printf("\r\n[Modbus] Mengirim perintah CAPTURE ke ESP32-CAM (Reg 0x0001 = 1)...\r\n");
 80007da:	4840      	ldr	r0, [pc, #256]	@ (80008dc <main+0x18c>)
 80007dc:	f002 fb60 	bl	8002ea0 <puts>

    int result = ModbusMaster_SendCaptureCommand(&modbus_master);
 80007e0:	4834      	ldr	r0, [pc, #208]	@ (80008b4 <main+0x164>)
 80007e2:	f000 fbc9 	bl	8000f78 <ModbusMaster_SendCaptureCommand>
 80007e6:	6078      	str	r0, [r7, #4]

    if (result != MODBUS_OK) {
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d01f      	beq.n	800082e <main+0xde>
        printf("[Modbus] ERROR: Gagal mengirim command (Error code: %d)\r\n", result);
 80007ee:	6879      	ldr	r1, [r7, #4]
 80007f0:	483b      	ldr	r0, [pc, #236]	@ (80008e0 <main+0x190>)
 80007f2:	f002 faed 	bl	8002dd0 <iprintf>
        if (result == MODBUS_ERR_TIMEOUT) {
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007fc:	d103      	bne.n	8000806 <main+0xb6>
            printf("  -> Timeout! Cek koneksi UART atau ESP32-CAM tidak merespon.\r\n");
 80007fe:	4839      	ldr	r0, [pc, #228]	@ (80008e4 <main+0x194>)
 8000800:	f002 fb4e 	bl	8002ea0 <puts>
 8000804:	e00e      	b.n	8000824 <main+0xd4>
        } else if (result == MODBUS_ERR_CRC) {
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	f113 0f02 	cmn.w	r3, #2
 800080c:	d103      	bne.n	8000816 <main+0xc6>
            printf("  -> CRC Error! Data corrupted atau noise di line.\r\n");
 800080e:	4836      	ldr	r0, [pc, #216]	@ (80008e8 <main+0x198>)
 8000810:	f002 fb46 	bl	8002ea0 <puts>
 8000814:	e006      	b.n	8000824 <main+0xd4>
        } else if (result == MODBUS_ERR_EXCEPTION) {
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	f113 0f03 	cmn.w	r3, #3
 800081c:	d102      	bne.n	8000824 <main+0xd4>
            printf("  -> Modbus Exception! ESP32-CAM menolak request.\r\n");
 800081e:	4833      	ldr	r0, [pc, #204]	@ (80008ec <main+0x19c>)
 8000820:	f002 fb3e 	bl	8002ea0 <puts>
        }
        HAL_Delay(5000);
 8000824:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000828:	f000 fe3c 	bl	80014a4 <HAL_Delay>
        continue; // Skip ke iterasi berikutnya
 800082c:	e03f      	b.n	80008ae <main+0x15e>
    }

    printf("[Modbus] Command berhasil dikirim! ESP32-CAM acknowledge.\r\n");
 800082e:	4830      	ldr	r0, [pc, #192]	@ (80008f0 <main+0x1a0>)
 8000830:	f002 fb36 	bl	8002ea0 <puts>

    // =================================================================
    // MODBUS RTU: Poll status sampai selesai (max 30 detik)
    // =================================================================
    printf("[Modbus] Polling status ESP32-CAM (max 30 detik)...\r\n");
 8000834:	482f      	ldr	r0, [pc, #188]	@ (80008f4 <main+0x1a4>)
 8000836:	f002 fb33 	bl	8002ea0 <puts>

    result = ModbusMaster_WaitForCompletion(&modbus_master, 30000); // 30 detik timeout
 800083a:	f247 5130 	movw	r1, #30000	@ 0x7530
 800083e:	481d      	ldr	r0, [pc, #116]	@ (80008b4 <main+0x164>)
 8000840:	f000 fbbb 	bl	8000fba <ModbusMaster_WaitForCompletion>
 8000844:	6078      	str	r0, [r7, #4]

    if (result == MODBUS_OK) {
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d103      	bne.n	8000854 <main+0x104>
        printf("[Modbus] SUCCESS! ESP32-CAM selesai capture & upload.\r\n");
 800084c:	482a      	ldr	r0, [pc, #168]	@ (80008f8 <main+0x1a8>)
 800084e:	f002 fb27 	bl	8002ea0 <puts>
 8000852:	e025      	b.n	80008a0 <main+0x150>
    } else if (result == MODBUS_ERR_TIMEOUT) {
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800085a:	d103      	bne.n	8000864 <main+0x114>
        printf("[Modbus] TIMEOUT! ESP32-CAM tidak selesai dalam 30 detik.\r\n");
 800085c:	4827      	ldr	r0, [pc, #156]	@ (80008fc <main+0x1ac>)
 800085e:	f002 fb1f 	bl	8002ea0 <puts>
 8000862:	e01d      	b.n	80008a0 <main+0x150>
    } else if (result == MODBUS_ERR_EXCEPTION) {
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	f113 0f03 	cmn.w	r3, #3
 800086a:	d115      	bne.n	8000898 <main+0x148>
        printf("[Modbus] ERROR! ESP32-CAM melaporkan kegagalan (status=ERROR).\r\n");
 800086c:	4824      	ldr	r0, [pc, #144]	@ (8000900 <main+0x1b0>)
 800086e:	f002 fb17 	bl	8002ea0 <puts>

        // Optional: Read error code from register 0x0003
        uint16_t error_code = 0;
 8000872:	2300      	movs	r3, #0
 8000874:	807b      	strh	r3, [r7, #2]
        if (ModbusMaster_ReadHoldingRegisters(&modbus_master, MODBUS_SLAVE_ADDR,
 8000876:	1cbb      	adds	r3, r7, #2
 8000878:	9300      	str	r3, [sp, #0]
 800087a:	2301      	movs	r3, #1
 800087c:	2203      	movs	r2, #3
 800087e:	2101      	movs	r1, #1
 8000880:	480c      	ldr	r0, [pc, #48]	@ (80008b4 <main+0x164>)
 8000882:	f000 faec 	bl	8000e5e <ModbusMaster_ReadHoldingRegisters>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d109      	bne.n	80008a0 <main+0x150>
                                               MODBUS_REG_ERROR_CODE, 1, &error_code) == MODBUS_OK) {
            printf("  -> Error Code: 0x%04X\r\n", error_code);
 800088c:	887b      	ldrh	r3, [r7, #2]
 800088e:	4619      	mov	r1, r3
 8000890:	481c      	ldr	r0, [pc, #112]	@ (8000904 <main+0x1b4>)
 8000892:	f002 fa9d 	bl	8002dd0 <iprintf>
 8000896:	e003      	b.n	80008a0 <main+0x150>
        }
    } else {
        printf("[Modbus] ERROR: Communication error (Error code: %d)\r\n", result);
 8000898:	6879      	ldr	r1, [r7, #4]
 800089a:	481b      	ldr	r0, [pc, #108]	@ (8000908 <main+0x1b8>)
 800089c:	f002 fa98 	bl	8002dd0 <iprintf>
    }

    // Tunggu 5 detik sebelum perintah berikutnya
    printf("Menunggu 5 detik sebelum perintah berikutnya...\r\n");
 80008a0:	481a      	ldr	r0, [pc, #104]	@ (800090c <main+0x1bc>)
 80008a2:	f002 fafd 	bl	8002ea0 <puts>
    HAL_Delay(5000);
 80008a6:	f241 3088 	movw	r0, #5000	@ 0x1388
 80008aa:	f000 fdfb 	bl	80014a4 <HAL_Delay>
{
 80008ae:	e794      	b.n	80007da <main+0x8a>
 80008b0:	20000114 	.word	0x20000114
 80008b4:	2000035c 	.word	0x2000035c
 80008b8:	080040e0 	.word	0x080040e0
 80008bc:	40020800 	.word	0x40020800
 80008c0:	0800411c 	.word	0x0800411c
 80008c4:	08004144 	.word	0x08004144
 80008c8:	08004150 	.word	0x08004150
 80008cc:	08004154 	.word	0x08004154
 80008d0:	08004180 	.word	0x08004180
 80008d4:	080041c4 	.word	0x080041c4
 80008d8:	080041ec 	.word	0x080041ec
 80008dc:	08004228 	.word	0x08004228
 80008e0:	08004270 	.word	0x08004270
 80008e4:	080042ac 	.word	0x080042ac
 80008e8:	080042ec 	.word	0x080042ec
 80008ec:	08004320 	.word	0x08004320
 80008f0:	08004354 	.word	0x08004354
 80008f4:	08004390 	.word	0x08004390
 80008f8:	080043c8 	.word	0x080043c8
 80008fc:	08004400 	.word	0x08004400
 8000900:	0800443c 	.word	0x0800443c
 8000904:	0800447c 	.word	0x0800447c
 8000908:	08004498 	.word	0x08004498
 800090c:	080044d0 	.word	0x080044d0

08000910 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b094      	sub	sp, #80	@ 0x50
 8000914:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000916:	f107 0320 	add.w	r3, r7, #32
 800091a:	2230      	movs	r2, #48	@ 0x30
 800091c:	2100      	movs	r1, #0
 800091e:	4618      	mov	r0, r3
 8000920:	f002 fbd4 	bl	80030cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000924:	f107 030c 	add.w	r3, r7, #12
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
 800092e:	609a      	str	r2, [r3, #8]
 8000930:	60da      	str	r2, [r3, #12]
 8000932:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000934:	2300      	movs	r3, #0
 8000936:	60bb      	str	r3, [r7, #8]
 8000938:	4b22      	ldr	r3, [pc, #136]	@ (80009c4 <SystemClock_Config+0xb4>)
 800093a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800093c:	4a21      	ldr	r2, [pc, #132]	@ (80009c4 <SystemClock_Config+0xb4>)
 800093e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000942:	6413      	str	r3, [r2, #64]	@ 0x40
 8000944:	4b1f      	ldr	r3, [pc, #124]	@ (80009c4 <SystemClock_Config+0xb4>)
 8000946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000948:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800094c:	60bb      	str	r3, [r7, #8]
 800094e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000950:	2300      	movs	r3, #0
 8000952:	607b      	str	r3, [r7, #4]
 8000954:	4b1c      	ldr	r3, [pc, #112]	@ (80009c8 <SystemClock_Config+0xb8>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a1b      	ldr	r2, [pc, #108]	@ (80009c8 <SystemClock_Config+0xb8>)
 800095a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800095e:	6013      	str	r3, [r2, #0]
 8000960:	4b19      	ldr	r3, [pc, #100]	@ (80009c8 <SystemClock_Config+0xb8>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000968:	607b      	str	r3, [r7, #4]
 800096a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800096c:	2302      	movs	r3, #2
 800096e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000970:	2301      	movs	r3, #1
 8000972:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000974:	2310      	movs	r3, #16
 8000976:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000978:	2300      	movs	r3, #0
 800097a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800097c:	f107 0320 	add.w	r3, r7, #32
 8000980:	4618      	mov	r0, r3
 8000982:	f001 f869 	bl	8001a58 <HAL_RCC_OscConfig>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800098c:	f000 f8ee 	bl	8000b6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000990:	230f      	movs	r3, #15
 8000992:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000994:	2300      	movs	r3, #0
 8000996:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000998:	2300      	movs	r3, #0
 800099a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800099c:	2300      	movs	r3, #0
 800099e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009a0:	2300      	movs	r3, #0
 80009a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009a4:	f107 030c 	add.w	r3, r7, #12
 80009a8:	2100      	movs	r1, #0
 80009aa:	4618      	mov	r0, r3
 80009ac:	f001 facc 	bl	8001f48 <HAL_RCC_ClockConfig>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80009b6:	f000 f8d9 	bl	8000b6c <Error_Handler>
  }
}
 80009ba:	bf00      	nop
 80009bc:	3750      	adds	r7, #80	@ 0x50
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	40023800 	.word	0x40023800
 80009c8:	40007000 	.word	0x40007000

080009cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009d0:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009d2:	4a12      	ldr	r2, [pc, #72]	@ (8000a1c <MX_USART1_UART_Init+0x50>)
 80009d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009d6:	4b10      	ldr	r3, [pc, #64]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009de:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009f0:	4b09      	ldr	r3, [pc, #36]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009f2:	220c      	movs	r2, #12
 80009f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009f6:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009fc:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a02:	4805      	ldr	r0, [pc, #20]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 8000a04:	f001 fc80 	bl	8002308 <HAL_UART_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a0e:	f000 f8ad 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	20000084 	.word	0x20000084
 8000a1c:	40011000 	.word	0x40011000

08000a20 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a24:	4b11      	ldr	r3, [pc, #68]	@ (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a26:	4a12      	ldr	r2, [pc, #72]	@ (8000a70 <MX_USART2_UART_Init+0x50>)
 8000a28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a2a:	4b10      	ldr	r3, [pc, #64]	@ (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a32:	4b0e      	ldr	r3, [pc, #56]	@ (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a38:	4b0c      	ldr	r3, [pc, #48]	@ (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a44:	4b09      	ldr	r3, [pc, #36]	@ (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a46:	220c      	movs	r2, #12
 8000a48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a4a:	4b08      	ldr	r3, [pc, #32]	@ (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a50:	4b06      	ldr	r3, [pc, #24]	@ (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a56:	4805      	ldr	r0, [pc, #20]	@ (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a58:	f001 fc56 	bl	8002308 <HAL_UART_Init>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a62:	f000 f883 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	200000cc 	.word	0x200000cc
 8000a70:	40004400 	.word	0x40004400

08000a74 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a78:	4b11      	ldr	r3, [pc, #68]	@ (8000ac0 <MX_USART3_UART_Init+0x4c>)
 8000a7a:	4a12      	ldr	r2, [pc, #72]	@ (8000ac4 <MX_USART3_UART_Init+0x50>)
 8000a7c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000a7e:	4b10      	ldr	r3, [pc, #64]	@ (8000ac0 <MX_USART3_UART_Init+0x4c>)
 8000a80:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000a84:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a86:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac0 <MX_USART3_UART_Init+0x4c>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac0 <MX_USART3_UART_Init+0x4c>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a92:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac0 <MX_USART3_UART_Init+0x4c>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a98:	4b09      	ldr	r3, [pc, #36]	@ (8000ac0 <MX_USART3_UART_Init+0x4c>)
 8000a9a:	220c      	movs	r2, #12
 8000a9c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a9e:	4b08      	ldr	r3, [pc, #32]	@ (8000ac0 <MX_USART3_UART_Init+0x4c>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aa4:	4b06      	ldr	r3, [pc, #24]	@ (8000ac0 <MX_USART3_UART_Init+0x4c>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000aaa:	4805      	ldr	r0, [pc, #20]	@ (8000ac0 <MX_USART3_UART_Init+0x4c>)
 8000aac:	f001 fc2c 	bl	8002308 <HAL_UART_Init>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000ab6:	f000 f859 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	20000114 	.word	0x20000114
 8000ac4:	40004800 	.word	0x40004800

08000ac8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b088      	sub	sp, #32
 8000acc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ace:	f107 030c 	add.w	r3, r7, #12
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
 8000ad8:	609a      	str	r2, [r3, #8]
 8000ada:	60da      	str	r2, [r3, #12]
 8000adc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */

/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	60bb      	str	r3, [r7, #8]
 8000ae2:	4b20      	ldr	r3, [pc, #128]	@ (8000b64 <MX_GPIO_Init+0x9c>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	4a1f      	ldr	r2, [pc, #124]	@ (8000b64 <MX_GPIO_Init+0x9c>)
 8000ae8:	f043 0304 	orr.w	r3, r3, #4
 8000aec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aee:	4b1d      	ldr	r3, [pc, #116]	@ (8000b64 <MX_GPIO_Init+0x9c>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	f003 0304 	and.w	r3, r3, #4
 8000af6:	60bb      	str	r3, [r7, #8]
 8000af8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afa:	2300      	movs	r3, #0
 8000afc:	607b      	str	r3, [r7, #4]
 8000afe:	4b19      	ldr	r3, [pc, #100]	@ (8000b64 <MX_GPIO_Init+0x9c>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b02:	4a18      	ldr	r2, [pc, #96]	@ (8000b64 <MX_GPIO_Init+0x9c>)
 8000b04:	f043 0301 	orr.w	r3, r3, #1
 8000b08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b0a:	4b16      	ldr	r3, [pc, #88]	@ (8000b64 <MX_GPIO_Init+0x9c>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0e:	f003 0301 	and.w	r3, r3, #1
 8000b12:	607b      	str	r3, [r7, #4]
 8000b14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b16:	2300      	movs	r3, #0
 8000b18:	603b      	str	r3, [r7, #0]
 8000b1a:	4b12      	ldr	r3, [pc, #72]	@ (8000b64 <MX_GPIO_Init+0x9c>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1e:	4a11      	ldr	r2, [pc, #68]	@ (8000b64 <MX_GPIO_Init+0x9c>)
 8000b20:	f043 0302 	orr.w	r3, r3, #2
 8000b24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b26:	4b0f      	ldr	r3, [pc, #60]	@ (8000b64 <MX_GPIO_Init+0x9c>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	f003 0302 	and.w	r3, r3, #2
 8000b2e:	603b      	str	r3, [r7, #0]
 8000b30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000b32:	2200      	movs	r2, #0
 8000b34:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b38:	480b      	ldr	r0, [pc, #44]	@ (8000b68 <MX_GPIO_Init+0xa0>)
 8000b3a:	f000 ff59 	bl	80019f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000b3e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b44:	2301      	movs	r3, #1
 8000b46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b50:	f107 030c 	add.w	r3, r7, #12
 8000b54:	4619      	mov	r1, r3
 8000b56:	4804      	ldr	r0, [pc, #16]	@ (8000b68 <MX_GPIO_Init+0xa0>)
 8000b58:	f000 fdae 	bl	80016b8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

/* USER CODE END MX_GPIO_Init_2 */
}
 8000b5c:	bf00      	nop
 8000b5e:	3720      	adds	r7, #32
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	40023800 	.word	0x40023800
 8000b68:	40020800 	.word	0x40020800

08000b6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b70:	b672      	cpsid	i
}
 8000b72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <Error_Handler+0x8>

08000b78 <ModbusMaster_Init>:

/**
 * @brief Initialize Modbus Master
 */
void ModbusMaster_Init(ModbusMaster_t *modbus, UART_HandleTypeDef *huart, uint32_t timeout_ms)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b084      	sub	sp, #16
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	60f8      	str	r0, [r7, #12]
 8000b80:	60b9      	str	r1, [r7, #8]
 8000b82:	607a      	str	r2, [r7, #4]
    modbus->huart = huart;
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	68ba      	ldr	r2, [r7, #8]
 8000b88:	601a      	str	r2, [r3, #0]
    modbus->timeout_ms = timeout_ms;
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	687a      	ldr	r2, [r7, #4]
 8000b8e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    modbus->tx_length = 0;
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	2200      	movs	r2, #0
 8000b96:	f8a3 2204 	strh.w	r2, [r3, #516]	@ 0x204
    modbus->rx_length = 0;
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
    memset(modbus->tx_buffer, 0, MODBUS_MAX_FRAME_SIZE);
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	3304      	adds	r3, #4
 8000ba6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000baa:	2100      	movs	r1, #0
 8000bac:	4618      	mov	r0, r3
 8000bae:	f002 fa8d 	bl	80030cc <memset>
    memset(modbus->rx_buffer, 0, MODBUS_MAX_FRAME_SIZE);
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8000bb8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f002 fa84 	bl	80030cc <memset>
}
 8000bc4:	bf00      	nop
 8000bc6:	3710      	adds	r7, #16
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <ModbusMaster_CRC16>:
/**
 * @brief Calculate Modbus CRC16
 * CRC16-MODBUS (Polynomial: 0xA001, Init: 0xFFFF, RefIn: true, RefOut: true)
 */
uint16_t ModbusMaster_CRC16(uint8_t *buffer, uint16_t length)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b085      	sub	sp, #20
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
 8000bd4:	460b      	mov	r3, r1
 8000bd6:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8000bd8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bdc:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < length; i++) {
 8000bde:	2300      	movs	r3, #0
 8000be0:	81bb      	strh	r3, [r7, #12]
 8000be2:	e026      	b.n	8000c32 <ModbusMaster_CRC16+0x66>
        crc ^= buffer[i];
 8000be4:	89bb      	ldrh	r3, [r7, #12]
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	4413      	add	r3, r2
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	461a      	mov	r2, r3
 8000bee:	89fb      	ldrh	r3, [r7, #14]
 8000bf0:	4053      	eors	r3, r2
 8000bf2:	81fb      	strh	r3, [r7, #14]

        for (uint8_t j = 0; j < 8; j++) {
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	72fb      	strb	r3, [r7, #11]
 8000bf8:	e015      	b.n	8000c26 <ModbusMaster_CRC16+0x5a>
            if (crc & 0x0001) {
 8000bfa:	89fb      	ldrh	r3, [r7, #14]
 8000bfc:	f003 0301 	and.w	r3, r3, #1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d00a      	beq.n	8000c1a <ModbusMaster_CRC16+0x4e>
                crc >>= 1;
 8000c04:	89fb      	ldrh	r3, [r7, #14]
 8000c06:	085b      	lsrs	r3, r3, #1
 8000c08:	81fb      	strh	r3, [r7, #14]
                crc ^= 0xA001;
 8000c0a:	89fb      	ldrh	r3, [r7, #14]
 8000c0c:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8000c10:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8000c14:	43db      	mvns	r3, r3
 8000c16:	81fb      	strh	r3, [r7, #14]
 8000c18:	e002      	b.n	8000c20 <ModbusMaster_CRC16+0x54>
            } else {
                crc >>= 1;
 8000c1a:	89fb      	ldrh	r3, [r7, #14]
 8000c1c:	085b      	lsrs	r3, r3, #1
 8000c1e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8000c20:	7afb      	ldrb	r3, [r7, #11]
 8000c22:	3301      	adds	r3, #1
 8000c24:	72fb      	strb	r3, [r7, #11]
 8000c26:	7afb      	ldrb	r3, [r7, #11]
 8000c28:	2b07      	cmp	r3, #7
 8000c2a:	d9e6      	bls.n	8000bfa <ModbusMaster_CRC16+0x2e>
    for (uint16_t i = 0; i < length; i++) {
 8000c2c:	89bb      	ldrh	r3, [r7, #12]
 8000c2e:	3301      	adds	r3, #1
 8000c30:	81bb      	strh	r3, [r7, #12]
 8000c32:	89ba      	ldrh	r2, [r7, #12]
 8000c34:	887b      	ldrh	r3, [r7, #2]
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d3d4      	bcc.n	8000be4 <ModbusMaster_CRC16+0x18>
            }
        }
    }

    return crc;
 8000c3a:	89fb      	ldrh	r3, [r7, #14]
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3714      	adds	r7, #20
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr

08000c48 <ModbusMaster_VerifyCRC>:

/**
 * @brief Verify CRC of received frame
 */
static bool ModbusMaster_VerifyCRC(uint8_t *buffer, uint16_t length)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	460b      	mov	r3, r1
 8000c52:	807b      	strh	r3, [r7, #2]
    if (length < 4) return false;  // Minimum frame: addr(1) + fc(1) + data(0+) + crc(2)
 8000c54:	887b      	ldrh	r3, [r7, #2]
 8000c56:	2b03      	cmp	r3, #3
 8000c58:	d801      	bhi.n	8000c5e <ModbusMaster_VerifyCRC+0x16>
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	e020      	b.n	8000ca0 <ModbusMaster_VerifyCRC+0x58>

    // Calculate CRC of data (excluding last 2 bytes which is the CRC)
    uint16_t calculated_crc = ModbusMaster_CRC16(buffer, length - 2);
 8000c5e:	887b      	ldrh	r3, [r7, #2]
 8000c60:	3b02      	subs	r3, #2
 8000c62:	b29b      	uxth	r3, r3
 8000c64:	4619      	mov	r1, r3
 8000c66:	6878      	ldr	r0, [r7, #4]
 8000c68:	f7ff ffb0 	bl	8000bcc <ModbusMaster_CRC16>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	81fb      	strh	r3, [r7, #14]

    // Extract received CRC (CRC is sent LSB first)
    uint16_t received_crc = (uint16_t)buffer[length - 1] << 8 | buffer[length - 2];
 8000c70:	887b      	ldrh	r3, [r7, #2]
 8000c72:	3b01      	subs	r3, #1
 8000c74:	687a      	ldr	r2, [r7, #4]
 8000c76:	4413      	add	r3, r2
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	b21b      	sxth	r3, r3
 8000c7c:	021b      	lsls	r3, r3, #8
 8000c7e:	b21a      	sxth	r2, r3
 8000c80:	887b      	ldrh	r3, [r7, #2]
 8000c82:	3b02      	subs	r3, #2
 8000c84:	6879      	ldr	r1, [r7, #4]
 8000c86:	440b      	add	r3, r1
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	b21b      	sxth	r3, r3
 8000c8c:	4313      	orrs	r3, r2
 8000c8e:	b21b      	sxth	r3, r3
 8000c90:	81bb      	strh	r3, [r7, #12]

    return (calculated_crc == received_crc);
 8000c92:	89fa      	ldrh	r2, [r7, #14]
 8000c94:	89bb      	ldrh	r3, [r7, #12]
 8000c96:	429a      	cmp	r2, r3
 8000c98:	bf0c      	ite	eq
 8000c9a:	2301      	moveq	r3, #1
 8000c9c:	2300      	movne	r3, #0
 8000c9e:	b2db      	uxtb	r3, r3
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	3710      	adds	r7, #16
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <ModbusMaster_SendFrame>:

/**
 * @brief Send Modbus frame via UART
 */
static int ModbusMaster_SendFrame(ModbusMaster_t *modbus, uint16_t tx_length)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	460b      	mov	r3, r1
 8000cb2:	807b      	strh	r3, [r7, #2]
    // Calculate and append CRC
    uint16_t crc = ModbusMaster_CRC16(modbus->tx_buffer, tx_length);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	3304      	adds	r3, #4
 8000cb8:	887a      	ldrh	r2, [r7, #2]
 8000cba:	4611      	mov	r1, r2
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff ff85 	bl	8000bcc <ModbusMaster_CRC16>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	81fb      	strh	r3, [r7, #14]
    modbus->tx_buffer[tx_length++] = (uint8_t)(crc & 0xFF);        // CRC Low
 8000cc6:	887b      	ldrh	r3, [r7, #2]
 8000cc8:	1c5a      	adds	r2, r3, #1
 8000cca:	807a      	strh	r2, [r7, #2]
 8000ccc:	4619      	mov	r1, r3
 8000cce:	89fb      	ldrh	r3, [r7, #14]
 8000cd0:	b2da      	uxtb	r2, r3
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	440b      	add	r3, r1
 8000cd6:	711a      	strb	r2, [r3, #4]
    modbus->tx_buffer[tx_length++] = (uint8_t)((crc >> 8) & 0xFF); // CRC High
 8000cd8:	89fb      	ldrh	r3, [r7, #14]
 8000cda:	0a1b      	lsrs	r3, r3, #8
 8000cdc:	b29a      	uxth	r2, r3
 8000cde:	887b      	ldrh	r3, [r7, #2]
 8000ce0:	1c59      	adds	r1, r3, #1
 8000ce2:	8079      	strh	r1, [r7, #2]
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	b2d2      	uxtb	r2, r2
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	440b      	add	r3, r1
 8000cec:	711a      	strb	r2, [r3, #4]

    // Send frame
    HAL_StatusTypeDef status = HAL_UART_Transmit(modbus->huart, modbus->tx_buffer,
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6818      	ldr	r0, [r3, #0]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	1d19      	adds	r1, r3, #4
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8000cfc:	887a      	ldrh	r2, [r7, #2]
 8000cfe:	f001 fb53 	bl	80023a8 <HAL_UART_Transmit>
 8000d02:	4603      	mov	r3, r0
 8000d04:	737b      	strb	r3, [r7, #13]
                                                   tx_length, modbus->timeout_ms);

    if (status != HAL_OK) {
 8000d06:	7b7b      	ldrb	r3, [r7, #13]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d002      	beq.n	8000d12 <ModbusMaster_SendFrame+0x6a>
        return MODBUS_ERR_TIMEOUT;
 8000d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d10:	e000      	b.n	8000d14 <ModbusMaster_SendFrame+0x6c>
    }

    return MODBUS_OK;
 8000d12:	2300      	movs	r3, #0
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	3710      	adds	r7, #16
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <ModbusMaster_ReceiveFrame>:

/**
 * @brief Receive Modbus frame via UART
 */
static int ModbusMaster_ReceiveFrame(ModbusMaster_t *modbus, uint16_t expected_length)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	460b      	mov	r3, r1
 8000d26:	807b      	strh	r3, [r7, #2]
    // Clear RX buffer
    memset(modbus->rx_buffer, 0, MODBUS_MAX_FRAME_SIZE);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8000d2e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d32:	2100      	movs	r1, #0
 8000d34:	4618      	mov	r0, r3
 8000d36:	f002 f9c9 	bl	80030cc <memset>

    // Receive frame with timeout
    HAL_StatusTypeDef status = HAL_UART_Receive(modbus->huart, modbus->rx_buffer,
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6818      	ldr	r0, [r3, #0]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	f503 7182 	add.w	r1, r3, #260	@ 0x104
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8000d4a:	887a      	ldrh	r2, [r7, #2]
 8000d4c:	f001 fbb7 	bl	80024be <HAL_UART_Receive>
 8000d50:	4603      	mov	r3, r0
 8000d52:	73fb      	strb	r3, [r7, #15]
                                                  expected_length, modbus->timeout_ms);

    if (status != HAL_OK) {
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d002      	beq.n	8000d60 <ModbusMaster_ReceiveFrame+0x44>
        return MODBUS_ERR_TIMEOUT;
 8000d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d5e:	e01e      	b.n	8000d9e <ModbusMaster_ReceiveFrame+0x82>
    }

    modbus->rx_length = expected_length;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	887a      	ldrh	r2, [r7, #2]
 8000d64:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206

    // Verify CRC
    if (!ModbusMaster_VerifyCRC(modbus->rx_buffer, expected_length)) {
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8000d6e:	887a      	ldrh	r2, [r7, #2]
 8000d70:	4611      	mov	r1, r2
 8000d72:	4618      	mov	r0, r3
 8000d74:	f7ff ff68 	bl	8000c48 <ModbusMaster_VerifyCRC>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	f083 0301 	eor.w	r3, r3, #1
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d002      	beq.n	8000d8a <ModbusMaster_ReceiveFrame+0x6e>
        return MODBUS_ERR_CRC;
 8000d84:	f06f 0301 	mvn.w	r3, #1
 8000d88:	e009      	b.n	8000d9e <ModbusMaster_ReceiveFrame+0x82>
    }

    // Check for exception response (function code with MSB set)
    if (modbus->rx_buffer[1] & 0x80) {
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8000d90:	b25b      	sxtb	r3, r3
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	da02      	bge.n	8000d9c <ModbusMaster_ReceiveFrame+0x80>
        return MODBUS_ERR_EXCEPTION;
 8000d96:	f06f 0302 	mvn.w	r3, #2
 8000d9a:	e000      	b.n	8000d9e <ModbusMaster_ReceiveFrame+0x82>
    }

    return MODBUS_OK;
 8000d9c:	2300      	movs	r3, #0
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3710      	adds	r7, #16
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <ModbusMaster_WriteSingleRegister>:
 * Frame format: [Addr][FC][Reg_Hi][Reg_Lo][Val_Hi][Val_Lo][CRC_Lo][CRC_Hi]
 * Response: Same as request if successful
 */
int ModbusMaster_WriteSingleRegister(ModbusMaster_t *modbus, uint8_t slave_addr,
                                      uint16_t reg_addr, uint16_t reg_value)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b086      	sub	sp, #24
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	60f8      	str	r0, [r7, #12]
 8000dae:	4608      	mov	r0, r1
 8000db0:	4611      	mov	r1, r2
 8000db2:	461a      	mov	r2, r3
 8000db4:	4603      	mov	r3, r0
 8000db6:	72fb      	strb	r3, [r7, #11]
 8000db8:	460b      	mov	r3, r1
 8000dba:	813b      	strh	r3, [r7, #8]
 8000dbc:	4613      	mov	r3, r2
 8000dbe:	80fb      	strh	r3, [r7, #6]
    // Build request frame
    modbus->tx_buffer[0] = slave_addr;
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	7afa      	ldrb	r2, [r7, #11]
 8000dc4:	711a      	strb	r2, [r3, #4]
    modbus->tx_buffer[1] = MODBUS_FC_WRITE_SINGLE_REG;
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	2206      	movs	r2, #6
 8000dca:	715a      	strb	r2, [r3, #5]
    modbus->tx_buffer[2] = (uint8_t)((reg_addr >> 8) & 0xFF);  // Register address high
 8000dcc:	893b      	ldrh	r3, [r7, #8]
 8000dce:	0a1b      	lsrs	r3, r3, #8
 8000dd0:	b29b      	uxth	r3, r3
 8000dd2:	b2da      	uxtb	r2, r3
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	719a      	strb	r2, [r3, #6]
    modbus->tx_buffer[3] = (uint8_t)(reg_addr & 0xFF);         // Register address low
 8000dd8:	893b      	ldrh	r3, [r7, #8]
 8000dda:	b2da      	uxtb	r2, r3
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	71da      	strb	r2, [r3, #7]
    modbus->tx_buffer[4] = (uint8_t)((reg_value >> 8) & 0xFF); // Register value high
 8000de0:	88fb      	ldrh	r3, [r7, #6]
 8000de2:	0a1b      	lsrs	r3, r3, #8
 8000de4:	b29b      	uxth	r3, r3
 8000de6:	b2da      	uxtb	r2, r3
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	721a      	strb	r2, [r3, #8]
    modbus->tx_buffer[5] = (uint8_t)(reg_value & 0xFF);        // Register value low
 8000dec:	88fb      	ldrh	r3, [r7, #6]
 8000dee:	b2da      	uxtb	r2, r3
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	725a      	strb	r2, [r3, #9]

    // Send request (6 bytes + 2 CRC = 8 bytes total)
    int result = ModbusMaster_SendFrame(modbus, 6);
 8000df4:	2106      	movs	r1, #6
 8000df6:	68f8      	ldr	r0, [r7, #12]
 8000df8:	f7ff ff56 	bl	8000ca8 <ModbusMaster_SendFrame>
 8000dfc:	6178      	str	r0, [r7, #20]
    if (result != MODBUS_OK) {
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <ModbusMaster_WriteSingleRegister+0x62>
        return result;
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	e026      	b.n	8000e56 <ModbusMaster_WriteSingleRegister+0xb0>
    }

    // Wait for response (same format as request: 8 bytes)
    result = ModbusMaster_ReceiveFrame(modbus, 8);
 8000e08:	2108      	movs	r1, #8
 8000e0a:	68f8      	ldr	r0, [r7, #12]
 8000e0c:	f7ff ff86 	bl	8000d1c <ModbusMaster_ReceiveFrame>
 8000e10:	6178      	str	r0, [r7, #20]
    if (result != MODBUS_OK) {
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <ModbusMaster_WriteSingleRegister+0x76>
        return result;
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	e01c      	b.n	8000e56 <ModbusMaster_WriteSingleRegister+0xb0>
    }

    // Verify response matches request
    if (modbus->rx_buffer[0] != slave_addr ||
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8000e22:	7afa      	ldrb	r2, [r7, #11]
 8000e24:	429a      	cmp	r2, r3
 8000e26:	d112      	bne.n	8000e4e <ModbusMaster_WriteSingleRegister+0xa8>
        modbus->rx_buffer[1] != MODBUS_FC_WRITE_SINGLE_REG ||
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
    if (modbus->rx_buffer[0] != slave_addr ||
 8000e2e:	2b06      	cmp	r3, #6
 8000e30:	d10d      	bne.n	8000e4e <ModbusMaster_WriteSingleRegister+0xa8>
        modbus->rx_buffer[2] != modbus->tx_buffer[2] ||
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	799b      	ldrb	r3, [r3, #6]
        modbus->rx_buffer[1] != MODBUS_FC_WRITE_SINGLE_REG ||
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d106      	bne.n	8000e4e <ModbusMaster_WriteSingleRegister+0xa8>
        modbus->rx_buffer[3] != modbus->tx_buffer[3]) {
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	f893 2107 	ldrb.w	r2, [r3, #263]	@ 0x107
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	79db      	ldrb	r3, [r3, #7]
        modbus->rx_buffer[2] != modbus->tx_buffer[2] ||
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d002      	beq.n	8000e54 <ModbusMaster_WriteSingleRegister+0xae>
        return MODBUS_ERR_INVALID_RESPONSE;
 8000e4e:	f06f 0303 	mvn.w	r3, #3
 8000e52:	e000      	b.n	8000e56 <ModbusMaster_WriteSingleRegister+0xb0>
    }

    return MODBUS_OK;
 8000e54:	2300      	movs	r3, #0
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3718      	adds	r7, #24
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <ModbusMaster_ReadHoldingRegisters>:
 * Response: [Addr][FC][ByteCount][Data...][CRC_Lo][CRC_Hi]
 */
int ModbusMaster_ReadHoldingRegisters(ModbusMaster_t *modbus, uint8_t slave_addr,
                                       uint16_t start_addr, uint16_t num_regs,
                                       uint16_t *output_buffer)
{
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	b088      	sub	sp, #32
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	60f8      	str	r0, [r7, #12]
 8000e66:	4608      	mov	r0, r1
 8000e68:	4611      	mov	r1, r2
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	72fb      	strb	r3, [r7, #11]
 8000e70:	460b      	mov	r3, r1
 8000e72:	813b      	strh	r3, [r7, #8]
 8000e74:	4613      	mov	r3, r2
 8000e76:	80fb      	strh	r3, [r7, #6]
    if (num_regs == 0 || num_regs > 125) {
 8000e78:	88fb      	ldrh	r3, [r7, #6]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d002      	beq.n	8000e84 <ModbusMaster_ReadHoldingRegisters+0x26>
 8000e7e:	88fb      	ldrh	r3, [r7, #6]
 8000e80:	2b7d      	cmp	r3, #125	@ 0x7d
 8000e82:	d902      	bls.n	8000e8a <ModbusMaster_ReadHoldingRegisters+0x2c>
        return MODBUS_ERR_INVALID_RESPONSE;
 8000e84:	f06f 0303 	mvn.w	r3, #3
 8000e88:	e072      	b.n	8000f70 <ModbusMaster_ReadHoldingRegisters+0x112>
    }

    // Build request frame
    modbus->tx_buffer[0] = slave_addr;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	7afa      	ldrb	r2, [r7, #11]
 8000e8e:	711a      	strb	r2, [r3, #4]
    modbus->tx_buffer[1] = MODBUS_FC_READ_HOLDING_REG;
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	2203      	movs	r2, #3
 8000e94:	715a      	strb	r2, [r3, #5]
    modbus->tx_buffer[2] = (uint8_t)((start_addr >> 8) & 0xFF); // Start address high
 8000e96:	893b      	ldrh	r3, [r7, #8]
 8000e98:	0a1b      	lsrs	r3, r3, #8
 8000e9a:	b29b      	uxth	r3, r3
 8000e9c:	b2da      	uxtb	r2, r3
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	719a      	strb	r2, [r3, #6]
    modbus->tx_buffer[3] = (uint8_t)(start_addr & 0xFF);        // Start address low
 8000ea2:	893b      	ldrh	r3, [r7, #8]
 8000ea4:	b2da      	uxtb	r2, r3
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	71da      	strb	r2, [r3, #7]
    modbus->tx_buffer[4] = (uint8_t)((num_regs >> 8) & 0xFF);   // Number of regs high
 8000eaa:	88fb      	ldrh	r3, [r7, #6]
 8000eac:	0a1b      	lsrs	r3, r3, #8
 8000eae:	b29b      	uxth	r3, r3
 8000eb0:	b2da      	uxtb	r2, r3
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	721a      	strb	r2, [r3, #8]
    modbus->tx_buffer[5] = (uint8_t)(num_regs & 0xFF);          // Number of regs low
 8000eb6:	88fb      	ldrh	r3, [r7, #6]
 8000eb8:	b2da      	uxtb	r2, r3
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	725a      	strb	r2, [r3, #9]

    // Send request (6 bytes + 2 CRC = 8 bytes total)
    int result = ModbusMaster_SendFrame(modbus, 6);
 8000ebe:	2106      	movs	r1, #6
 8000ec0:	68f8      	ldr	r0, [r7, #12]
 8000ec2:	f7ff fef1 	bl	8000ca8 <ModbusMaster_SendFrame>
 8000ec6:	61b8      	str	r0, [r7, #24]
    if (result != MODBUS_OK) {
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <ModbusMaster_ReadHoldingRegisters+0x74>
        return result;
 8000ece:	69bb      	ldr	r3, [r7, #24]
 8000ed0:	e04e      	b.n	8000f70 <ModbusMaster_ReadHoldingRegisters+0x112>
    }

    // Calculate expected response length: Addr(1) + FC(1) + ByteCount(1) + Data(n*2) + CRC(2)
    uint16_t expected_length = 3 + (num_regs * 2) + 2;
 8000ed2:	88fb      	ldrh	r3, [r7, #6]
 8000ed4:	005b      	lsls	r3, r3, #1
 8000ed6:	b29b      	uxth	r3, r3
 8000ed8:	3305      	adds	r3, #5
 8000eda:	82fb      	strh	r3, [r7, #22]

    // Receive response
    result = ModbusMaster_ReceiveFrame(modbus, expected_length);
 8000edc:	8afb      	ldrh	r3, [r7, #22]
 8000ede:	4619      	mov	r1, r3
 8000ee0:	68f8      	ldr	r0, [r7, #12]
 8000ee2:	f7ff ff1b 	bl	8000d1c <ModbusMaster_ReceiveFrame>
 8000ee6:	61b8      	str	r0, [r7, #24]
    if (result != MODBUS_OK) {
 8000ee8:	69bb      	ldr	r3, [r7, #24]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <ModbusMaster_ReadHoldingRegisters+0x94>
        return result;
 8000eee:	69bb      	ldr	r3, [r7, #24]
 8000ef0:	e03e      	b.n	8000f70 <ModbusMaster_ReadHoldingRegisters+0x112>
    }

    // Verify response header
    if (modbus->rx_buffer[0] != slave_addr ||
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8000ef8:	7afa      	ldrb	r2, [r7, #11]
 8000efa:	429a      	cmp	r2, r3
 8000efc:	d10c      	bne.n	8000f18 <ModbusMaster_ReadHoldingRegisters+0xba>
        modbus->rx_buffer[1] != MODBUS_FC_READ_HOLDING_REG ||
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
    if (modbus->rx_buffer[0] != slave_addr ||
 8000f04:	2b03      	cmp	r3, #3
 8000f06:	d107      	bne.n	8000f18 <ModbusMaster_ReadHoldingRegisters+0xba>
        modbus->rx_buffer[2] != (num_regs * 2)) {
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8000f0e:	461a      	mov	r2, r3
 8000f10:	88fb      	ldrh	r3, [r7, #6]
 8000f12:	005b      	lsls	r3, r3, #1
        modbus->rx_buffer[1] != MODBUS_FC_READ_HOLDING_REG ||
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d002      	beq.n	8000f1e <ModbusMaster_ReadHoldingRegisters+0xc0>
        return MODBUS_ERR_INVALID_RESPONSE;
 8000f18:	f06f 0303 	mvn.w	r3, #3
 8000f1c:	e028      	b.n	8000f70 <ModbusMaster_ReadHoldingRegisters+0x112>
    }

    // Extract register values (Big Endian)
    for (uint16_t i = 0; i < num_regs; i++) {
 8000f1e:	2300      	movs	r3, #0
 8000f20:	83fb      	strh	r3, [r7, #30]
 8000f22:	e020      	b.n	8000f66 <ModbusMaster_ReadHoldingRegisters+0x108>
        uint8_t high_byte = modbus->rx_buffer[3 + (i * 2)];
 8000f24:	8bfb      	ldrh	r3, [r7, #30]
 8000f26:	005b      	lsls	r3, r3, #1
 8000f28:	3303      	adds	r3, #3
 8000f2a:	68fa      	ldr	r2, [r7, #12]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8000f32:	757b      	strb	r3, [r7, #21]
        uint8_t low_byte = modbus->rx_buffer[3 + (i * 2) + 1];
 8000f34:	8bfb      	ldrh	r3, [r7, #30]
 8000f36:	3302      	adds	r3, #2
 8000f38:	005b      	lsls	r3, r3, #1
 8000f3a:	68fa      	ldr	r2, [r7, #12]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8000f42:	753b      	strb	r3, [r7, #20]
        output_buffer[i] = (uint16_t)(high_byte << 8 | low_byte);
 8000f44:	7d7b      	ldrb	r3, [r7, #21]
 8000f46:	b21b      	sxth	r3, r3
 8000f48:	021b      	lsls	r3, r3, #8
 8000f4a:	b21a      	sxth	r2, r3
 8000f4c:	7d3b      	ldrb	r3, [r7, #20]
 8000f4e:	b21b      	sxth	r3, r3
 8000f50:	4313      	orrs	r3, r2
 8000f52:	b219      	sxth	r1, r3
 8000f54:	8bfb      	ldrh	r3, [r7, #30]
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000f5a:	4413      	add	r3, r2
 8000f5c:	b28a      	uxth	r2, r1
 8000f5e:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < num_regs; i++) {
 8000f60:	8bfb      	ldrh	r3, [r7, #30]
 8000f62:	3301      	adds	r3, #1
 8000f64:	83fb      	strh	r3, [r7, #30]
 8000f66:	8bfa      	ldrh	r2, [r7, #30]
 8000f68:	88fb      	ldrh	r3, [r7, #6]
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	d3da      	bcc.n	8000f24 <ModbusMaster_ReadHoldingRegisters+0xc6>
    }

    return MODBUS_OK;
 8000f6e:	2300      	movs	r3, #0
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3720      	adds	r7, #32
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <ModbusMaster_SendCaptureCommand>:

/**
 * @brief Send capture command to ESP32-CAM
 */
int ModbusMaster_SendCaptureCommand(ModbusMaster_t *modbus)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
    return ModbusMaster_WriteSingleRegister(modbus, MODBUS_SLAVE_ADDR,
 8000f80:	2301      	movs	r3, #1
 8000f82:	2201      	movs	r2, #1
 8000f84:	2101      	movs	r1, #1
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f7ff ff0d 	bl	8000da6 <ModbusMaster_WriteSingleRegister>
 8000f8c:	4603      	mov	r3, r0
                                             MODBUS_REG_COMMAND, CMD_CAPTURE);
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <ModbusMaster_ReadStatus>:

/**
 * @brief Read status from ESP32-CAM
 */
int ModbusMaster_ReadStatus(ModbusMaster_t *modbus, uint16_t *status)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b084      	sub	sp, #16
 8000f9a:	af02      	add	r7, sp, #8
 8000f9c:	6078      	str	r0, [r7, #4]
 8000f9e:	6039      	str	r1, [r7, #0]
    return ModbusMaster_ReadHoldingRegisters(modbus, MODBUS_SLAVE_ADDR,
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	9300      	str	r3, [sp, #0]
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	2202      	movs	r2, #2
 8000fa8:	2101      	movs	r1, #1
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f7ff ff57 	bl	8000e5e <ModbusMaster_ReadHoldingRegisters>
 8000fb0:	4603      	mov	r3, r0
                                              MODBUS_REG_STATUS, 1, status);
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}

08000fba <ModbusMaster_WaitForCompletion>:
/**
 * @brief Wait for capture completion with polling
 * Polls status register until status changes to SUCCESS or ERROR
 */
int ModbusMaster_WaitForCompletion(ModbusMaster_t *modbus, uint32_t max_wait_ms)
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b086      	sub	sp, #24
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	6078      	str	r0, [r7, #4]
 8000fc2:	6039      	str	r1, [r7, #0]
    uint32_t start_tick = HAL_GetTick();
 8000fc4:	f000 fa62 	bl	800148c <HAL_GetTick>
 8000fc8:	6178      	str	r0, [r7, #20]
    uint16_t status = STATUS_IDLE;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	81fb      	strh	r3, [r7, #14]

    while ((HAL_GetTick() - start_tick) < max_wait_ms) {
 8000fce:	e01a      	b.n	8001006 <ModbusMaster_WaitForCompletion+0x4c>
        // Read status register
        int result = ModbusMaster_ReadStatus(modbus, &status);
 8000fd0:	f107 030e 	add.w	r3, r7, #14
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f7ff ffdd 	bl	8000f96 <ModbusMaster_ReadStatus>
 8000fdc:	6138      	str	r0, [r7, #16]

        if (result != MODBUS_OK) {
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <ModbusMaster_WaitForCompletion+0x2e>
            return result;  // Communication error
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	e018      	b.n	800101a <ModbusMaster_WaitForCompletion+0x60>
        }

        // Check status
        if (status == STATUS_SUCCESS) {
 8000fe8:	89fb      	ldrh	r3, [r7, #14]
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d101      	bne.n	8000ff2 <ModbusMaster_WaitForCompletion+0x38>
            return MODBUS_OK;  // Success!
 8000fee:	2300      	movs	r3, #0
 8000ff0:	e013      	b.n	800101a <ModbusMaster_WaitForCompletion+0x60>
        } else if (status == STATUS_ERROR) {
 8000ff2:	89fb      	ldrh	r3, [r7, #14]
 8000ff4:	2b03      	cmp	r3, #3
 8000ff6:	d102      	bne.n	8000ffe <ModbusMaster_WaitForCompletion+0x44>
            return MODBUS_ERR_EXCEPTION;  // Slave reported error
 8000ff8:	f06f 0302 	mvn.w	r3, #2
 8000ffc:	e00d      	b.n	800101a <ModbusMaster_WaitForCompletion+0x60>
        }

        // Status is IDLE or BUSY, wait and retry
        HAL_Delay(500);  // Poll every 500ms
 8000ffe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001002:	f000 fa4f 	bl	80014a4 <HAL_Delay>
    while ((HAL_GetTick() - start_tick) < max_wait_ms) {
 8001006:	f000 fa41 	bl	800148c <HAL_GetTick>
 800100a:	4602      	mov	r2, r0
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	683a      	ldr	r2, [r7, #0]
 8001012:	429a      	cmp	r2, r3
 8001014:	d8dc      	bhi.n	8000fd0 <ModbusMaster_WaitForCompletion+0x16>
    }

    // Timeout
    return MODBUS_ERR_TIMEOUT;
 8001016:	f04f 33ff 	mov.w	r3, #4294967295
}
 800101a:	4618      	mov	r0, r3
 800101c:	3718      	adds	r7, #24
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
	...

08001024 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	607b      	str	r3, [r7, #4]
 800102e:	4b10      	ldr	r3, [pc, #64]	@ (8001070 <HAL_MspInit+0x4c>)
 8001030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001032:	4a0f      	ldr	r2, [pc, #60]	@ (8001070 <HAL_MspInit+0x4c>)
 8001034:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001038:	6453      	str	r3, [r2, #68]	@ 0x44
 800103a:	4b0d      	ldr	r3, [pc, #52]	@ (8001070 <HAL_MspInit+0x4c>)
 800103c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800103e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	603b      	str	r3, [r7, #0]
 800104a:	4b09      	ldr	r3, [pc, #36]	@ (8001070 <HAL_MspInit+0x4c>)
 800104c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104e:	4a08      	ldr	r2, [pc, #32]	@ (8001070 <HAL_MspInit+0x4c>)
 8001050:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001054:	6413      	str	r3, [r2, #64]	@ 0x40
 8001056:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <HAL_MspInit+0x4c>)
 8001058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800105e:	603b      	str	r3, [r7, #0]
 8001060:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001062:	bf00      	nop
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	40023800 	.word	0x40023800

08001074 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b08e      	sub	sp, #56	@ 0x38
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
 800108a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a4c      	ldr	r2, [pc, #304]	@ (80011c4 <HAL_UART_MspInit+0x150>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d12d      	bne.n	80010f2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	623b      	str	r3, [r7, #32]
 800109a:	4b4b      	ldr	r3, [pc, #300]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 800109c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800109e:	4a4a      	ldr	r2, [pc, #296]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 80010a0:	f043 0310 	orr.w	r3, r3, #16
 80010a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80010a6:	4b48      	ldr	r3, [pc, #288]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 80010a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010aa:	f003 0310 	and.w	r3, r3, #16
 80010ae:	623b      	str	r3, [r7, #32]
 80010b0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	61fb      	str	r3, [r7, #28]
 80010b6:	4b44      	ldr	r3, [pc, #272]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	4a43      	ldr	r2, [pc, #268]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c2:	4b41      	ldr	r3, [pc, #260]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	61fb      	str	r3, [r7, #28]
 80010cc:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80010ce:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80010d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d4:	2302      	movs	r3, #2
 80010d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d8:	2300      	movs	r3, #0
 80010da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010dc:	2303      	movs	r3, #3
 80010de:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80010e0:	2307      	movs	r3, #7
 80010e2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010e8:	4619      	mov	r1, r3
 80010ea:	4838      	ldr	r0, [pc, #224]	@ (80011cc <HAL_UART_MspInit+0x158>)
 80010ec:	f000 fae4 	bl	80016b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80010f0:	e063      	b.n	80011ba <HAL_UART_MspInit+0x146>
  else if(huart->Instance==USART2)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a36      	ldr	r2, [pc, #216]	@ (80011d0 <HAL_UART_MspInit+0x15c>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d12c      	bne.n	8001156 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART2_CLK_ENABLE();
 80010fc:	2300      	movs	r3, #0
 80010fe:	61bb      	str	r3, [r7, #24]
 8001100:	4b31      	ldr	r3, [pc, #196]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 8001102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001104:	4a30      	ldr	r2, [pc, #192]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 8001106:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800110a:	6413      	str	r3, [r2, #64]	@ 0x40
 800110c:	4b2e      	ldr	r3, [pc, #184]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 800110e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001110:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001114:	61bb      	str	r3, [r7, #24]
 8001116:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001118:	2300      	movs	r3, #0
 800111a:	617b      	str	r3, [r7, #20]
 800111c:	4b2a      	ldr	r3, [pc, #168]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 800111e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001120:	4a29      	ldr	r2, [pc, #164]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	6313      	str	r3, [r2, #48]	@ 0x30
 8001128:	4b27      	ldr	r3, [pc, #156]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 800112a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112c:	f003 0301 	and.w	r3, r3, #1
 8001130:	617b      	str	r3, [r7, #20]
 8001132:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001134:	230c      	movs	r3, #12
 8001136:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001138:	2302      	movs	r3, #2
 800113a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113c:	2300      	movs	r3, #0
 800113e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001140:	2303      	movs	r3, #3
 8001142:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001144:	2307      	movs	r3, #7
 8001146:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001148:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800114c:	4619      	mov	r1, r3
 800114e:	481f      	ldr	r0, [pc, #124]	@ (80011cc <HAL_UART_MspInit+0x158>)
 8001150:	f000 fab2 	bl	80016b8 <HAL_GPIO_Init>
}
 8001154:	e031      	b.n	80011ba <HAL_UART_MspInit+0x146>
  else if(huart->Instance==USART3)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a1e      	ldr	r2, [pc, #120]	@ (80011d4 <HAL_UART_MspInit+0x160>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d12c      	bne.n	80011ba <HAL_UART_MspInit+0x146>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001160:	2300      	movs	r3, #0
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	4b18      	ldr	r3, [pc, #96]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 8001166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001168:	4a17      	ldr	r2, [pc, #92]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 800116a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800116e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001170:	4b15      	ldr	r3, [pc, #84]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 8001172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001174:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001178:	613b      	str	r3, [r7, #16]
 800117a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800117c:	2300      	movs	r3, #0
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	4b11      	ldr	r3, [pc, #68]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 8001182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001184:	4a10      	ldr	r2, [pc, #64]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 8001186:	f043 0302 	orr.w	r3, r3, #2
 800118a:	6313      	str	r3, [r2, #48]	@ 0x30
 800118c:	4b0e      	ldr	r3, [pc, #56]	@ (80011c8 <HAL_UART_MspInit+0x154>)
 800118e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001190:	f003 0302 	and.w	r3, r3, #2
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001198:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800119c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119e:	2302      	movs	r3, #2
 80011a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a2:	2300      	movs	r3, #0
 80011a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a6:	2303      	movs	r3, #3
 80011a8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011aa:	2307      	movs	r3, #7
 80011ac:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b2:	4619      	mov	r1, r3
 80011b4:	4808      	ldr	r0, [pc, #32]	@ (80011d8 <HAL_UART_MspInit+0x164>)
 80011b6:	f000 fa7f 	bl	80016b8 <HAL_GPIO_Init>
}
 80011ba:	bf00      	nop
 80011bc:	3738      	adds	r7, #56	@ 0x38
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40011000 	.word	0x40011000
 80011c8:	40023800 	.word	0x40023800
 80011cc:	40020000 	.word	0x40020000
 80011d0:	40004400 	.word	0x40004400
 80011d4:	40004800 	.word	0x40004800
 80011d8:	40020400 	.word	0x40020400

080011dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011e0:	bf00      	nop
 80011e2:	e7fd      	b.n	80011e0 <NMI_Handler+0x4>

080011e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011e8:	bf00      	nop
 80011ea:	e7fd      	b.n	80011e8 <HardFault_Handler+0x4>

080011ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011f0:	bf00      	nop
 80011f2:	e7fd      	b.n	80011f0 <MemManage_Handler+0x4>

080011f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011f8:	bf00      	nop
 80011fa:	e7fd      	b.n	80011f8 <BusFault_Handler+0x4>

080011fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001200:	bf00      	nop
 8001202:	e7fd      	b.n	8001200 <UsageFault_Handler+0x4>

08001204 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr

08001212 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001212:	b480      	push	{r7}
 8001214:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001216:	bf00      	nop
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001224:	bf00      	nop
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001232:	f000 f917 	bl	8001464 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}

0800123a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b086      	sub	sp, #24
 800123e:	af00      	add	r7, sp, #0
 8001240:	60f8      	str	r0, [r7, #12]
 8001242:	60b9      	str	r1, [r7, #8]
 8001244:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001246:	2300      	movs	r3, #0
 8001248:	617b      	str	r3, [r7, #20]
 800124a:	e00a      	b.n	8001262 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800124c:	f3af 8000 	nop.w
 8001250:	4601      	mov	r1, r0
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	1c5a      	adds	r2, r3, #1
 8001256:	60ba      	str	r2, [r7, #8]
 8001258:	b2ca      	uxtb	r2, r1
 800125a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	3301      	adds	r3, #1
 8001260:	617b      	str	r3, [r7, #20]
 8001262:	697a      	ldr	r2, [r7, #20]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	429a      	cmp	r2, r3
 8001268:	dbf0      	blt.n	800124c <_read+0x12>
  }

  return len;
 800126a:	687b      	ldr	r3, [r7, #4]
}
 800126c:	4618      	mov	r0, r3
 800126e:	3718      	adds	r7, #24
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}

08001274 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800127c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001280:	4618      	mov	r0, r3
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800129c:	605a      	str	r2, [r3, #4]
  return 0;
 800129e:	2300      	movs	r3, #0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <_isatty>:

int _isatty(int file)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012b4:	2301      	movs	r3, #1
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	370c      	adds	r7, #12
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr

080012c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012c2:	b480      	push	{r7}
 80012c4:	b085      	sub	sp, #20
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	60f8      	str	r0, [r7, #12]
 80012ca:	60b9      	str	r1, [r7, #8]
 80012cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012ce:	2300      	movs	r3, #0
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3714      	adds	r7, #20
 80012d4:	46bd      	mov	sp, r7
 80012d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012da:	4770      	bx	lr

080012dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012e4:	4a14      	ldr	r2, [pc, #80]	@ (8001338 <_sbrk+0x5c>)
 80012e6:	4b15      	ldr	r3, [pc, #84]	@ (800133c <_sbrk+0x60>)
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012f0:	4b13      	ldr	r3, [pc, #76]	@ (8001340 <_sbrk+0x64>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d102      	bne.n	80012fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012f8:	4b11      	ldr	r3, [pc, #68]	@ (8001340 <_sbrk+0x64>)
 80012fa:	4a12      	ldr	r2, [pc, #72]	@ (8001344 <_sbrk+0x68>)
 80012fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012fe:	4b10      	ldr	r3, [pc, #64]	@ (8001340 <_sbrk+0x64>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4413      	add	r3, r2
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	429a      	cmp	r2, r3
 800130a:	d207      	bcs.n	800131c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800130c:	f001 ff42 	bl	8003194 <__errno>
 8001310:	4603      	mov	r3, r0
 8001312:	220c      	movs	r2, #12
 8001314:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001316:	f04f 33ff 	mov.w	r3, #4294967295
 800131a:	e009      	b.n	8001330 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800131c:	4b08      	ldr	r3, [pc, #32]	@ (8001340 <_sbrk+0x64>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001322:	4b07      	ldr	r3, [pc, #28]	@ (8001340 <_sbrk+0x64>)
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4413      	add	r3, r2
 800132a:	4a05      	ldr	r2, [pc, #20]	@ (8001340 <_sbrk+0x64>)
 800132c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800132e:	68fb      	ldr	r3, [r7, #12]
}
 8001330:	4618      	mov	r0, r3
 8001332:	3718      	adds	r7, #24
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	20020000 	.word	0x20020000
 800133c:	00000400 	.word	0x00000400
 8001340:	20000568 	.word	0x20000568
 8001344:	200006c0 	.word	0x200006c0

08001348 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800134c:	4b06      	ldr	r3, [pc, #24]	@ (8001368 <SystemInit+0x20>)
 800134e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001352:	4a05      	ldr	r2, [pc, #20]	@ (8001368 <SystemInit+0x20>)
 8001354:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001358:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800135c:	bf00      	nop
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	e000ed00 	.word	0xe000ed00

0800136c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800136c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013a4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001370:	f7ff ffea 	bl	8001348 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001374:	480c      	ldr	r0, [pc, #48]	@ (80013a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001376:	490d      	ldr	r1, [pc, #52]	@ (80013ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001378:	4a0d      	ldr	r2, [pc, #52]	@ (80013b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800137a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800137c:	e002      	b.n	8001384 <LoopCopyDataInit>

0800137e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800137e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001380:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001382:	3304      	adds	r3, #4

08001384 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001384:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001386:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001388:	d3f9      	bcc.n	800137e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800138a:	4a0a      	ldr	r2, [pc, #40]	@ (80013b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800138c:	4c0a      	ldr	r4, [pc, #40]	@ (80013b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800138e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001390:	e001      	b.n	8001396 <LoopFillZerobss>

08001392 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001392:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001394:	3204      	adds	r2, #4

08001396 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001396:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001398:	d3fb      	bcc.n	8001392 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800139a:	f001 ff01 	bl	80031a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800139e:	f7ff f9d7 	bl	8000750 <main>
  bx  lr    
 80013a2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80013a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013ac:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80013b0:	08004560 	.word	0x08004560
  ldr r2, =_sbss
 80013b4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80013b8:	200006bc 	.word	0x200006bc

080013bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013bc:	e7fe      	b.n	80013bc <ADC_IRQHandler>
	...

080013c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001400 <HAL_Init+0x40>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001400 <HAL_Init+0x40>)
 80013ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001400 <HAL_Init+0x40>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001400 <HAL_Init+0x40>)
 80013d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013dc:	4b08      	ldr	r3, [pc, #32]	@ (8001400 <HAL_Init+0x40>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a07      	ldr	r2, [pc, #28]	@ (8001400 <HAL_Init+0x40>)
 80013e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013e8:	2003      	movs	r0, #3
 80013ea:	f000 f931 	bl	8001650 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013ee:	200f      	movs	r0, #15
 80013f0:	f000 f808 	bl	8001404 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013f4:	f7ff fe16 	bl	8001024 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013f8:	2300      	movs	r3, #0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	40023c00 	.word	0x40023c00

08001404 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800140c:	4b12      	ldr	r3, [pc, #72]	@ (8001458 <HAL_InitTick+0x54>)
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	4b12      	ldr	r3, [pc, #72]	@ (800145c <HAL_InitTick+0x58>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	4619      	mov	r1, r3
 8001416:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800141a:	fbb3 f3f1 	udiv	r3, r3, r1
 800141e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001422:	4618      	mov	r0, r3
 8001424:	f000 f93b 	bl	800169e <HAL_SYSTICK_Config>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	e00e      	b.n	8001450 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2b0f      	cmp	r3, #15
 8001436:	d80a      	bhi.n	800144e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001438:	2200      	movs	r2, #0
 800143a:	6879      	ldr	r1, [r7, #4]
 800143c:	f04f 30ff 	mov.w	r0, #4294967295
 8001440:	f000 f911 	bl	8001666 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001444:	4a06      	ldr	r2, [pc, #24]	@ (8001460 <HAL_InitTick+0x5c>)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800144a:	2300      	movs	r3, #0
 800144c:	e000      	b.n	8001450 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
}
 8001450:	4618      	mov	r0, r3
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000000 	.word	0x20000000
 800145c:	20000008 	.word	0x20000008
 8001460:	20000004 	.word	0x20000004

08001464 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001468:	4b06      	ldr	r3, [pc, #24]	@ (8001484 <HAL_IncTick+0x20>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	461a      	mov	r2, r3
 800146e:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <HAL_IncTick+0x24>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4413      	add	r3, r2
 8001474:	4a04      	ldr	r2, [pc, #16]	@ (8001488 <HAL_IncTick+0x24>)
 8001476:	6013      	str	r3, [r2, #0]
}
 8001478:	bf00      	nop
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	20000008 	.word	0x20000008
 8001488:	2000056c 	.word	0x2000056c

0800148c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  return uwTick;
 8001490:	4b03      	ldr	r3, [pc, #12]	@ (80014a0 <HAL_GetTick+0x14>)
 8001492:	681b      	ldr	r3, [r3, #0]
}
 8001494:	4618      	mov	r0, r3
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	2000056c 	.word	0x2000056c

080014a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014ac:	f7ff ffee 	bl	800148c <HAL_GetTick>
 80014b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014bc:	d005      	beq.n	80014ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014be:	4b0a      	ldr	r3, [pc, #40]	@ (80014e8 <HAL_Delay+0x44>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	461a      	mov	r2, r3
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	4413      	add	r3, r2
 80014c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80014ca:	bf00      	nop
 80014cc:	f7ff ffde 	bl	800148c <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	68bb      	ldr	r3, [r7, #8]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	68fa      	ldr	r2, [r7, #12]
 80014d8:	429a      	cmp	r2, r3
 80014da:	d8f7      	bhi.n	80014cc <HAL_Delay+0x28>
  {
  }
}
 80014dc:	bf00      	nop
 80014de:	bf00      	nop
 80014e0:	3710      	adds	r7, #16
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20000008 	.word	0x20000008

080014ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b085      	sub	sp, #20
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f003 0307 	and.w	r3, r3, #7
 80014fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001530 <__NVIC_SetPriorityGrouping+0x44>)
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001502:	68ba      	ldr	r2, [r7, #8]
 8001504:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001508:	4013      	ands	r3, r2
 800150a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001514:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001518:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800151c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800151e:	4a04      	ldr	r2, [pc, #16]	@ (8001530 <__NVIC_SetPriorityGrouping+0x44>)
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	60d3      	str	r3, [r2, #12]
}
 8001524:	bf00      	nop
 8001526:	3714      	adds	r7, #20
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	e000ed00 	.word	0xe000ed00

08001534 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001538:	4b04      	ldr	r3, [pc, #16]	@ (800154c <__NVIC_GetPriorityGrouping+0x18>)
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	0a1b      	lsrs	r3, r3, #8
 800153e:	f003 0307 	and.w	r3, r3, #7
}
 8001542:	4618      	mov	r0, r3
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr
 800154c:	e000ed00 	.word	0xe000ed00

08001550 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	6039      	str	r1, [r7, #0]
 800155a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800155c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001560:	2b00      	cmp	r3, #0
 8001562:	db0a      	blt.n	800157a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	b2da      	uxtb	r2, r3
 8001568:	490c      	ldr	r1, [pc, #48]	@ (800159c <__NVIC_SetPriority+0x4c>)
 800156a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800156e:	0112      	lsls	r2, r2, #4
 8001570:	b2d2      	uxtb	r2, r2
 8001572:	440b      	add	r3, r1
 8001574:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001578:	e00a      	b.n	8001590 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	b2da      	uxtb	r2, r3
 800157e:	4908      	ldr	r1, [pc, #32]	@ (80015a0 <__NVIC_SetPriority+0x50>)
 8001580:	79fb      	ldrb	r3, [r7, #7]
 8001582:	f003 030f 	and.w	r3, r3, #15
 8001586:	3b04      	subs	r3, #4
 8001588:	0112      	lsls	r2, r2, #4
 800158a:	b2d2      	uxtb	r2, r2
 800158c:	440b      	add	r3, r1
 800158e:	761a      	strb	r2, [r3, #24]
}
 8001590:	bf00      	nop
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr
 800159c:	e000e100 	.word	0xe000e100
 80015a0:	e000ed00 	.word	0xe000ed00

080015a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b089      	sub	sp, #36	@ 0x24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	f003 0307 	and.w	r3, r3, #7
 80015b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	f1c3 0307 	rsb	r3, r3, #7
 80015be:	2b04      	cmp	r3, #4
 80015c0:	bf28      	it	cs
 80015c2:	2304      	movcs	r3, #4
 80015c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	3304      	adds	r3, #4
 80015ca:	2b06      	cmp	r3, #6
 80015cc:	d902      	bls.n	80015d4 <NVIC_EncodePriority+0x30>
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	3b03      	subs	r3, #3
 80015d2:	e000      	b.n	80015d6 <NVIC_EncodePriority+0x32>
 80015d4:	2300      	movs	r3, #0
 80015d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d8:	f04f 32ff 	mov.w	r2, #4294967295
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	fa02 f303 	lsl.w	r3, r2, r3
 80015e2:	43da      	mvns	r2, r3
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	401a      	ands	r2, r3
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015ec:	f04f 31ff 	mov.w	r1, #4294967295
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	fa01 f303 	lsl.w	r3, r1, r3
 80015f6:	43d9      	mvns	r1, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015fc:	4313      	orrs	r3, r2
         );
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3724      	adds	r7, #36	@ 0x24
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
	...

0800160c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3b01      	subs	r3, #1
 8001618:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800161c:	d301      	bcc.n	8001622 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800161e:	2301      	movs	r3, #1
 8001620:	e00f      	b.n	8001642 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001622:	4a0a      	ldr	r2, [pc, #40]	@ (800164c <SysTick_Config+0x40>)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	3b01      	subs	r3, #1
 8001628:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800162a:	210f      	movs	r1, #15
 800162c:	f04f 30ff 	mov.w	r0, #4294967295
 8001630:	f7ff ff8e 	bl	8001550 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001634:	4b05      	ldr	r3, [pc, #20]	@ (800164c <SysTick_Config+0x40>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800163a:	4b04      	ldr	r3, [pc, #16]	@ (800164c <SysTick_Config+0x40>)
 800163c:	2207      	movs	r2, #7
 800163e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	e000e010 	.word	0xe000e010

08001650 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f7ff ff47 	bl	80014ec <__NVIC_SetPriorityGrouping>
}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}

08001666 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001666:	b580      	push	{r7, lr}
 8001668:	b086      	sub	sp, #24
 800166a:	af00      	add	r7, sp, #0
 800166c:	4603      	mov	r3, r0
 800166e:	60b9      	str	r1, [r7, #8]
 8001670:	607a      	str	r2, [r7, #4]
 8001672:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001674:	2300      	movs	r3, #0
 8001676:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001678:	f7ff ff5c 	bl	8001534 <__NVIC_GetPriorityGrouping>
 800167c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	68b9      	ldr	r1, [r7, #8]
 8001682:	6978      	ldr	r0, [r7, #20]
 8001684:	f7ff ff8e 	bl	80015a4 <NVIC_EncodePriority>
 8001688:	4602      	mov	r2, r0
 800168a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800168e:	4611      	mov	r1, r2
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff ff5d 	bl	8001550 <__NVIC_SetPriority>
}
 8001696:	bf00      	nop
 8001698:	3718      	adds	r7, #24
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b082      	sub	sp, #8
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f7ff ffb0 	bl	800160c <SysTick_Config>
 80016ac:	4603      	mov	r3, r0
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
	...

080016b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b089      	sub	sp, #36	@ 0x24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80016c2:	2300      	movs	r3, #0
 80016c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80016c6:	2300      	movs	r3, #0
 80016c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80016ca:	2300      	movs	r3, #0
 80016cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016ce:	2300      	movs	r3, #0
 80016d0:	61fb      	str	r3, [r7, #28]
 80016d2:	e16b      	b.n	80019ac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80016d4:	2201      	movs	r2, #1
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	fa02 f303 	lsl.w	r3, r2, r3
 80016dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	697a      	ldr	r2, [r7, #20]
 80016e4:	4013      	ands	r3, r2
 80016e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016e8:	693a      	ldr	r2, [r7, #16]
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	f040 815a 	bne.w	80019a6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	f003 0303 	and.w	r3, r3, #3
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d005      	beq.n	800170a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001706:	2b02      	cmp	r3, #2
 8001708:	d130      	bne.n	800176c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001710:	69fb      	ldr	r3, [r7, #28]
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	2203      	movs	r2, #3
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	43db      	mvns	r3, r3
 800171c:	69ba      	ldr	r2, [r7, #24]
 800171e:	4013      	ands	r3, r2
 8001720:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	68da      	ldr	r2, [r3, #12]
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	fa02 f303 	lsl.w	r3, r2, r3
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	4313      	orrs	r3, r2
 8001732:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	69ba      	ldr	r2, [r7, #24]
 8001738:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001740:	2201      	movs	r2, #1
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	43db      	mvns	r3, r3
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	4013      	ands	r3, r2
 800174e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	091b      	lsrs	r3, r3, #4
 8001756:	f003 0201 	and.w	r2, r3, #1
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	4313      	orrs	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	69ba      	ldr	r2, [r7, #24]
 800176a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f003 0303 	and.w	r3, r3, #3
 8001774:	2b03      	cmp	r3, #3
 8001776:	d017      	beq.n	80017a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	2203      	movs	r2, #3
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	43db      	mvns	r3, r3
 800178a:	69ba      	ldr	r2, [r7, #24]
 800178c:	4013      	ands	r3, r2
 800178e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	69ba      	ldr	r2, [r7, #24]
 800179e:	4313      	orrs	r3, r2
 80017a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f003 0303 	and.w	r3, r3, #3
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d123      	bne.n	80017fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	08da      	lsrs	r2, r3, #3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3208      	adds	r2, #8
 80017bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	f003 0307 	and.w	r3, r3, #7
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	220f      	movs	r2, #15
 80017cc:	fa02 f303 	lsl.w	r3, r2, r3
 80017d0:	43db      	mvns	r3, r3
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	4013      	ands	r3, r2
 80017d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	691a      	ldr	r2, [r3, #16]
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	fa02 f303 	lsl.w	r3, r2, r3
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	08da      	lsrs	r2, r3, #3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	3208      	adds	r2, #8
 80017f6:	69b9      	ldr	r1, [r7, #24]
 80017f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	2203      	movs	r2, #3
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	43db      	mvns	r3, r3
 800180e:	69ba      	ldr	r2, [r7, #24]
 8001810:	4013      	ands	r3, r2
 8001812:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f003 0203 	and.w	r2, r3, #3
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	4313      	orrs	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001838:	2b00      	cmp	r3, #0
 800183a:	f000 80b4 	beq.w	80019a6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	4b60      	ldr	r3, [pc, #384]	@ (80019c4 <HAL_GPIO_Init+0x30c>)
 8001844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001846:	4a5f      	ldr	r2, [pc, #380]	@ (80019c4 <HAL_GPIO_Init+0x30c>)
 8001848:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800184c:	6453      	str	r3, [r2, #68]	@ 0x44
 800184e:	4b5d      	ldr	r3, [pc, #372]	@ (80019c4 <HAL_GPIO_Init+0x30c>)
 8001850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001852:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800185a:	4a5b      	ldr	r2, [pc, #364]	@ (80019c8 <HAL_GPIO_Init+0x310>)
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	089b      	lsrs	r3, r3, #2
 8001860:	3302      	adds	r3, #2
 8001862:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001866:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	f003 0303 	and.w	r3, r3, #3
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	220f      	movs	r2, #15
 8001872:	fa02 f303 	lsl.w	r3, r2, r3
 8001876:	43db      	mvns	r3, r3
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	4013      	ands	r3, r2
 800187c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4a52      	ldr	r2, [pc, #328]	@ (80019cc <HAL_GPIO_Init+0x314>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d02b      	beq.n	80018de <HAL_GPIO_Init+0x226>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4a51      	ldr	r2, [pc, #324]	@ (80019d0 <HAL_GPIO_Init+0x318>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d025      	beq.n	80018da <HAL_GPIO_Init+0x222>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a50      	ldr	r2, [pc, #320]	@ (80019d4 <HAL_GPIO_Init+0x31c>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d01f      	beq.n	80018d6 <HAL_GPIO_Init+0x21e>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a4f      	ldr	r2, [pc, #316]	@ (80019d8 <HAL_GPIO_Init+0x320>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d019      	beq.n	80018d2 <HAL_GPIO_Init+0x21a>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a4e      	ldr	r2, [pc, #312]	@ (80019dc <HAL_GPIO_Init+0x324>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d013      	beq.n	80018ce <HAL_GPIO_Init+0x216>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a4d      	ldr	r2, [pc, #308]	@ (80019e0 <HAL_GPIO_Init+0x328>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d00d      	beq.n	80018ca <HAL_GPIO_Init+0x212>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a4c      	ldr	r2, [pc, #304]	@ (80019e4 <HAL_GPIO_Init+0x32c>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d007      	beq.n	80018c6 <HAL_GPIO_Init+0x20e>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a4b      	ldr	r2, [pc, #300]	@ (80019e8 <HAL_GPIO_Init+0x330>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d101      	bne.n	80018c2 <HAL_GPIO_Init+0x20a>
 80018be:	2307      	movs	r3, #7
 80018c0:	e00e      	b.n	80018e0 <HAL_GPIO_Init+0x228>
 80018c2:	2308      	movs	r3, #8
 80018c4:	e00c      	b.n	80018e0 <HAL_GPIO_Init+0x228>
 80018c6:	2306      	movs	r3, #6
 80018c8:	e00a      	b.n	80018e0 <HAL_GPIO_Init+0x228>
 80018ca:	2305      	movs	r3, #5
 80018cc:	e008      	b.n	80018e0 <HAL_GPIO_Init+0x228>
 80018ce:	2304      	movs	r3, #4
 80018d0:	e006      	b.n	80018e0 <HAL_GPIO_Init+0x228>
 80018d2:	2303      	movs	r3, #3
 80018d4:	e004      	b.n	80018e0 <HAL_GPIO_Init+0x228>
 80018d6:	2302      	movs	r3, #2
 80018d8:	e002      	b.n	80018e0 <HAL_GPIO_Init+0x228>
 80018da:	2301      	movs	r3, #1
 80018dc:	e000      	b.n	80018e0 <HAL_GPIO_Init+0x228>
 80018de:	2300      	movs	r3, #0
 80018e0:	69fa      	ldr	r2, [r7, #28]
 80018e2:	f002 0203 	and.w	r2, r2, #3
 80018e6:	0092      	lsls	r2, r2, #2
 80018e8:	4093      	lsls	r3, r2
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018f0:	4935      	ldr	r1, [pc, #212]	@ (80019c8 <HAL_GPIO_Init+0x310>)
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	089b      	lsrs	r3, r3, #2
 80018f6:	3302      	adds	r3, #2
 80018f8:	69ba      	ldr	r2, [r7, #24]
 80018fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018fe:	4b3b      	ldr	r3, [pc, #236]	@ (80019ec <HAL_GPIO_Init+0x334>)
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	43db      	mvns	r3, r3
 8001908:	69ba      	ldr	r2, [r7, #24]
 800190a:	4013      	ands	r3, r2
 800190c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d003      	beq.n	8001922 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800191a:	69ba      	ldr	r2, [r7, #24]
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	4313      	orrs	r3, r2
 8001920:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001922:	4a32      	ldr	r2, [pc, #200]	@ (80019ec <HAL_GPIO_Init+0x334>)
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001928:	4b30      	ldr	r3, [pc, #192]	@ (80019ec <HAL_GPIO_Init+0x334>)
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	43db      	mvns	r3, r3
 8001932:	69ba      	ldr	r2, [r7, #24]
 8001934:	4013      	ands	r3, r2
 8001936:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001940:	2b00      	cmp	r3, #0
 8001942:	d003      	beq.n	800194c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001944:	69ba      	ldr	r2, [r7, #24]
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	4313      	orrs	r3, r2
 800194a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800194c:	4a27      	ldr	r2, [pc, #156]	@ (80019ec <HAL_GPIO_Init+0x334>)
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001952:	4b26      	ldr	r3, [pc, #152]	@ (80019ec <HAL_GPIO_Init+0x334>)
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	43db      	mvns	r3, r3
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	4013      	ands	r3, r2
 8001960:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d003      	beq.n	8001976 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800196e:	69ba      	ldr	r2, [r7, #24]
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	4313      	orrs	r3, r2
 8001974:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001976:	4a1d      	ldr	r2, [pc, #116]	@ (80019ec <HAL_GPIO_Init+0x334>)
 8001978:	69bb      	ldr	r3, [r7, #24]
 800197a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800197c:	4b1b      	ldr	r3, [pc, #108]	@ (80019ec <HAL_GPIO_Init+0x334>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	43db      	mvns	r3, r3
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	4013      	ands	r3, r2
 800198a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001994:	2b00      	cmp	r3, #0
 8001996:	d003      	beq.n	80019a0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	4313      	orrs	r3, r2
 800199e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019a0:	4a12      	ldr	r2, [pc, #72]	@ (80019ec <HAL_GPIO_Init+0x334>)
 80019a2:	69bb      	ldr	r3, [r7, #24]
 80019a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	3301      	adds	r3, #1
 80019aa:	61fb      	str	r3, [r7, #28]
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	2b0f      	cmp	r3, #15
 80019b0:	f67f ae90 	bls.w	80016d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80019b4:	bf00      	nop
 80019b6:	bf00      	nop
 80019b8:	3724      	adds	r7, #36	@ 0x24
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	40023800 	.word	0x40023800
 80019c8:	40013800 	.word	0x40013800
 80019cc:	40020000 	.word	0x40020000
 80019d0:	40020400 	.word	0x40020400
 80019d4:	40020800 	.word	0x40020800
 80019d8:	40020c00 	.word	0x40020c00
 80019dc:	40021000 	.word	0x40021000
 80019e0:	40021400 	.word	0x40021400
 80019e4:	40021800 	.word	0x40021800
 80019e8:	40021c00 	.word	0x40021c00
 80019ec:	40013c00 	.word	0x40013c00

080019f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	460b      	mov	r3, r1
 80019fa:	807b      	strh	r3, [r7, #2]
 80019fc:	4613      	mov	r3, r2
 80019fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a00:	787b      	ldrb	r3, [r7, #1]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d003      	beq.n	8001a0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a06:	887a      	ldrh	r2, [r7, #2]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a0c:	e003      	b.n	8001a16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a0e:	887b      	ldrh	r3, [r7, #2]
 8001a10:	041a      	lsls	r2, r3, #16
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	619a      	str	r2, [r3, #24]
}
 8001a16:	bf00      	nop
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a22:	b480      	push	{r7}
 8001a24:	b085      	sub	sp, #20
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	695b      	ldr	r3, [r3, #20]
 8001a32:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a34:	887a      	ldrh	r2, [r7, #2]
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	4013      	ands	r3, r2
 8001a3a:	041a      	lsls	r2, r3, #16
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	43d9      	mvns	r1, r3
 8001a40:	887b      	ldrh	r3, [r7, #2]
 8001a42:	400b      	ands	r3, r1
 8001a44:	431a      	orrs	r2, r3
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	619a      	str	r2, [r3, #24]
}
 8001a4a:	bf00      	nop
 8001a4c:	3714      	adds	r7, #20
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
	...

08001a58 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d101      	bne.n	8001a6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e267      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 0301 	and.w	r3, r3, #1
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d075      	beq.n	8001b62 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001a76:	4b88      	ldr	r3, [pc, #544]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	f003 030c 	and.w	r3, r3, #12
 8001a7e:	2b04      	cmp	r3, #4
 8001a80:	d00c      	beq.n	8001a9c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a82:	4b85      	ldr	r3, [pc, #532]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001a8a:	2b08      	cmp	r3, #8
 8001a8c:	d112      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a8e:	4b82      	ldr	r3, [pc, #520]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a96:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a9a:	d10b      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a9c:	4b7e      	ldr	r3, [pc, #504]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d05b      	beq.n	8001b60 <HAL_RCC_OscConfig+0x108>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d157      	bne.n	8001b60 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e242      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001abc:	d106      	bne.n	8001acc <HAL_RCC_OscConfig+0x74>
 8001abe:	4b76      	ldr	r3, [pc, #472]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a75      	ldr	r2, [pc, #468]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001ac4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ac8:	6013      	str	r3, [r2, #0]
 8001aca:	e01d      	b.n	8001b08 <HAL_RCC_OscConfig+0xb0>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ad4:	d10c      	bne.n	8001af0 <HAL_RCC_OscConfig+0x98>
 8001ad6:	4b70      	ldr	r3, [pc, #448]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a6f      	ldr	r2, [pc, #444]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001adc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ae0:	6013      	str	r3, [r2, #0]
 8001ae2:	4b6d      	ldr	r3, [pc, #436]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a6c      	ldr	r2, [pc, #432]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001ae8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001aec:	6013      	str	r3, [r2, #0]
 8001aee:	e00b      	b.n	8001b08 <HAL_RCC_OscConfig+0xb0>
 8001af0:	4b69      	ldr	r3, [pc, #420]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a68      	ldr	r2, [pc, #416]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001af6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001afa:	6013      	str	r3, [r2, #0]
 8001afc:	4b66      	ldr	r3, [pc, #408]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a65      	ldr	r2, [pc, #404]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001b02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d013      	beq.n	8001b38 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b10:	f7ff fcbc 	bl	800148c <HAL_GetTick>
 8001b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b16:	e008      	b.n	8001b2a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b18:	f7ff fcb8 	bl	800148c <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	2b64      	cmp	r3, #100	@ 0x64
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e207      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b2a:	4b5b      	ldr	r3, [pc, #364]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d0f0      	beq.n	8001b18 <HAL_RCC_OscConfig+0xc0>
 8001b36:	e014      	b.n	8001b62 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b38:	f7ff fca8 	bl	800148c <HAL_GetTick>
 8001b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b3e:	e008      	b.n	8001b52 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b40:	f7ff fca4 	bl	800148c <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	2b64      	cmp	r3, #100	@ 0x64
 8001b4c:	d901      	bls.n	8001b52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e1f3      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b52:	4b51      	ldr	r3, [pc, #324]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d1f0      	bne.n	8001b40 <HAL_RCC_OscConfig+0xe8>
 8001b5e:	e000      	b.n	8001b62 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0302 	and.w	r3, r3, #2
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d063      	beq.n	8001c36 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001b6e:	4b4a      	ldr	r3, [pc, #296]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	f003 030c 	and.w	r3, r3, #12
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d00b      	beq.n	8001b92 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b7a:	4b47      	ldr	r3, [pc, #284]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001b82:	2b08      	cmp	r3, #8
 8001b84:	d11c      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b86:	4b44      	ldr	r3, [pc, #272]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d116      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b92:	4b41      	ldr	r3, [pc, #260]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d005      	beq.n	8001baa <HAL_RCC_OscConfig+0x152>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d001      	beq.n	8001baa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e1c7      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001baa:	4b3b      	ldr	r3, [pc, #236]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	691b      	ldr	r3, [r3, #16]
 8001bb6:	00db      	lsls	r3, r3, #3
 8001bb8:	4937      	ldr	r1, [pc, #220]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bbe:	e03a      	b.n	8001c36 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d020      	beq.n	8001c0a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bc8:	4b34      	ldr	r3, [pc, #208]	@ (8001c9c <HAL_RCC_OscConfig+0x244>)
 8001bca:	2201      	movs	r2, #1
 8001bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bce:	f7ff fc5d 	bl	800148c <HAL_GetTick>
 8001bd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd4:	e008      	b.n	8001be8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bd6:	f7ff fc59 	bl	800148c <HAL_GetTick>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	d901      	bls.n	8001be8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e1a8      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001be8:	4b2b      	ldr	r3, [pc, #172]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0302 	and.w	r3, r3, #2
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d0f0      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bf4:	4b28      	ldr	r3, [pc, #160]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	691b      	ldr	r3, [r3, #16]
 8001c00:	00db      	lsls	r3, r3, #3
 8001c02:	4925      	ldr	r1, [pc, #148]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001c04:	4313      	orrs	r3, r2
 8001c06:	600b      	str	r3, [r1, #0]
 8001c08:	e015      	b.n	8001c36 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c0a:	4b24      	ldr	r3, [pc, #144]	@ (8001c9c <HAL_RCC_OscConfig+0x244>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c10:	f7ff fc3c 	bl	800148c <HAL_GetTick>
 8001c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c16:	e008      	b.n	8001c2a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c18:	f7ff fc38 	bl	800148c <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d901      	bls.n	8001c2a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e187      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d1f0      	bne.n	8001c18 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0308 	and.w	r3, r3, #8
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d036      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	695b      	ldr	r3, [r3, #20]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d016      	beq.n	8001c78 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ca0 <HAL_RCC_OscConfig+0x248>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c50:	f7ff fc1c 	bl	800148c <HAL_GetTick>
 8001c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c56:	e008      	b.n	8001c6a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c58:	f7ff fc18 	bl	800148c <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d901      	bls.n	8001c6a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e167      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c98 <HAL_RCC_OscConfig+0x240>)
 8001c6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d0f0      	beq.n	8001c58 <HAL_RCC_OscConfig+0x200>
 8001c76:	e01b      	b.n	8001cb0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c78:	4b09      	ldr	r3, [pc, #36]	@ (8001ca0 <HAL_RCC_OscConfig+0x248>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c7e:	f7ff fc05 	bl	800148c <HAL_GetTick>
 8001c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c84:	e00e      	b.n	8001ca4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c86:	f7ff fc01 	bl	800148c <HAL_GetTick>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d907      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001c94:	2303      	movs	r3, #3
 8001c96:	e150      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
 8001c98:	40023800 	.word	0x40023800
 8001c9c:	42470000 	.word	0x42470000
 8001ca0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ca4:	4b88      	ldr	r3, [pc, #544]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001ca6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d1ea      	bne.n	8001c86 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0304 	and.w	r3, r3, #4
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	f000 8097 	beq.w	8001dec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cc2:	4b81      	ldr	r3, [pc, #516]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d10f      	bne.n	8001cee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	4b7d      	ldr	r3, [pc, #500]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd6:	4a7c      	ldr	r2, [pc, #496]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001cd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cde:	4b7a      	ldr	r3, [pc, #488]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ce6:	60bb      	str	r3, [r7, #8]
 8001ce8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cea:	2301      	movs	r3, #1
 8001cec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cee:	4b77      	ldr	r3, [pc, #476]	@ (8001ecc <HAL_RCC_OscConfig+0x474>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d118      	bne.n	8001d2c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cfa:	4b74      	ldr	r3, [pc, #464]	@ (8001ecc <HAL_RCC_OscConfig+0x474>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a73      	ldr	r2, [pc, #460]	@ (8001ecc <HAL_RCC_OscConfig+0x474>)
 8001d00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d06:	f7ff fbc1 	bl	800148c <HAL_GetTick>
 8001d0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d0c:	e008      	b.n	8001d20 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d0e:	f7ff fbbd 	bl	800148c <HAL_GetTick>
 8001d12:	4602      	mov	r2, r0
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	2b02      	cmp	r3, #2
 8001d1a:	d901      	bls.n	8001d20 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	e10c      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d20:	4b6a      	ldr	r3, [pc, #424]	@ (8001ecc <HAL_RCC_OscConfig+0x474>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d0f0      	beq.n	8001d0e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d106      	bne.n	8001d42 <HAL_RCC_OscConfig+0x2ea>
 8001d34:	4b64      	ldr	r3, [pc, #400]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001d36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d38:	4a63      	ldr	r2, [pc, #396]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001d3a:	f043 0301 	orr.w	r3, r3, #1
 8001d3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d40:	e01c      	b.n	8001d7c <HAL_RCC_OscConfig+0x324>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	2b05      	cmp	r3, #5
 8001d48:	d10c      	bne.n	8001d64 <HAL_RCC_OscConfig+0x30c>
 8001d4a:	4b5f      	ldr	r3, [pc, #380]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001d4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d4e:	4a5e      	ldr	r2, [pc, #376]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001d50:	f043 0304 	orr.w	r3, r3, #4
 8001d54:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d56:	4b5c      	ldr	r3, [pc, #368]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001d58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d5a:	4a5b      	ldr	r2, [pc, #364]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d62:	e00b      	b.n	8001d7c <HAL_RCC_OscConfig+0x324>
 8001d64:	4b58      	ldr	r3, [pc, #352]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001d66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d68:	4a57      	ldr	r2, [pc, #348]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001d6a:	f023 0301 	bic.w	r3, r3, #1
 8001d6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d70:	4b55      	ldr	r3, [pc, #340]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001d72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d74:	4a54      	ldr	r2, [pc, #336]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001d76:	f023 0304 	bic.w	r3, r3, #4
 8001d7a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d015      	beq.n	8001db0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d84:	f7ff fb82 	bl	800148c <HAL_GetTick>
 8001d88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d8a:	e00a      	b.n	8001da2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d8c:	f7ff fb7e 	bl	800148c <HAL_GetTick>
 8001d90:	4602      	mov	r2, r0
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e0cb      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001da2:	4b49      	ldr	r3, [pc, #292]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001da4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001da6:	f003 0302 	and.w	r3, r3, #2
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d0ee      	beq.n	8001d8c <HAL_RCC_OscConfig+0x334>
 8001dae:	e014      	b.n	8001dda <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001db0:	f7ff fb6c 	bl	800148c <HAL_GetTick>
 8001db4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001db6:	e00a      	b.n	8001dce <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001db8:	f7ff fb68 	bl	800148c <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e0b5      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dce:	4b3e      	ldr	r3, [pc, #248]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001dd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d1ee      	bne.n	8001db8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001dda:	7dfb      	ldrb	r3, [r7, #23]
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d105      	bne.n	8001dec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001de0:	4b39      	ldr	r3, [pc, #228]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de4:	4a38      	ldr	r2, [pc, #224]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001de6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001dea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	f000 80a1 	beq.w	8001f38 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001df6:	4b34      	ldr	r3, [pc, #208]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	f003 030c 	and.w	r3, r3, #12
 8001dfe:	2b08      	cmp	r3, #8
 8001e00:	d05c      	beq.n	8001ebc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	699b      	ldr	r3, [r3, #24]
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d141      	bne.n	8001e8e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e0a:	4b31      	ldr	r3, [pc, #196]	@ (8001ed0 <HAL_RCC_OscConfig+0x478>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e10:	f7ff fb3c 	bl	800148c <HAL_GetTick>
 8001e14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e16:	e008      	b.n	8001e2a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e18:	f7ff fb38 	bl	800148c <HAL_GetTick>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e087      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e2a:	4b27      	ldr	r3, [pc, #156]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d1f0      	bne.n	8001e18 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	69da      	ldr	r2, [r3, #28]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a1b      	ldr	r3, [r3, #32]
 8001e3e:	431a      	orrs	r2, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e44:	019b      	lsls	r3, r3, #6
 8001e46:	431a      	orrs	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e4c:	085b      	lsrs	r3, r3, #1
 8001e4e:	3b01      	subs	r3, #1
 8001e50:	041b      	lsls	r3, r3, #16
 8001e52:	431a      	orrs	r2, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e58:	061b      	lsls	r3, r3, #24
 8001e5a:	491b      	ldr	r1, [pc, #108]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e60:	4b1b      	ldr	r3, [pc, #108]	@ (8001ed0 <HAL_RCC_OscConfig+0x478>)
 8001e62:	2201      	movs	r2, #1
 8001e64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e66:	f7ff fb11 	bl	800148c <HAL_GetTick>
 8001e6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e6c:	e008      	b.n	8001e80 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e6e:	f7ff fb0d 	bl	800148c <HAL_GetTick>
 8001e72:	4602      	mov	r2, r0
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d901      	bls.n	8001e80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e05c      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e80:	4b11      	ldr	r3, [pc, #68]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d0f0      	beq.n	8001e6e <HAL_RCC_OscConfig+0x416>
 8001e8c:	e054      	b.n	8001f38 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e8e:	4b10      	ldr	r3, [pc, #64]	@ (8001ed0 <HAL_RCC_OscConfig+0x478>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e94:	f7ff fafa 	bl	800148c <HAL_GetTick>
 8001e98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e9c:	f7ff faf6 	bl	800148c <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e045      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eae:	4b06      	ldr	r3, [pc, #24]	@ (8001ec8 <HAL_RCC_OscConfig+0x470>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1f0      	bne.n	8001e9c <HAL_RCC_OscConfig+0x444>
 8001eba:	e03d      	b.n	8001f38 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	699b      	ldr	r3, [r3, #24]
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d107      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e038      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	40007000 	.word	0x40007000
 8001ed0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ed4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f44 <HAL_RCC_OscConfig+0x4ec>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	699b      	ldr	r3, [r3, #24]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d028      	beq.n	8001f34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d121      	bne.n	8001f34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d11a      	bne.n	8001f34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001efe:	68fa      	ldr	r2, [r7, #12]
 8001f00:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001f04:	4013      	ands	r3, r2
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001f0a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d111      	bne.n	8001f34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f1a:	085b      	lsrs	r3, r3, #1
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d107      	bne.n	8001f34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f2e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d001      	beq.n	8001f38 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e000      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3718      	adds	r7, #24
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40023800 	.word	0x40023800

08001f48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d101      	bne.n	8001f5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e0cc      	b.n	80020f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f5c:	4b68      	ldr	r3, [pc, #416]	@ (8002100 <HAL_RCC_ClockConfig+0x1b8>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0307 	and.w	r3, r3, #7
 8001f64:	683a      	ldr	r2, [r7, #0]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d90c      	bls.n	8001f84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f6a:	4b65      	ldr	r3, [pc, #404]	@ (8002100 <HAL_RCC_ClockConfig+0x1b8>)
 8001f6c:	683a      	ldr	r2, [r7, #0]
 8001f6e:	b2d2      	uxtb	r2, r2
 8001f70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f72:	4b63      	ldr	r3, [pc, #396]	@ (8002100 <HAL_RCC_ClockConfig+0x1b8>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0307 	and.w	r3, r3, #7
 8001f7a:	683a      	ldr	r2, [r7, #0]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d001      	beq.n	8001f84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e0b8      	b.n	80020f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0302 	and.w	r3, r3, #2
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d020      	beq.n	8001fd2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0304 	and.w	r3, r3, #4
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d005      	beq.n	8001fa8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f9c:	4b59      	ldr	r3, [pc, #356]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	4a58      	ldr	r2, [pc, #352]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 8001fa2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001fa6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0308 	and.w	r3, r3, #8
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d005      	beq.n	8001fc0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fb4:	4b53      	ldr	r3, [pc, #332]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	4a52      	ldr	r2, [pc, #328]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 8001fba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001fbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fc0:	4b50      	ldr	r3, [pc, #320]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	494d      	ldr	r1, [pc, #308]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d044      	beq.n	8002068 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d107      	bne.n	8001ff6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fe6:	4b47      	ldr	r3, [pc, #284]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d119      	bne.n	8002026 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e07f      	b.n	80020f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d003      	beq.n	8002006 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002002:	2b03      	cmp	r3, #3
 8002004:	d107      	bne.n	8002016 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002006:	4b3f      	ldr	r3, [pc, #252]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d109      	bne.n	8002026 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e06f      	b.n	80020f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002016:	4b3b      	ldr	r3, [pc, #236]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d101      	bne.n	8002026 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e067      	b.n	80020f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002026:	4b37      	ldr	r3, [pc, #220]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	f023 0203 	bic.w	r2, r3, #3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	4934      	ldr	r1, [pc, #208]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 8002034:	4313      	orrs	r3, r2
 8002036:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002038:	f7ff fa28 	bl	800148c <HAL_GetTick>
 800203c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800203e:	e00a      	b.n	8002056 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002040:	f7ff fa24 	bl	800148c <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800204e:	4293      	cmp	r3, r2
 8002050:	d901      	bls.n	8002056 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e04f      	b.n	80020f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002056:	4b2b      	ldr	r3, [pc, #172]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	f003 020c 	and.w	r2, r3, #12
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	429a      	cmp	r2, r3
 8002066:	d1eb      	bne.n	8002040 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002068:	4b25      	ldr	r3, [pc, #148]	@ (8002100 <HAL_RCC_ClockConfig+0x1b8>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0307 	and.w	r3, r3, #7
 8002070:	683a      	ldr	r2, [r7, #0]
 8002072:	429a      	cmp	r2, r3
 8002074:	d20c      	bcs.n	8002090 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002076:	4b22      	ldr	r3, [pc, #136]	@ (8002100 <HAL_RCC_ClockConfig+0x1b8>)
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	b2d2      	uxtb	r2, r2
 800207c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800207e:	4b20      	ldr	r3, [pc, #128]	@ (8002100 <HAL_RCC_ClockConfig+0x1b8>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	429a      	cmp	r2, r3
 800208a:	d001      	beq.n	8002090 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e032      	b.n	80020f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0304 	and.w	r3, r3, #4
 8002098:	2b00      	cmp	r3, #0
 800209a:	d008      	beq.n	80020ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800209c:	4b19      	ldr	r3, [pc, #100]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	4916      	ldr	r1, [pc, #88]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0308 	and.w	r3, r3, #8
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d009      	beq.n	80020ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020ba:	4b12      	ldr	r3, [pc, #72]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	00db      	lsls	r3, r3, #3
 80020c8:	490e      	ldr	r1, [pc, #56]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 80020ca:	4313      	orrs	r3, r2
 80020cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020ce:	f000 f821 	bl	8002114 <HAL_RCC_GetSysClockFreq>
 80020d2:	4602      	mov	r2, r0
 80020d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002104 <HAL_RCC_ClockConfig+0x1bc>)
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	091b      	lsrs	r3, r3, #4
 80020da:	f003 030f 	and.w	r3, r3, #15
 80020de:	490a      	ldr	r1, [pc, #40]	@ (8002108 <HAL_RCC_ClockConfig+0x1c0>)
 80020e0:	5ccb      	ldrb	r3, [r1, r3]
 80020e2:	fa22 f303 	lsr.w	r3, r2, r3
 80020e6:	4a09      	ldr	r2, [pc, #36]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 80020e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80020ea:	4b09      	ldr	r3, [pc, #36]	@ (8002110 <HAL_RCC_ClockConfig+0x1c8>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7ff f988 	bl	8001404 <HAL_InitTick>

  return HAL_OK;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	40023c00 	.word	0x40023c00
 8002104:	40023800 	.word	0x40023800
 8002108:	08004504 	.word	0x08004504
 800210c:	20000000 	.word	0x20000000
 8002110:	20000004 	.word	0x20000004

08002114 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002114:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002118:	b090      	sub	sp, #64	@ 0x40
 800211a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800211c:	2300      	movs	r3, #0
 800211e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002120:	2300      	movs	r3, #0
 8002122:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002124:	2300      	movs	r3, #0
 8002126:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002128:	2300      	movs	r3, #0
 800212a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800212c:	4b59      	ldr	r3, [pc, #356]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x180>)
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f003 030c 	and.w	r3, r3, #12
 8002134:	2b08      	cmp	r3, #8
 8002136:	d00d      	beq.n	8002154 <HAL_RCC_GetSysClockFreq+0x40>
 8002138:	2b08      	cmp	r3, #8
 800213a:	f200 80a1 	bhi.w	8002280 <HAL_RCC_GetSysClockFreq+0x16c>
 800213e:	2b00      	cmp	r3, #0
 8002140:	d002      	beq.n	8002148 <HAL_RCC_GetSysClockFreq+0x34>
 8002142:	2b04      	cmp	r3, #4
 8002144:	d003      	beq.n	800214e <HAL_RCC_GetSysClockFreq+0x3a>
 8002146:	e09b      	b.n	8002280 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002148:	4b53      	ldr	r3, [pc, #332]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x184>)
 800214a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800214c:	e09b      	b.n	8002286 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800214e:	4b53      	ldr	r3, [pc, #332]	@ (800229c <HAL_RCC_GetSysClockFreq+0x188>)
 8002150:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002152:	e098      	b.n	8002286 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002154:	4b4f      	ldr	r3, [pc, #316]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x180>)
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800215c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800215e:	4b4d      	ldr	r3, [pc, #308]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x180>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d028      	beq.n	80021bc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800216a:	4b4a      	ldr	r3, [pc, #296]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x180>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	099b      	lsrs	r3, r3, #6
 8002170:	2200      	movs	r2, #0
 8002172:	623b      	str	r3, [r7, #32]
 8002174:	627a      	str	r2, [r7, #36]	@ 0x24
 8002176:	6a3b      	ldr	r3, [r7, #32]
 8002178:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800217c:	2100      	movs	r1, #0
 800217e:	4b47      	ldr	r3, [pc, #284]	@ (800229c <HAL_RCC_GetSysClockFreq+0x188>)
 8002180:	fb03 f201 	mul.w	r2, r3, r1
 8002184:	2300      	movs	r3, #0
 8002186:	fb00 f303 	mul.w	r3, r0, r3
 800218a:	4413      	add	r3, r2
 800218c:	4a43      	ldr	r2, [pc, #268]	@ (800229c <HAL_RCC_GetSysClockFreq+0x188>)
 800218e:	fba0 1202 	umull	r1, r2, r0, r2
 8002192:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002194:	460a      	mov	r2, r1
 8002196:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002198:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800219a:	4413      	add	r3, r2
 800219c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800219e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021a0:	2200      	movs	r2, #0
 80021a2:	61bb      	str	r3, [r7, #24]
 80021a4:	61fa      	str	r2, [r7, #28]
 80021a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021aa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80021ae:	f7fe f867 	bl	8000280 <__aeabi_uldivmod>
 80021b2:	4602      	mov	r2, r0
 80021b4:	460b      	mov	r3, r1
 80021b6:	4613      	mov	r3, r2
 80021b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021ba:	e053      	b.n	8002264 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021bc:	4b35      	ldr	r3, [pc, #212]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x180>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	099b      	lsrs	r3, r3, #6
 80021c2:	2200      	movs	r2, #0
 80021c4:	613b      	str	r3, [r7, #16]
 80021c6:	617a      	str	r2, [r7, #20]
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80021ce:	f04f 0b00 	mov.w	fp, #0
 80021d2:	4652      	mov	r2, sl
 80021d4:	465b      	mov	r3, fp
 80021d6:	f04f 0000 	mov.w	r0, #0
 80021da:	f04f 0100 	mov.w	r1, #0
 80021de:	0159      	lsls	r1, r3, #5
 80021e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021e4:	0150      	lsls	r0, r2, #5
 80021e6:	4602      	mov	r2, r0
 80021e8:	460b      	mov	r3, r1
 80021ea:	ebb2 080a 	subs.w	r8, r2, sl
 80021ee:	eb63 090b 	sbc.w	r9, r3, fp
 80021f2:	f04f 0200 	mov.w	r2, #0
 80021f6:	f04f 0300 	mov.w	r3, #0
 80021fa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80021fe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002202:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002206:	ebb2 0408 	subs.w	r4, r2, r8
 800220a:	eb63 0509 	sbc.w	r5, r3, r9
 800220e:	f04f 0200 	mov.w	r2, #0
 8002212:	f04f 0300 	mov.w	r3, #0
 8002216:	00eb      	lsls	r3, r5, #3
 8002218:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800221c:	00e2      	lsls	r2, r4, #3
 800221e:	4614      	mov	r4, r2
 8002220:	461d      	mov	r5, r3
 8002222:	eb14 030a 	adds.w	r3, r4, sl
 8002226:	603b      	str	r3, [r7, #0]
 8002228:	eb45 030b 	adc.w	r3, r5, fp
 800222c:	607b      	str	r3, [r7, #4]
 800222e:	f04f 0200 	mov.w	r2, #0
 8002232:	f04f 0300 	mov.w	r3, #0
 8002236:	e9d7 4500 	ldrd	r4, r5, [r7]
 800223a:	4629      	mov	r1, r5
 800223c:	028b      	lsls	r3, r1, #10
 800223e:	4621      	mov	r1, r4
 8002240:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002244:	4621      	mov	r1, r4
 8002246:	028a      	lsls	r2, r1, #10
 8002248:	4610      	mov	r0, r2
 800224a:	4619      	mov	r1, r3
 800224c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800224e:	2200      	movs	r2, #0
 8002250:	60bb      	str	r3, [r7, #8]
 8002252:	60fa      	str	r2, [r7, #12]
 8002254:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002258:	f7fe f812 	bl	8000280 <__aeabi_uldivmod>
 800225c:	4602      	mov	r2, r0
 800225e:	460b      	mov	r3, r1
 8002260:	4613      	mov	r3, r2
 8002262:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002264:	4b0b      	ldr	r3, [pc, #44]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x180>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	0c1b      	lsrs	r3, r3, #16
 800226a:	f003 0303 	and.w	r3, r3, #3
 800226e:	3301      	adds	r3, #1
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002274:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002278:	fbb2 f3f3 	udiv	r3, r2, r3
 800227c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800227e:	e002      	b.n	8002286 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002280:	4b05      	ldr	r3, [pc, #20]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x184>)
 8002282:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002284:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002288:	4618      	mov	r0, r3
 800228a:	3740      	adds	r7, #64	@ 0x40
 800228c:	46bd      	mov	sp, r7
 800228e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002292:	bf00      	nop
 8002294:	40023800 	.word	0x40023800
 8002298:	00f42400 	.word	0x00f42400
 800229c:	017d7840 	.word	0x017d7840

080022a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022a4:	4b03      	ldr	r3, [pc, #12]	@ (80022b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80022a6:	681b      	ldr	r3, [r3, #0]
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	20000000 	.word	0x20000000

080022b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022bc:	f7ff fff0 	bl	80022a0 <HAL_RCC_GetHCLKFreq>
 80022c0:	4602      	mov	r2, r0
 80022c2:	4b05      	ldr	r3, [pc, #20]	@ (80022d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	0a9b      	lsrs	r3, r3, #10
 80022c8:	f003 0307 	and.w	r3, r3, #7
 80022cc:	4903      	ldr	r1, [pc, #12]	@ (80022dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80022ce:	5ccb      	ldrb	r3, [r1, r3]
 80022d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	40023800 	.word	0x40023800
 80022dc:	08004514 	.word	0x08004514

080022e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022e4:	f7ff ffdc 	bl	80022a0 <HAL_RCC_GetHCLKFreq>
 80022e8:	4602      	mov	r2, r0
 80022ea:	4b05      	ldr	r3, [pc, #20]	@ (8002300 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	0b5b      	lsrs	r3, r3, #13
 80022f0:	f003 0307 	and.w	r3, r3, #7
 80022f4:	4903      	ldr	r1, [pc, #12]	@ (8002304 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022f6:	5ccb      	ldrb	r3, [r1, r3]
 80022f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	40023800 	.word	0x40023800
 8002304:	08004514 	.word	0x08004514

08002308 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d101      	bne.n	800231a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e042      	b.n	80023a0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002320:	b2db      	uxtb	r3, r3
 8002322:	2b00      	cmp	r3, #0
 8002324:	d106      	bne.n	8002334 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f7fe fea0 	bl	8001074 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2224      	movs	r2, #36	@ 0x24
 8002338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	68da      	ldr	r2, [r3, #12]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800234a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f000 fa09 	bl	8002764 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	691a      	ldr	r2, [r3, #16]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002360:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	695a      	ldr	r2, [r3, #20]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002370:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	68da      	ldr	r2, [r3, #12]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002380:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2220      	movs	r2, #32
 800238c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2220      	movs	r2, #32
 8002394:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2200      	movs	r2, #0
 800239c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800239e:	2300      	movs	r3, #0
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b08a      	sub	sp, #40	@ 0x28
 80023ac:	af02      	add	r7, sp, #8
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	603b      	str	r3, [r7, #0]
 80023b4:	4613      	mov	r3, r2
 80023b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80023b8:	2300      	movs	r3, #0
 80023ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	2b20      	cmp	r3, #32
 80023c6:	d175      	bne.n	80024b4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d002      	beq.n	80023d4 <HAL_UART_Transmit+0x2c>
 80023ce:	88fb      	ldrh	r3, [r7, #6]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d101      	bne.n	80023d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e06e      	b.n	80024b6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2200      	movs	r2, #0
 80023dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	2221      	movs	r2, #33	@ 0x21
 80023e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023e6:	f7ff f851 	bl	800148c <HAL_GetTick>
 80023ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	88fa      	ldrh	r2, [r7, #6]
 80023f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	88fa      	ldrh	r2, [r7, #6]
 80023f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002400:	d108      	bne.n	8002414 <HAL_UART_Transmit+0x6c>
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d104      	bne.n	8002414 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800240a:	2300      	movs	r3, #0
 800240c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	61bb      	str	r3, [r7, #24]
 8002412:	e003      	b.n	800241c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002418:	2300      	movs	r3, #0
 800241a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800241c:	e02e      	b.n	800247c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	9300      	str	r3, [sp, #0]
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	2200      	movs	r2, #0
 8002426:	2180      	movs	r1, #128	@ 0x80
 8002428:	68f8      	ldr	r0, [r7, #12]
 800242a:	f000 f8df 	bl	80025ec <UART_WaitOnFlagUntilTimeout>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d005      	beq.n	8002440 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2220      	movs	r2, #32
 8002438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e03a      	b.n	80024b6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d10b      	bne.n	800245e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	881b      	ldrh	r3, [r3, #0]
 800244a:	461a      	mov	r2, r3
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002454:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	3302      	adds	r3, #2
 800245a:	61bb      	str	r3, [r7, #24]
 800245c:	e007      	b.n	800246e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	781a      	ldrb	r2, [r3, #0]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	3301      	adds	r3, #1
 800246c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002472:	b29b      	uxth	r3, r3
 8002474:	3b01      	subs	r3, #1
 8002476:	b29a      	uxth	r2, r3
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002480:	b29b      	uxth	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d1cb      	bne.n	800241e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	9300      	str	r3, [sp, #0]
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	2200      	movs	r2, #0
 800248e:	2140      	movs	r1, #64	@ 0x40
 8002490:	68f8      	ldr	r0, [r7, #12]
 8002492:	f000 f8ab 	bl	80025ec <UART_WaitOnFlagUntilTimeout>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d005      	beq.n	80024a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2220      	movs	r2, #32
 80024a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e006      	b.n	80024b6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2220      	movs	r2, #32
 80024ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80024b0:	2300      	movs	r3, #0
 80024b2:	e000      	b.n	80024b6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80024b4:	2302      	movs	r3, #2
  }
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3720      	adds	r7, #32
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b08a      	sub	sp, #40	@ 0x28
 80024c2:	af02      	add	r7, sp, #8
 80024c4:	60f8      	str	r0, [r7, #12]
 80024c6:	60b9      	str	r1, [r7, #8]
 80024c8:	603b      	str	r3, [r7, #0]
 80024ca:	4613      	mov	r3, r2
 80024cc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80024ce:	2300      	movs	r3, #0
 80024d0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	2b20      	cmp	r3, #32
 80024dc:	f040 8081 	bne.w	80025e2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d002      	beq.n	80024ec <HAL_UART_Receive+0x2e>
 80024e6:	88fb      	ldrh	r3, [r7, #6]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d101      	bne.n	80024f0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	e079      	b.n	80025e4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2200      	movs	r2, #0
 80024f4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2222      	movs	r2, #34	@ 0x22
 80024fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2200      	movs	r2, #0
 8002502:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002504:	f7fe ffc2 	bl	800148c <HAL_GetTick>
 8002508:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	88fa      	ldrh	r2, [r7, #6]
 800250e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	88fa      	ldrh	r2, [r7, #6]
 8002514:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800251e:	d108      	bne.n	8002532 <HAL_UART_Receive+0x74>
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d104      	bne.n	8002532 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002528:	2300      	movs	r3, #0
 800252a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	61bb      	str	r3, [r7, #24]
 8002530:	e003      	b.n	800253a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002536:	2300      	movs	r3, #0
 8002538:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800253a:	e047      	b.n	80025cc <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	9300      	str	r3, [sp, #0]
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	2200      	movs	r2, #0
 8002544:	2120      	movs	r1, #32
 8002546:	68f8      	ldr	r0, [r7, #12]
 8002548:	f000 f850 	bl	80025ec <UART_WaitOnFlagUntilTimeout>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d005      	beq.n	800255e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2220      	movs	r2, #32
 8002556:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e042      	b.n	80025e4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d10c      	bne.n	800257e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	b29b      	uxth	r3, r3
 800256c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002570:	b29a      	uxth	r2, r3
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	3302      	adds	r3, #2
 800257a:	61bb      	str	r3, [r7, #24]
 800257c:	e01f      	b.n	80025be <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002586:	d007      	beq.n	8002598 <HAL_UART_Receive+0xda>
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d10a      	bne.n	80025a6 <HAL_UART_Receive+0xe8>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d106      	bne.n	80025a6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	b2da      	uxtb	r2, r3
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	701a      	strb	r2, [r3, #0]
 80025a4:	e008      	b.n	80025b8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025b2:	b2da      	uxtb	r2, r3
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	3301      	adds	r3, #1
 80025bc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	3b01      	subs	r3, #1
 80025c6:	b29a      	uxth	r2, r3
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d1b2      	bne.n	800253c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2220      	movs	r2, #32
 80025da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80025de:	2300      	movs	r3, #0
 80025e0:	e000      	b.n	80025e4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80025e2:	2302      	movs	r3, #2
  }
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3720      	adds	r7, #32
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	603b      	str	r3, [r7, #0]
 80025f8:	4613      	mov	r3, r2
 80025fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025fc:	e03b      	b.n	8002676 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025fe:	6a3b      	ldr	r3, [r7, #32]
 8002600:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002604:	d037      	beq.n	8002676 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002606:	f7fe ff41 	bl	800148c <HAL_GetTick>
 800260a:	4602      	mov	r2, r0
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	6a3a      	ldr	r2, [r7, #32]
 8002612:	429a      	cmp	r2, r3
 8002614:	d302      	bcc.n	800261c <UART_WaitOnFlagUntilTimeout+0x30>
 8002616:	6a3b      	ldr	r3, [r7, #32]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d101      	bne.n	8002620 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	e03a      	b.n	8002696 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	f003 0304 	and.w	r3, r3, #4
 800262a:	2b00      	cmp	r3, #0
 800262c:	d023      	beq.n	8002676 <UART_WaitOnFlagUntilTimeout+0x8a>
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	2b80      	cmp	r3, #128	@ 0x80
 8002632:	d020      	beq.n	8002676 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	2b40      	cmp	r3, #64	@ 0x40
 8002638:	d01d      	beq.n	8002676 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0308 	and.w	r3, r3, #8
 8002644:	2b08      	cmp	r3, #8
 8002646:	d116      	bne.n	8002676 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002648:	2300      	movs	r3, #0
 800264a:	617b      	str	r3, [r7, #20]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	617b      	str	r3, [r7, #20]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	617b      	str	r3, [r7, #20]
 800265c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800265e:	68f8      	ldr	r0, [r7, #12]
 8002660:	f000 f81d 	bl	800269e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2208      	movs	r2, #8
 8002668:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e00f      	b.n	8002696 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	4013      	ands	r3, r2
 8002680:	68ba      	ldr	r2, [r7, #8]
 8002682:	429a      	cmp	r2, r3
 8002684:	bf0c      	ite	eq
 8002686:	2301      	moveq	r3, #1
 8002688:	2300      	movne	r3, #0
 800268a:	b2db      	uxtb	r3, r3
 800268c:	461a      	mov	r2, r3
 800268e:	79fb      	ldrb	r3, [r7, #7]
 8002690:	429a      	cmp	r2, r3
 8002692:	d0b4      	beq.n	80025fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002694:	2300      	movs	r3, #0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3718      	adds	r7, #24
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800269e:	b480      	push	{r7}
 80026a0:	b095      	sub	sp, #84	@ 0x54
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	330c      	adds	r3, #12
 80026ac:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026b0:	e853 3f00 	ldrex	r3, [r3]
 80026b4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80026b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80026bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	330c      	adds	r3, #12
 80026c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80026c6:	643a      	str	r2, [r7, #64]	@ 0x40
 80026c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80026cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80026ce:	e841 2300 	strex	r3, r2, [r1]
 80026d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80026d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1e5      	bne.n	80026a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	3314      	adds	r3, #20
 80026e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026e2:	6a3b      	ldr	r3, [r7, #32]
 80026e4:	e853 3f00 	ldrex	r3, [r3]
 80026e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	f023 0301 	bic.w	r3, r3, #1
 80026f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	3314      	adds	r3, #20
 80026f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80026fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80026fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002700:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002702:	e841 2300 	strex	r3, r2, [r1]
 8002706:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270a:	2b00      	cmp	r3, #0
 800270c:	d1e5      	bne.n	80026da <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002712:	2b01      	cmp	r3, #1
 8002714:	d119      	bne.n	800274a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	330c      	adds	r3, #12
 800271c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	e853 3f00 	ldrex	r3, [r3]
 8002724:	60bb      	str	r3, [r7, #8]
   return(result);
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	f023 0310 	bic.w	r3, r3, #16
 800272c:	647b      	str	r3, [r7, #68]	@ 0x44
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	330c      	adds	r3, #12
 8002734:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002736:	61ba      	str	r2, [r7, #24]
 8002738:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800273a:	6979      	ldr	r1, [r7, #20]
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	e841 2300 	strex	r3, r2, [r1]
 8002742:	613b      	str	r3, [r7, #16]
   return(result);
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d1e5      	bne.n	8002716 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2220      	movs	r2, #32
 800274e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002758:	bf00      	nop
 800275a:	3754      	adds	r7, #84	@ 0x54
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr

08002764 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002764:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002768:	b0c0      	sub	sp, #256	@ 0x100
 800276a:	af00      	add	r7, sp, #0
 800276c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	691b      	ldr	r3, [r3, #16]
 8002778:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800277c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002780:	68d9      	ldr	r1, [r3, #12]
 8002782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	ea40 0301 	orr.w	r3, r0, r1
 800278c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800278e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	431a      	orrs	r2, r3
 800279c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027a0:	695b      	ldr	r3, [r3, #20]
 80027a2:	431a      	orrs	r2, r3
 80027a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027a8:	69db      	ldr	r3, [r3, #28]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80027b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80027bc:	f021 010c 	bic.w	r1, r1, #12
 80027c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80027ca:	430b      	orrs	r3, r1
 80027cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80027ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	695b      	ldr	r3, [r3, #20]
 80027d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80027da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027de:	6999      	ldr	r1, [r3, #24]
 80027e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	ea40 0301 	orr.w	r3, r0, r1
 80027ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80027ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	4b8f      	ldr	r3, [pc, #572]	@ (8002a30 <UART_SetConfig+0x2cc>)
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d005      	beq.n	8002804 <UART_SetConfig+0xa0>
 80027f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	4b8d      	ldr	r3, [pc, #564]	@ (8002a34 <UART_SetConfig+0x2d0>)
 8002800:	429a      	cmp	r2, r3
 8002802:	d104      	bne.n	800280e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002804:	f7ff fd6c 	bl	80022e0 <HAL_RCC_GetPCLK2Freq>
 8002808:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800280c:	e003      	b.n	8002816 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800280e:	f7ff fd53 	bl	80022b8 <HAL_RCC_GetPCLK1Freq>
 8002812:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800281a:	69db      	ldr	r3, [r3, #28]
 800281c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002820:	f040 810c 	bne.w	8002a3c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002824:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002828:	2200      	movs	r2, #0
 800282a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800282e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002832:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002836:	4622      	mov	r2, r4
 8002838:	462b      	mov	r3, r5
 800283a:	1891      	adds	r1, r2, r2
 800283c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800283e:	415b      	adcs	r3, r3
 8002840:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002842:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002846:	4621      	mov	r1, r4
 8002848:	eb12 0801 	adds.w	r8, r2, r1
 800284c:	4629      	mov	r1, r5
 800284e:	eb43 0901 	adc.w	r9, r3, r1
 8002852:	f04f 0200 	mov.w	r2, #0
 8002856:	f04f 0300 	mov.w	r3, #0
 800285a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800285e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002862:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002866:	4690      	mov	r8, r2
 8002868:	4699      	mov	r9, r3
 800286a:	4623      	mov	r3, r4
 800286c:	eb18 0303 	adds.w	r3, r8, r3
 8002870:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002874:	462b      	mov	r3, r5
 8002876:	eb49 0303 	adc.w	r3, r9, r3
 800287a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800287e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800288a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800288e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002892:	460b      	mov	r3, r1
 8002894:	18db      	adds	r3, r3, r3
 8002896:	653b      	str	r3, [r7, #80]	@ 0x50
 8002898:	4613      	mov	r3, r2
 800289a:	eb42 0303 	adc.w	r3, r2, r3
 800289e:	657b      	str	r3, [r7, #84]	@ 0x54
 80028a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80028a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80028a8:	f7fd fcea 	bl	8000280 <__aeabi_uldivmod>
 80028ac:	4602      	mov	r2, r0
 80028ae:	460b      	mov	r3, r1
 80028b0:	4b61      	ldr	r3, [pc, #388]	@ (8002a38 <UART_SetConfig+0x2d4>)
 80028b2:	fba3 2302 	umull	r2, r3, r3, r2
 80028b6:	095b      	lsrs	r3, r3, #5
 80028b8:	011c      	lsls	r4, r3, #4
 80028ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028be:	2200      	movs	r2, #0
 80028c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80028c4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80028c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80028cc:	4642      	mov	r2, r8
 80028ce:	464b      	mov	r3, r9
 80028d0:	1891      	adds	r1, r2, r2
 80028d2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80028d4:	415b      	adcs	r3, r3
 80028d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80028dc:	4641      	mov	r1, r8
 80028de:	eb12 0a01 	adds.w	sl, r2, r1
 80028e2:	4649      	mov	r1, r9
 80028e4:	eb43 0b01 	adc.w	fp, r3, r1
 80028e8:	f04f 0200 	mov.w	r2, #0
 80028ec:	f04f 0300 	mov.w	r3, #0
 80028f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80028f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80028f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80028fc:	4692      	mov	sl, r2
 80028fe:	469b      	mov	fp, r3
 8002900:	4643      	mov	r3, r8
 8002902:	eb1a 0303 	adds.w	r3, sl, r3
 8002906:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800290a:	464b      	mov	r3, r9
 800290c:	eb4b 0303 	adc.w	r3, fp, r3
 8002910:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002920:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002924:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002928:	460b      	mov	r3, r1
 800292a:	18db      	adds	r3, r3, r3
 800292c:	643b      	str	r3, [r7, #64]	@ 0x40
 800292e:	4613      	mov	r3, r2
 8002930:	eb42 0303 	adc.w	r3, r2, r3
 8002934:	647b      	str	r3, [r7, #68]	@ 0x44
 8002936:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800293a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800293e:	f7fd fc9f 	bl	8000280 <__aeabi_uldivmod>
 8002942:	4602      	mov	r2, r0
 8002944:	460b      	mov	r3, r1
 8002946:	4611      	mov	r1, r2
 8002948:	4b3b      	ldr	r3, [pc, #236]	@ (8002a38 <UART_SetConfig+0x2d4>)
 800294a:	fba3 2301 	umull	r2, r3, r3, r1
 800294e:	095b      	lsrs	r3, r3, #5
 8002950:	2264      	movs	r2, #100	@ 0x64
 8002952:	fb02 f303 	mul.w	r3, r2, r3
 8002956:	1acb      	subs	r3, r1, r3
 8002958:	00db      	lsls	r3, r3, #3
 800295a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800295e:	4b36      	ldr	r3, [pc, #216]	@ (8002a38 <UART_SetConfig+0x2d4>)
 8002960:	fba3 2302 	umull	r2, r3, r3, r2
 8002964:	095b      	lsrs	r3, r3, #5
 8002966:	005b      	lsls	r3, r3, #1
 8002968:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800296c:	441c      	add	r4, r3
 800296e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002972:	2200      	movs	r2, #0
 8002974:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002978:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800297c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002980:	4642      	mov	r2, r8
 8002982:	464b      	mov	r3, r9
 8002984:	1891      	adds	r1, r2, r2
 8002986:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002988:	415b      	adcs	r3, r3
 800298a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800298c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002990:	4641      	mov	r1, r8
 8002992:	1851      	adds	r1, r2, r1
 8002994:	6339      	str	r1, [r7, #48]	@ 0x30
 8002996:	4649      	mov	r1, r9
 8002998:	414b      	adcs	r3, r1
 800299a:	637b      	str	r3, [r7, #52]	@ 0x34
 800299c:	f04f 0200 	mov.w	r2, #0
 80029a0:	f04f 0300 	mov.w	r3, #0
 80029a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80029a8:	4659      	mov	r1, fp
 80029aa:	00cb      	lsls	r3, r1, #3
 80029ac:	4651      	mov	r1, sl
 80029ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029b2:	4651      	mov	r1, sl
 80029b4:	00ca      	lsls	r2, r1, #3
 80029b6:	4610      	mov	r0, r2
 80029b8:	4619      	mov	r1, r3
 80029ba:	4603      	mov	r3, r0
 80029bc:	4642      	mov	r2, r8
 80029be:	189b      	adds	r3, r3, r2
 80029c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80029c4:	464b      	mov	r3, r9
 80029c6:	460a      	mov	r2, r1
 80029c8:	eb42 0303 	adc.w	r3, r2, r3
 80029cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80029d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80029dc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80029e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80029e4:	460b      	mov	r3, r1
 80029e6:	18db      	adds	r3, r3, r3
 80029e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80029ea:	4613      	mov	r3, r2
 80029ec:	eb42 0303 	adc.w	r3, r2, r3
 80029f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80029f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80029fa:	f7fd fc41 	bl	8000280 <__aeabi_uldivmod>
 80029fe:	4602      	mov	r2, r0
 8002a00:	460b      	mov	r3, r1
 8002a02:	4b0d      	ldr	r3, [pc, #52]	@ (8002a38 <UART_SetConfig+0x2d4>)
 8002a04:	fba3 1302 	umull	r1, r3, r3, r2
 8002a08:	095b      	lsrs	r3, r3, #5
 8002a0a:	2164      	movs	r1, #100	@ 0x64
 8002a0c:	fb01 f303 	mul.w	r3, r1, r3
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	00db      	lsls	r3, r3, #3
 8002a14:	3332      	adds	r3, #50	@ 0x32
 8002a16:	4a08      	ldr	r2, [pc, #32]	@ (8002a38 <UART_SetConfig+0x2d4>)
 8002a18:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1c:	095b      	lsrs	r3, r3, #5
 8002a1e:	f003 0207 	and.w	r2, r3, #7
 8002a22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4422      	add	r2, r4
 8002a2a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002a2c:	e106      	b.n	8002c3c <UART_SetConfig+0x4d8>
 8002a2e:	bf00      	nop
 8002a30:	40011000 	.word	0x40011000
 8002a34:	40011400 	.word	0x40011400
 8002a38:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a40:	2200      	movs	r2, #0
 8002a42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002a46:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002a4a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002a4e:	4642      	mov	r2, r8
 8002a50:	464b      	mov	r3, r9
 8002a52:	1891      	adds	r1, r2, r2
 8002a54:	6239      	str	r1, [r7, #32]
 8002a56:	415b      	adcs	r3, r3
 8002a58:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002a5e:	4641      	mov	r1, r8
 8002a60:	1854      	adds	r4, r2, r1
 8002a62:	4649      	mov	r1, r9
 8002a64:	eb43 0501 	adc.w	r5, r3, r1
 8002a68:	f04f 0200 	mov.w	r2, #0
 8002a6c:	f04f 0300 	mov.w	r3, #0
 8002a70:	00eb      	lsls	r3, r5, #3
 8002a72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a76:	00e2      	lsls	r2, r4, #3
 8002a78:	4614      	mov	r4, r2
 8002a7a:	461d      	mov	r5, r3
 8002a7c:	4643      	mov	r3, r8
 8002a7e:	18e3      	adds	r3, r4, r3
 8002a80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002a84:	464b      	mov	r3, r9
 8002a86:	eb45 0303 	adc.w	r3, r5, r3
 8002a8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002a8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002a9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002a9e:	f04f 0200 	mov.w	r2, #0
 8002aa2:	f04f 0300 	mov.w	r3, #0
 8002aa6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002aaa:	4629      	mov	r1, r5
 8002aac:	008b      	lsls	r3, r1, #2
 8002aae:	4621      	mov	r1, r4
 8002ab0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ab4:	4621      	mov	r1, r4
 8002ab6:	008a      	lsls	r2, r1, #2
 8002ab8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002abc:	f7fd fbe0 	bl	8000280 <__aeabi_uldivmod>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	4b60      	ldr	r3, [pc, #384]	@ (8002c48 <UART_SetConfig+0x4e4>)
 8002ac6:	fba3 2302 	umull	r2, r3, r3, r2
 8002aca:	095b      	lsrs	r3, r3, #5
 8002acc:	011c      	lsls	r4, r3, #4
 8002ace:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002ad8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002adc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002ae0:	4642      	mov	r2, r8
 8002ae2:	464b      	mov	r3, r9
 8002ae4:	1891      	adds	r1, r2, r2
 8002ae6:	61b9      	str	r1, [r7, #24]
 8002ae8:	415b      	adcs	r3, r3
 8002aea:	61fb      	str	r3, [r7, #28]
 8002aec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002af0:	4641      	mov	r1, r8
 8002af2:	1851      	adds	r1, r2, r1
 8002af4:	6139      	str	r1, [r7, #16]
 8002af6:	4649      	mov	r1, r9
 8002af8:	414b      	adcs	r3, r1
 8002afa:	617b      	str	r3, [r7, #20]
 8002afc:	f04f 0200 	mov.w	r2, #0
 8002b00:	f04f 0300 	mov.w	r3, #0
 8002b04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b08:	4659      	mov	r1, fp
 8002b0a:	00cb      	lsls	r3, r1, #3
 8002b0c:	4651      	mov	r1, sl
 8002b0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b12:	4651      	mov	r1, sl
 8002b14:	00ca      	lsls	r2, r1, #3
 8002b16:	4610      	mov	r0, r2
 8002b18:	4619      	mov	r1, r3
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	4642      	mov	r2, r8
 8002b1e:	189b      	adds	r3, r3, r2
 8002b20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002b24:	464b      	mov	r3, r9
 8002b26:	460a      	mov	r2, r1
 8002b28:	eb42 0303 	adc.w	r3, r2, r3
 8002b2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002b3a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002b3c:	f04f 0200 	mov.w	r2, #0
 8002b40:	f04f 0300 	mov.w	r3, #0
 8002b44:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002b48:	4649      	mov	r1, r9
 8002b4a:	008b      	lsls	r3, r1, #2
 8002b4c:	4641      	mov	r1, r8
 8002b4e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b52:	4641      	mov	r1, r8
 8002b54:	008a      	lsls	r2, r1, #2
 8002b56:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002b5a:	f7fd fb91 	bl	8000280 <__aeabi_uldivmod>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	460b      	mov	r3, r1
 8002b62:	4611      	mov	r1, r2
 8002b64:	4b38      	ldr	r3, [pc, #224]	@ (8002c48 <UART_SetConfig+0x4e4>)
 8002b66:	fba3 2301 	umull	r2, r3, r3, r1
 8002b6a:	095b      	lsrs	r3, r3, #5
 8002b6c:	2264      	movs	r2, #100	@ 0x64
 8002b6e:	fb02 f303 	mul.w	r3, r2, r3
 8002b72:	1acb      	subs	r3, r1, r3
 8002b74:	011b      	lsls	r3, r3, #4
 8002b76:	3332      	adds	r3, #50	@ 0x32
 8002b78:	4a33      	ldr	r2, [pc, #204]	@ (8002c48 <UART_SetConfig+0x4e4>)
 8002b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b7e:	095b      	lsrs	r3, r3, #5
 8002b80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b84:	441c      	add	r4, r3
 8002b86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	673b      	str	r3, [r7, #112]	@ 0x70
 8002b8e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002b90:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002b94:	4642      	mov	r2, r8
 8002b96:	464b      	mov	r3, r9
 8002b98:	1891      	adds	r1, r2, r2
 8002b9a:	60b9      	str	r1, [r7, #8]
 8002b9c:	415b      	adcs	r3, r3
 8002b9e:	60fb      	str	r3, [r7, #12]
 8002ba0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ba4:	4641      	mov	r1, r8
 8002ba6:	1851      	adds	r1, r2, r1
 8002ba8:	6039      	str	r1, [r7, #0]
 8002baa:	4649      	mov	r1, r9
 8002bac:	414b      	adcs	r3, r1
 8002bae:	607b      	str	r3, [r7, #4]
 8002bb0:	f04f 0200 	mov.w	r2, #0
 8002bb4:	f04f 0300 	mov.w	r3, #0
 8002bb8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002bbc:	4659      	mov	r1, fp
 8002bbe:	00cb      	lsls	r3, r1, #3
 8002bc0:	4651      	mov	r1, sl
 8002bc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bc6:	4651      	mov	r1, sl
 8002bc8:	00ca      	lsls	r2, r1, #3
 8002bca:	4610      	mov	r0, r2
 8002bcc:	4619      	mov	r1, r3
 8002bce:	4603      	mov	r3, r0
 8002bd0:	4642      	mov	r2, r8
 8002bd2:	189b      	adds	r3, r3, r2
 8002bd4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002bd6:	464b      	mov	r3, r9
 8002bd8:	460a      	mov	r2, r1
 8002bda:	eb42 0303 	adc.w	r3, r2, r3
 8002bde:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	663b      	str	r3, [r7, #96]	@ 0x60
 8002bea:	667a      	str	r2, [r7, #100]	@ 0x64
 8002bec:	f04f 0200 	mov.w	r2, #0
 8002bf0:	f04f 0300 	mov.w	r3, #0
 8002bf4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002bf8:	4649      	mov	r1, r9
 8002bfa:	008b      	lsls	r3, r1, #2
 8002bfc:	4641      	mov	r1, r8
 8002bfe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c02:	4641      	mov	r1, r8
 8002c04:	008a      	lsls	r2, r1, #2
 8002c06:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002c0a:	f7fd fb39 	bl	8000280 <__aeabi_uldivmod>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	460b      	mov	r3, r1
 8002c12:	4b0d      	ldr	r3, [pc, #52]	@ (8002c48 <UART_SetConfig+0x4e4>)
 8002c14:	fba3 1302 	umull	r1, r3, r3, r2
 8002c18:	095b      	lsrs	r3, r3, #5
 8002c1a:	2164      	movs	r1, #100	@ 0x64
 8002c1c:	fb01 f303 	mul.w	r3, r1, r3
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	011b      	lsls	r3, r3, #4
 8002c24:	3332      	adds	r3, #50	@ 0x32
 8002c26:	4a08      	ldr	r2, [pc, #32]	@ (8002c48 <UART_SetConfig+0x4e4>)
 8002c28:	fba2 2303 	umull	r2, r3, r2, r3
 8002c2c:	095b      	lsrs	r3, r3, #5
 8002c2e:	f003 020f 	and.w	r2, r3, #15
 8002c32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4422      	add	r2, r4
 8002c3a:	609a      	str	r2, [r3, #8]
}
 8002c3c:	bf00      	nop
 8002c3e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002c42:	46bd      	mov	sp, r7
 8002c44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c48:	51eb851f 	.word	0x51eb851f

08002c4c <std>:
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	b510      	push	{r4, lr}
 8002c50:	4604      	mov	r4, r0
 8002c52:	e9c0 3300 	strd	r3, r3, [r0]
 8002c56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002c5a:	6083      	str	r3, [r0, #8]
 8002c5c:	8181      	strh	r1, [r0, #12]
 8002c5e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002c60:	81c2      	strh	r2, [r0, #14]
 8002c62:	6183      	str	r3, [r0, #24]
 8002c64:	4619      	mov	r1, r3
 8002c66:	2208      	movs	r2, #8
 8002c68:	305c      	adds	r0, #92	@ 0x5c
 8002c6a:	f000 fa2f 	bl	80030cc <memset>
 8002c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca4 <std+0x58>)
 8002c70:	6263      	str	r3, [r4, #36]	@ 0x24
 8002c72:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca8 <std+0x5c>)
 8002c74:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002c76:	4b0d      	ldr	r3, [pc, #52]	@ (8002cac <std+0x60>)
 8002c78:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb0 <std+0x64>)
 8002c7c:	6323      	str	r3, [r4, #48]	@ 0x30
 8002c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb4 <std+0x68>)
 8002c80:	6224      	str	r4, [r4, #32]
 8002c82:	429c      	cmp	r4, r3
 8002c84:	d006      	beq.n	8002c94 <std+0x48>
 8002c86:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002c8a:	4294      	cmp	r4, r2
 8002c8c:	d002      	beq.n	8002c94 <std+0x48>
 8002c8e:	33d0      	adds	r3, #208	@ 0xd0
 8002c90:	429c      	cmp	r4, r3
 8002c92:	d105      	bne.n	8002ca0 <std+0x54>
 8002c94:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002c98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c9c:	f000 baa4 	b.w	80031e8 <__retarget_lock_init_recursive>
 8002ca0:	bd10      	pop	{r4, pc}
 8002ca2:	bf00      	nop
 8002ca4:	08002f1d 	.word	0x08002f1d
 8002ca8:	08002f3f 	.word	0x08002f3f
 8002cac:	08002f77 	.word	0x08002f77
 8002cb0:	08002f9b 	.word	0x08002f9b
 8002cb4:	20000570 	.word	0x20000570

08002cb8 <stdio_exit_handler>:
 8002cb8:	4a02      	ldr	r2, [pc, #8]	@ (8002cc4 <stdio_exit_handler+0xc>)
 8002cba:	4903      	ldr	r1, [pc, #12]	@ (8002cc8 <stdio_exit_handler+0x10>)
 8002cbc:	4803      	ldr	r0, [pc, #12]	@ (8002ccc <stdio_exit_handler+0x14>)
 8002cbe:	f000 b869 	b.w	8002d94 <_fwalk_sglue>
 8002cc2:	bf00      	nop
 8002cc4:	2000000c 	.word	0x2000000c
 8002cc8:	08003d35 	.word	0x08003d35
 8002ccc:	2000001c 	.word	0x2000001c

08002cd0 <cleanup_stdio>:
 8002cd0:	6841      	ldr	r1, [r0, #4]
 8002cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8002d04 <cleanup_stdio+0x34>)
 8002cd4:	4299      	cmp	r1, r3
 8002cd6:	b510      	push	{r4, lr}
 8002cd8:	4604      	mov	r4, r0
 8002cda:	d001      	beq.n	8002ce0 <cleanup_stdio+0x10>
 8002cdc:	f001 f82a 	bl	8003d34 <_fflush_r>
 8002ce0:	68a1      	ldr	r1, [r4, #8]
 8002ce2:	4b09      	ldr	r3, [pc, #36]	@ (8002d08 <cleanup_stdio+0x38>)
 8002ce4:	4299      	cmp	r1, r3
 8002ce6:	d002      	beq.n	8002cee <cleanup_stdio+0x1e>
 8002ce8:	4620      	mov	r0, r4
 8002cea:	f001 f823 	bl	8003d34 <_fflush_r>
 8002cee:	68e1      	ldr	r1, [r4, #12]
 8002cf0:	4b06      	ldr	r3, [pc, #24]	@ (8002d0c <cleanup_stdio+0x3c>)
 8002cf2:	4299      	cmp	r1, r3
 8002cf4:	d004      	beq.n	8002d00 <cleanup_stdio+0x30>
 8002cf6:	4620      	mov	r0, r4
 8002cf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002cfc:	f001 b81a 	b.w	8003d34 <_fflush_r>
 8002d00:	bd10      	pop	{r4, pc}
 8002d02:	bf00      	nop
 8002d04:	20000570 	.word	0x20000570
 8002d08:	200005d8 	.word	0x200005d8
 8002d0c:	20000640 	.word	0x20000640

08002d10 <global_stdio_init.part.0>:
 8002d10:	b510      	push	{r4, lr}
 8002d12:	4b0b      	ldr	r3, [pc, #44]	@ (8002d40 <global_stdio_init.part.0+0x30>)
 8002d14:	4c0b      	ldr	r4, [pc, #44]	@ (8002d44 <global_stdio_init.part.0+0x34>)
 8002d16:	4a0c      	ldr	r2, [pc, #48]	@ (8002d48 <global_stdio_init.part.0+0x38>)
 8002d18:	601a      	str	r2, [r3, #0]
 8002d1a:	4620      	mov	r0, r4
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	2104      	movs	r1, #4
 8002d20:	f7ff ff94 	bl	8002c4c <std>
 8002d24:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002d28:	2201      	movs	r2, #1
 8002d2a:	2109      	movs	r1, #9
 8002d2c:	f7ff ff8e 	bl	8002c4c <std>
 8002d30:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002d34:	2202      	movs	r2, #2
 8002d36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d3a:	2112      	movs	r1, #18
 8002d3c:	f7ff bf86 	b.w	8002c4c <std>
 8002d40:	200006a8 	.word	0x200006a8
 8002d44:	20000570 	.word	0x20000570
 8002d48:	08002cb9 	.word	0x08002cb9

08002d4c <__sfp_lock_acquire>:
 8002d4c:	4801      	ldr	r0, [pc, #4]	@ (8002d54 <__sfp_lock_acquire+0x8>)
 8002d4e:	f000 ba4c 	b.w	80031ea <__retarget_lock_acquire_recursive>
 8002d52:	bf00      	nop
 8002d54:	200006b1 	.word	0x200006b1

08002d58 <__sfp_lock_release>:
 8002d58:	4801      	ldr	r0, [pc, #4]	@ (8002d60 <__sfp_lock_release+0x8>)
 8002d5a:	f000 ba47 	b.w	80031ec <__retarget_lock_release_recursive>
 8002d5e:	bf00      	nop
 8002d60:	200006b1 	.word	0x200006b1

08002d64 <__sinit>:
 8002d64:	b510      	push	{r4, lr}
 8002d66:	4604      	mov	r4, r0
 8002d68:	f7ff fff0 	bl	8002d4c <__sfp_lock_acquire>
 8002d6c:	6a23      	ldr	r3, [r4, #32]
 8002d6e:	b11b      	cbz	r3, 8002d78 <__sinit+0x14>
 8002d70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d74:	f7ff bff0 	b.w	8002d58 <__sfp_lock_release>
 8002d78:	4b04      	ldr	r3, [pc, #16]	@ (8002d8c <__sinit+0x28>)
 8002d7a:	6223      	str	r3, [r4, #32]
 8002d7c:	4b04      	ldr	r3, [pc, #16]	@ (8002d90 <__sinit+0x2c>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1f5      	bne.n	8002d70 <__sinit+0xc>
 8002d84:	f7ff ffc4 	bl	8002d10 <global_stdio_init.part.0>
 8002d88:	e7f2      	b.n	8002d70 <__sinit+0xc>
 8002d8a:	bf00      	nop
 8002d8c:	08002cd1 	.word	0x08002cd1
 8002d90:	200006a8 	.word	0x200006a8

08002d94 <_fwalk_sglue>:
 8002d94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002d98:	4607      	mov	r7, r0
 8002d9a:	4688      	mov	r8, r1
 8002d9c:	4614      	mov	r4, r2
 8002d9e:	2600      	movs	r6, #0
 8002da0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002da4:	f1b9 0901 	subs.w	r9, r9, #1
 8002da8:	d505      	bpl.n	8002db6 <_fwalk_sglue+0x22>
 8002daa:	6824      	ldr	r4, [r4, #0]
 8002dac:	2c00      	cmp	r4, #0
 8002dae:	d1f7      	bne.n	8002da0 <_fwalk_sglue+0xc>
 8002db0:	4630      	mov	r0, r6
 8002db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002db6:	89ab      	ldrh	r3, [r5, #12]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d907      	bls.n	8002dcc <_fwalk_sglue+0x38>
 8002dbc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	d003      	beq.n	8002dcc <_fwalk_sglue+0x38>
 8002dc4:	4629      	mov	r1, r5
 8002dc6:	4638      	mov	r0, r7
 8002dc8:	47c0      	blx	r8
 8002dca:	4306      	orrs	r6, r0
 8002dcc:	3568      	adds	r5, #104	@ 0x68
 8002dce:	e7e9      	b.n	8002da4 <_fwalk_sglue+0x10>

08002dd0 <iprintf>:
 8002dd0:	b40f      	push	{r0, r1, r2, r3}
 8002dd2:	b507      	push	{r0, r1, r2, lr}
 8002dd4:	4906      	ldr	r1, [pc, #24]	@ (8002df0 <iprintf+0x20>)
 8002dd6:	ab04      	add	r3, sp, #16
 8002dd8:	6808      	ldr	r0, [r1, #0]
 8002dda:	f853 2b04 	ldr.w	r2, [r3], #4
 8002dde:	6881      	ldr	r1, [r0, #8]
 8002de0:	9301      	str	r3, [sp, #4]
 8002de2:	f000 fc7f 	bl	80036e4 <_vfiprintf_r>
 8002de6:	b003      	add	sp, #12
 8002de8:	f85d eb04 	ldr.w	lr, [sp], #4
 8002dec:	b004      	add	sp, #16
 8002dee:	4770      	bx	lr
 8002df0:	20000018 	.word	0x20000018

08002df4 <_puts_r>:
 8002df4:	6a03      	ldr	r3, [r0, #32]
 8002df6:	b570      	push	{r4, r5, r6, lr}
 8002df8:	6884      	ldr	r4, [r0, #8]
 8002dfa:	4605      	mov	r5, r0
 8002dfc:	460e      	mov	r6, r1
 8002dfe:	b90b      	cbnz	r3, 8002e04 <_puts_r+0x10>
 8002e00:	f7ff ffb0 	bl	8002d64 <__sinit>
 8002e04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002e06:	07db      	lsls	r3, r3, #31
 8002e08:	d405      	bmi.n	8002e16 <_puts_r+0x22>
 8002e0a:	89a3      	ldrh	r3, [r4, #12]
 8002e0c:	0598      	lsls	r0, r3, #22
 8002e0e:	d402      	bmi.n	8002e16 <_puts_r+0x22>
 8002e10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e12:	f000 f9ea 	bl	80031ea <__retarget_lock_acquire_recursive>
 8002e16:	89a3      	ldrh	r3, [r4, #12]
 8002e18:	0719      	lsls	r1, r3, #28
 8002e1a:	d502      	bpl.n	8002e22 <_puts_r+0x2e>
 8002e1c:	6923      	ldr	r3, [r4, #16]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d135      	bne.n	8002e8e <_puts_r+0x9a>
 8002e22:	4621      	mov	r1, r4
 8002e24:	4628      	mov	r0, r5
 8002e26:	f000 f8fb 	bl	8003020 <__swsetup_r>
 8002e2a:	b380      	cbz	r0, 8002e8e <_puts_r+0x9a>
 8002e2c:	f04f 35ff 	mov.w	r5, #4294967295
 8002e30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002e32:	07da      	lsls	r2, r3, #31
 8002e34:	d405      	bmi.n	8002e42 <_puts_r+0x4e>
 8002e36:	89a3      	ldrh	r3, [r4, #12]
 8002e38:	059b      	lsls	r3, r3, #22
 8002e3a:	d402      	bmi.n	8002e42 <_puts_r+0x4e>
 8002e3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e3e:	f000 f9d5 	bl	80031ec <__retarget_lock_release_recursive>
 8002e42:	4628      	mov	r0, r5
 8002e44:	bd70      	pop	{r4, r5, r6, pc}
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	da04      	bge.n	8002e54 <_puts_r+0x60>
 8002e4a:	69a2      	ldr	r2, [r4, #24]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	dc17      	bgt.n	8002e80 <_puts_r+0x8c>
 8002e50:	290a      	cmp	r1, #10
 8002e52:	d015      	beq.n	8002e80 <_puts_r+0x8c>
 8002e54:	6823      	ldr	r3, [r4, #0]
 8002e56:	1c5a      	adds	r2, r3, #1
 8002e58:	6022      	str	r2, [r4, #0]
 8002e5a:	7019      	strb	r1, [r3, #0]
 8002e5c:	68a3      	ldr	r3, [r4, #8]
 8002e5e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002e62:	3b01      	subs	r3, #1
 8002e64:	60a3      	str	r3, [r4, #8]
 8002e66:	2900      	cmp	r1, #0
 8002e68:	d1ed      	bne.n	8002e46 <_puts_r+0x52>
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	da11      	bge.n	8002e92 <_puts_r+0x9e>
 8002e6e:	4622      	mov	r2, r4
 8002e70:	210a      	movs	r1, #10
 8002e72:	4628      	mov	r0, r5
 8002e74:	f000 f895 	bl	8002fa2 <__swbuf_r>
 8002e78:	3001      	adds	r0, #1
 8002e7a:	d0d7      	beq.n	8002e2c <_puts_r+0x38>
 8002e7c:	250a      	movs	r5, #10
 8002e7e:	e7d7      	b.n	8002e30 <_puts_r+0x3c>
 8002e80:	4622      	mov	r2, r4
 8002e82:	4628      	mov	r0, r5
 8002e84:	f000 f88d 	bl	8002fa2 <__swbuf_r>
 8002e88:	3001      	adds	r0, #1
 8002e8a:	d1e7      	bne.n	8002e5c <_puts_r+0x68>
 8002e8c:	e7ce      	b.n	8002e2c <_puts_r+0x38>
 8002e8e:	3e01      	subs	r6, #1
 8002e90:	e7e4      	b.n	8002e5c <_puts_r+0x68>
 8002e92:	6823      	ldr	r3, [r4, #0]
 8002e94:	1c5a      	adds	r2, r3, #1
 8002e96:	6022      	str	r2, [r4, #0]
 8002e98:	220a      	movs	r2, #10
 8002e9a:	701a      	strb	r2, [r3, #0]
 8002e9c:	e7ee      	b.n	8002e7c <_puts_r+0x88>
	...

08002ea0 <puts>:
 8002ea0:	4b02      	ldr	r3, [pc, #8]	@ (8002eac <puts+0xc>)
 8002ea2:	4601      	mov	r1, r0
 8002ea4:	6818      	ldr	r0, [r3, #0]
 8002ea6:	f7ff bfa5 	b.w	8002df4 <_puts_r>
 8002eaa:	bf00      	nop
 8002eac:	20000018 	.word	0x20000018

08002eb0 <sniprintf>:
 8002eb0:	b40c      	push	{r2, r3}
 8002eb2:	b530      	push	{r4, r5, lr}
 8002eb4:	4b18      	ldr	r3, [pc, #96]	@ (8002f18 <sniprintf+0x68>)
 8002eb6:	1e0c      	subs	r4, r1, #0
 8002eb8:	681d      	ldr	r5, [r3, #0]
 8002eba:	b09d      	sub	sp, #116	@ 0x74
 8002ebc:	da08      	bge.n	8002ed0 <sniprintf+0x20>
 8002ebe:	238b      	movs	r3, #139	@ 0x8b
 8002ec0:	602b      	str	r3, [r5, #0]
 8002ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8002ec6:	b01d      	add	sp, #116	@ 0x74
 8002ec8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002ecc:	b002      	add	sp, #8
 8002ece:	4770      	bx	lr
 8002ed0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8002ed4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002ed8:	f04f 0300 	mov.w	r3, #0
 8002edc:	931b      	str	r3, [sp, #108]	@ 0x6c
 8002ede:	bf14      	ite	ne
 8002ee0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002ee4:	4623      	moveq	r3, r4
 8002ee6:	9304      	str	r3, [sp, #16]
 8002ee8:	9307      	str	r3, [sp, #28]
 8002eea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002eee:	9002      	str	r0, [sp, #8]
 8002ef0:	9006      	str	r0, [sp, #24]
 8002ef2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002ef6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8002ef8:	ab21      	add	r3, sp, #132	@ 0x84
 8002efa:	a902      	add	r1, sp, #8
 8002efc:	4628      	mov	r0, r5
 8002efe:	9301      	str	r3, [sp, #4]
 8002f00:	f000 faca 	bl	8003498 <_svfiprintf_r>
 8002f04:	1c43      	adds	r3, r0, #1
 8002f06:	bfbc      	itt	lt
 8002f08:	238b      	movlt	r3, #139	@ 0x8b
 8002f0a:	602b      	strlt	r3, [r5, #0]
 8002f0c:	2c00      	cmp	r4, #0
 8002f0e:	d0da      	beq.n	8002ec6 <sniprintf+0x16>
 8002f10:	9b02      	ldr	r3, [sp, #8]
 8002f12:	2200      	movs	r2, #0
 8002f14:	701a      	strb	r2, [r3, #0]
 8002f16:	e7d6      	b.n	8002ec6 <sniprintf+0x16>
 8002f18:	20000018 	.word	0x20000018

08002f1c <__sread>:
 8002f1c:	b510      	push	{r4, lr}
 8002f1e:	460c      	mov	r4, r1
 8002f20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f24:	f000 f912 	bl	800314c <_read_r>
 8002f28:	2800      	cmp	r0, #0
 8002f2a:	bfab      	itete	ge
 8002f2c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002f2e:	89a3      	ldrhlt	r3, [r4, #12]
 8002f30:	181b      	addge	r3, r3, r0
 8002f32:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002f36:	bfac      	ite	ge
 8002f38:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002f3a:	81a3      	strhlt	r3, [r4, #12]
 8002f3c:	bd10      	pop	{r4, pc}

08002f3e <__swrite>:
 8002f3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f42:	461f      	mov	r7, r3
 8002f44:	898b      	ldrh	r3, [r1, #12]
 8002f46:	05db      	lsls	r3, r3, #23
 8002f48:	4605      	mov	r5, r0
 8002f4a:	460c      	mov	r4, r1
 8002f4c:	4616      	mov	r6, r2
 8002f4e:	d505      	bpl.n	8002f5c <__swrite+0x1e>
 8002f50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f54:	2302      	movs	r3, #2
 8002f56:	2200      	movs	r2, #0
 8002f58:	f000 f8e6 	bl	8003128 <_lseek_r>
 8002f5c:	89a3      	ldrh	r3, [r4, #12]
 8002f5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002f66:	81a3      	strh	r3, [r4, #12]
 8002f68:	4632      	mov	r2, r6
 8002f6a:	463b      	mov	r3, r7
 8002f6c:	4628      	mov	r0, r5
 8002f6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f72:	f000 b8fd 	b.w	8003170 <_write_r>

08002f76 <__sseek>:
 8002f76:	b510      	push	{r4, lr}
 8002f78:	460c      	mov	r4, r1
 8002f7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f7e:	f000 f8d3 	bl	8003128 <_lseek_r>
 8002f82:	1c43      	adds	r3, r0, #1
 8002f84:	89a3      	ldrh	r3, [r4, #12]
 8002f86:	bf15      	itete	ne
 8002f88:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002f8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002f8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002f92:	81a3      	strheq	r3, [r4, #12]
 8002f94:	bf18      	it	ne
 8002f96:	81a3      	strhne	r3, [r4, #12]
 8002f98:	bd10      	pop	{r4, pc}

08002f9a <__sclose>:
 8002f9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f9e:	f000 b8b3 	b.w	8003108 <_close_r>

08002fa2 <__swbuf_r>:
 8002fa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fa4:	460e      	mov	r6, r1
 8002fa6:	4614      	mov	r4, r2
 8002fa8:	4605      	mov	r5, r0
 8002faa:	b118      	cbz	r0, 8002fb4 <__swbuf_r+0x12>
 8002fac:	6a03      	ldr	r3, [r0, #32]
 8002fae:	b90b      	cbnz	r3, 8002fb4 <__swbuf_r+0x12>
 8002fb0:	f7ff fed8 	bl	8002d64 <__sinit>
 8002fb4:	69a3      	ldr	r3, [r4, #24]
 8002fb6:	60a3      	str	r3, [r4, #8]
 8002fb8:	89a3      	ldrh	r3, [r4, #12]
 8002fba:	071a      	lsls	r2, r3, #28
 8002fbc:	d501      	bpl.n	8002fc2 <__swbuf_r+0x20>
 8002fbe:	6923      	ldr	r3, [r4, #16]
 8002fc0:	b943      	cbnz	r3, 8002fd4 <__swbuf_r+0x32>
 8002fc2:	4621      	mov	r1, r4
 8002fc4:	4628      	mov	r0, r5
 8002fc6:	f000 f82b 	bl	8003020 <__swsetup_r>
 8002fca:	b118      	cbz	r0, 8002fd4 <__swbuf_r+0x32>
 8002fcc:	f04f 37ff 	mov.w	r7, #4294967295
 8002fd0:	4638      	mov	r0, r7
 8002fd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002fd4:	6823      	ldr	r3, [r4, #0]
 8002fd6:	6922      	ldr	r2, [r4, #16]
 8002fd8:	1a98      	subs	r0, r3, r2
 8002fda:	6963      	ldr	r3, [r4, #20]
 8002fdc:	b2f6      	uxtb	r6, r6
 8002fde:	4283      	cmp	r3, r0
 8002fe0:	4637      	mov	r7, r6
 8002fe2:	dc05      	bgt.n	8002ff0 <__swbuf_r+0x4e>
 8002fe4:	4621      	mov	r1, r4
 8002fe6:	4628      	mov	r0, r5
 8002fe8:	f000 fea4 	bl	8003d34 <_fflush_r>
 8002fec:	2800      	cmp	r0, #0
 8002fee:	d1ed      	bne.n	8002fcc <__swbuf_r+0x2a>
 8002ff0:	68a3      	ldr	r3, [r4, #8]
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	60a3      	str	r3, [r4, #8]
 8002ff6:	6823      	ldr	r3, [r4, #0]
 8002ff8:	1c5a      	adds	r2, r3, #1
 8002ffa:	6022      	str	r2, [r4, #0]
 8002ffc:	701e      	strb	r6, [r3, #0]
 8002ffe:	6962      	ldr	r2, [r4, #20]
 8003000:	1c43      	adds	r3, r0, #1
 8003002:	429a      	cmp	r2, r3
 8003004:	d004      	beq.n	8003010 <__swbuf_r+0x6e>
 8003006:	89a3      	ldrh	r3, [r4, #12]
 8003008:	07db      	lsls	r3, r3, #31
 800300a:	d5e1      	bpl.n	8002fd0 <__swbuf_r+0x2e>
 800300c:	2e0a      	cmp	r6, #10
 800300e:	d1df      	bne.n	8002fd0 <__swbuf_r+0x2e>
 8003010:	4621      	mov	r1, r4
 8003012:	4628      	mov	r0, r5
 8003014:	f000 fe8e 	bl	8003d34 <_fflush_r>
 8003018:	2800      	cmp	r0, #0
 800301a:	d0d9      	beq.n	8002fd0 <__swbuf_r+0x2e>
 800301c:	e7d6      	b.n	8002fcc <__swbuf_r+0x2a>
	...

08003020 <__swsetup_r>:
 8003020:	b538      	push	{r3, r4, r5, lr}
 8003022:	4b29      	ldr	r3, [pc, #164]	@ (80030c8 <__swsetup_r+0xa8>)
 8003024:	4605      	mov	r5, r0
 8003026:	6818      	ldr	r0, [r3, #0]
 8003028:	460c      	mov	r4, r1
 800302a:	b118      	cbz	r0, 8003034 <__swsetup_r+0x14>
 800302c:	6a03      	ldr	r3, [r0, #32]
 800302e:	b90b      	cbnz	r3, 8003034 <__swsetup_r+0x14>
 8003030:	f7ff fe98 	bl	8002d64 <__sinit>
 8003034:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003038:	0719      	lsls	r1, r3, #28
 800303a:	d422      	bmi.n	8003082 <__swsetup_r+0x62>
 800303c:	06da      	lsls	r2, r3, #27
 800303e:	d407      	bmi.n	8003050 <__swsetup_r+0x30>
 8003040:	2209      	movs	r2, #9
 8003042:	602a      	str	r2, [r5, #0]
 8003044:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003048:	81a3      	strh	r3, [r4, #12]
 800304a:	f04f 30ff 	mov.w	r0, #4294967295
 800304e:	e033      	b.n	80030b8 <__swsetup_r+0x98>
 8003050:	0758      	lsls	r0, r3, #29
 8003052:	d512      	bpl.n	800307a <__swsetup_r+0x5a>
 8003054:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003056:	b141      	cbz	r1, 800306a <__swsetup_r+0x4a>
 8003058:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800305c:	4299      	cmp	r1, r3
 800305e:	d002      	beq.n	8003066 <__swsetup_r+0x46>
 8003060:	4628      	mov	r0, r5
 8003062:	f000 f8c5 	bl	80031f0 <_free_r>
 8003066:	2300      	movs	r3, #0
 8003068:	6363      	str	r3, [r4, #52]	@ 0x34
 800306a:	89a3      	ldrh	r3, [r4, #12]
 800306c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003070:	81a3      	strh	r3, [r4, #12]
 8003072:	2300      	movs	r3, #0
 8003074:	6063      	str	r3, [r4, #4]
 8003076:	6923      	ldr	r3, [r4, #16]
 8003078:	6023      	str	r3, [r4, #0]
 800307a:	89a3      	ldrh	r3, [r4, #12]
 800307c:	f043 0308 	orr.w	r3, r3, #8
 8003080:	81a3      	strh	r3, [r4, #12]
 8003082:	6923      	ldr	r3, [r4, #16]
 8003084:	b94b      	cbnz	r3, 800309a <__swsetup_r+0x7a>
 8003086:	89a3      	ldrh	r3, [r4, #12]
 8003088:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800308c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003090:	d003      	beq.n	800309a <__swsetup_r+0x7a>
 8003092:	4621      	mov	r1, r4
 8003094:	4628      	mov	r0, r5
 8003096:	f000 fe9b 	bl	8003dd0 <__smakebuf_r>
 800309a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800309e:	f013 0201 	ands.w	r2, r3, #1
 80030a2:	d00a      	beq.n	80030ba <__swsetup_r+0x9a>
 80030a4:	2200      	movs	r2, #0
 80030a6:	60a2      	str	r2, [r4, #8]
 80030a8:	6962      	ldr	r2, [r4, #20]
 80030aa:	4252      	negs	r2, r2
 80030ac:	61a2      	str	r2, [r4, #24]
 80030ae:	6922      	ldr	r2, [r4, #16]
 80030b0:	b942      	cbnz	r2, 80030c4 <__swsetup_r+0xa4>
 80030b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80030b6:	d1c5      	bne.n	8003044 <__swsetup_r+0x24>
 80030b8:	bd38      	pop	{r3, r4, r5, pc}
 80030ba:	0799      	lsls	r1, r3, #30
 80030bc:	bf58      	it	pl
 80030be:	6962      	ldrpl	r2, [r4, #20]
 80030c0:	60a2      	str	r2, [r4, #8]
 80030c2:	e7f4      	b.n	80030ae <__swsetup_r+0x8e>
 80030c4:	2000      	movs	r0, #0
 80030c6:	e7f7      	b.n	80030b8 <__swsetup_r+0x98>
 80030c8:	20000018 	.word	0x20000018

080030cc <memset>:
 80030cc:	4402      	add	r2, r0
 80030ce:	4603      	mov	r3, r0
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d100      	bne.n	80030d6 <memset+0xa>
 80030d4:	4770      	bx	lr
 80030d6:	f803 1b01 	strb.w	r1, [r3], #1
 80030da:	e7f9      	b.n	80030d0 <memset+0x4>

080030dc <strstr>:
 80030dc:	780a      	ldrb	r2, [r1, #0]
 80030de:	b570      	push	{r4, r5, r6, lr}
 80030e0:	b96a      	cbnz	r2, 80030fe <strstr+0x22>
 80030e2:	bd70      	pop	{r4, r5, r6, pc}
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d109      	bne.n	80030fc <strstr+0x20>
 80030e8:	460c      	mov	r4, r1
 80030ea:	4605      	mov	r5, r0
 80030ec:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d0f6      	beq.n	80030e2 <strstr+0x6>
 80030f4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80030f8:	429e      	cmp	r6, r3
 80030fa:	d0f7      	beq.n	80030ec <strstr+0x10>
 80030fc:	3001      	adds	r0, #1
 80030fe:	7803      	ldrb	r3, [r0, #0]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d1ef      	bne.n	80030e4 <strstr+0x8>
 8003104:	4618      	mov	r0, r3
 8003106:	e7ec      	b.n	80030e2 <strstr+0x6>

08003108 <_close_r>:
 8003108:	b538      	push	{r3, r4, r5, lr}
 800310a:	4d06      	ldr	r5, [pc, #24]	@ (8003124 <_close_r+0x1c>)
 800310c:	2300      	movs	r3, #0
 800310e:	4604      	mov	r4, r0
 8003110:	4608      	mov	r0, r1
 8003112:	602b      	str	r3, [r5, #0]
 8003114:	f7fe f8ae 	bl	8001274 <_close>
 8003118:	1c43      	adds	r3, r0, #1
 800311a:	d102      	bne.n	8003122 <_close_r+0x1a>
 800311c:	682b      	ldr	r3, [r5, #0]
 800311e:	b103      	cbz	r3, 8003122 <_close_r+0x1a>
 8003120:	6023      	str	r3, [r4, #0]
 8003122:	bd38      	pop	{r3, r4, r5, pc}
 8003124:	200006ac 	.word	0x200006ac

08003128 <_lseek_r>:
 8003128:	b538      	push	{r3, r4, r5, lr}
 800312a:	4d07      	ldr	r5, [pc, #28]	@ (8003148 <_lseek_r+0x20>)
 800312c:	4604      	mov	r4, r0
 800312e:	4608      	mov	r0, r1
 8003130:	4611      	mov	r1, r2
 8003132:	2200      	movs	r2, #0
 8003134:	602a      	str	r2, [r5, #0]
 8003136:	461a      	mov	r2, r3
 8003138:	f7fe f8c3 	bl	80012c2 <_lseek>
 800313c:	1c43      	adds	r3, r0, #1
 800313e:	d102      	bne.n	8003146 <_lseek_r+0x1e>
 8003140:	682b      	ldr	r3, [r5, #0]
 8003142:	b103      	cbz	r3, 8003146 <_lseek_r+0x1e>
 8003144:	6023      	str	r3, [r4, #0]
 8003146:	bd38      	pop	{r3, r4, r5, pc}
 8003148:	200006ac 	.word	0x200006ac

0800314c <_read_r>:
 800314c:	b538      	push	{r3, r4, r5, lr}
 800314e:	4d07      	ldr	r5, [pc, #28]	@ (800316c <_read_r+0x20>)
 8003150:	4604      	mov	r4, r0
 8003152:	4608      	mov	r0, r1
 8003154:	4611      	mov	r1, r2
 8003156:	2200      	movs	r2, #0
 8003158:	602a      	str	r2, [r5, #0]
 800315a:	461a      	mov	r2, r3
 800315c:	f7fe f86d 	bl	800123a <_read>
 8003160:	1c43      	adds	r3, r0, #1
 8003162:	d102      	bne.n	800316a <_read_r+0x1e>
 8003164:	682b      	ldr	r3, [r5, #0]
 8003166:	b103      	cbz	r3, 800316a <_read_r+0x1e>
 8003168:	6023      	str	r3, [r4, #0]
 800316a:	bd38      	pop	{r3, r4, r5, pc}
 800316c:	200006ac 	.word	0x200006ac

08003170 <_write_r>:
 8003170:	b538      	push	{r3, r4, r5, lr}
 8003172:	4d07      	ldr	r5, [pc, #28]	@ (8003190 <_write_r+0x20>)
 8003174:	4604      	mov	r4, r0
 8003176:	4608      	mov	r0, r1
 8003178:	4611      	mov	r1, r2
 800317a:	2200      	movs	r2, #0
 800317c:	602a      	str	r2, [r5, #0]
 800317e:	461a      	mov	r2, r3
 8003180:	f7fd fa14 	bl	80005ac <_write>
 8003184:	1c43      	adds	r3, r0, #1
 8003186:	d102      	bne.n	800318e <_write_r+0x1e>
 8003188:	682b      	ldr	r3, [r5, #0]
 800318a:	b103      	cbz	r3, 800318e <_write_r+0x1e>
 800318c:	6023      	str	r3, [r4, #0]
 800318e:	bd38      	pop	{r3, r4, r5, pc}
 8003190:	200006ac 	.word	0x200006ac

08003194 <__errno>:
 8003194:	4b01      	ldr	r3, [pc, #4]	@ (800319c <__errno+0x8>)
 8003196:	6818      	ldr	r0, [r3, #0]
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	20000018 	.word	0x20000018

080031a0 <__libc_init_array>:
 80031a0:	b570      	push	{r4, r5, r6, lr}
 80031a2:	4d0d      	ldr	r5, [pc, #52]	@ (80031d8 <__libc_init_array+0x38>)
 80031a4:	4c0d      	ldr	r4, [pc, #52]	@ (80031dc <__libc_init_array+0x3c>)
 80031a6:	1b64      	subs	r4, r4, r5
 80031a8:	10a4      	asrs	r4, r4, #2
 80031aa:	2600      	movs	r6, #0
 80031ac:	42a6      	cmp	r6, r4
 80031ae:	d109      	bne.n	80031c4 <__libc_init_array+0x24>
 80031b0:	4d0b      	ldr	r5, [pc, #44]	@ (80031e0 <__libc_init_array+0x40>)
 80031b2:	4c0c      	ldr	r4, [pc, #48]	@ (80031e4 <__libc_init_array+0x44>)
 80031b4:	f000 fed8 	bl	8003f68 <_init>
 80031b8:	1b64      	subs	r4, r4, r5
 80031ba:	10a4      	asrs	r4, r4, #2
 80031bc:	2600      	movs	r6, #0
 80031be:	42a6      	cmp	r6, r4
 80031c0:	d105      	bne.n	80031ce <__libc_init_array+0x2e>
 80031c2:	bd70      	pop	{r4, r5, r6, pc}
 80031c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80031c8:	4798      	blx	r3
 80031ca:	3601      	adds	r6, #1
 80031cc:	e7ee      	b.n	80031ac <__libc_init_array+0xc>
 80031ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80031d2:	4798      	blx	r3
 80031d4:	3601      	adds	r6, #1
 80031d6:	e7f2      	b.n	80031be <__libc_init_array+0x1e>
 80031d8:	08004558 	.word	0x08004558
 80031dc:	08004558 	.word	0x08004558
 80031e0:	08004558 	.word	0x08004558
 80031e4:	0800455c 	.word	0x0800455c

080031e8 <__retarget_lock_init_recursive>:
 80031e8:	4770      	bx	lr

080031ea <__retarget_lock_acquire_recursive>:
 80031ea:	4770      	bx	lr

080031ec <__retarget_lock_release_recursive>:
 80031ec:	4770      	bx	lr
	...

080031f0 <_free_r>:
 80031f0:	b538      	push	{r3, r4, r5, lr}
 80031f2:	4605      	mov	r5, r0
 80031f4:	2900      	cmp	r1, #0
 80031f6:	d041      	beq.n	800327c <_free_r+0x8c>
 80031f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031fc:	1f0c      	subs	r4, r1, #4
 80031fe:	2b00      	cmp	r3, #0
 8003200:	bfb8      	it	lt
 8003202:	18e4      	addlt	r4, r4, r3
 8003204:	f000 f8e0 	bl	80033c8 <__malloc_lock>
 8003208:	4a1d      	ldr	r2, [pc, #116]	@ (8003280 <_free_r+0x90>)
 800320a:	6813      	ldr	r3, [r2, #0]
 800320c:	b933      	cbnz	r3, 800321c <_free_r+0x2c>
 800320e:	6063      	str	r3, [r4, #4]
 8003210:	6014      	str	r4, [r2, #0]
 8003212:	4628      	mov	r0, r5
 8003214:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003218:	f000 b8dc 	b.w	80033d4 <__malloc_unlock>
 800321c:	42a3      	cmp	r3, r4
 800321e:	d908      	bls.n	8003232 <_free_r+0x42>
 8003220:	6820      	ldr	r0, [r4, #0]
 8003222:	1821      	adds	r1, r4, r0
 8003224:	428b      	cmp	r3, r1
 8003226:	bf01      	itttt	eq
 8003228:	6819      	ldreq	r1, [r3, #0]
 800322a:	685b      	ldreq	r3, [r3, #4]
 800322c:	1809      	addeq	r1, r1, r0
 800322e:	6021      	streq	r1, [r4, #0]
 8003230:	e7ed      	b.n	800320e <_free_r+0x1e>
 8003232:	461a      	mov	r2, r3
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	b10b      	cbz	r3, 800323c <_free_r+0x4c>
 8003238:	42a3      	cmp	r3, r4
 800323a:	d9fa      	bls.n	8003232 <_free_r+0x42>
 800323c:	6811      	ldr	r1, [r2, #0]
 800323e:	1850      	adds	r0, r2, r1
 8003240:	42a0      	cmp	r0, r4
 8003242:	d10b      	bne.n	800325c <_free_r+0x6c>
 8003244:	6820      	ldr	r0, [r4, #0]
 8003246:	4401      	add	r1, r0
 8003248:	1850      	adds	r0, r2, r1
 800324a:	4283      	cmp	r3, r0
 800324c:	6011      	str	r1, [r2, #0]
 800324e:	d1e0      	bne.n	8003212 <_free_r+0x22>
 8003250:	6818      	ldr	r0, [r3, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	6053      	str	r3, [r2, #4]
 8003256:	4408      	add	r0, r1
 8003258:	6010      	str	r0, [r2, #0]
 800325a:	e7da      	b.n	8003212 <_free_r+0x22>
 800325c:	d902      	bls.n	8003264 <_free_r+0x74>
 800325e:	230c      	movs	r3, #12
 8003260:	602b      	str	r3, [r5, #0]
 8003262:	e7d6      	b.n	8003212 <_free_r+0x22>
 8003264:	6820      	ldr	r0, [r4, #0]
 8003266:	1821      	adds	r1, r4, r0
 8003268:	428b      	cmp	r3, r1
 800326a:	bf04      	itt	eq
 800326c:	6819      	ldreq	r1, [r3, #0]
 800326e:	685b      	ldreq	r3, [r3, #4]
 8003270:	6063      	str	r3, [r4, #4]
 8003272:	bf04      	itt	eq
 8003274:	1809      	addeq	r1, r1, r0
 8003276:	6021      	streq	r1, [r4, #0]
 8003278:	6054      	str	r4, [r2, #4]
 800327a:	e7ca      	b.n	8003212 <_free_r+0x22>
 800327c:	bd38      	pop	{r3, r4, r5, pc}
 800327e:	bf00      	nop
 8003280:	200006b8 	.word	0x200006b8

08003284 <sbrk_aligned>:
 8003284:	b570      	push	{r4, r5, r6, lr}
 8003286:	4e0f      	ldr	r6, [pc, #60]	@ (80032c4 <sbrk_aligned+0x40>)
 8003288:	460c      	mov	r4, r1
 800328a:	6831      	ldr	r1, [r6, #0]
 800328c:	4605      	mov	r5, r0
 800328e:	b911      	cbnz	r1, 8003296 <sbrk_aligned+0x12>
 8003290:	f000 fe16 	bl	8003ec0 <_sbrk_r>
 8003294:	6030      	str	r0, [r6, #0]
 8003296:	4621      	mov	r1, r4
 8003298:	4628      	mov	r0, r5
 800329a:	f000 fe11 	bl	8003ec0 <_sbrk_r>
 800329e:	1c43      	adds	r3, r0, #1
 80032a0:	d103      	bne.n	80032aa <sbrk_aligned+0x26>
 80032a2:	f04f 34ff 	mov.w	r4, #4294967295
 80032a6:	4620      	mov	r0, r4
 80032a8:	bd70      	pop	{r4, r5, r6, pc}
 80032aa:	1cc4      	adds	r4, r0, #3
 80032ac:	f024 0403 	bic.w	r4, r4, #3
 80032b0:	42a0      	cmp	r0, r4
 80032b2:	d0f8      	beq.n	80032a6 <sbrk_aligned+0x22>
 80032b4:	1a21      	subs	r1, r4, r0
 80032b6:	4628      	mov	r0, r5
 80032b8:	f000 fe02 	bl	8003ec0 <_sbrk_r>
 80032bc:	3001      	adds	r0, #1
 80032be:	d1f2      	bne.n	80032a6 <sbrk_aligned+0x22>
 80032c0:	e7ef      	b.n	80032a2 <sbrk_aligned+0x1e>
 80032c2:	bf00      	nop
 80032c4:	200006b4 	.word	0x200006b4

080032c8 <_malloc_r>:
 80032c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032cc:	1ccd      	adds	r5, r1, #3
 80032ce:	f025 0503 	bic.w	r5, r5, #3
 80032d2:	3508      	adds	r5, #8
 80032d4:	2d0c      	cmp	r5, #12
 80032d6:	bf38      	it	cc
 80032d8:	250c      	movcc	r5, #12
 80032da:	2d00      	cmp	r5, #0
 80032dc:	4606      	mov	r6, r0
 80032de:	db01      	blt.n	80032e4 <_malloc_r+0x1c>
 80032e0:	42a9      	cmp	r1, r5
 80032e2:	d904      	bls.n	80032ee <_malloc_r+0x26>
 80032e4:	230c      	movs	r3, #12
 80032e6:	6033      	str	r3, [r6, #0]
 80032e8:	2000      	movs	r0, #0
 80032ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80032ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80033c4 <_malloc_r+0xfc>
 80032f2:	f000 f869 	bl	80033c8 <__malloc_lock>
 80032f6:	f8d8 3000 	ldr.w	r3, [r8]
 80032fa:	461c      	mov	r4, r3
 80032fc:	bb44      	cbnz	r4, 8003350 <_malloc_r+0x88>
 80032fe:	4629      	mov	r1, r5
 8003300:	4630      	mov	r0, r6
 8003302:	f7ff ffbf 	bl	8003284 <sbrk_aligned>
 8003306:	1c43      	adds	r3, r0, #1
 8003308:	4604      	mov	r4, r0
 800330a:	d158      	bne.n	80033be <_malloc_r+0xf6>
 800330c:	f8d8 4000 	ldr.w	r4, [r8]
 8003310:	4627      	mov	r7, r4
 8003312:	2f00      	cmp	r7, #0
 8003314:	d143      	bne.n	800339e <_malloc_r+0xd6>
 8003316:	2c00      	cmp	r4, #0
 8003318:	d04b      	beq.n	80033b2 <_malloc_r+0xea>
 800331a:	6823      	ldr	r3, [r4, #0]
 800331c:	4639      	mov	r1, r7
 800331e:	4630      	mov	r0, r6
 8003320:	eb04 0903 	add.w	r9, r4, r3
 8003324:	f000 fdcc 	bl	8003ec0 <_sbrk_r>
 8003328:	4581      	cmp	r9, r0
 800332a:	d142      	bne.n	80033b2 <_malloc_r+0xea>
 800332c:	6821      	ldr	r1, [r4, #0]
 800332e:	1a6d      	subs	r5, r5, r1
 8003330:	4629      	mov	r1, r5
 8003332:	4630      	mov	r0, r6
 8003334:	f7ff ffa6 	bl	8003284 <sbrk_aligned>
 8003338:	3001      	adds	r0, #1
 800333a:	d03a      	beq.n	80033b2 <_malloc_r+0xea>
 800333c:	6823      	ldr	r3, [r4, #0]
 800333e:	442b      	add	r3, r5
 8003340:	6023      	str	r3, [r4, #0]
 8003342:	f8d8 3000 	ldr.w	r3, [r8]
 8003346:	685a      	ldr	r2, [r3, #4]
 8003348:	bb62      	cbnz	r2, 80033a4 <_malloc_r+0xdc>
 800334a:	f8c8 7000 	str.w	r7, [r8]
 800334e:	e00f      	b.n	8003370 <_malloc_r+0xa8>
 8003350:	6822      	ldr	r2, [r4, #0]
 8003352:	1b52      	subs	r2, r2, r5
 8003354:	d420      	bmi.n	8003398 <_malloc_r+0xd0>
 8003356:	2a0b      	cmp	r2, #11
 8003358:	d917      	bls.n	800338a <_malloc_r+0xc2>
 800335a:	1961      	adds	r1, r4, r5
 800335c:	42a3      	cmp	r3, r4
 800335e:	6025      	str	r5, [r4, #0]
 8003360:	bf18      	it	ne
 8003362:	6059      	strne	r1, [r3, #4]
 8003364:	6863      	ldr	r3, [r4, #4]
 8003366:	bf08      	it	eq
 8003368:	f8c8 1000 	streq.w	r1, [r8]
 800336c:	5162      	str	r2, [r4, r5]
 800336e:	604b      	str	r3, [r1, #4]
 8003370:	4630      	mov	r0, r6
 8003372:	f000 f82f 	bl	80033d4 <__malloc_unlock>
 8003376:	f104 000b 	add.w	r0, r4, #11
 800337a:	1d23      	adds	r3, r4, #4
 800337c:	f020 0007 	bic.w	r0, r0, #7
 8003380:	1ac2      	subs	r2, r0, r3
 8003382:	bf1c      	itt	ne
 8003384:	1a1b      	subne	r3, r3, r0
 8003386:	50a3      	strne	r3, [r4, r2]
 8003388:	e7af      	b.n	80032ea <_malloc_r+0x22>
 800338a:	6862      	ldr	r2, [r4, #4]
 800338c:	42a3      	cmp	r3, r4
 800338e:	bf0c      	ite	eq
 8003390:	f8c8 2000 	streq.w	r2, [r8]
 8003394:	605a      	strne	r2, [r3, #4]
 8003396:	e7eb      	b.n	8003370 <_malloc_r+0xa8>
 8003398:	4623      	mov	r3, r4
 800339a:	6864      	ldr	r4, [r4, #4]
 800339c:	e7ae      	b.n	80032fc <_malloc_r+0x34>
 800339e:	463c      	mov	r4, r7
 80033a0:	687f      	ldr	r7, [r7, #4]
 80033a2:	e7b6      	b.n	8003312 <_malloc_r+0x4a>
 80033a4:	461a      	mov	r2, r3
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	42a3      	cmp	r3, r4
 80033aa:	d1fb      	bne.n	80033a4 <_malloc_r+0xdc>
 80033ac:	2300      	movs	r3, #0
 80033ae:	6053      	str	r3, [r2, #4]
 80033b0:	e7de      	b.n	8003370 <_malloc_r+0xa8>
 80033b2:	230c      	movs	r3, #12
 80033b4:	6033      	str	r3, [r6, #0]
 80033b6:	4630      	mov	r0, r6
 80033b8:	f000 f80c 	bl	80033d4 <__malloc_unlock>
 80033bc:	e794      	b.n	80032e8 <_malloc_r+0x20>
 80033be:	6005      	str	r5, [r0, #0]
 80033c0:	e7d6      	b.n	8003370 <_malloc_r+0xa8>
 80033c2:	bf00      	nop
 80033c4:	200006b8 	.word	0x200006b8

080033c8 <__malloc_lock>:
 80033c8:	4801      	ldr	r0, [pc, #4]	@ (80033d0 <__malloc_lock+0x8>)
 80033ca:	f7ff bf0e 	b.w	80031ea <__retarget_lock_acquire_recursive>
 80033ce:	bf00      	nop
 80033d0:	200006b0 	.word	0x200006b0

080033d4 <__malloc_unlock>:
 80033d4:	4801      	ldr	r0, [pc, #4]	@ (80033dc <__malloc_unlock+0x8>)
 80033d6:	f7ff bf09 	b.w	80031ec <__retarget_lock_release_recursive>
 80033da:	bf00      	nop
 80033dc:	200006b0 	.word	0x200006b0

080033e0 <__ssputs_r>:
 80033e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033e4:	688e      	ldr	r6, [r1, #8]
 80033e6:	461f      	mov	r7, r3
 80033e8:	42be      	cmp	r6, r7
 80033ea:	680b      	ldr	r3, [r1, #0]
 80033ec:	4682      	mov	sl, r0
 80033ee:	460c      	mov	r4, r1
 80033f0:	4690      	mov	r8, r2
 80033f2:	d82d      	bhi.n	8003450 <__ssputs_r+0x70>
 80033f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80033f8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80033fc:	d026      	beq.n	800344c <__ssputs_r+0x6c>
 80033fe:	6965      	ldr	r5, [r4, #20]
 8003400:	6909      	ldr	r1, [r1, #16]
 8003402:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003406:	eba3 0901 	sub.w	r9, r3, r1
 800340a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800340e:	1c7b      	adds	r3, r7, #1
 8003410:	444b      	add	r3, r9
 8003412:	106d      	asrs	r5, r5, #1
 8003414:	429d      	cmp	r5, r3
 8003416:	bf38      	it	cc
 8003418:	461d      	movcc	r5, r3
 800341a:	0553      	lsls	r3, r2, #21
 800341c:	d527      	bpl.n	800346e <__ssputs_r+0x8e>
 800341e:	4629      	mov	r1, r5
 8003420:	f7ff ff52 	bl	80032c8 <_malloc_r>
 8003424:	4606      	mov	r6, r0
 8003426:	b360      	cbz	r0, 8003482 <__ssputs_r+0xa2>
 8003428:	6921      	ldr	r1, [r4, #16]
 800342a:	464a      	mov	r2, r9
 800342c:	f000 fd58 	bl	8003ee0 <memcpy>
 8003430:	89a3      	ldrh	r3, [r4, #12]
 8003432:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003436:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800343a:	81a3      	strh	r3, [r4, #12]
 800343c:	6126      	str	r6, [r4, #16]
 800343e:	6165      	str	r5, [r4, #20]
 8003440:	444e      	add	r6, r9
 8003442:	eba5 0509 	sub.w	r5, r5, r9
 8003446:	6026      	str	r6, [r4, #0]
 8003448:	60a5      	str	r5, [r4, #8]
 800344a:	463e      	mov	r6, r7
 800344c:	42be      	cmp	r6, r7
 800344e:	d900      	bls.n	8003452 <__ssputs_r+0x72>
 8003450:	463e      	mov	r6, r7
 8003452:	6820      	ldr	r0, [r4, #0]
 8003454:	4632      	mov	r2, r6
 8003456:	4641      	mov	r1, r8
 8003458:	f000 fcf6 	bl	8003e48 <memmove>
 800345c:	68a3      	ldr	r3, [r4, #8]
 800345e:	1b9b      	subs	r3, r3, r6
 8003460:	60a3      	str	r3, [r4, #8]
 8003462:	6823      	ldr	r3, [r4, #0]
 8003464:	4433      	add	r3, r6
 8003466:	6023      	str	r3, [r4, #0]
 8003468:	2000      	movs	r0, #0
 800346a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800346e:	462a      	mov	r2, r5
 8003470:	f000 fd44 	bl	8003efc <_realloc_r>
 8003474:	4606      	mov	r6, r0
 8003476:	2800      	cmp	r0, #0
 8003478:	d1e0      	bne.n	800343c <__ssputs_r+0x5c>
 800347a:	6921      	ldr	r1, [r4, #16]
 800347c:	4650      	mov	r0, sl
 800347e:	f7ff feb7 	bl	80031f0 <_free_r>
 8003482:	230c      	movs	r3, #12
 8003484:	f8ca 3000 	str.w	r3, [sl]
 8003488:	89a3      	ldrh	r3, [r4, #12]
 800348a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800348e:	81a3      	strh	r3, [r4, #12]
 8003490:	f04f 30ff 	mov.w	r0, #4294967295
 8003494:	e7e9      	b.n	800346a <__ssputs_r+0x8a>
	...

08003498 <_svfiprintf_r>:
 8003498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800349c:	4698      	mov	r8, r3
 800349e:	898b      	ldrh	r3, [r1, #12]
 80034a0:	061b      	lsls	r3, r3, #24
 80034a2:	b09d      	sub	sp, #116	@ 0x74
 80034a4:	4607      	mov	r7, r0
 80034a6:	460d      	mov	r5, r1
 80034a8:	4614      	mov	r4, r2
 80034aa:	d510      	bpl.n	80034ce <_svfiprintf_r+0x36>
 80034ac:	690b      	ldr	r3, [r1, #16]
 80034ae:	b973      	cbnz	r3, 80034ce <_svfiprintf_r+0x36>
 80034b0:	2140      	movs	r1, #64	@ 0x40
 80034b2:	f7ff ff09 	bl	80032c8 <_malloc_r>
 80034b6:	6028      	str	r0, [r5, #0]
 80034b8:	6128      	str	r0, [r5, #16]
 80034ba:	b930      	cbnz	r0, 80034ca <_svfiprintf_r+0x32>
 80034bc:	230c      	movs	r3, #12
 80034be:	603b      	str	r3, [r7, #0]
 80034c0:	f04f 30ff 	mov.w	r0, #4294967295
 80034c4:	b01d      	add	sp, #116	@ 0x74
 80034c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034ca:	2340      	movs	r3, #64	@ 0x40
 80034cc:	616b      	str	r3, [r5, #20]
 80034ce:	2300      	movs	r3, #0
 80034d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80034d2:	2320      	movs	r3, #32
 80034d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80034d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80034dc:	2330      	movs	r3, #48	@ 0x30
 80034de:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800367c <_svfiprintf_r+0x1e4>
 80034e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80034e6:	f04f 0901 	mov.w	r9, #1
 80034ea:	4623      	mov	r3, r4
 80034ec:	469a      	mov	sl, r3
 80034ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80034f2:	b10a      	cbz	r2, 80034f8 <_svfiprintf_r+0x60>
 80034f4:	2a25      	cmp	r2, #37	@ 0x25
 80034f6:	d1f9      	bne.n	80034ec <_svfiprintf_r+0x54>
 80034f8:	ebba 0b04 	subs.w	fp, sl, r4
 80034fc:	d00b      	beq.n	8003516 <_svfiprintf_r+0x7e>
 80034fe:	465b      	mov	r3, fp
 8003500:	4622      	mov	r2, r4
 8003502:	4629      	mov	r1, r5
 8003504:	4638      	mov	r0, r7
 8003506:	f7ff ff6b 	bl	80033e0 <__ssputs_r>
 800350a:	3001      	adds	r0, #1
 800350c:	f000 80a7 	beq.w	800365e <_svfiprintf_r+0x1c6>
 8003510:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003512:	445a      	add	r2, fp
 8003514:	9209      	str	r2, [sp, #36]	@ 0x24
 8003516:	f89a 3000 	ldrb.w	r3, [sl]
 800351a:	2b00      	cmp	r3, #0
 800351c:	f000 809f 	beq.w	800365e <_svfiprintf_r+0x1c6>
 8003520:	2300      	movs	r3, #0
 8003522:	f04f 32ff 	mov.w	r2, #4294967295
 8003526:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800352a:	f10a 0a01 	add.w	sl, sl, #1
 800352e:	9304      	str	r3, [sp, #16]
 8003530:	9307      	str	r3, [sp, #28]
 8003532:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003536:	931a      	str	r3, [sp, #104]	@ 0x68
 8003538:	4654      	mov	r4, sl
 800353a:	2205      	movs	r2, #5
 800353c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003540:	484e      	ldr	r0, [pc, #312]	@ (800367c <_svfiprintf_r+0x1e4>)
 8003542:	f7fc fe4d 	bl	80001e0 <memchr>
 8003546:	9a04      	ldr	r2, [sp, #16]
 8003548:	b9d8      	cbnz	r0, 8003582 <_svfiprintf_r+0xea>
 800354a:	06d0      	lsls	r0, r2, #27
 800354c:	bf44      	itt	mi
 800354e:	2320      	movmi	r3, #32
 8003550:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003554:	0711      	lsls	r1, r2, #28
 8003556:	bf44      	itt	mi
 8003558:	232b      	movmi	r3, #43	@ 0x2b
 800355a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800355e:	f89a 3000 	ldrb.w	r3, [sl]
 8003562:	2b2a      	cmp	r3, #42	@ 0x2a
 8003564:	d015      	beq.n	8003592 <_svfiprintf_r+0xfa>
 8003566:	9a07      	ldr	r2, [sp, #28]
 8003568:	4654      	mov	r4, sl
 800356a:	2000      	movs	r0, #0
 800356c:	f04f 0c0a 	mov.w	ip, #10
 8003570:	4621      	mov	r1, r4
 8003572:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003576:	3b30      	subs	r3, #48	@ 0x30
 8003578:	2b09      	cmp	r3, #9
 800357a:	d94b      	bls.n	8003614 <_svfiprintf_r+0x17c>
 800357c:	b1b0      	cbz	r0, 80035ac <_svfiprintf_r+0x114>
 800357e:	9207      	str	r2, [sp, #28]
 8003580:	e014      	b.n	80035ac <_svfiprintf_r+0x114>
 8003582:	eba0 0308 	sub.w	r3, r0, r8
 8003586:	fa09 f303 	lsl.w	r3, r9, r3
 800358a:	4313      	orrs	r3, r2
 800358c:	9304      	str	r3, [sp, #16]
 800358e:	46a2      	mov	sl, r4
 8003590:	e7d2      	b.n	8003538 <_svfiprintf_r+0xa0>
 8003592:	9b03      	ldr	r3, [sp, #12]
 8003594:	1d19      	adds	r1, r3, #4
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	9103      	str	r1, [sp, #12]
 800359a:	2b00      	cmp	r3, #0
 800359c:	bfbb      	ittet	lt
 800359e:	425b      	neglt	r3, r3
 80035a0:	f042 0202 	orrlt.w	r2, r2, #2
 80035a4:	9307      	strge	r3, [sp, #28]
 80035a6:	9307      	strlt	r3, [sp, #28]
 80035a8:	bfb8      	it	lt
 80035aa:	9204      	strlt	r2, [sp, #16]
 80035ac:	7823      	ldrb	r3, [r4, #0]
 80035ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80035b0:	d10a      	bne.n	80035c8 <_svfiprintf_r+0x130>
 80035b2:	7863      	ldrb	r3, [r4, #1]
 80035b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80035b6:	d132      	bne.n	800361e <_svfiprintf_r+0x186>
 80035b8:	9b03      	ldr	r3, [sp, #12]
 80035ba:	1d1a      	adds	r2, r3, #4
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	9203      	str	r2, [sp, #12]
 80035c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80035c4:	3402      	adds	r4, #2
 80035c6:	9305      	str	r3, [sp, #20]
 80035c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800368c <_svfiprintf_r+0x1f4>
 80035cc:	7821      	ldrb	r1, [r4, #0]
 80035ce:	2203      	movs	r2, #3
 80035d0:	4650      	mov	r0, sl
 80035d2:	f7fc fe05 	bl	80001e0 <memchr>
 80035d6:	b138      	cbz	r0, 80035e8 <_svfiprintf_r+0x150>
 80035d8:	9b04      	ldr	r3, [sp, #16]
 80035da:	eba0 000a 	sub.w	r0, r0, sl
 80035de:	2240      	movs	r2, #64	@ 0x40
 80035e0:	4082      	lsls	r2, r0
 80035e2:	4313      	orrs	r3, r2
 80035e4:	3401      	adds	r4, #1
 80035e6:	9304      	str	r3, [sp, #16]
 80035e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80035ec:	4824      	ldr	r0, [pc, #144]	@ (8003680 <_svfiprintf_r+0x1e8>)
 80035ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80035f2:	2206      	movs	r2, #6
 80035f4:	f7fc fdf4 	bl	80001e0 <memchr>
 80035f8:	2800      	cmp	r0, #0
 80035fa:	d036      	beq.n	800366a <_svfiprintf_r+0x1d2>
 80035fc:	4b21      	ldr	r3, [pc, #132]	@ (8003684 <_svfiprintf_r+0x1ec>)
 80035fe:	bb1b      	cbnz	r3, 8003648 <_svfiprintf_r+0x1b0>
 8003600:	9b03      	ldr	r3, [sp, #12]
 8003602:	3307      	adds	r3, #7
 8003604:	f023 0307 	bic.w	r3, r3, #7
 8003608:	3308      	adds	r3, #8
 800360a:	9303      	str	r3, [sp, #12]
 800360c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800360e:	4433      	add	r3, r6
 8003610:	9309      	str	r3, [sp, #36]	@ 0x24
 8003612:	e76a      	b.n	80034ea <_svfiprintf_r+0x52>
 8003614:	fb0c 3202 	mla	r2, ip, r2, r3
 8003618:	460c      	mov	r4, r1
 800361a:	2001      	movs	r0, #1
 800361c:	e7a8      	b.n	8003570 <_svfiprintf_r+0xd8>
 800361e:	2300      	movs	r3, #0
 8003620:	3401      	adds	r4, #1
 8003622:	9305      	str	r3, [sp, #20]
 8003624:	4619      	mov	r1, r3
 8003626:	f04f 0c0a 	mov.w	ip, #10
 800362a:	4620      	mov	r0, r4
 800362c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003630:	3a30      	subs	r2, #48	@ 0x30
 8003632:	2a09      	cmp	r2, #9
 8003634:	d903      	bls.n	800363e <_svfiprintf_r+0x1a6>
 8003636:	2b00      	cmp	r3, #0
 8003638:	d0c6      	beq.n	80035c8 <_svfiprintf_r+0x130>
 800363a:	9105      	str	r1, [sp, #20]
 800363c:	e7c4      	b.n	80035c8 <_svfiprintf_r+0x130>
 800363e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003642:	4604      	mov	r4, r0
 8003644:	2301      	movs	r3, #1
 8003646:	e7f0      	b.n	800362a <_svfiprintf_r+0x192>
 8003648:	ab03      	add	r3, sp, #12
 800364a:	9300      	str	r3, [sp, #0]
 800364c:	462a      	mov	r2, r5
 800364e:	4b0e      	ldr	r3, [pc, #56]	@ (8003688 <_svfiprintf_r+0x1f0>)
 8003650:	a904      	add	r1, sp, #16
 8003652:	4638      	mov	r0, r7
 8003654:	f3af 8000 	nop.w
 8003658:	1c42      	adds	r2, r0, #1
 800365a:	4606      	mov	r6, r0
 800365c:	d1d6      	bne.n	800360c <_svfiprintf_r+0x174>
 800365e:	89ab      	ldrh	r3, [r5, #12]
 8003660:	065b      	lsls	r3, r3, #25
 8003662:	f53f af2d 	bmi.w	80034c0 <_svfiprintf_r+0x28>
 8003666:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003668:	e72c      	b.n	80034c4 <_svfiprintf_r+0x2c>
 800366a:	ab03      	add	r3, sp, #12
 800366c:	9300      	str	r3, [sp, #0]
 800366e:	462a      	mov	r2, r5
 8003670:	4b05      	ldr	r3, [pc, #20]	@ (8003688 <_svfiprintf_r+0x1f0>)
 8003672:	a904      	add	r1, sp, #16
 8003674:	4638      	mov	r0, r7
 8003676:	f000 f9bb 	bl	80039f0 <_printf_i>
 800367a:	e7ed      	b.n	8003658 <_svfiprintf_r+0x1c0>
 800367c:	0800451c 	.word	0x0800451c
 8003680:	08004526 	.word	0x08004526
 8003684:	00000000 	.word	0x00000000
 8003688:	080033e1 	.word	0x080033e1
 800368c:	08004522 	.word	0x08004522

08003690 <__sfputc_r>:
 8003690:	6893      	ldr	r3, [r2, #8]
 8003692:	3b01      	subs	r3, #1
 8003694:	2b00      	cmp	r3, #0
 8003696:	b410      	push	{r4}
 8003698:	6093      	str	r3, [r2, #8]
 800369a:	da08      	bge.n	80036ae <__sfputc_r+0x1e>
 800369c:	6994      	ldr	r4, [r2, #24]
 800369e:	42a3      	cmp	r3, r4
 80036a0:	db01      	blt.n	80036a6 <__sfputc_r+0x16>
 80036a2:	290a      	cmp	r1, #10
 80036a4:	d103      	bne.n	80036ae <__sfputc_r+0x1e>
 80036a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036aa:	f7ff bc7a 	b.w	8002fa2 <__swbuf_r>
 80036ae:	6813      	ldr	r3, [r2, #0]
 80036b0:	1c58      	adds	r0, r3, #1
 80036b2:	6010      	str	r0, [r2, #0]
 80036b4:	7019      	strb	r1, [r3, #0]
 80036b6:	4608      	mov	r0, r1
 80036b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036bc:	4770      	bx	lr

080036be <__sfputs_r>:
 80036be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036c0:	4606      	mov	r6, r0
 80036c2:	460f      	mov	r7, r1
 80036c4:	4614      	mov	r4, r2
 80036c6:	18d5      	adds	r5, r2, r3
 80036c8:	42ac      	cmp	r4, r5
 80036ca:	d101      	bne.n	80036d0 <__sfputs_r+0x12>
 80036cc:	2000      	movs	r0, #0
 80036ce:	e007      	b.n	80036e0 <__sfputs_r+0x22>
 80036d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036d4:	463a      	mov	r2, r7
 80036d6:	4630      	mov	r0, r6
 80036d8:	f7ff ffda 	bl	8003690 <__sfputc_r>
 80036dc:	1c43      	adds	r3, r0, #1
 80036de:	d1f3      	bne.n	80036c8 <__sfputs_r+0xa>
 80036e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080036e4 <_vfiprintf_r>:
 80036e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036e8:	460d      	mov	r5, r1
 80036ea:	b09d      	sub	sp, #116	@ 0x74
 80036ec:	4614      	mov	r4, r2
 80036ee:	4698      	mov	r8, r3
 80036f0:	4606      	mov	r6, r0
 80036f2:	b118      	cbz	r0, 80036fc <_vfiprintf_r+0x18>
 80036f4:	6a03      	ldr	r3, [r0, #32]
 80036f6:	b90b      	cbnz	r3, 80036fc <_vfiprintf_r+0x18>
 80036f8:	f7ff fb34 	bl	8002d64 <__sinit>
 80036fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80036fe:	07d9      	lsls	r1, r3, #31
 8003700:	d405      	bmi.n	800370e <_vfiprintf_r+0x2a>
 8003702:	89ab      	ldrh	r3, [r5, #12]
 8003704:	059a      	lsls	r2, r3, #22
 8003706:	d402      	bmi.n	800370e <_vfiprintf_r+0x2a>
 8003708:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800370a:	f7ff fd6e 	bl	80031ea <__retarget_lock_acquire_recursive>
 800370e:	89ab      	ldrh	r3, [r5, #12]
 8003710:	071b      	lsls	r3, r3, #28
 8003712:	d501      	bpl.n	8003718 <_vfiprintf_r+0x34>
 8003714:	692b      	ldr	r3, [r5, #16]
 8003716:	b99b      	cbnz	r3, 8003740 <_vfiprintf_r+0x5c>
 8003718:	4629      	mov	r1, r5
 800371a:	4630      	mov	r0, r6
 800371c:	f7ff fc80 	bl	8003020 <__swsetup_r>
 8003720:	b170      	cbz	r0, 8003740 <_vfiprintf_r+0x5c>
 8003722:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003724:	07dc      	lsls	r4, r3, #31
 8003726:	d504      	bpl.n	8003732 <_vfiprintf_r+0x4e>
 8003728:	f04f 30ff 	mov.w	r0, #4294967295
 800372c:	b01d      	add	sp, #116	@ 0x74
 800372e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003732:	89ab      	ldrh	r3, [r5, #12]
 8003734:	0598      	lsls	r0, r3, #22
 8003736:	d4f7      	bmi.n	8003728 <_vfiprintf_r+0x44>
 8003738:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800373a:	f7ff fd57 	bl	80031ec <__retarget_lock_release_recursive>
 800373e:	e7f3      	b.n	8003728 <_vfiprintf_r+0x44>
 8003740:	2300      	movs	r3, #0
 8003742:	9309      	str	r3, [sp, #36]	@ 0x24
 8003744:	2320      	movs	r3, #32
 8003746:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800374a:	f8cd 800c 	str.w	r8, [sp, #12]
 800374e:	2330      	movs	r3, #48	@ 0x30
 8003750:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003900 <_vfiprintf_r+0x21c>
 8003754:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003758:	f04f 0901 	mov.w	r9, #1
 800375c:	4623      	mov	r3, r4
 800375e:	469a      	mov	sl, r3
 8003760:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003764:	b10a      	cbz	r2, 800376a <_vfiprintf_r+0x86>
 8003766:	2a25      	cmp	r2, #37	@ 0x25
 8003768:	d1f9      	bne.n	800375e <_vfiprintf_r+0x7a>
 800376a:	ebba 0b04 	subs.w	fp, sl, r4
 800376e:	d00b      	beq.n	8003788 <_vfiprintf_r+0xa4>
 8003770:	465b      	mov	r3, fp
 8003772:	4622      	mov	r2, r4
 8003774:	4629      	mov	r1, r5
 8003776:	4630      	mov	r0, r6
 8003778:	f7ff ffa1 	bl	80036be <__sfputs_r>
 800377c:	3001      	adds	r0, #1
 800377e:	f000 80a7 	beq.w	80038d0 <_vfiprintf_r+0x1ec>
 8003782:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003784:	445a      	add	r2, fp
 8003786:	9209      	str	r2, [sp, #36]	@ 0x24
 8003788:	f89a 3000 	ldrb.w	r3, [sl]
 800378c:	2b00      	cmp	r3, #0
 800378e:	f000 809f 	beq.w	80038d0 <_vfiprintf_r+0x1ec>
 8003792:	2300      	movs	r3, #0
 8003794:	f04f 32ff 	mov.w	r2, #4294967295
 8003798:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800379c:	f10a 0a01 	add.w	sl, sl, #1
 80037a0:	9304      	str	r3, [sp, #16]
 80037a2:	9307      	str	r3, [sp, #28]
 80037a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80037a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80037aa:	4654      	mov	r4, sl
 80037ac:	2205      	movs	r2, #5
 80037ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037b2:	4853      	ldr	r0, [pc, #332]	@ (8003900 <_vfiprintf_r+0x21c>)
 80037b4:	f7fc fd14 	bl	80001e0 <memchr>
 80037b8:	9a04      	ldr	r2, [sp, #16]
 80037ba:	b9d8      	cbnz	r0, 80037f4 <_vfiprintf_r+0x110>
 80037bc:	06d1      	lsls	r1, r2, #27
 80037be:	bf44      	itt	mi
 80037c0:	2320      	movmi	r3, #32
 80037c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80037c6:	0713      	lsls	r3, r2, #28
 80037c8:	bf44      	itt	mi
 80037ca:	232b      	movmi	r3, #43	@ 0x2b
 80037cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80037d0:	f89a 3000 	ldrb.w	r3, [sl]
 80037d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80037d6:	d015      	beq.n	8003804 <_vfiprintf_r+0x120>
 80037d8:	9a07      	ldr	r2, [sp, #28]
 80037da:	4654      	mov	r4, sl
 80037dc:	2000      	movs	r0, #0
 80037de:	f04f 0c0a 	mov.w	ip, #10
 80037e2:	4621      	mov	r1, r4
 80037e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80037e8:	3b30      	subs	r3, #48	@ 0x30
 80037ea:	2b09      	cmp	r3, #9
 80037ec:	d94b      	bls.n	8003886 <_vfiprintf_r+0x1a2>
 80037ee:	b1b0      	cbz	r0, 800381e <_vfiprintf_r+0x13a>
 80037f0:	9207      	str	r2, [sp, #28]
 80037f2:	e014      	b.n	800381e <_vfiprintf_r+0x13a>
 80037f4:	eba0 0308 	sub.w	r3, r0, r8
 80037f8:	fa09 f303 	lsl.w	r3, r9, r3
 80037fc:	4313      	orrs	r3, r2
 80037fe:	9304      	str	r3, [sp, #16]
 8003800:	46a2      	mov	sl, r4
 8003802:	e7d2      	b.n	80037aa <_vfiprintf_r+0xc6>
 8003804:	9b03      	ldr	r3, [sp, #12]
 8003806:	1d19      	adds	r1, r3, #4
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	9103      	str	r1, [sp, #12]
 800380c:	2b00      	cmp	r3, #0
 800380e:	bfbb      	ittet	lt
 8003810:	425b      	neglt	r3, r3
 8003812:	f042 0202 	orrlt.w	r2, r2, #2
 8003816:	9307      	strge	r3, [sp, #28]
 8003818:	9307      	strlt	r3, [sp, #28]
 800381a:	bfb8      	it	lt
 800381c:	9204      	strlt	r2, [sp, #16]
 800381e:	7823      	ldrb	r3, [r4, #0]
 8003820:	2b2e      	cmp	r3, #46	@ 0x2e
 8003822:	d10a      	bne.n	800383a <_vfiprintf_r+0x156>
 8003824:	7863      	ldrb	r3, [r4, #1]
 8003826:	2b2a      	cmp	r3, #42	@ 0x2a
 8003828:	d132      	bne.n	8003890 <_vfiprintf_r+0x1ac>
 800382a:	9b03      	ldr	r3, [sp, #12]
 800382c:	1d1a      	adds	r2, r3, #4
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	9203      	str	r2, [sp, #12]
 8003832:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003836:	3402      	adds	r4, #2
 8003838:	9305      	str	r3, [sp, #20]
 800383a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003910 <_vfiprintf_r+0x22c>
 800383e:	7821      	ldrb	r1, [r4, #0]
 8003840:	2203      	movs	r2, #3
 8003842:	4650      	mov	r0, sl
 8003844:	f7fc fccc 	bl	80001e0 <memchr>
 8003848:	b138      	cbz	r0, 800385a <_vfiprintf_r+0x176>
 800384a:	9b04      	ldr	r3, [sp, #16]
 800384c:	eba0 000a 	sub.w	r0, r0, sl
 8003850:	2240      	movs	r2, #64	@ 0x40
 8003852:	4082      	lsls	r2, r0
 8003854:	4313      	orrs	r3, r2
 8003856:	3401      	adds	r4, #1
 8003858:	9304      	str	r3, [sp, #16]
 800385a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800385e:	4829      	ldr	r0, [pc, #164]	@ (8003904 <_vfiprintf_r+0x220>)
 8003860:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003864:	2206      	movs	r2, #6
 8003866:	f7fc fcbb 	bl	80001e0 <memchr>
 800386a:	2800      	cmp	r0, #0
 800386c:	d03f      	beq.n	80038ee <_vfiprintf_r+0x20a>
 800386e:	4b26      	ldr	r3, [pc, #152]	@ (8003908 <_vfiprintf_r+0x224>)
 8003870:	bb1b      	cbnz	r3, 80038ba <_vfiprintf_r+0x1d6>
 8003872:	9b03      	ldr	r3, [sp, #12]
 8003874:	3307      	adds	r3, #7
 8003876:	f023 0307 	bic.w	r3, r3, #7
 800387a:	3308      	adds	r3, #8
 800387c:	9303      	str	r3, [sp, #12]
 800387e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003880:	443b      	add	r3, r7
 8003882:	9309      	str	r3, [sp, #36]	@ 0x24
 8003884:	e76a      	b.n	800375c <_vfiprintf_r+0x78>
 8003886:	fb0c 3202 	mla	r2, ip, r2, r3
 800388a:	460c      	mov	r4, r1
 800388c:	2001      	movs	r0, #1
 800388e:	e7a8      	b.n	80037e2 <_vfiprintf_r+0xfe>
 8003890:	2300      	movs	r3, #0
 8003892:	3401      	adds	r4, #1
 8003894:	9305      	str	r3, [sp, #20]
 8003896:	4619      	mov	r1, r3
 8003898:	f04f 0c0a 	mov.w	ip, #10
 800389c:	4620      	mov	r0, r4
 800389e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80038a2:	3a30      	subs	r2, #48	@ 0x30
 80038a4:	2a09      	cmp	r2, #9
 80038a6:	d903      	bls.n	80038b0 <_vfiprintf_r+0x1cc>
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d0c6      	beq.n	800383a <_vfiprintf_r+0x156>
 80038ac:	9105      	str	r1, [sp, #20]
 80038ae:	e7c4      	b.n	800383a <_vfiprintf_r+0x156>
 80038b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80038b4:	4604      	mov	r4, r0
 80038b6:	2301      	movs	r3, #1
 80038b8:	e7f0      	b.n	800389c <_vfiprintf_r+0x1b8>
 80038ba:	ab03      	add	r3, sp, #12
 80038bc:	9300      	str	r3, [sp, #0]
 80038be:	462a      	mov	r2, r5
 80038c0:	4b12      	ldr	r3, [pc, #72]	@ (800390c <_vfiprintf_r+0x228>)
 80038c2:	a904      	add	r1, sp, #16
 80038c4:	4630      	mov	r0, r6
 80038c6:	f3af 8000 	nop.w
 80038ca:	4607      	mov	r7, r0
 80038cc:	1c78      	adds	r0, r7, #1
 80038ce:	d1d6      	bne.n	800387e <_vfiprintf_r+0x19a>
 80038d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80038d2:	07d9      	lsls	r1, r3, #31
 80038d4:	d405      	bmi.n	80038e2 <_vfiprintf_r+0x1fe>
 80038d6:	89ab      	ldrh	r3, [r5, #12]
 80038d8:	059a      	lsls	r2, r3, #22
 80038da:	d402      	bmi.n	80038e2 <_vfiprintf_r+0x1fe>
 80038dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80038de:	f7ff fc85 	bl	80031ec <__retarget_lock_release_recursive>
 80038e2:	89ab      	ldrh	r3, [r5, #12]
 80038e4:	065b      	lsls	r3, r3, #25
 80038e6:	f53f af1f 	bmi.w	8003728 <_vfiprintf_r+0x44>
 80038ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80038ec:	e71e      	b.n	800372c <_vfiprintf_r+0x48>
 80038ee:	ab03      	add	r3, sp, #12
 80038f0:	9300      	str	r3, [sp, #0]
 80038f2:	462a      	mov	r2, r5
 80038f4:	4b05      	ldr	r3, [pc, #20]	@ (800390c <_vfiprintf_r+0x228>)
 80038f6:	a904      	add	r1, sp, #16
 80038f8:	4630      	mov	r0, r6
 80038fa:	f000 f879 	bl	80039f0 <_printf_i>
 80038fe:	e7e4      	b.n	80038ca <_vfiprintf_r+0x1e6>
 8003900:	0800451c 	.word	0x0800451c
 8003904:	08004526 	.word	0x08004526
 8003908:	00000000 	.word	0x00000000
 800390c:	080036bf 	.word	0x080036bf
 8003910:	08004522 	.word	0x08004522

08003914 <_printf_common>:
 8003914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003918:	4616      	mov	r6, r2
 800391a:	4698      	mov	r8, r3
 800391c:	688a      	ldr	r2, [r1, #8]
 800391e:	690b      	ldr	r3, [r1, #16]
 8003920:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003924:	4293      	cmp	r3, r2
 8003926:	bfb8      	it	lt
 8003928:	4613      	movlt	r3, r2
 800392a:	6033      	str	r3, [r6, #0]
 800392c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003930:	4607      	mov	r7, r0
 8003932:	460c      	mov	r4, r1
 8003934:	b10a      	cbz	r2, 800393a <_printf_common+0x26>
 8003936:	3301      	adds	r3, #1
 8003938:	6033      	str	r3, [r6, #0]
 800393a:	6823      	ldr	r3, [r4, #0]
 800393c:	0699      	lsls	r1, r3, #26
 800393e:	bf42      	ittt	mi
 8003940:	6833      	ldrmi	r3, [r6, #0]
 8003942:	3302      	addmi	r3, #2
 8003944:	6033      	strmi	r3, [r6, #0]
 8003946:	6825      	ldr	r5, [r4, #0]
 8003948:	f015 0506 	ands.w	r5, r5, #6
 800394c:	d106      	bne.n	800395c <_printf_common+0x48>
 800394e:	f104 0a19 	add.w	sl, r4, #25
 8003952:	68e3      	ldr	r3, [r4, #12]
 8003954:	6832      	ldr	r2, [r6, #0]
 8003956:	1a9b      	subs	r3, r3, r2
 8003958:	42ab      	cmp	r3, r5
 800395a:	dc26      	bgt.n	80039aa <_printf_common+0x96>
 800395c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003960:	6822      	ldr	r2, [r4, #0]
 8003962:	3b00      	subs	r3, #0
 8003964:	bf18      	it	ne
 8003966:	2301      	movne	r3, #1
 8003968:	0692      	lsls	r2, r2, #26
 800396a:	d42b      	bmi.n	80039c4 <_printf_common+0xb0>
 800396c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003970:	4641      	mov	r1, r8
 8003972:	4638      	mov	r0, r7
 8003974:	47c8      	blx	r9
 8003976:	3001      	adds	r0, #1
 8003978:	d01e      	beq.n	80039b8 <_printf_common+0xa4>
 800397a:	6823      	ldr	r3, [r4, #0]
 800397c:	6922      	ldr	r2, [r4, #16]
 800397e:	f003 0306 	and.w	r3, r3, #6
 8003982:	2b04      	cmp	r3, #4
 8003984:	bf02      	ittt	eq
 8003986:	68e5      	ldreq	r5, [r4, #12]
 8003988:	6833      	ldreq	r3, [r6, #0]
 800398a:	1aed      	subeq	r5, r5, r3
 800398c:	68a3      	ldr	r3, [r4, #8]
 800398e:	bf0c      	ite	eq
 8003990:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003994:	2500      	movne	r5, #0
 8003996:	4293      	cmp	r3, r2
 8003998:	bfc4      	itt	gt
 800399a:	1a9b      	subgt	r3, r3, r2
 800399c:	18ed      	addgt	r5, r5, r3
 800399e:	2600      	movs	r6, #0
 80039a0:	341a      	adds	r4, #26
 80039a2:	42b5      	cmp	r5, r6
 80039a4:	d11a      	bne.n	80039dc <_printf_common+0xc8>
 80039a6:	2000      	movs	r0, #0
 80039a8:	e008      	b.n	80039bc <_printf_common+0xa8>
 80039aa:	2301      	movs	r3, #1
 80039ac:	4652      	mov	r2, sl
 80039ae:	4641      	mov	r1, r8
 80039b0:	4638      	mov	r0, r7
 80039b2:	47c8      	blx	r9
 80039b4:	3001      	adds	r0, #1
 80039b6:	d103      	bne.n	80039c0 <_printf_common+0xac>
 80039b8:	f04f 30ff 	mov.w	r0, #4294967295
 80039bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039c0:	3501      	adds	r5, #1
 80039c2:	e7c6      	b.n	8003952 <_printf_common+0x3e>
 80039c4:	18e1      	adds	r1, r4, r3
 80039c6:	1c5a      	adds	r2, r3, #1
 80039c8:	2030      	movs	r0, #48	@ 0x30
 80039ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80039ce:	4422      	add	r2, r4
 80039d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80039d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80039d8:	3302      	adds	r3, #2
 80039da:	e7c7      	b.n	800396c <_printf_common+0x58>
 80039dc:	2301      	movs	r3, #1
 80039de:	4622      	mov	r2, r4
 80039e0:	4641      	mov	r1, r8
 80039e2:	4638      	mov	r0, r7
 80039e4:	47c8      	blx	r9
 80039e6:	3001      	adds	r0, #1
 80039e8:	d0e6      	beq.n	80039b8 <_printf_common+0xa4>
 80039ea:	3601      	adds	r6, #1
 80039ec:	e7d9      	b.n	80039a2 <_printf_common+0x8e>
	...

080039f0 <_printf_i>:
 80039f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80039f4:	7e0f      	ldrb	r7, [r1, #24]
 80039f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80039f8:	2f78      	cmp	r7, #120	@ 0x78
 80039fa:	4691      	mov	r9, r2
 80039fc:	4680      	mov	r8, r0
 80039fe:	460c      	mov	r4, r1
 8003a00:	469a      	mov	sl, r3
 8003a02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003a06:	d807      	bhi.n	8003a18 <_printf_i+0x28>
 8003a08:	2f62      	cmp	r7, #98	@ 0x62
 8003a0a:	d80a      	bhi.n	8003a22 <_printf_i+0x32>
 8003a0c:	2f00      	cmp	r7, #0
 8003a0e:	f000 80d1 	beq.w	8003bb4 <_printf_i+0x1c4>
 8003a12:	2f58      	cmp	r7, #88	@ 0x58
 8003a14:	f000 80b8 	beq.w	8003b88 <_printf_i+0x198>
 8003a18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003a20:	e03a      	b.n	8003a98 <_printf_i+0xa8>
 8003a22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003a26:	2b15      	cmp	r3, #21
 8003a28:	d8f6      	bhi.n	8003a18 <_printf_i+0x28>
 8003a2a:	a101      	add	r1, pc, #4	@ (adr r1, 8003a30 <_printf_i+0x40>)
 8003a2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003a30:	08003a89 	.word	0x08003a89
 8003a34:	08003a9d 	.word	0x08003a9d
 8003a38:	08003a19 	.word	0x08003a19
 8003a3c:	08003a19 	.word	0x08003a19
 8003a40:	08003a19 	.word	0x08003a19
 8003a44:	08003a19 	.word	0x08003a19
 8003a48:	08003a9d 	.word	0x08003a9d
 8003a4c:	08003a19 	.word	0x08003a19
 8003a50:	08003a19 	.word	0x08003a19
 8003a54:	08003a19 	.word	0x08003a19
 8003a58:	08003a19 	.word	0x08003a19
 8003a5c:	08003b9b 	.word	0x08003b9b
 8003a60:	08003ac7 	.word	0x08003ac7
 8003a64:	08003b55 	.word	0x08003b55
 8003a68:	08003a19 	.word	0x08003a19
 8003a6c:	08003a19 	.word	0x08003a19
 8003a70:	08003bbd 	.word	0x08003bbd
 8003a74:	08003a19 	.word	0x08003a19
 8003a78:	08003ac7 	.word	0x08003ac7
 8003a7c:	08003a19 	.word	0x08003a19
 8003a80:	08003a19 	.word	0x08003a19
 8003a84:	08003b5d 	.word	0x08003b5d
 8003a88:	6833      	ldr	r3, [r6, #0]
 8003a8a:	1d1a      	adds	r2, r3, #4
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	6032      	str	r2, [r6, #0]
 8003a90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e09c      	b.n	8003bd6 <_printf_i+0x1e6>
 8003a9c:	6833      	ldr	r3, [r6, #0]
 8003a9e:	6820      	ldr	r0, [r4, #0]
 8003aa0:	1d19      	adds	r1, r3, #4
 8003aa2:	6031      	str	r1, [r6, #0]
 8003aa4:	0606      	lsls	r6, r0, #24
 8003aa6:	d501      	bpl.n	8003aac <_printf_i+0xbc>
 8003aa8:	681d      	ldr	r5, [r3, #0]
 8003aaa:	e003      	b.n	8003ab4 <_printf_i+0xc4>
 8003aac:	0645      	lsls	r5, r0, #25
 8003aae:	d5fb      	bpl.n	8003aa8 <_printf_i+0xb8>
 8003ab0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003ab4:	2d00      	cmp	r5, #0
 8003ab6:	da03      	bge.n	8003ac0 <_printf_i+0xd0>
 8003ab8:	232d      	movs	r3, #45	@ 0x2d
 8003aba:	426d      	negs	r5, r5
 8003abc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ac0:	4858      	ldr	r0, [pc, #352]	@ (8003c24 <_printf_i+0x234>)
 8003ac2:	230a      	movs	r3, #10
 8003ac4:	e011      	b.n	8003aea <_printf_i+0xfa>
 8003ac6:	6821      	ldr	r1, [r4, #0]
 8003ac8:	6833      	ldr	r3, [r6, #0]
 8003aca:	0608      	lsls	r0, r1, #24
 8003acc:	f853 5b04 	ldr.w	r5, [r3], #4
 8003ad0:	d402      	bmi.n	8003ad8 <_printf_i+0xe8>
 8003ad2:	0649      	lsls	r1, r1, #25
 8003ad4:	bf48      	it	mi
 8003ad6:	b2ad      	uxthmi	r5, r5
 8003ad8:	2f6f      	cmp	r7, #111	@ 0x6f
 8003ada:	4852      	ldr	r0, [pc, #328]	@ (8003c24 <_printf_i+0x234>)
 8003adc:	6033      	str	r3, [r6, #0]
 8003ade:	bf14      	ite	ne
 8003ae0:	230a      	movne	r3, #10
 8003ae2:	2308      	moveq	r3, #8
 8003ae4:	2100      	movs	r1, #0
 8003ae6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003aea:	6866      	ldr	r6, [r4, #4]
 8003aec:	60a6      	str	r6, [r4, #8]
 8003aee:	2e00      	cmp	r6, #0
 8003af0:	db05      	blt.n	8003afe <_printf_i+0x10e>
 8003af2:	6821      	ldr	r1, [r4, #0]
 8003af4:	432e      	orrs	r6, r5
 8003af6:	f021 0104 	bic.w	r1, r1, #4
 8003afa:	6021      	str	r1, [r4, #0]
 8003afc:	d04b      	beq.n	8003b96 <_printf_i+0x1a6>
 8003afe:	4616      	mov	r6, r2
 8003b00:	fbb5 f1f3 	udiv	r1, r5, r3
 8003b04:	fb03 5711 	mls	r7, r3, r1, r5
 8003b08:	5dc7      	ldrb	r7, [r0, r7]
 8003b0a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003b0e:	462f      	mov	r7, r5
 8003b10:	42bb      	cmp	r3, r7
 8003b12:	460d      	mov	r5, r1
 8003b14:	d9f4      	bls.n	8003b00 <_printf_i+0x110>
 8003b16:	2b08      	cmp	r3, #8
 8003b18:	d10b      	bne.n	8003b32 <_printf_i+0x142>
 8003b1a:	6823      	ldr	r3, [r4, #0]
 8003b1c:	07df      	lsls	r7, r3, #31
 8003b1e:	d508      	bpl.n	8003b32 <_printf_i+0x142>
 8003b20:	6923      	ldr	r3, [r4, #16]
 8003b22:	6861      	ldr	r1, [r4, #4]
 8003b24:	4299      	cmp	r1, r3
 8003b26:	bfde      	ittt	le
 8003b28:	2330      	movle	r3, #48	@ 0x30
 8003b2a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003b2e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003b32:	1b92      	subs	r2, r2, r6
 8003b34:	6122      	str	r2, [r4, #16]
 8003b36:	f8cd a000 	str.w	sl, [sp]
 8003b3a:	464b      	mov	r3, r9
 8003b3c:	aa03      	add	r2, sp, #12
 8003b3e:	4621      	mov	r1, r4
 8003b40:	4640      	mov	r0, r8
 8003b42:	f7ff fee7 	bl	8003914 <_printf_common>
 8003b46:	3001      	adds	r0, #1
 8003b48:	d14a      	bne.n	8003be0 <_printf_i+0x1f0>
 8003b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8003b4e:	b004      	add	sp, #16
 8003b50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b54:	6823      	ldr	r3, [r4, #0]
 8003b56:	f043 0320 	orr.w	r3, r3, #32
 8003b5a:	6023      	str	r3, [r4, #0]
 8003b5c:	4832      	ldr	r0, [pc, #200]	@ (8003c28 <_printf_i+0x238>)
 8003b5e:	2778      	movs	r7, #120	@ 0x78
 8003b60:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003b64:	6823      	ldr	r3, [r4, #0]
 8003b66:	6831      	ldr	r1, [r6, #0]
 8003b68:	061f      	lsls	r7, r3, #24
 8003b6a:	f851 5b04 	ldr.w	r5, [r1], #4
 8003b6e:	d402      	bmi.n	8003b76 <_printf_i+0x186>
 8003b70:	065f      	lsls	r7, r3, #25
 8003b72:	bf48      	it	mi
 8003b74:	b2ad      	uxthmi	r5, r5
 8003b76:	6031      	str	r1, [r6, #0]
 8003b78:	07d9      	lsls	r1, r3, #31
 8003b7a:	bf44      	itt	mi
 8003b7c:	f043 0320 	orrmi.w	r3, r3, #32
 8003b80:	6023      	strmi	r3, [r4, #0]
 8003b82:	b11d      	cbz	r5, 8003b8c <_printf_i+0x19c>
 8003b84:	2310      	movs	r3, #16
 8003b86:	e7ad      	b.n	8003ae4 <_printf_i+0xf4>
 8003b88:	4826      	ldr	r0, [pc, #152]	@ (8003c24 <_printf_i+0x234>)
 8003b8a:	e7e9      	b.n	8003b60 <_printf_i+0x170>
 8003b8c:	6823      	ldr	r3, [r4, #0]
 8003b8e:	f023 0320 	bic.w	r3, r3, #32
 8003b92:	6023      	str	r3, [r4, #0]
 8003b94:	e7f6      	b.n	8003b84 <_printf_i+0x194>
 8003b96:	4616      	mov	r6, r2
 8003b98:	e7bd      	b.n	8003b16 <_printf_i+0x126>
 8003b9a:	6833      	ldr	r3, [r6, #0]
 8003b9c:	6825      	ldr	r5, [r4, #0]
 8003b9e:	6961      	ldr	r1, [r4, #20]
 8003ba0:	1d18      	adds	r0, r3, #4
 8003ba2:	6030      	str	r0, [r6, #0]
 8003ba4:	062e      	lsls	r6, r5, #24
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	d501      	bpl.n	8003bae <_printf_i+0x1be>
 8003baa:	6019      	str	r1, [r3, #0]
 8003bac:	e002      	b.n	8003bb4 <_printf_i+0x1c4>
 8003bae:	0668      	lsls	r0, r5, #25
 8003bb0:	d5fb      	bpl.n	8003baa <_printf_i+0x1ba>
 8003bb2:	8019      	strh	r1, [r3, #0]
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	6123      	str	r3, [r4, #16]
 8003bb8:	4616      	mov	r6, r2
 8003bba:	e7bc      	b.n	8003b36 <_printf_i+0x146>
 8003bbc:	6833      	ldr	r3, [r6, #0]
 8003bbe:	1d1a      	adds	r2, r3, #4
 8003bc0:	6032      	str	r2, [r6, #0]
 8003bc2:	681e      	ldr	r6, [r3, #0]
 8003bc4:	6862      	ldr	r2, [r4, #4]
 8003bc6:	2100      	movs	r1, #0
 8003bc8:	4630      	mov	r0, r6
 8003bca:	f7fc fb09 	bl	80001e0 <memchr>
 8003bce:	b108      	cbz	r0, 8003bd4 <_printf_i+0x1e4>
 8003bd0:	1b80      	subs	r0, r0, r6
 8003bd2:	6060      	str	r0, [r4, #4]
 8003bd4:	6863      	ldr	r3, [r4, #4]
 8003bd6:	6123      	str	r3, [r4, #16]
 8003bd8:	2300      	movs	r3, #0
 8003bda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003bde:	e7aa      	b.n	8003b36 <_printf_i+0x146>
 8003be0:	6923      	ldr	r3, [r4, #16]
 8003be2:	4632      	mov	r2, r6
 8003be4:	4649      	mov	r1, r9
 8003be6:	4640      	mov	r0, r8
 8003be8:	47d0      	blx	sl
 8003bea:	3001      	adds	r0, #1
 8003bec:	d0ad      	beq.n	8003b4a <_printf_i+0x15a>
 8003bee:	6823      	ldr	r3, [r4, #0]
 8003bf0:	079b      	lsls	r3, r3, #30
 8003bf2:	d413      	bmi.n	8003c1c <_printf_i+0x22c>
 8003bf4:	68e0      	ldr	r0, [r4, #12]
 8003bf6:	9b03      	ldr	r3, [sp, #12]
 8003bf8:	4298      	cmp	r0, r3
 8003bfa:	bfb8      	it	lt
 8003bfc:	4618      	movlt	r0, r3
 8003bfe:	e7a6      	b.n	8003b4e <_printf_i+0x15e>
 8003c00:	2301      	movs	r3, #1
 8003c02:	4632      	mov	r2, r6
 8003c04:	4649      	mov	r1, r9
 8003c06:	4640      	mov	r0, r8
 8003c08:	47d0      	blx	sl
 8003c0a:	3001      	adds	r0, #1
 8003c0c:	d09d      	beq.n	8003b4a <_printf_i+0x15a>
 8003c0e:	3501      	adds	r5, #1
 8003c10:	68e3      	ldr	r3, [r4, #12]
 8003c12:	9903      	ldr	r1, [sp, #12]
 8003c14:	1a5b      	subs	r3, r3, r1
 8003c16:	42ab      	cmp	r3, r5
 8003c18:	dcf2      	bgt.n	8003c00 <_printf_i+0x210>
 8003c1a:	e7eb      	b.n	8003bf4 <_printf_i+0x204>
 8003c1c:	2500      	movs	r5, #0
 8003c1e:	f104 0619 	add.w	r6, r4, #25
 8003c22:	e7f5      	b.n	8003c10 <_printf_i+0x220>
 8003c24:	0800452d 	.word	0x0800452d
 8003c28:	0800453e 	.word	0x0800453e

08003c2c <__sflush_r>:
 8003c2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003c30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c34:	0716      	lsls	r6, r2, #28
 8003c36:	4605      	mov	r5, r0
 8003c38:	460c      	mov	r4, r1
 8003c3a:	d454      	bmi.n	8003ce6 <__sflush_r+0xba>
 8003c3c:	684b      	ldr	r3, [r1, #4]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	dc02      	bgt.n	8003c48 <__sflush_r+0x1c>
 8003c42:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	dd48      	ble.n	8003cda <__sflush_r+0xae>
 8003c48:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003c4a:	2e00      	cmp	r6, #0
 8003c4c:	d045      	beq.n	8003cda <__sflush_r+0xae>
 8003c4e:	2300      	movs	r3, #0
 8003c50:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003c54:	682f      	ldr	r7, [r5, #0]
 8003c56:	6a21      	ldr	r1, [r4, #32]
 8003c58:	602b      	str	r3, [r5, #0]
 8003c5a:	d030      	beq.n	8003cbe <__sflush_r+0x92>
 8003c5c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003c5e:	89a3      	ldrh	r3, [r4, #12]
 8003c60:	0759      	lsls	r1, r3, #29
 8003c62:	d505      	bpl.n	8003c70 <__sflush_r+0x44>
 8003c64:	6863      	ldr	r3, [r4, #4]
 8003c66:	1ad2      	subs	r2, r2, r3
 8003c68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003c6a:	b10b      	cbz	r3, 8003c70 <__sflush_r+0x44>
 8003c6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003c6e:	1ad2      	subs	r2, r2, r3
 8003c70:	2300      	movs	r3, #0
 8003c72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003c74:	6a21      	ldr	r1, [r4, #32]
 8003c76:	4628      	mov	r0, r5
 8003c78:	47b0      	blx	r6
 8003c7a:	1c43      	adds	r3, r0, #1
 8003c7c:	89a3      	ldrh	r3, [r4, #12]
 8003c7e:	d106      	bne.n	8003c8e <__sflush_r+0x62>
 8003c80:	6829      	ldr	r1, [r5, #0]
 8003c82:	291d      	cmp	r1, #29
 8003c84:	d82b      	bhi.n	8003cde <__sflush_r+0xb2>
 8003c86:	4a2a      	ldr	r2, [pc, #168]	@ (8003d30 <__sflush_r+0x104>)
 8003c88:	40ca      	lsrs	r2, r1
 8003c8a:	07d6      	lsls	r6, r2, #31
 8003c8c:	d527      	bpl.n	8003cde <__sflush_r+0xb2>
 8003c8e:	2200      	movs	r2, #0
 8003c90:	6062      	str	r2, [r4, #4]
 8003c92:	04d9      	lsls	r1, r3, #19
 8003c94:	6922      	ldr	r2, [r4, #16]
 8003c96:	6022      	str	r2, [r4, #0]
 8003c98:	d504      	bpl.n	8003ca4 <__sflush_r+0x78>
 8003c9a:	1c42      	adds	r2, r0, #1
 8003c9c:	d101      	bne.n	8003ca2 <__sflush_r+0x76>
 8003c9e:	682b      	ldr	r3, [r5, #0]
 8003ca0:	b903      	cbnz	r3, 8003ca4 <__sflush_r+0x78>
 8003ca2:	6560      	str	r0, [r4, #84]	@ 0x54
 8003ca4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003ca6:	602f      	str	r7, [r5, #0]
 8003ca8:	b1b9      	cbz	r1, 8003cda <__sflush_r+0xae>
 8003caa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003cae:	4299      	cmp	r1, r3
 8003cb0:	d002      	beq.n	8003cb8 <__sflush_r+0x8c>
 8003cb2:	4628      	mov	r0, r5
 8003cb4:	f7ff fa9c 	bl	80031f0 <_free_r>
 8003cb8:	2300      	movs	r3, #0
 8003cba:	6363      	str	r3, [r4, #52]	@ 0x34
 8003cbc:	e00d      	b.n	8003cda <__sflush_r+0xae>
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	4628      	mov	r0, r5
 8003cc2:	47b0      	blx	r6
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	1c50      	adds	r0, r2, #1
 8003cc8:	d1c9      	bne.n	8003c5e <__sflush_r+0x32>
 8003cca:	682b      	ldr	r3, [r5, #0]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d0c6      	beq.n	8003c5e <__sflush_r+0x32>
 8003cd0:	2b1d      	cmp	r3, #29
 8003cd2:	d001      	beq.n	8003cd8 <__sflush_r+0xac>
 8003cd4:	2b16      	cmp	r3, #22
 8003cd6:	d11e      	bne.n	8003d16 <__sflush_r+0xea>
 8003cd8:	602f      	str	r7, [r5, #0]
 8003cda:	2000      	movs	r0, #0
 8003cdc:	e022      	b.n	8003d24 <__sflush_r+0xf8>
 8003cde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ce2:	b21b      	sxth	r3, r3
 8003ce4:	e01b      	b.n	8003d1e <__sflush_r+0xf2>
 8003ce6:	690f      	ldr	r7, [r1, #16]
 8003ce8:	2f00      	cmp	r7, #0
 8003cea:	d0f6      	beq.n	8003cda <__sflush_r+0xae>
 8003cec:	0793      	lsls	r3, r2, #30
 8003cee:	680e      	ldr	r6, [r1, #0]
 8003cf0:	bf08      	it	eq
 8003cf2:	694b      	ldreq	r3, [r1, #20]
 8003cf4:	600f      	str	r7, [r1, #0]
 8003cf6:	bf18      	it	ne
 8003cf8:	2300      	movne	r3, #0
 8003cfa:	eba6 0807 	sub.w	r8, r6, r7
 8003cfe:	608b      	str	r3, [r1, #8]
 8003d00:	f1b8 0f00 	cmp.w	r8, #0
 8003d04:	dde9      	ble.n	8003cda <__sflush_r+0xae>
 8003d06:	6a21      	ldr	r1, [r4, #32]
 8003d08:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003d0a:	4643      	mov	r3, r8
 8003d0c:	463a      	mov	r2, r7
 8003d0e:	4628      	mov	r0, r5
 8003d10:	47b0      	blx	r6
 8003d12:	2800      	cmp	r0, #0
 8003d14:	dc08      	bgt.n	8003d28 <__sflush_r+0xfc>
 8003d16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d1e:	81a3      	strh	r3, [r4, #12]
 8003d20:	f04f 30ff 	mov.w	r0, #4294967295
 8003d24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d28:	4407      	add	r7, r0
 8003d2a:	eba8 0800 	sub.w	r8, r8, r0
 8003d2e:	e7e7      	b.n	8003d00 <__sflush_r+0xd4>
 8003d30:	20400001 	.word	0x20400001

08003d34 <_fflush_r>:
 8003d34:	b538      	push	{r3, r4, r5, lr}
 8003d36:	690b      	ldr	r3, [r1, #16]
 8003d38:	4605      	mov	r5, r0
 8003d3a:	460c      	mov	r4, r1
 8003d3c:	b913      	cbnz	r3, 8003d44 <_fflush_r+0x10>
 8003d3e:	2500      	movs	r5, #0
 8003d40:	4628      	mov	r0, r5
 8003d42:	bd38      	pop	{r3, r4, r5, pc}
 8003d44:	b118      	cbz	r0, 8003d4e <_fflush_r+0x1a>
 8003d46:	6a03      	ldr	r3, [r0, #32]
 8003d48:	b90b      	cbnz	r3, 8003d4e <_fflush_r+0x1a>
 8003d4a:	f7ff f80b 	bl	8002d64 <__sinit>
 8003d4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d0f3      	beq.n	8003d3e <_fflush_r+0xa>
 8003d56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003d58:	07d0      	lsls	r0, r2, #31
 8003d5a:	d404      	bmi.n	8003d66 <_fflush_r+0x32>
 8003d5c:	0599      	lsls	r1, r3, #22
 8003d5e:	d402      	bmi.n	8003d66 <_fflush_r+0x32>
 8003d60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d62:	f7ff fa42 	bl	80031ea <__retarget_lock_acquire_recursive>
 8003d66:	4628      	mov	r0, r5
 8003d68:	4621      	mov	r1, r4
 8003d6a:	f7ff ff5f 	bl	8003c2c <__sflush_r>
 8003d6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d70:	07da      	lsls	r2, r3, #31
 8003d72:	4605      	mov	r5, r0
 8003d74:	d4e4      	bmi.n	8003d40 <_fflush_r+0xc>
 8003d76:	89a3      	ldrh	r3, [r4, #12]
 8003d78:	059b      	lsls	r3, r3, #22
 8003d7a:	d4e1      	bmi.n	8003d40 <_fflush_r+0xc>
 8003d7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d7e:	f7ff fa35 	bl	80031ec <__retarget_lock_release_recursive>
 8003d82:	e7dd      	b.n	8003d40 <_fflush_r+0xc>

08003d84 <__swhatbuf_r>:
 8003d84:	b570      	push	{r4, r5, r6, lr}
 8003d86:	460c      	mov	r4, r1
 8003d88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d8c:	2900      	cmp	r1, #0
 8003d8e:	b096      	sub	sp, #88	@ 0x58
 8003d90:	4615      	mov	r5, r2
 8003d92:	461e      	mov	r6, r3
 8003d94:	da0d      	bge.n	8003db2 <__swhatbuf_r+0x2e>
 8003d96:	89a3      	ldrh	r3, [r4, #12]
 8003d98:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003d9c:	f04f 0100 	mov.w	r1, #0
 8003da0:	bf14      	ite	ne
 8003da2:	2340      	movne	r3, #64	@ 0x40
 8003da4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003da8:	2000      	movs	r0, #0
 8003daa:	6031      	str	r1, [r6, #0]
 8003dac:	602b      	str	r3, [r5, #0]
 8003dae:	b016      	add	sp, #88	@ 0x58
 8003db0:	bd70      	pop	{r4, r5, r6, pc}
 8003db2:	466a      	mov	r2, sp
 8003db4:	f000 f862 	bl	8003e7c <_fstat_r>
 8003db8:	2800      	cmp	r0, #0
 8003dba:	dbec      	blt.n	8003d96 <__swhatbuf_r+0x12>
 8003dbc:	9901      	ldr	r1, [sp, #4]
 8003dbe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003dc2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003dc6:	4259      	negs	r1, r3
 8003dc8:	4159      	adcs	r1, r3
 8003dca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003dce:	e7eb      	b.n	8003da8 <__swhatbuf_r+0x24>

08003dd0 <__smakebuf_r>:
 8003dd0:	898b      	ldrh	r3, [r1, #12]
 8003dd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003dd4:	079d      	lsls	r5, r3, #30
 8003dd6:	4606      	mov	r6, r0
 8003dd8:	460c      	mov	r4, r1
 8003dda:	d507      	bpl.n	8003dec <__smakebuf_r+0x1c>
 8003ddc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003de0:	6023      	str	r3, [r4, #0]
 8003de2:	6123      	str	r3, [r4, #16]
 8003de4:	2301      	movs	r3, #1
 8003de6:	6163      	str	r3, [r4, #20]
 8003de8:	b003      	add	sp, #12
 8003dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dec:	ab01      	add	r3, sp, #4
 8003dee:	466a      	mov	r2, sp
 8003df0:	f7ff ffc8 	bl	8003d84 <__swhatbuf_r>
 8003df4:	9f00      	ldr	r7, [sp, #0]
 8003df6:	4605      	mov	r5, r0
 8003df8:	4639      	mov	r1, r7
 8003dfa:	4630      	mov	r0, r6
 8003dfc:	f7ff fa64 	bl	80032c8 <_malloc_r>
 8003e00:	b948      	cbnz	r0, 8003e16 <__smakebuf_r+0x46>
 8003e02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e06:	059a      	lsls	r2, r3, #22
 8003e08:	d4ee      	bmi.n	8003de8 <__smakebuf_r+0x18>
 8003e0a:	f023 0303 	bic.w	r3, r3, #3
 8003e0e:	f043 0302 	orr.w	r3, r3, #2
 8003e12:	81a3      	strh	r3, [r4, #12]
 8003e14:	e7e2      	b.n	8003ddc <__smakebuf_r+0xc>
 8003e16:	89a3      	ldrh	r3, [r4, #12]
 8003e18:	6020      	str	r0, [r4, #0]
 8003e1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e1e:	81a3      	strh	r3, [r4, #12]
 8003e20:	9b01      	ldr	r3, [sp, #4]
 8003e22:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003e26:	b15b      	cbz	r3, 8003e40 <__smakebuf_r+0x70>
 8003e28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e2c:	4630      	mov	r0, r6
 8003e2e:	f000 f837 	bl	8003ea0 <_isatty_r>
 8003e32:	b128      	cbz	r0, 8003e40 <__smakebuf_r+0x70>
 8003e34:	89a3      	ldrh	r3, [r4, #12]
 8003e36:	f023 0303 	bic.w	r3, r3, #3
 8003e3a:	f043 0301 	orr.w	r3, r3, #1
 8003e3e:	81a3      	strh	r3, [r4, #12]
 8003e40:	89a3      	ldrh	r3, [r4, #12]
 8003e42:	431d      	orrs	r5, r3
 8003e44:	81a5      	strh	r5, [r4, #12]
 8003e46:	e7cf      	b.n	8003de8 <__smakebuf_r+0x18>

08003e48 <memmove>:
 8003e48:	4288      	cmp	r0, r1
 8003e4a:	b510      	push	{r4, lr}
 8003e4c:	eb01 0402 	add.w	r4, r1, r2
 8003e50:	d902      	bls.n	8003e58 <memmove+0x10>
 8003e52:	4284      	cmp	r4, r0
 8003e54:	4623      	mov	r3, r4
 8003e56:	d807      	bhi.n	8003e68 <memmove+0x20>
 8003e58:	1e43      	subs	r3, r0, #1
 8003e5a:	42a1      	cmp	r1, r4
 8003e5c:	d008      	beq.n	8003e70 <memmove+0x28>
 8003e5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003e66:	e7f8      	b.n	8003e5a <memmove+0x12>
 8003e68:	4402      	add	r2, r0
 8003e6a:	4601      	mov	r1, r0
 8003e6c:	428a      	cmp	r2, r1
 8003e6e:	d100      	bne.n	8003e72 <memmove+0x2a>
 8003e70:	bd10      	pop	{r4, pc}
 8003e72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003e76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003e7a:	e7f7      	b.n	8003e6c <memmove+0x24>

08003e7c <_fstat_r>:
 8003e7c:	b538      	push	{r3, r4, r5, lr}
 8003e7e:	4d07      	ldr	r5, [pc, #28]	@ (8003e9c <_fstat_r+0x20>)
 8003e80:	2300      	movs	r3, #0
 8003e82:	4604      	mov	r4, r0
 8003e84:	4608      	mov	r0, r1
 8003e86:	4611      	mov	r1, r2
 8003e88:	602b      	str	r3, [r5, #0]
 8003e8a:	f7fd f9ff 	bl	800128c <_fstat>
 8003e8e:	1c43      	adds	r3, r0, #1
 8003e90:	d102      	bne.n	8003e98 <_fstat_r+0x1c>
 8003e92:	682b      	ldr	r3, [r5, #0]
 8003e94:	b103      	cbz	r3, 8003e98 <_fstat_r+0x1c>
 8003e96:	6023      	str	r3, [r4, #0]
 8003e98:	bd38      	pop	{r3, r4, r5, pc}
 8003e9a:	bf00      	nop
 8003e9c:	200006ac 	.word	0x200006ac

08003ea0 <_isatty_r>:
 8003ea0:	b538      	push	{r3, r4, r5, lr}
 8003ea2:	4d06      	ldr	r5, [pc, #24]	@ (8003ebc <_isatty_r+0x1c>)
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	4604      	mov	r4, r0
 8003ea8:	4608      	mov	r0, r1
 8003eaa:	602b      	str	r3, [r5, #0]
 8003eac:	f7fd f9fe 	bl	80012ac <_isatty>
 8003eb0:	1c43      	adds	r3, r0, #1
 8003eb2:	d102      	bne.n	8003eba <_isatty_r+0x1a>
 8003eb4:	682b      	ldr	r3, [r5, #0]
 8003eb6:	b103      	cbz	r3, 8003eba <_isatty_r+0x1a>
 8003eb8:	6023      	str	r3, [r4, #0]
 8003eba:	bd38      	pop	{r3, r4, r5, pc}
 8003ebc:	200006ac 	.word	0x200006ac

08003ec0 <_sbrk_r>:
 8003ec0:	b538      	push	{r3, r4, r5, lr}
 8003ec2:	4d06      	ldr	r5, [pc, #24]	@ (8003edc <_sbrk_r+0x1c>)
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	4604      	mov	r4, r0
 8003ec8:	4608      	mov	r0, r1
 8003eca:	602b      	str	r3, [r5, #0]
 8003ecc:	f7fd fa06 	bl	80012dc <_sbrk>
 8003ed0:	1c43      	adds	r3, r0, #1
 8003ed2:	d102      	bne.n	8003eda <_sbrk_r+0x1a>
 8003ed4:	682b      	ldr	r3, [r5, #0]
 8003ed6:	b103      	cbz	r3, 8003eda <_sbrk_r+0x1a>
 8003ed8:	6023      	str	r3, [r4, #0]
 8003eda:	bd38      	pop	{r3, r4, r5, pc}
 8003edc:	200006ac 	.word	0x200006ac

08003ee0 <memcpy>:
 8003ee0:	440a      	add	r2, r1
 8003ee2:	4291      	cmp	r1, r2
 8003ee4:	f100 33ff 	add.w	r3, r0, #4294967295
 8003ee8:	d100      	bne.n	8003eec <memcpy+0xc>
 8003eea:	4770      	bx	lr
 8003eec:	b510      	push	{r4, lr}
 8003eee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ef2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ef6:	4291      	cmp	r1, r2
 8003ef8:	d1f9      	bne.n	8003eee <memcpy+0xe>
 8003efa:	bd10      	pop	{r4, pc}

08003efc <_realloc_r>:
 8003efc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f00:	4607      	mov	r7, r0
 8003f02:	4614      	mov	r4, r2
 8003f04:	460d      	mov	r5, r1
 8003f06:	b921      	cbnz	r1, 8003f12 <_realloc_r+0x16>
 8003f08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f0c:	4611      	mov	r1, r2
 8003f0e:	f7ff b9db 	b.w	80032c8 <_malloc_r>
 8003f12:	b92a      	cbnz	r2, 8003f20 <_realloc_r+0x24>
 8003f14:	f7ff f96c 	bl	80031f0 <_free_r>
 8003f18:	4625      	mov	r5, r4
 8003f1a:	4628      	mov	r0, r5
 8003f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f20:	f000 f81a 	bl	8003f58 <_malloc_usable_size_r>
 8003f24:	4284      	cmp	r4, r0
 8003f26:	4606      	mov	r6, r0
 8003f28:	d802      	bhi.n	8003f30 <_realloc_r+0x34>
 8003f2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003f2e:	d8f4      	bhi.n	8003f1a <_realloc_r+0x1e>
 8003f30:	4621      	mov	r1, r4
 8003f32:	4638      	mov	r0, r7
 8003f34:	f7ff f9c8 	bl	80032c8 <_malloc_r>
 8003f38:	4680      	mov	r8, r0
 8003f3a:	b908      	cbnz	r0, 8003f40 <_realloc_r+0x44>
 8003f3c:	4645      	mov	r5, r8
 8003f3e:	e7ec      	b.n	8003f1a <_realloc_r+0x1e>
 8003f40:	42b4      	cmp	r4, r6
 8003f42:	4622      	mov	r2, r4
 8003f44:	4629      	mov	r1, r5
 8003f46:	bf28      	it	cs
 8003f48:	4632      	movcs	r2, r6
 8003f4a:	f7ff ffc9 	bl	8003ee0 <memcpy>
 8003f4e:	4629      	mov	r1, r5
 8003f50:	4638      	mov	r0, r7
 8003f52:	f7ff f94d 	bl	80031f0 <_free_r>
 8003f56:	e7f1      	b.n	8003f3c <_realloc_r+0x40>

08003f58 <_malloc_usable_size_r>:
 8003f58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f5c:	1f18      	subs	r0, r3, #4
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	bfbc      	itt	lt
 8003f62:	580b      	ldrlt	r3, [r1, r0]
 8003f64:	18c0      	addlt	r0, r0, r3
 8003f66:	4770      	bx	lr

08003f68 <_init>:
 8003f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f6a:	bf00      	nop
 8003f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f6e:	bc08      	pop	{r3}
 8003f70:	469e      	mov	lr, r3
 8003f72:	4770      	bx	lr

08003f74 <_fini>:
 8003f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f76:	bf00      	nop
 8003f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f7a:	bc08      	pop	{r3}
 8003f7c:	469e      	mov	lr, r3
 8003f7e:	4770      	bx	lr
