<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/Simulator_Analysis_Event_Description by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 09:29:26 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>Simulator Analysis Event Description - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Simulator_Analysis_Event_Description","wgTitle":"Simulator Analysis Event Description","wgCurRevisionId":51943,"wgRevisionId":51943,"wgArticleId":2654,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Simulation"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Simulator_Analysis_Event_Description","wgRelevantArticleId":2654,"wgRequestId":"72c3a1ef93e8755032015a4f","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-Simulator_Analysis_Event_Description rootpage-Simulator_Analysis_Event_Description skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">Simulator Analysis Event Description</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p><br /> 
</p><p><br /> 
</p>
<div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#C6000_Simulator_Analysis_Events_Description"><span class="tocnumber">1</span> <span class="toctext">C6000 Simulator Analysis Events Description</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Cycle_Events"><span class="tocnumber">1.1</span> <span class="toctext">Cycle Events</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#CPU_Events"><span class="tocnumber">1.2</span> <span class="toctext">CPU Events</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Miscellaneous_events_not_exposed_by_default"><span class="tocnumber">1.3</span> <span class="toctext">Miscellaneous events not exposed by default</span></a>
<ul>
<li class="toclevel-3 tocsection-5"><a href="#IPC_events"><span class="tocnumber">1.3.1</span> <span class="toctext">IPC&#160;events</span></a></li>
<li class="toclevel-3 tocsection-6"><a href="#Functional_unit_utilization_events"><span class="tocnumber">1.3.2</span> <span class="toctext">Functional unit utilization events</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-7"><a href="#Cache_Events"><span class="tocnumber">1.4</span> <span class="toctext">Cache Events</span></a></li>
</ul>
</li>
</ul>
</div>

<h2><span class="mw-headline" id="C6000_Simulator_Analysis_Events_Description">C6000 Simulator Analysis Events Description</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Simulator_Analysis_Event_Description&amp;action=edit&amp;section=1" title="Edit section: C6000 Simulator Analysis Events Description">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The C6000 simulator analysis event description is available in this page. 
</p><p><br /> 
</p>
<h3><span class="mw-headline" id="Cycle_Events">Cycle Events</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Simulator_Analysis_Event_Description&amp;action=edit&amp;section=2" title="Edit section: Cycle Events">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table border="2" class="wikitable">

<tbody><tr>
<td><u><b>Event Name</b></u>
</td>
<td><u><b>Description</b></u>
</td></tr>
<tr>
<td>cycle.CPU
</td>
<td>
<p>A&#160;CPU cycle consumed 
</p><p>This event includes instruction execution cycle , cross path stalls and memory bank conflict stalls. This does not include memory-access stalls (except the L1D&#160;memory bank conflict stalls in the case of Functional Simulator) 
</p>
</td></tr>
<tr>
<td>cycle.Total
</td>
<td>This event count includes instruction execution cycle count, all stalls (including pipeline stalls), memory latency and system effects.
</td></tr></tbody></table>
<p><br /> 
</p>
<h3><span class="mw-headline" id="CPU_Events">CPU Events</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Simulator_Analysis_Event_Description&amp;action=edit&amp;section=3" title="Edit section: CPU Events">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table border="2" class="wikitable">

<tbody><tr>
<td><u><b>Event Name</b></u>
</td>
<td><u><b>Description</b></u>
</td></tr>
<tr>
<td>CPU.access.data.read
</td>
<td>Data read access from CPU
</td></tr>
<tr>
<td>CPU.access.data.write
</td>
<td>Data write access from CPU
</td></tr>
<tr>
<td>CPU.access.summary
</td>
<td>Data read or write access from CPU
</td></tr>
<tr>
<td>CPU.discontinuity.branch
</td>
<td>A&#160;discontinuity (or jump) occurred in the PC value due to the execution of a branch instruction.
</td></tr>
<tr>
<td>CPU.discontinuity.interrupt.summary
</td>
<td>A&#160;discontinuity (or jump) occurred in the PC value due as a result of an interrupt taken&#160;
</td></tr>
<tr>
<td>CPU.discontinuity.summary
</td>
<td>PC&#160;discontinuity. &#160;
</td></tr>
<tr>
<td>CPU.execute_packet
</td>
<td>An execuet-packet decoded.Event will be reported against the address of the first instruction.
</td></tr>
<tr>
<td>CPU.instruction.decoded
</td>
<td>An Instruction decoded
</td></tr>
<tr>
<td>CPU.instruction.executed
</td>
<td>An&#160;instruction executed &#160;
</td></tr>
<tr>
<td>CPU.instruction.condition_false
</td>
<td>The Predicate for the instruction evaluated to false
</td></tr>
<tr>
<td>CPU.NOP
</td>
<td>No-Operation cycles executed.
</td></tr>
<tr>
<td>CPU.idle
</td>
<td>CPU idle cycles (IDLE instuction)
</td></tr>
<tr>
<td>CPU.stall.mem.L1P
</td>
<td>Stall cycles due to L1P accesses.
</td></tr>
<tr>
<td>CPU.stall.mem.L1D
</td>
<td>Stall cycles due to L1D accesses (e.g. L2 SRAM access missing in L1D).
</td></tr>
<tr>
<td>CPU.stall.mem.bank_conflict
</td>
<td>Stall cycles due to bank conflicts.
</td></tr>
<tr>
<td>CPU.stall.mem
</td>
<td>= CPU.stall.mem.L1P + CPU.stall.mem.L1D + CPU.stall.mem.bank_conflict.
</td></tr>
<tr>
<td>CPU.stall.crosspath
</td>
<td>Stall cycles due to Cross Path data access.
</td></tr>
<tr>
<td>CPU.stall.summary
</td>
<td>= CPU.stall.mem + CPU.stall.crosspath.
</td></tr></tbody></table>
<p><br /> 
</p>
<h3><span class="mw-headline" id="Miscellaneous_events_not_exposed_by_default">Miscellaneous events not exposed by default<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Simulator_Analysis_Event_Description&amp;action=edit&amp;section=4" title="Edit section: Miscellaneous events not exposed by default">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>These events are available on C64x+, C647x, miniC64 and C66x ISAs. 
</p><p>In order to enable below set of events (IPC&#160;and functional unit utilization), 
</p><p>User has to edit the simulator configuration file and add the line POWER_PROFILING&#160;ON; To do this, search for TYPE CPU; line and add the power profiling line after that.<br />
</p><p>For eg., if using on TCI6616 simulator, open the tisim_tci6616.cfg from simulation*/bin/configurations area. <br />
</p><p>MODULE&#160;CPU0;<br />
</p><p>&#160; ....<br />
</p><p>&#160;TYPE&#160;CPU;
</p><p>&#160;<b>POWER_PROFILING ON;</b><br />
</p><p>&#160; ...<br />
</p><p>END&#160;CPU0;<br />
</p><p><br />
</p>
<h4><span class="mw-headline" id="IPC_events">IPC&#160;events<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Simulator_Analysis_Event_Description&amp;action=edit&amp;section=5" title="Edit section: IPC events">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" border="1" style="width: 500px; height: 213px;">

<tbody><tr>
<td><u><b>Event Name</b></u><br />
</td>
<td><u><b>Description<br /></b></u>
</td></tr>
<tr>
<td>CPU.IPC_Cycles.ipc_of_0<br />
</td>
<td>0 Instruction per cycle<br />
</td></tr>
<tr>
<td>CPU.IPC_Cycles.ipc_of_1<br />
</td>
<td>1 Instruction per cycle<br />
</td></tr>
<tr>
<td>CPU.IPC_Cycles.ipc_of_2<br />
</td>
<td>2 Instruction per cycle<br />
</td></tr>
<tr>
<td>CPU.IPC_Cycles.ipc_of_3<br />
</td>
<td>3 Instruction per cycle<br />
</td></tr>
<tr>
<td>CPU.IPC_Cycles.ipc_of_4<br />
</td>
<td>4 Instruction per cycle<br />
</td></tr>
<tr>
<td>CPU.IPC_Cycles.ipc_of_5<br />
</td>
<td>5 Instruction per cycle<br />
</td></tr>
<tr>
<td>CPU.IPC_Cycles.ipc_of_6<br />
</td>
<td>6 Instruction per cycle<br />
</td></tr>
<tr>
<td>CPU.IPC_Cycles.ipc_of_7<br />
</td>
<td>7 Instruction per cycle<br />
</td></tr>
<tr>
<td>CPU.IPC_Cycles.ipc_of_8<br />
</td>
<td>8 Instruction per cycle<br />
</td></tr></tbody></table>
<h4><span class="mw-headline" id="Functional_unit_utilization_events">Functional unit utilization events<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Simulator_Analysis_Event_Description&amp;action=edit&amp;section=6" title="Edit section: Functional unit utilization events">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" border="1" width="500">

<tbody><tr>
<td><u><b>Event Name</b></u><br />
</td>
<td><u><b>Description</b></u><br />
</td></tr>
<tr>
<td>CPU.func_unit_cycles.L1<br />
</td>
<td>Instructions(cpu cycles) executed on L1 unit<br />
</td></tr>
<tr>
<td>CPU.func_unit_cycles.M1<br />
</td>
<td>Instructions(cpu cycles) executed on M1 unit<br />
</td></tr>
<tr>
<td>CPU.func_unit_cycles.S1<br />
</td>
<td>Instructions(cpu cycles) executed on S1 unit<br />
</td></tr>
<tr>
<td>CPU.func_unit_cycles.D1<br />
</td>
<td>Instructions(cpu cycles) executed on D1 unit<br />
</td></tr>
<tr>
<td>CPU.func_unit_cycles.L2<br />
</td>
<td>Instructions(cpu cycles) executed on L2 unit<br />
</td></tr>
<tr>
<td>CPU.func_unit_cycles.M2<br />
</td>
<td>Instructions(cpu cycles) executed on M2 unit<br />
</td></tr>
<tr>
<td>CPU.func_unit_cycles.S2<br />
</td>
<td>Instructions(cpu cycles) executed on S2 unit<br />
</td></tr>
<tr>
<td>CPU.func_unit_cycles.D2<br />
</td>
<td>Instructions(cpu cycles) executed on D2 unit<br />
</td></tr></tbody></table>
<p><br /> 
</p>
<h3><span class="mw-headline" id="Cache_Events">Cache Events</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Simulator_Analysis_Event_Description&amp;action=edit&amp;section=7" title="Edit section: Cache Events">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table border="2" class="wikitable">

<tbody><tr>
<td><u><b>Event Name</b></u>
</td>
<td><u><b>Description</b></u>
</td></tr>
<tr>
<td>L1D.hit.read
</td>
<td>CPU read access is a hit in L1D
</td></tr>
<tr>
<td>L1D.hit.write
</td>
<td>CPU write access is a hit in L1D
</td></tr>
<tr>
<td>L1D.hit.summary
</td>
<td>Total hits in L1D Cache
</td></tr>
<tr>
<td>L1D.miss.read
</td>
<td>CPU read access is a miss in L1D
</td></tr>
<tr>
<td>L1D.miss.write
</td>
<td>CPU write access is a miss in L1D
</td></tr>
<tr>
<td>L1D.miss.summary
</td>
<td>Total misses in L1D Cache
</td></tr>
<tr>
<td>L1D.access
</td>
<td>All data accesses from CPU to L1D
</td></tr>
<tr>
<td>L1D.miss.conflict
</td>
<td>L1D cache miss due to conflict (a miss is said to be of type conflict if the access is a miss in the actual cache, whereas it would have been a hit in a fully associative cache of the same size)
</td></tr>
<tr>
<td>L1D.miss.non_conflict
</td>
<td>L1D cache miss that is not due to conflict (such misses are either cold misses or capacity misses)
</td></tr>
<tr>
<td>L1D.miss.non_cacheable
</td>
<td>L1D miss due to an access whose address is in a non-cacheable region (due primarily to the MAR register settings)
</td></tr>
<tr>
<td>CPU.stall.mem.L1D
</td>
<td>CPU stall cycles due to L1D
</td></tr>
<tr>
<td>L1D.stall.write_buf_full
</td>
<td>A write buffer exists between the L1D and L2 caches. There can be up to four non-mergeable write misses outstanding in the write buffer without stalling the CPU. If a write miss occurs when the write buffer is full, this event will occur.
</td></tr>
<tr>
<td>L1P.hit
</td>
<td>L1P cache hit
</td></tr>
<tr>
<td>L1P.miss.summary
</td>
<td>Total L1P cache misses
</td></tr>
<tr>
<td>L1P.access
</td>
<td>all program fetches from CPU to L1P
</td></tr>
<tr>
<td>L1P.miss.conflict
</td>
<td>L1P cache misses that are conflict misses (a conflict miss is a miss in the actual cache, whereas the access would be a hit in a fully associative cache of the same size)
</td></tr>
<tr>
<td>L1P.miss.non_conflict
</td>
<td>L1P cache misses that are not due to conflicts (a non conflict miss is either a cold miss or a capacity miss)
</td></tr>
<tr>
<td>L1P.miss.non_cacheable
</td>
<td>L1P cache miss due to an access whose address is in a non-cacheable region (due primarily to the MAR register settings)
</td></tr>
<tr>
<td>CPU.stall.mem.L1P
</td>
<td>CPU stall cycles due to L1P
</td></tr>
<tr>
<td>L2.cache.hit.data.read
</td>
<td>L2 cache hits for L1D read requests
</td></tr>
<tr>
<td>L2.cache.hit.data.write
</td>
<td>L2 cache hits for L1D write requests
</td></tr>
<tr>
<td>L2.cache.hit.prog
</td>
<td>L2 cache hits for requests from L1P
</td></tr>
<tr>
<td>L2.cache.hit.summary
</td>
<td>Total L2 Cache hits for requests from L1D and L1P
</td></tr>
<tr>
<td>L2.cache.hit.data.summary
</td>
<td>Totol L2 cache hits for requests from L1D
</td></tr>
<tr>
<td>L2.cache.miss.data.read
</td>
<td>L2 cache misses for read requests from L1D
</td></tr>
<tr>
<td>L2.cache.miss.data.write
</td>
<td>L2 cache misses for write requests from L1D
</td></tr>
<tr>
<td>L2.cache.miss.prog
</td>
<td>L2 cache misses for requests from L1P
</td></tr>
<tr>
<td>L2.cache.miss.summary
</td>
<td>Total L2 cache misses for requests from L1D and L1P.
</td></tr>
<tr>
<td>L2.cache.miss.data.summary
</td>
<td>Total L2 cache misses for requests from L1D
</td></tr>
<tr>
<td>L2.cache.miss.conflict
</td>
<td>L2 cache misses that are of type conflict ( a miss is said to be a conflict miss if the access is a miss in the actual cache, whereas it would have been a hit in a fully associative cache of the same size)
</td></tr>
<tr>
<td>L2.cache.miss.non_conflict
</td>
<td>L2 cache misses that are not due to conflict (such misses are either cold misses or capacity misses)
</td></tr>
<tr>
<td>L2.cache.miss.non_cacheable
</td>
<td>L2 cache misses for requests whose addresses are in non-cacheable regions (due primarily to MAR register settings)
</td></tr>
<tr>
<td>L2.cache.access
</td>
<td>Total L2 cache requests from L1D and L1P
</td></tr>
<tr>
<td>L2.SRAM.data.read
</td>
<td>L1D read from L2 SRAM
</td></tr>
<tr>
<td>L2.SRAM.data.write
</td>
<td>L1D write to L2 SRAM
</td></tr>
<tr>
<td>L2.SRAM.data.summary
</td>
<td>Total L1D accesses to L2 SRAM
</td></tr>
<tr>
<td>L2.SRAM.prog
</td>
<td>L1P read from L2 SRAM
</td></tr>
<tr>
<td>L2.SRAM.dma.read
</td>
<td>DMA Read access to L2 SRAM
</td></tr>
<tr>
<td>L2.SRAM.dma.write
</td>
<td>DMA Write access to L2 SRAM
</td></tr>
<tr>
<td>L2.SRAM.dma.access
</td>
<td>DMA access to L2 SRAM
</td></tr>
<tr>
<td>L1P.victim
</td>
<td>L1P miss caused a victim in L1P (a L1P victim is caused by an L1P miss requiring eviction).
</td></tr>
<tr>
<td>L1P.snoop.hit
</td>
<td>L2 snoop request that is a hit in L1P
</td></tr>
<tr>
<td>L1P.snoop.hit.victim
</td>
<td>L1P snoop hits caused due to L2 victim
</td></tr>
<tr>
<td>L1P.snoop.hit.dma
</td>
<td>L1P snoop hits caused due to DMA access to L2 SRAM
</td></tr>
<tr>
<td>L1P.snoop.hit.cache_control_op
</td>
<td>L1P snoop hits caused due to cache control operations (flush, write back operations to L2)
</td></tr>
<tr>
<td>L1P.snoop.miss
</td>
<td>L2 snoop requests that miss L1P
</td></tr>
<tr>
<td>L1P.snoop.summary
</td>
<td>Total snoops to L1P (misses, clean hits, dirty hits)
</td></tr>
<tr>
<td>L1D.victim.dirty
</td>
<td>L1D victims that are dirty (that is, eviction of a line that has been modified)
</td></tr>
<tr>
<td>L1D.victim.summary
</td>
<td>Total L1D victims (a L1D victim is caused by an L1D miss requiring eviction).
</td></tr>
<tr>
<td>L1D.snoop.hit.summary
</td>
<td>L2 Snoop request that is a hit in L1D
</td></tr>
<tr>
<td>L1D.snoop.hit.victim
</td>
<td>L1D snoop hits caused due to L2 victim
</td></tr>
<tr>
<td>L1D.snoop.hit.dma
</td>
<td>L1D snoop hits caused due to DMA access to L2 SRAM
</td></tr>
<tr>
<td>L1D.snoop.hit.cache_control_op
</td>
<td>L1D snoop hits caused due to cache control operations (flush, write back operations to L2)
</td></tr>
<tr>
<td>L1D.snoop.hit.dirty
</td>
<td>L1D snoop hit to an L1D line that has been modified
</td></tr>
<tr>
<td>L1D.snoop.hit.dirty.victim
</td>
<td>L1D snoop hits to dirty lines caused due to L2 victim
</td></tr>
<tr>
<td>L1D.snoop.hit.dirty.dma
</td>
<td>L1D snoop hits to dirty lines caused due to DMA access to L2 SRAM
</td></tr>
<tr>
<td>L1D.snoop.miss
</td>
<td>L2 snoop request that is a miss in L1D
</td></tr>
<tr>
<td>L1D.snoop.summary
</td>
<td>Total L1D snoops (misses, clean hits, dirty hits)
</td></tr>
<tr>
<td>L1D.miss.write_merge
</td>
<td>A write buffer exists between the L1D and L2 caches. The write buffer allows merging of write requests. It merges two write misses into a single transaction provided the following rules are obeyed: The double-word address of the two accesses is the same; the two accesses are to L2 configured as SRAM; the oldest write has just been placed in the write buffer queue; the newest write has not been placed in the buffer queue
</td></tr>
<tr>
<td>L2.cache.victim.dirty
</td>
<td>Victimized line in L2 has been modified (needs to be saved to corresponding memory locations)
</td></tr>
<tr>
<td>L2.cache.victim.data
</td>
<td>L1D access caused victim in L2
</td></tr>
<tr>
<td>L2.cache.victim.prog
</td>
<td>L1P access caused victim in L2
</td></tr>
<tr>
<td>L2.cache.victim.summary
</td>
<td>L2 access that causes a L2 victim (victim is caused by a miss requiring line eviction)
</td></tr></tbody></table>

<!-- 
NewPP limit report
Cached time: 20201130100215
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.040 seconds
Real time usage: 0.041 seconds
Preprocessor visited node count: 27/1000000
Preprocessor generated node count: 32/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:2654-0!canonical and timestamp 20201130100215 and revision id 51943
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Simulator Analysis Event Description</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Simulator Analysis Event Description</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>Simulator Analysis Event Description</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>Simulator Analysis Event Description</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>Simulator Analysis Event Description</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Simulator Analysis Event Description</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Simulator Analysis Event Description</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>Simulator Analysis Event Description</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>Simulator Analysis Event Description</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=Simulator_Analysis_Event_Description&amp;oldid=51943">https://processors.wiki.ti.com/index.php?title=Simulator_Analysis_Event_Description&amp;oldid=51943</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Category</a>: <ul><li><a href="Category_Simulation.html" title="Category:Simulation">Simulation</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=Simulator+Analysis+Event+Description" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="Simulator_Analysis_Event_Description.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:Simulator_Analysis_Event_Description&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="Simulator_Analysis_Event_Description.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Simulator_Analysis_Event_Description&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Simulator_Analysis_Event_Description&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/Simulator_Analysis_Event_Description.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/Simulator_Analysis_Event_Description.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=Simulator_Analysis_Event_Description&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=Simulator_Analysis_Event_Description&amp;oldid=51943" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=Simulator_Analysis_Event_Description&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 10 February 2011, at 04:11.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.040","walltime":"0.041","ppvisitednodes":{"value":27,"limit":1000000},"ppgeneratednodes":{"value":32,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201130100215","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":228});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/Simulator_Analysis_Event_Description by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 09:29:27 GMT -->
</html>
