{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.379368",
   "Default View_TopLeft":"-1044,-651",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1310 -y -110 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1310 -y -90 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x -220 -y -60 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 760 -y -1080 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 3 -x 760 -y -740 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 3 -x 760 -y -460 -defaultsOSRD
preplace inst axi_bram_ctrl_3 -pg 1 -lvl 3 -x 760 -y -160 -defaultsOSRD
preplace inst axi_bram_ctrl_4 -pg 1 -lvl 3 -x 760 -y 140 -defaultsOSRD
preplace inst axi_bram_ctrl_5 -pg 1 -lvl 3 -x 760 -y 450 -defaultsOSRD
preplace inst axi_bram_ctrl_6 -pg 1 -lvl 3 -x 760 -y 780 -defaultsOSRD
preplace inst axi_bram_ctrl_7 -pg 1 -lvl 3 -x 760 -y 1120 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1150 -y -1140 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -x 1150 -y -800 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 4 -x 1150 -y -510 -defaultsOSRD
preplace inst blk_mem_gen_3 -pg 1 -lvl 4 -x 1150 -y -210 -defaultsOSRD
preplace inst blk_mem_gen_4 -pg 1 -lvl 4 -x 1150 -y 130 -defaultsOSRD
preplace inst blk_mem_gen_5 -pg 1 -lvl 4 -x 1150 -y 460 -defaultsOSRD
preplace inst blk_mem_gen_6 -pg 1 -lvl 4 -x 1150 -y 740 -defaultsOSRD
preplace inst blk_mem_gen_7 -pg 1 -lvl 4 -x 1150 -y 1030 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -x 280 -y -840 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 280 -y -100 -defaultsOSRD
preplace inst multicycle_pipeline_0 -pg 1 -lvl 3 -x 760 -y -1240 -defaultsOSRD
preplace inst multicycle_pipeline_1 -pg 1 -lvl 3 -x 760 -y -880 -defaultsOSRD
preplace inst multicycle_pipeline_2 -pg 1 -lvl 3 -x 760 -y -600 -defaultsOSRD
preplace inst multicycle_pipeline_3 -pg 1 -lvl 3 -x 760 -y -300 -defaultsOSRD
preplace inst multicycle_pipeline_4 -pg 1 -lvl 3 -x 760 -y 0 -defaultsOSRD
preplace inst multicycle_pipeline_5 -pg 1 -lvl 3 -x 760 -y 280 -defaultsOSRD
preplace inst multicycle_pipeline_6 -pg 1 -lvl 3 -x 760 -y 590 -defaultsOSRD
preplace inst multicycle_pipeline_7 -pg 1 -lvl 3 -x 760 -y 930 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 -420 50 10 -950 510
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 1 -10 -860n
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 60 -940 520
preplace netloc S08_AXI_1 1 1 1 0 -540n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 1000 -1130n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 3 1 1000 -790n
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 3 1 1000 -500n
preplace netloc axi_bram_ctrl_3_BRAM_PORTA 1 3 1 990 -200n
preplace netloc axi_bram_ctrl_4_BRAM_PORTA 1 3 1 N 140
preplace netloc axi_bram_ctrl_5_BRAM_PORTA 1 3 1 990 450n
preplace netloc axi_bram_ctrl_6_BRAM_PORTA 1 3 1 990 750n
preplace netloc axi_bram_ctrl_7_BRAM_PORTA 1 3 1 980 1040n
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 470 -1100n
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 490 -760n
preplace netloc axi_interconnect_0_M05_AXI 1 2 1 540 -480n
preplace netloc axi_interconnect_0_M07_AXI 1 2 1 560 -180n
preplace netloc axi_interconnect_0_M09_AXI 1 2 1 540 -70n
preplace netloc axi_interconnect_0_M11_AXI 1 2 1 500 -30n
preplace netloc axi_interconnect_0_M13_AXI 1 2 1 480 10n
preplace netloc axi_interconnect_0_M15_AXI 1 2 1 460 50n
preplace netloc processing_system7_0_DDR 1 1 4 -20 -960 N -960 N -960 1280
preplace netloc processing_system7_0_FIXED_IO 1 1 4 -20 560 560 -80 990 -90 N
preplace netloc multicycle_pipeline_0_ip_data_ram_PORTA 1 3 1 1000 -1240n
preplace netloc multicycle_pipeline_1_ip_data_ram_PORTA 1 3 1 1000 -880n
preplace netloc multicycle_pipeline_2_ip_data_ram_PORTA 1 3 1 990 -600n
preplace netloc multicycle_pipeline_3_ip_data_ram_PORTA 1 3 1 990 -300n
preplace netloc multicycle_pipeline_4_ip_data_ram_PORTA 1 3 1 1000 0n
preplace netloc multicycle_pipeline_5_ip_data_ram_PORTA 1 3 1 1000 280n
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 460 -1260n
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 480 -900n
preplace netloc axi_interconnect_0_M04_AXI 1 2 1 500 -620n
preplace netloc axi_interconnect_0_M06_AXI 1 2 1 550 -320n
preplace netloc axi_interconnect_0_M08_AXI 1 2 1 550 -90n
preplace netloc axi_interconnect_0_M10_AXI 1 2 1 530 -50n
preplace netloc multicycle_pipeline_6_ip_data_ram_PORTA 1 3 1 1000 590n
preplace netloc multicycle_pipeline_7_ip_data_ram_PORTA 1 3 1 980 930n
preplace netloc axi_interconnect_0_M12_AXI 1 2 1 490 -10n
preplace netloc axi_interconnect_0_M14_AXI 1 2 1 470 30n
preplace netloc multicycle_pipeline_0_m_axi_gmem 1 1 3 20 -1320 N -1320 1000
preplace netloc multicycle_pipeline_1_m_axi_gmem 1 1 3 30 -990 N -990 1000
preplace netloc multicycle_pipeline_2_m_axi_gmem 1 1 3 40 -980 N -980 990
preplace netloc multicycle_pipeline_3_m_axi_gmem 1 1 3 50 -970 N -970 980
preplace netloc multicycle_pipeline_4_m_axi_gmem 1 1 3 50 680 N 680 980
preplace netloc multicycle_pipeline_5_m_axi_gmem 1 1 3 90 670 N 670 960
preplace netloc multicycle_pipeline_6_m_axi_gmem 1 1 3 70 690 N 690 970
preplace netloc multicycle_pipeline_7_m_axi_gmem 1 1 3 80 700 N 700 960
levelinfo -pg 1 -440 -220 280 760 1150 1310
pagesize -pg 1 -db -bbox -sgen -440 -1400 1430 1220
"
}
{
   "da_clkrst_cnt":"84",
   "da_ps7_cnt":"1"
}
