<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US7120754 - Synchronous DRAM with selectable internal prefetch size - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Synchronous DRAM with selectable internal prefetch size"><meta name="DC.contributor" content="Kevin J. Ryan" scheme="inventor"><meta name="DC.contributor" content="Christopher S. Johnson" scheme="inventor"><meta name="DC.contributor" content="Micron Technology, Inc." scheme="assignee"><meta name="DC.date" content="2005-11-8" scheme="dateSubmitted"><meta name="DC.description" content="A synchronous memory device and its method of operation which can be set to operate at a plurality of supported prefetch modes. The prefetch mode may be set by programming a portion of a mode register of the memory device or by setting one or more programmable elements. For read operations, the synchronous memory device internally reads data corresponding to the largest supported prefetch size, and outputs read data corresponding to the current mode. For write operations the synchronous memory accepts write data corresponding to the selected prefetch mode and writes the received data to the array. Data words corresponding to data not received are masked from writing via a write masking circuit."><meta name="DC.date" content="2006-10-10" scheme="issued"><meta name="DC.relation" content="US:20040172499:A1" scheme="references"><meta name="DC.relation" content="US:5577224" scheme="references"><meta name="DC.relation" content="US:5713003" scheme="references"><meta name="DC.relation" content="US:5890211" scheme="references"><meta name="DC.relation" content="US:6035375" scheme="references"><meta name="DC.relation" content="US:6314431" scheme="references"><meta name="DC.relation" content="US:6606688" scheme="references"><meta name="DC.relation" content="US:6636945" scheme="references"><meta name="DC.relation" content="US:6728839" scheme="references"><meta name="DC.relation" content="US:6851026" scheme="references"><meta name="citation_reference" content="Chen, &quot;An Effective Programmable Prefetch Engine for On-Chip Caches&quot;, 1995, IEEE, p. 237-242."><meta name="citation_reference" content="Chiueh, &quot;Sunder: A Programmable Hardware Prefetch Architecture for Numerical Loops&quot;, 1994, IEEE, p. 488-497."><meta name="citation_patent_number" content="US:7120754"><meta name="citation_patent_application_number" content="US:11/268,760"><link rel="canonical" href="http://www.google.com/patents/US7120754"/><meta property="og:url" content="http://www.google.com/patents/US7120754"/><meta name="title" content="Patent US7120754 - Synchronous DRAM with selectable internal prefetch size"/><meta name="description" content="A synchronous memory device and its method of operation which can be set to operate at a plurality of supported prefetch modes. The prefetch mode may be set by programming a portion of a mode register of the memory device or by setting one or more programmable elements. For read operations, the synchronous memory device internally reads data corresponding to the largest supported prefetch size, and outputs read data corresponding to the current mode. For write operations the synchronous memory accepts write data corresponding to the selected prefetch mode and writes the received data to the array. Data words corresponding to data not received are masked from writing via a write masking circuit."/><meta property="og:title" content="Patent US7120754 - Synchronous DRAM with selectable internal prefetch size"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("g43tU7fUOoTygwTZkoLQBA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("GRC"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("g43tU7fUOoTygwTZkoLQBA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("GRC"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us7120754?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US7120754"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=a0Z3BAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS7120754&amp;usg=AFQjCNHKGHS27bBXw7PzH3avS1wKZdbLUg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US7120754.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US7120754.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20060112231"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US7120754"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US7120754" style="display:none"><span itemprop="description">A synchronous memory device and its method of operation which can be set to operate at a plurality of supported prefetch modes. The prefetch mode may be set by programming a portion of a mode register of the memory device or by setting one or more programmable elements. For read operations, the synchronous...</span><span itemprop="url">http://www.google.com/patents/US7120754?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US7120754 - Synchronous DRAM with selectable internal prefetch size</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US7120754 - Synchronous DRAM with selectable internal prefetch size" title="Patent US7120754 - Synchronous DRAM with selectable internal prefetch size"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US7120754 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 11/268,760</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Oct 10, 2006</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Nov 8, 2005</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Apr 29, 2002</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6895474">US6895474</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6981100">US6981100</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20030204674">US20030204674</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050083758">US20050083758</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20060112231">US20060112231</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">11268760, </span><span class="patent-bibdata-value">268760, </span><span class="patent-bibdata-value">US 7120754 B2, </span><span class="patent-bibdata-value">US 7120754B2, </span><span class="patent-bibdata-value">US-B2-7120754, </span><span class="patent-bibdata-value">US7120754 B2, </span><span class="patent-bibdata-value">US7120754B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Kevin+J.+Ryan%22">Kevin J. Ryan</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Christopher+S.+Johnson%22">Christopher S. Johnson</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Micron+Technology,+Inc.%22">Micron Technology, Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7120754.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7120754.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7120754.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (10),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (2),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (20),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (8)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/7120754&usg=AFQjCNGx1D0fde745vvBEe6zoYg99Q30Ww">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D7120754&usg=AFQjCNEFLccMwA7qf3m4p0l2wgi_p_TKcA">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D7120754B2%26KC%3DB2%26FT%3DD&usg=AFQjCNF_trkDLDiut7j164KHnhXnBbt3TQ">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55652418" lang="EN" load-source="patent-office">Synchronous DRAM with selectable internal prefetch size</invention-title></span><br><span class="patent-number">US 7120754 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA51051793" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">A synchronous memory device and its method of operation which can be set to operate at a plurality of supported prefetch modes. The prefetch mode may be set by programming a portion of a mode register of the memory device or by setting one or more programmable elements. For read operations, the synchronous memory device internally reads data corresponding to the largest supported prefetch size, and outputs read data corresponding to the current mode. For write operations the synchronous memory accepts write data corresponding to the selected prefetch mode and writes the received data to the array. Data words corresponding to data not received are masked from writing via a write masking circuit.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(6)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7120754B2/US07120754-20061010-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7120754B2/US07120754-20061010-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7120754B2/US07120754-20061010-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7120754B2/US07120754-20061010-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7120754B2/US07120754-20061010-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7120754B2/US07120754-20061010-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7120754B2/US07120754-20061010-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7120754B2/US07120754-20061010-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7120754B2/US07120754-20061010-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7120754B2/US07120754-20061010-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7120754B2/US07120754-20061010-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7120754B2/US07120754-20061010-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(35)</span></span></div><div class="patent-text"><div mxw-id="PCLM9097530" lang="EN" load-source="patent-office" class="claims">
    <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
      <div class="claim-text">1. A method of operating a memory device supporting a data transfer operation in a plurality of prefetch modes, said method comprising the steps of:
<div class="claim-text">detecting a current prefetch mode from a reprogrammable element of said memory device;</div>
<div class="claim-text">if the current prefetch mode corresponds to a first prefetch mode, transferring without masking, a first plurality of words between said memory device and an external device at a rate of one word per data transfer period; and</div>
<div class="claim-text">if the current prefetch mode corresponds to a second prefetch mode, transferring while masking a second plurality of words between said memory device and an external device at a rate of one word per data transfer period;</div>
<div class="claim-text">wherein said second plurality is less than said first plurality.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
      <div class="claim-text">2. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:
<div class="claim-text">reprogramming said reprogrammable element to store an updated current prefetch mode; and</div>
<div class="claim-text">re-detecting the current prefetch mode by reading the updated current prefetch mode stored in said reprogrammable element.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
      <div class="claim-text">3. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein said data transfer operation is a read and said masking further comprises not outputting to the external device a portion of a read latch.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
      <div class="claim-text">4. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein said data transfer operation is a write and said masking further comprises not writing to at least one memory array of said memory device a portion of at least one input register of said memory device.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
      <div class="claim-text">5. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein said first plurality is four.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
      <div class="claim-text">6. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein said second plurality is two.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
      <div class="claim-text">7. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein said reprogrammable element is at least a portion of a mode register of said memory device.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
      <div class="claim-text">8. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein said reprogrammable element comprises at least one pin of said memory device.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
      <div class="claim-text">9. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein said data transfer period is one clock cycle.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
      <div class="claim-text">10. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein said data transfer period is one half clock cycle.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00011" num="00011" class="claim">
      <div class="claim-text">11. A method of operating a memory device supporting a data transfer operation in a plurality of prefetch modes, said method comprising the steps of:
<div class="claim-text">selecting a first one of the plurality of prefetch modes for storage in a portion of said memory device;</div>
<div class="claim-text">detecting a current prefetch mode by determining a stored content of said portion of said memory device;</div>
<div class="claim-text">if the current prefetch mode corresponds to a first prefetch mode, transferring without masking, a first plurality of words between said memory device and an external device at a rate of one word per data transfer period; and</div>
<div class="claim-text">if the current prefetch mode corresponds to a second prefetch mode, transferring while masking a second plurality of words between said memory device and an external device at a rate of one word per data transfer period;</div>
<div class="claim-text">wherein said second plurality is less than said first plurality.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
      <div class="claim-text">12. The method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising:
<div class="claim-text">selecting a second one of the plurality of prefetch modes;</div>
<div class="claim-text">storing the second one of the plurality of prefetch modes in said portion of said memory device; and</div>
<div class="claim-text">re-detecting the current prefetch mode by determining the stored content of said portion of said memory device.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
      <div class="claim-text">13. The method of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein said data transfer operation is a read and said masking further comprises not outputting to the external device a portion of a read latch.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
      <div class="claim-text">14. The method of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein said data transfer operation is a write and said masking further comprises not writing to at least one memory array of said memory device a portion of at least one input register of said memory device.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00015" num="00015" class="claim">
      <div class="claim-text">15. The method of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein said first plurality is four.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00016" num="00016" class="claim">
      <div class="claim-text">16. The method of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein said second plurality is two.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00017" num="00017" class="claim">
      <div class="claim-text">17. The method of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein said portion of said memory device is at least a portion of a mode register of said memory device.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00018" num="00018" class="claim">
      <div class="claim-text">18. The method of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein said data transfer period is one clock cycle.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00019" num="00019" class="claim">
      <div class="claim-text">19. The method of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein said data transfer period is one half clock cycle.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00020" num="00020" class="claim">
      <div class="claim-text">20. A memory device comprising:
<div class="claim-text">a memory array;</div>
<div class="claim-text">a data transfer circuit for performing a read operation by transferring a plurality of words from the memory array to an external device and for performing a write operation by transferring at least some of said plurality of words from the external device to the memory array; and</div>
<div class="claim-text">a reprogrammable element for storing one of a plurality of prefetch modes;</div>
<div class="claim-text">wherein said data transfer circuit transfers data between the memory device and an external device at a rate of one word per data transfer period, and operates in accordance with the prefetch mode stored in said reprogrammable element, the plurality of prefetch modes including, at least, a first prefetch mode to transfer a first number of words without masking, and a second prefetch mode to transfer a second number of words by masking at least one of said first number of words, said second number being less than said first number.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00021" num="00021" class="claim">
      <div class="claim-text">21. The memory device of <claim-ref idref="CLM-00020">claim 20</claim-ref>, wherein said reprogrammable element is located in a mode register of said memory device.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00022" num="00022" class="claim">
      <div class="claim-text">22. The memory device of <claim-ref idref="CLM-00020">claim 20</claim-ref>, wherein said reprogrammable element comprises at least one pin of said memory device.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00023" num="00023" class="claim">
      <div class="claim-text">23. The memory device of <claim-ref idref="CLM-00020">claim 20</claim-ref>, wherein the data transfer circuit, during a read operation in said second prefetch mode, masks said at least one of said first number of words by only transferring to the external device said second number of words.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00024" num="00024" class="claim">
      <div class="claim-text">24. The memory device of <claim-ref idref="CLM-00020">claim 20</claim-ref>, wherein the data transfer circuit, during a write operation in said second prefetch mode, masks said at least one of said first number of words by only transferring said second number of words to the memory array.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00025" num="00025" class="claim">
      <div class="claim-text">25. The memory device of <claim-ref idref="CLM-00024">claim 24</claim-ref>, wherein said portion of the memory array corresponding to the portion of the first number of words not included in said second number of words is write protected.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00026" num="00026" class="claim">
      <div class="claim-text">26. The memory device of <claim-ref idref="CLM-00020">claim 20</claim-ref>, wherein the data transfer period is one clock cycle.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00027" num="00027" class="claim">
      <div class="claim-text">27. The memory device of <claim-ref idref="CLM-00020">claim 20</claim-ref>, wherein the data transfer period is one half of a clock cycle.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00028" num="00028" class="claim">
      <div class="claim-text">28. A system comprising:
<div class="claim-text">a processor; and</div>
<div class="claim-text">a memory coupled to said processor, wherein said memory further comprises:
<div class="claim-text">a memory array,</div>
<div class="claim-text">a data transfer circuit for performing a read operation by transferring a plurality of words from the memory array to an external device and for performing a write operation by transferring at least some of said plurality of words from the external device to the memory array, and</div>
<div class="claim-text">a reprogrammable element for storing one of a plurality of prefetch modes;</div>
<div class="claim-text">wherein said data transfer circuit transfers data between the memory device and an external device at a rate of one word per data transfer period, and operates in accordance with the prefetch mode stored in said reprogrammable element, the plurality of prefetch modes including, at least, a first prefetch mode to transfer a first number of words without masking, and a second prefetch mode to transfer a second number of words by masking at least one of said first number of words, said second number being less than said first number.</div>
</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00029" num="00029" class="claim">
      <div class="claim-text">29. The system of <claim-ref idref="CLM-00028">claim 28</claim-ref>, wherein said reprogrammable element is located in a mode register of said memory device.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00030" num="00030" class="claim">
      <div class="claim-text">30. The system of <claim-ref idref="CLM-00028">claim 28</claim-ref>, wherein said reprogrammable element comprises at least one pin of said memory.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00031" num="00031" class="claim">
      <div class="claim-text">31. The system of <claim-ref idref="CLM-00028">claim 28</claim-ref>, wherein the data transfer circuit, during a read operation in said second prefetch mode, masks said at least one of said first number of words by only transferring to the external device said second number or words.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00032" num="00032" class="claim">
      <div class="claim-text">32. The system of <claim-ref idref="CLM-00028">claim 28</claim-ref>, wherein the data transfer circuit, during a write operation in said second prefetch mode, masks said at least one of said first number of words by only transferring said second number of words to the memory array.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00033" num="00033" class="claim">
      <div class="claim-text">33. The system of <claim-ref idref="CLM-00032">claim 32</claim-ref>, wherein said portion of the memory array corresponding to the portion of the first number of words not included in said second number of words is write protected.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00034" num="00034" class="claim">
      <div class="claim-text">34. The system of <claim-ref idref="CLM-00028">claim 28</claim-ref>, wherein the data transfer period is one clock cycle.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00035" num="00035" class="claim">
      <div class="claim-text">35. The system of <claim-ref idref="CLM-00028">claim 28</claim-ref>, wherein the data transfer period is one half of a clock cycle.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES16120074" lang="EN" load-source="patent-office" class="description">
    <p num="p-0002">This application is a continuation of application Ser. No. 10/972,324, filed Oct. 26, 2004, now U.S. Pat. No. 6,981,100, issued Dec. 27, 2005, which is a continuation of application Ser. No. 10/133,386, filed Apr. 29, 2002, now U.S. Pat. No. 6,895,474, issued May 17, 2005, the subject matter of each of which is incorporated by reference herein.</p>
    <heading>FIELD OF INVENTION</heading> <p num="p-0003">The present invention relates to memory devices. More specifically, the present invention relates to synchronous memory devices which supports at least two internal prefetch sizes.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p num="p-0004">Dynamic random access memory (DRAM) integrated circuit devices have existed for more than thirty years and have undergone tremendous increases in both storage capacity as well as speed. These advances have been achieved through advances in semiconductor fabrication technology and circuit design technology. The quest to increase memory speeds has lead to several changes in DRAM devices. In recent years, DRAM devices have transitioned towards synchronous operation. That is, synchronous DRAM (SDRAM) devices accept commands and transfers data synchronized to a clock signal. A recent variation on SDRAM is the introduction of double data rate (DDR) SDRAM devices. DDR devices still accept commands aligned on the rising clock edge, but transfer data on both the rising and falling clock edges.</p>
    <p num="p-0005">Internally, SDRAM devices store data in memory cells. Each memory cell stores one bit of data and is organized into an array which can be addressed by a row address and a column address. Each device outputs or accepts a n-bit word of data, where n is an integer, for each read or write, respectively. Thus, each SDRAM device typically includes a plurality of arrays which are read simultaneously using the same row and column address in order to output or accept n-bits of data simultaneously. Alternatively, some SDRAM memory device may accept a column address which maps to multiple column lines, and thus a plurality of memory cells. One limitation on increasing memory device speed is the rate at which column lines can be switched within a memory array. That is, the clock cycle time supplied to an SDRAM is ordinarily limited by the maximum speed which the memory arrays can switch column lines.</p>
    <p num="p-0006">A solution to increasing data transfer rates beyond the limitations imposed by the maximum speed at which column lines can be switched is to employ prefetching, which allows the internal column cycle time to be spread across multiple external data transfer periods. Essentially, a single read or write transaction in a prefetching memory device effectively consists of a single wider data transfer over one internal data transfer period (at the SDRAM core) and a corresponding number of consecutive n-bit wide external data transfers over the corresponding number of external data transfer periods. For example, one common prefetch mode is known as 2n prefetch. If each word is 32-bits (n), each read causes 64-bits (2n) to be read from the internal arrays over a single internal data transfer period, and 32-bits are output from the SDRAM device over each of two consecutive external data transfer periods. Another common prefetch mode is known as 4n prefetch, in which the internal read is four times the width of the SDRAM's external interface, and data is output over four consecutive external data transfer periods. In a SDRAM, an external data transfer period is one clock cycle, while in DDR SDRAM, an external data transfer period is one half of a clock cycle.</p>
    <p num="p-0007">Thus, prefetching permits increasing the data transfer rate of a SDRAM device beyond the limitation imposed by the column line switching speed. The cost of using prefetching is the increased granularity of the data size being read or written simultaneously. For example, in a memory device having 4n prefetch, at least four words of data are output for each read transaction. For burst reads, the minimum burst size would correspond to the size of the prefetch. Burst reads larger than the minimum burst size would be equal to multiples of the prefetch size, unless the burst read is terminated prematurely. Thus, for a 4n prefetch SDRAM device, burst reads are limited to, for example, 4, 8, or 12 words. Many conventional SDRAM devices are designed to operate with a single prefetch level, since each prefetch level requires a differing number of data lines.</p>
    <p num="p-0008">One problem introduced by the use of prefetching memory devices relates to compatibility and efficiency. For example, some systems may only be compatible with a particular type of prefetching (e.g., 2n prefetch only). Additionally, other systems may be compatible with a range of prefetching (e.g., 2n- or 4n-prefetch) but may operate more effectively at one of the prefetch modes. Server computers, for example, may favor smaller prefetches such as a 2n prefetch, while workstations may favor larger prefetches, such as a 4n prefetch. Accordingly, there is a need and desire for a method and apparatus to permit a synchronous memory device to operate at a plurality of prefetch levels.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p num="p-0009">The present invention is directed to a method and apparatus for a synchronous memory device which is operable at a plurality of prefetch levels. The synchronous memory device of the present invention includes the data lines necessary to support at least a larger prefetch mode and a smaller prefetch mode. The synchronous memory device of the present invention further includes a control logic which is compatible with the plurality of prefetch modes. The control logic detects the prefetch mode, which may be set by a user by toggling bits in a mode register of the memory device, and operates the memory device at the selected prefetch mode. For reads, the control logic causes a read circuit to (internally) read from a memory array an amount of data equal to the largest supported prefetch size. However, the control logic would cause the memory device to only output data corresponding to the selected prefetch size. Any additional data which was read but not associated with the selected prefetch mode would not be output. For writes, the control logic causes a write circuit to accept one word of data per data transfer period. When the write circuit has accepted an amount of data corresponding to the selected prefetch mode, the control logic causes the write circuit to write the accepted data to a row of memory array. Any portion of that row not corresponding to the selected prefetch mode would be masked by the write circuit and not be written.</p>
    <description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="p-0010">The foregoing and other advantages and features of the invention will become more apparent from the detailed description of exemplary embodiments of the invention given below with reference to the accompanying drawings in which:</p>
      <p num="p-0011"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a block diagram of a SDRAM in accordance with the principles of the present invention;</p>
      <p num="p-0012"> <figref idrefs="DRAWINGS">FIG. 2</figref> is an illustration of a mode register of a SDRAM in accordance with one embodiment of the present invention;</p>
      <p num="p-0013"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a flow chart illustrating a read transaction;</p>
      <p num="p-0014"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a flow chart illustrating a write transaction;</p>
      <p num="p-0015"> <figref idrefs="DRAWINGS">FIG. 5</figref> is a illustration of a processor based system with a memory device in accordance with the principles of the present invention.</p>
    </description-of-drawings> <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p num="p-0016">Now referring to the drawing, where like reference numerals designate like elements, there is shown in <figref idrefs="DRAWINGS">FIG. 1</figref> an SDRAM <b>100</b> in accordance with the principles of the present invention. The SDRAM <b>100</b> may be a double data rate or a standard data rate SDRAM. The SDRAM <b>100</b> includes a plurality of control lines <b>151</b>. Control lines <b>151</b> may include, for example, well known control signals such as clock signals, column address strobe (CAS) signals, row address strobe (RAS) signals, write enable (WE) signals, etc. The control signals are coupled to the control logic <b>101</b> of the SDRAM device. More specifically, the control signals are coupled to a command decoder <b>102</b> of the control logic <b>101</b>. The command decoder <b>102</b> decodes commands issued by an external memory controller (not illustrated). The control logic <b>101</b> also may include one or more mode registers <b>103</b> <i>a</i>. The control logic <b>101</b> may also be coupled to one or more programmable elements such as fuses <b>103</b> <i>b</i>. Alternatively, the programmable elements <b>103</b> <i>b </i>may instead be a different type of programmable element, such as anti-fuses.</p>
    <p num="p-0017">The SDRAM <b>100</b> also includes a plurality of address lines <b>152</b>, which are coupled to an address register <b>104</b>. The address register <b>104</b> latches row and column addresses supplied by on the address lines <b>152</b> and provides the addresses to the row address latch and decoder <b>105</b> and column address latch and counter <b>106</b>, respectively. The row address latch and decoder <b>105</b> latches the row address, then decodes the row address to select a row in memory array <b>108</b>. The illustrated SDRAM <b>100</b> contains a single bank of memory implemented as a single memory array <b>108</b>, however, it should be understood that the principles of the present invention are applicable to memory devices having multiple arrays and/or multiple banks. The column address latch and decoder <b>106</b> latches a column address and supplies a sequence of one or more column addresses beginning with the latched address to support burst mode reads and writes. That sequence of column addresses is supplied to a column decoder <b>107</b>, which, via gating logic <b>110</b> selects a column of memory cells in the memory array <b>108</b>. The sense amplifiers <b>109</b> are used in conjunction with the gating logic to read or write the memory cells of the memory array <b>108</b>.</p>
    <p num="p-0018">The gating logic <b>110</b> is also coupled, via several circuits to the data lines <b>153</b>. For outputting read data from the memory array <b>108</b> to the data lines <b>153</b>, the data travels from the gating logic <b>110</b> to a read latch <b>111</b>. The read latch <b>111</b> is sufficiently large to hold the data associated with the largest supported prefetch mode of the SDRAM <b>100</b>. A read multiplexer <b>112</b> is coupled to the read latch <b>111</b> to permit a portion of the data stored in the read latch <b>111</b> to be outputted via the drivers <b>113</b> to the data lines <b>153</b>. Similarly, write data from the data lines <b>153</b> is sent to the receivers <b>114</b> to be stored into input register <b>115</b>, which are coupled to a write masking logic <b>116</b> to supply data to be written to the memory array to the gating logic <b>110</b>. The input register <b>115</b>, like the read latch <b>111</b>, is sufficiently large to hold the data associated with the largest supported prefetch mode of the SDRAM <b>100</b>.</p>
    <p num="p-0019">Although <figref idrefs="DRAWINGS">FIG. 1</figref> illustrates coupling between the above described circuits using single lines, it should be understood that the illustrated signal lines are really a plurality of signal lines for conveying a plurality of signals from one circuit to another. In accordance to the principles of the present invention, these signal lines are sufficiently wide to permit the memory device to operate at the largest supported prefetch size. For example, in one exemplary embodiment, the SDRAM <b>100</b> may support 32-bit words and be operable at 2n- and 4n-prefetch modes. Thus, the internal data lines and circuits are sufficiently wide to, for example, permit reading 432 or 128 bits of data in a single data transfer period from the memory array <b>108</b>.</p>
    <p num="p-0020">In order to support operating in at least two different prefetch modes, the present invention includes sufficient circuitry to support the larger prefetch mode (i.e., 4n prefetch in the exemplary embodiment). When the memory device is configured to operate at the larger prefetch mode the memory device simply accepts or outputs data consistent with the larger prefetch mode. When the memory device is configured to operate at the smaller prefetch mode (i.e., 2n prefetch in the exemplary embodiment), the memory device masks (i.e., does not output) the portion of data not associated with the selected prefetch mode during reads. Similarly, during writes, the memory device masks out (i.e., does not write) addresses within the memory array which do not correspond to the selected prefetch mode. It should be noted that while the exemplary embodiment describes operating an SDRAM device at either 2n- or 4n-prefetch modes, the principles of the present invention are applicable to memory devices which may support more than two prefetch modes. Similarly, a memory device in accordance with the principles of the present invention may support prefetch modes other than 2n- and 4n-prefetches.</p>
    <p num="p-0021">The SDRAM <b>100</b> may be configured to operate at one of the plurality of supported prefetch modes by programming the one or more mode registers <b>103</b> <i>a </i>of the control logic <b>101</b>. <figref idrefs="DRAWINGS">FIG. 2</figref> is a more detailed illustration of a mode register <b>103</b> <i>a</i>. <figref idrefs="DRAWINGS">FIG. 2</figref> illustrates a 12-bit mode register <b>103</b> <i>a</i>, but it should be understood that the mode register <b>103</b> <i>a </i>may be one or more mode registers and that the number of bits may be varied. Conventionally, bits <b>0</b><b>2</b> of the mode register are used to encode a burst length, bit <b>3</b> is used to store a burst type (i.e., whether burst addresses are sequential or interleaved). Bits <b>4</b><b>6</b> are conventionally used to encode a CAS latency. Similarly, bits <b>7</b><b>11</b> normally encode an operating mode.</p>
    <p num="p-0022">In the present invention, a set of bits from the mode register <b>103</b> <i>a </i>are used to encode the prefetch mode. For example, in one exemplary embodiment, the burst length field, for example, bits <b>0</b><b>2</b> are utilized to store an encoding of a prefetch mode which the SDRAM <b>100</b> will operate at. Alternatively, a different group of at least one bit may be used to encode the prefetch mode. For example, one or more of the bits in the operating mode field (e.g., one or more bits from bits <b>7</b><b>11</b>) may be allocated to store the prefetch mode. The advantage of utilizing a mode register <b>103</b> <i>a </i>to store a prefetch mode is that the mode register fields may be set to a desired value by a memory controller when the memory device is initialized. Thus, a mode register implementation permits a system to set the SDRAM <b>100</b> to operate at a specific prefetch mode.</p>
    <p num="p-0023">Alternatively, it may be sufficient to configure the SDRAM <b>100</b> device once to operate thereafter in a single prefetch mode. For example, the memory manufacturer may wish to produce a single part which can subsequently be permanently set to one of a plurality of prefetch modes. In such situations, the present invention may be practiced via one or more programmable elements, such as fuses <b>103</b> <i>b</i>. In this embodiment, the state of the programmable element selects a prefetch mode. While <figref idrefs="DRAWINGS">FIG. 1</figref> illustrates the programmable element as fuses <b>103</b> <i>b</i>, it should be understood that other types of programmable elements, for example, anti-fuses, may be used without departing from the scope of the invention.</p>
    <p num="p-0024"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a flow chart which describes the steps <b>300</b><b>311</b> associated with the read process in accordance with the principles of the present invention. The process begins at step <b>301</b>, where the command decoder <b>102</b> receives a read command over control lines <b>151</b> and the address register <b>104</b> receives a column address over address lines <b>152</b>. (It is assumed that a row address has been previously latched into the address register <b>104</b> through the use of an activate command.) The process continues at step <b>302</b>, where the column address latch and counter <b>106</b> receives and latches the column address from the address register <b>104</b>. At step <b>303</b>, the column decoder <b>107</b> decodes the column address and passes the decoded column address to the gating logic <b>110</b>. At step <b>304</b>, the gating logic, reads from the sense amplifiers a plurality of bits required to satisfy the largest prefetch mode supported by the SDRAM <b>100</b>. In the exemplary embodiment, the SDRAM <b>100</b> supports 2n- and 4n-prefetch modes, so four data words of data would be read at step <b>304</b> in the exemplary embodiment. At step <b>305</b>, the data is stored into the read latch <b>111</b>.</p>
    <p num="p-0025">At this point enough data to satisfy the largest supported prefetch mode has been stored in the read multiplexer <b>112</b>. The remaining task is to output an amount of data in the correct sequence in accordance with the current prefetch mode. In the exemplary embodiment, the SDRAM <b>100</b> supports 2n- and 4n-prefetch modes, so regardless of which mode is supported, the SDRAM <b>100</b> always outputs at least two words of data per read. Thus, in step <b>306</b>, the control logic <b>101</b> via signal line <b>121</b> causes the read multiplexer <b>112</b> to couple the first word of data from the read latch to the drivers <b>113</b> to cause the first word of data to appear at the data lines <b>153</b>. One data transfer period later, at step <b>307</b>, the control logic <b>101</b> causes the second word of data to be output onto data lines <b>153</b>.</p>
    <p num="p-0026">Now that the data corresponding to the 2n-prefetch mode has been output, the control logic <b>101</b> needs to determine whether additional data output is required. If the SDRAM <b>100</b> is set to operate at 2n prefetch, the two data words have already been output, therefore the read transaction is completed. However, if the SDRAM <b>100</b> is set to operate a 4n prefetch, two more data words must be output before the read is completed. Therefore, at step <b>308</b>, the control logic checks to see which prefetch mode is in effect. As previously described, the control logic <b>101</b> may examine a field in a mode register <b>103</b> <i>a </i>or the states of one or more programmable elements such as fuses <b>103</b> <i>b. </i> </p>
    <p num="p-0027">If the SDRAM <b>100</b> is set to operate at 2n prefetch, the read transaction is completed. Therefore, the execution terminates at step <b>311</b>. If the SDRAM <b>100</b> is set to operate at 4n prefetch, two more data words are required to be output before the read is completed.</p>
    <p num="p-0028">At steps <b>309</b><b>310</b>, the control logic <b>101</b> via signal lines <b>121</b> causes the read multiplexer <b>112</b> to respectively couple the third and fourth words of data from the read latch <b>111</b> to the drivers <b>113</b> to cause the third and fourth words to be output onto the data lines <b>153</b> on successive data transfer periods. At this point, all four data words corresponding to the 4n prefetch mode has been output, so execution terminates at step <b>311</b>.</p>
    <p num="p-0029"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a flow chart which describes the steps <b>400</b><b>411</b> associated with the write process in accordance with the principles of the present invention. The process begins at step <b>401</b>, where the command decoder <b>102</b> receives a write command over control lines <b>151</b> and the address register <b>104</b> receives a column address over address lines <b>152</b>. (It is assumed that a row address has been previously latched into the address register <b>104</b> through the use of an activate command.) The process continues at step <b>402</b>, where the column address is latched into the column address latch and counter <b>106</b>. Simultaneously, write data supplied on data lines <b>153</b> is received by receiver <b>114</b> and stored as a first data word in input register <b>115</b>. At step <b>403</b>, the column decoder <b>107</b> decodes the column address and sends the decoded address to the gating logic <b>110</b>. Simultaneously, new write data supplied on data lines <b>153</b> is received by the receiver <b>114</b> and stored as a second data word in input register <b>116</b>.</p>
    <p num="p-0030">At this point sufficient data has been received for the smallest supported prefetch mode in the exemplary embodiment (i.e., the 2n prefetch mode). However, if the SDRAM <b>100</b> is operating at a larger prefetch mode (e.g., the 4n prefetch mode), additional data is required before the array <b>108</b> can be written. Therefore, at step <b>404</b>, the control logic checks to see which prefetch mode has been set. As noted above, this may include checking a portion of a mode register <b>103</b> <i>a </i>or one or more programmable elements such as fuses <b>103</b> <i>b. </i> </p>
    <p num="p-0031">If the smallest prefetch mode is active, execution continues at step <b>405</b>, where the control logic <b>101</b>, via signal line <b>122</b>, sets the write masking logic to mask the data words not associated the current prefetch mode. In the exemplary embodiment this would corresponds to words <b>3</b> and <b>4</b>. Once theses words have been masked, the array <b>108</b> is written in step <b>406</b>. Since words <b>3</b> and <b>4</b> have been masked by the write masking logic <b>116</b>, only words <b>1</b><b>2</b> have been altered in the array. Having written the 2 words associated with the 2n prefetch mode, execution terminates at step <b>410</b>.</p>
    <p num="p-0032">On the other hand, if the larger prefetch mode is active, additional data is required. Execution therefore continues at step <b>407</b> (after step <b>404</b>). In steps <b>407</b><b>408</b>, the third and fourth data words are received from the data lines <b>153</b> and stored as the third and fourth data words, respectively, of the input register <b>115</b>. At this point all four data words have been received, therefore the control logic, via signal line <b>112</b>, sets the write mask logic <b>116</b> to permit all four data words to be written to the memory array <b>108</b> (step <b>409</b>). Once the memory array has been written in step <b>410</b>, the write has been completed and execution terminates at step <b>411</b>.</p>
    <p num="p-0033"> <figref idrefs="DRAWINGS">FIG. 5</figref> illustrates an exemplary processing system <b>900</b> which may utilize the memory device <b>100</b> of the present invention. The processing system <b>900</b> includes one or more processors <b>901</b> coupled to a local bus <b>904</b>. A memory controller <b>902</b> and a primary bus bridge <b>903</b> are also coupled the local bus <b>904</b>. The processing system <b>900</b> may include multiple memory controllers <b>902</b> and/or multiple primary bus bridges <b>903</b>. The memory controller <b>902</b> and the primary bus bridge <b>903</b> may be integrated as a single device <b>906</b>.</p>
    <p num="p-0034">The memory controller <b>902</b> is also coupled to one or more memory buses <b>907</b>. Each memory bus accepts memory components <b>908</b> which include at least one memory device <b>100</b> of the present invention. The memory components <b>908</b> may be a memory card or a memory module. Examples of memory modules include single inline memory modules (SIMMs) and dual inline memory modules (DIMMs). The memory components <b>908</b> may include one or more additional devices <b>909</b>. For example, in a SIMM or DIMM, the additional device <b>909</b> might be a configuration memory, such as a serial presence detect (SPD) memory. The memory controller <b>902</b> may also be coupled to a cache memory <b>905</b>. The cache memory <b>905</b> may be the only cache memory in the processing system. Alternatively, other devices, for example, processors <b>901</b> may also include cache memories, which may form a cache hierarchy with cache memory <b>905</b>. If the processing system <b>900</b> include peripherals or controllers which are bus masters or which support direct memory access (DMA), the memory controller <b>902</b> may implement a cache coherency protocol. If the memory controller <b>902</b> is coupled to a plurality of memory buses <b>907</b>, each memory bus <b>907</b> may be operated in parallel, or different address ranges may be mapped to different memory buses <b>907</b>.</p>
    <p num="p-0035">The primary bus bridge <b>903</b> is coupled to at least one peripheral bus <b>910</b>. Various devices, such as peripherals or additional bus bridges may be coupled to the peripheral bus <b>910</b>. These devices may include a storage controller <b>911</b>, an miscellaneous I/O device <b>914</b>, a secondary bus bridge <b>915</b>, a multimedia processor <b>918</b>, and an legacy device interface <b>920</b>. The primary bus bridge <b>903</b> may also coupled to one or more special purpose high speed ports <b>922</b>. In a personal computer, for example, the special purpose port might be the Accelerated Graphics Port (AGP), used to couple a high performance video card to the processing system <b>900</b>.</p>
    <p num="p-0036">The storage controller <b>911</b> couples one or more storage devices <b>913</b>, via a storage bus <b>912</b>, to the peripheral bus <b>910</b>. For example, the storage controller <b>911</b> may be a SCSI controller and storage devices <b>913</b> may be SCSI discs. The I/O device <b>914</b> may be any sort of peripheral. For example, the I/O device <b>914</b> may be an local area network interface, such as an Ethernet card. The secondary bus bridge may be used to interface additional devices via another bus to the processing system. For example, the secondary bus bridge may be an universal serial port (USB) controller used to couple USB devices <b>917</b> via to the processing system <b>900</b>. The multimedia processor <b>918</b> may be a sound card, a video capture card, or any other type of media interface, which may also be coupled to one additional devices such as speakers <b>919</b>. The legacy device interface <b>920</b> is used to couple legacy devices, for example, older styled keyboards and mice, to the processing system <b>900</b>.</p>
    <p num="p-0037">The processing system <b>900</b> illustrated in <figref idrefs="DRAWINGS">FIG. 9</figref> is only an exemplary processing system with which the invention may be used. While <figref idrefs="DRAWINGS">FIG. 9</figref> illustrates a processing architecture especially suitable for a general purpose computer, such as a personal computer or a workstation, it should be recognized that well known modifications can be made to configure the processing system <b>900</b> to become more suitable for use in a variety of applications. For example, in some applications a point-to-point memory architecture may be desirable. Alternatively, many electronic devices which require processing may be implemented using a simpler architecture which relies on a CPU <b>901</b> coupled to memory components <b>908</b> and/or memory devices <b>100</b>. These electronic devices may include, but are not limited to audio/video processors and recorders, gaming consoles, digital television sets, wired or wireless telephones, navigation devices (including system based on the global positioning system (GPS) and/or inertial navigation), and digital cameras and/or recorders. The modifications may include, for example, elimination of unnecessary components, addition of specialized devices or circuits, and/or integration of a plurality of devices.</p>
    <p num="p-0038">Thus, the present invention permits a single memory device to be compatible with at least two prefetch modes. In one embodiment, the memory device may be user programmed to operate at a particular prefetch mode by setting the appropriate field in a mode register <b>103</b> <i>a</i>. Alternatively, the memory device may include manufacturer programmable elements, such as fuses <b>103</b> <i>a </i>or anti-fuses, whose state indicate which prefetch mode the memory device will use.</p>
    <p num="p-0039">For reads the present invention internally reads data corresponding to the largest supported prefetch size and stores the read data into an internal read latch <b>111</b>. The read data is then output one word per data transfer period. When all the data corresponding to the current prefetch mode has been output, the read complete. Thus, any additional data stored in the internal read latch <b>111</b> is not outputted.</p>
    <p num="p-0040">For writes, the present invention accepts write data one word at a time and stores the write data sequentially into different data word positions of an input register <b>115</b>. As sufficient data is received corresponding to the each supported prefetch mode, the control logic <b>101</b> of the checks to see if enough data has been received for the present prefetch mode. If so, the control logic <b>101</b> sets the write masking logic <b>116</b> to mask out any data word not included in the prefetch mode and writes the data to the memory array. The write masking logic <b>116</b> ensures that only those data locations corresponding to the data words of the current prefetch mode is altered. If not enough data has been received by the current prefetch mode, additional data words are accepted and stored in successive word locations of the input register.</p>
    <p num="p-0041">While the invention has been described in detail in connection with the exemplary embodiment, it should be understood that the invention is not limited to the above disclosed embodiment. Rather, the invention can be modified to incorporate any number of variations, alternations, substitutions, or equivalent arrangements not heretofore described, but which are commensurate with the spirit and scope of the invention. Accordingly, the invention is not limited by the foregoing description or drawings, but is only limited by the scope of the appended claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5577224">US5577224</a></td><td class="patent-data-table-td patent-date-value">Dec 13, 1994</td><td class="patent-data-table-td patent-date-value">Nov 19, 1996</td><td class="patent-data-table-td ">Microsoft Corporation</td><td class="patent-data-table-td ">Method and system for caching data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5713003">US5713003</a></td><td class="patent-data-table-td patent-date-value">Aug 29, 1996</td><td class="patent-data-table-td patent-date-value">Jan 27, 1998</td><td class="patent-data-table-td ">Microsoft Corporation</td><td class="patent-data-table-td ">Method and system for caching data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5890211">US5890211</a></td><td class="patent-data-table-td patent-date-value">Jun 26, 1997</td><td class="patent-data-table-td patent-date-value">Mar 30, 1999</td><td class="patent-data-table-td ">Western Digital Corporation</td><td class="patent-data-table-td ">Disk drive with cache controlled adaptively for amount of prefetch</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6035375">US6035375</a></td><td class="patent-data-table-td patent-date-value">Jul 15, 1996</td><td class="patent-data-table-td patent-date-value">Mar 7, 2000</td><td class="patent-data-table-td ">Emc Corporation</td><td class="patent-data-table-td ">Cache memory with an allocable micro-cache</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6314431">US6314431</a></td><td class="patent-data-table-td patent-date-value">Sep 2, 1999</td><td class="patent-data-table-td patent-date-value">Nov 6, 2001</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Method, system, and apparatus to improve instruction pre-fetching on computer systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6606688">US6606688</a></td><td class="patent-data-table-td patent-date-value">Aug 21, 2000</td><td class="patent-data-table-td patent-date-value">Aug 12, 2003</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Cache control method and cache controller</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6636945">US6636945</a></td><td class="patent-data-table-td patent-date-value">Jul 19, 2001</td><td class="patent-data-table-td patent-date-value">Oct 21, 2003</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Hardware prefetch system based on transfer request address of cache miss load requests</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6728839">US6728839</a></td><td class="patent-data-table-td patent-date-value">Oct 28, 1998</td><td class="patent-data-table-td patent-date-value">Apr 27, 2004</td><td class="patent-data-table-td ">Cisco Technology, Inc.</td><td class="patent-data-table-td ">Attribute based memory pre-fetching technique</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6851026">US6851026</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 28, 2000</td><td class="patent-data-table-td patent-date-value">Feb 1, 2005</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Synchronous flash memory with concurrent write and read operation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20040172499">US20040172499</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 11, 2004</td><td class="patent-data-table-td patent-date-value">Sep 2, 2004</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Synchronous flash memory with accessible page during write</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chen, "<a href='http://scholar.google.com/scholar?q="An+Effective+Programmable+Prefetch+Engine+for+On-Chip+Caches"'>An Effective Programmable Prefetch Engine for On-Chip Caches</a>", 1995, IEEE, p. 237-242.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chiueh, "<a href='http://scholar.google.com/scholar?q="Sunder%3A+A+Programmable+Hardware+Prefetch+Architecture+for+Numerical+Loops"'>Sunder: A Programmable Hardware Prefetch Architecture for Numerical Loops</a>", 1994, IEEE, p. 488-497.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc711/defs711.htm&usg=AFQjCNFvcWlFh993jZihOpA01Yh9sD4HJQ#C711S137000">711/137</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc711/defs711.htm&usg=AFQjCNFvcWlFh993jZihOpA01Yh9sD4HJQ#C711S167000">711/167</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712S207000">712/207</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc711/defs711.htm&usg=AFQjCNFvcWlFh993jZihOpA01Yh9sD4HJQ#C711S105000">711/105</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G11C0007100000">G11C7/10</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G11C0011407600">G11C11/4076</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0012020000">G06F12/02</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C7/1072">G11C7/1072</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C2207/107">G11C2207/107</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C7/1006">G11C7/1006</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C2207/2281">G11C2207/2281</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C11/4076">G11C11/4076</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C7/1045">G11C7/1045</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C2207/229">G11C2207/229</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=a0Z3BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C7/1078">G11C7/1078</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G11C7/10W</span>, <span class="nested-value">G11C11/4076</span>, <span class="nested-value">G11C7/10S</span>, <span class="nested-value">G11C7/10M7</span>, <span class="nested-value">G11C7/10L</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Mar 13, 2014</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CHANGE OF NAME;ASSIGNOR:MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:032439/0638</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20140101</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.,</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 12, 2014</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 10, 2012</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20111223</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">U.S. INTELLECTUAL PROPERTY SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) - SHORT FORM;ASSIGNORS:658276N.B. LTD.;658868 N.B. INC.;MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:027512/0196</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ROYAL BANK OF CANADA, CANADA</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 5, 2011</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-35 IS CONFIRMED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 2, 2010</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100729</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 8, 2010</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 10, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MOSAID TECHNOLOGIES INCORPORATED,CANADA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY INC.;US-ASSIGNMENT DATABASE UPDATED:20100204;REEL/FRAME:23627/576</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090402</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY INC.;REEL/FRAME:023627/0576</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MOSAID TECHNOLOGIES INCORPORATED, CANADA</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 28, 2007</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U0YccVlsxNPcmzgWXRPit-tYaTkiw\u0026id=a0Z3BAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3E8V_dw5QzT24A61ieNqqgg7bzVA\u0026id=a0Z3BAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U0WkQQN7bRkv9zLx1Olkp7H1hhmHw","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Synchronous_DRAM_with_selectable_interna.pdf?id=a0Z3BAABERAJ\u0026output=pdf\u0026sig=ACfU3U1ZBO6Wh2HnZwpDSXAgZ1j1OGsr3w"},"sample_url":"http://www.google.com/patents/reader?id=a0Z3BAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>