--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -1.046(R)|    4.758(R)|clk               |   0.000|
flashData<0> |   -1.566(R)|    5.164(R)|clk               |   0.000|
flashData<1> |   -1.522(R)|    5.129(R)|clk               |   0.000|
flashData<2> |   -1.337(R)|    4.981(R)|clk               |   0.000|
flashData<3> |   -1.648(R)|    5.230(R)|clk               |   0.000|
flashData<4> |   -1.709(R)|    5.278(R)|clk               |   0.000|
flashData<5> |   -0.999(R)|    4.711(R)|clk               |   0.000|
flashData<6> |   -1.034(R)|    4.737(R)|clk               |   0.000|
flashData<7> |   -1.424(R)|    5.048(R)|clk               |   0.000|
flashData<8> |   -1.883(R)|    5.415(R)|clk               |   0.000|
flashData<9> |   -1.980(R)|    5.493(R)|clk               |   0.000|
flashData<10>|   -1.261(R)|    4.918(R)|clk               |   0.000|
flashData<11>|   -1.890(R)|    5.422(R)|clk               |   0.000|
flashData<12>|   -1.513(R)|    5.119(R)|clk               |   0.000|
flashData<13>|   -1.489(R)|    5.100(R)|clk               |   0.000|
flashData<14>|   -1.318(R)|    4.963(R)|clk               |   0.000|
flashData<15>|   -1.225(R)|    4.889(R)|clk               |   0.000|
ram1Data<0>  |   -1.552(R)|    5.163(R)|clk               |   0.000|
ram1Data<1>  |   -2.238(R)|    5.712(R)|clk               |   0.000|
ram1Data<2>  |   -0.587(R)|    4.377(R)|clk               |   0.000|
ram1Data<3>  |   -1.325(R)|    4.981(R)|clk               |   0.000|
ram1Data<4>  |   -1.816(R)|    5.377(R)|clk               |   0.000|
ram1Data<5>  |   -1.580(R)|    5.188(R)|clk               |   0.000|
ram1Data<6>  |   -1.698(R)|    5.281(R)|clk               |   0.000|
ram1Data<7>  |   -1.702(R)|    5.285(R)|clk               |   0.000|
ram2Data<0>  |   -0.151(R)|    5.220(R)|clk               |   0.000|
ram2Data<1>  |    1.181(R)|    4.276(R)|clk               |   0.000|
ram2Data<2>  |   -1.024(R)|    5.124(R)|clk               |   0.000|
ram2Data<3>  |   -0.904(R)|    5.156(R)|clk               |   0.000|
ram2Data<4>  |   -0.743(R)|    5.364(R)|clk               |   0.000|
ram2Data<5>  |   -0.832(R)|    5.678(R)|clk               |   0.000|
ram2Data<6>  |   -0.788(R)|    5.020(R)|clk               |   0.000|
ram2Data<7>  |   -0.882(R)|    5.000(R)|clk               |   0.000|
ram2Data<8>  |   -2.019(R)|    5.654(R)|clk               |   0.000|
ram2Data<9>  |   -2.039(R)|    5.667(R)|clk               |   0.000|
ram2Data<10> |   -1.376(R)|    5.280(R)|clk               |   0.000|
ram2Data<11> |   -1.371(R)|    5.196(R)|clk               |   0.000|
ram2Data<12> |   -1.716(R)|    5.417(R)|clk               |   0.000|
ram2Data<13> |   -1.893(R)|    5.657(R)|clk               |   0.000|
ram2Data<14> |   -1.655(R)|    5.395(R)|clk               |   0.000|
ram2Data<15> |   -0.864(R)|    5.053(R)|clk               |   0.000|
tbre         |    1.169(R)|    2.986(R)|clk               |   0.000|
tsre         |    0.458(R)|    3.554(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_hand
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -1.985(R)|    4.843(R)|clk               |   0.000|
flashData<0> |   -2.505(R)|    5.249(R)|clk               |   0.000|
flashData<1> |   -2.461(R)|    5.214(R)|clk               |   0.000|
flashData<2> |   -2.276(R)|    5.066(R)|clk               |   0.000|
flashData<3> |   -2.587(R)|    5.315(R)|clk               |   0.000|
flashData<4> |   -2.648(R)|    5.363(R)|clk               |   0.000|
flashData<5> |   -1.938(R)|    4.796(R)|clk               |   0.000|
flashData<6> |   -1.973(R)|    4.822(R)|clk               |   0.000|
flashData<7> |   -2.363(R)|    5.133(R)|clk               |   0.000|
flashData<8> |   -2.822(R)|    5.500(R)|clk               |   0.000|
flashData<9> |   -2.919(R)|    5.578(R)|clk               |   0.000|
flashData<10>|   -2.200(R)|    5.003(R)|clk               |   0.000|
flashData<11>|   -2.829(R)|    5.507(R)|clk               |   0.000|
flashData<12>|   -2.452(R)|    5.204(R)|clk               |   0.000|
flashData<13>|   -2.428(R)|    5.185(R)|clk               |   0.000|
flashData<14>|   -2.257(R)|    5.048(R)|clk               |   0.000|
flashData<15>|   -2.164(R)|    4.974(R)|clk               |   0.000|
ram1Data<0>  |   -2.491(R)|    5.248(R)|clk               |   0.000|
ram1Data<1>  |   -3.177(R)|    5.797(R)|clk               |   0.000|
ram1Data<2>  |   -1.526(R)|    4.462(R)|clk               |   0.000|
ram1Data<3>  |   -2.264(R)|    5.066(R)|clk               |   0.000|
ram1Data<4>  |   -2.755(R)|    5.462(R)|clk               |   0.000|
ram1Data<5>  |   -2.519(R)|    5.273(R)|clk               |   0.000|
ram1Data<6>  |   -2.637(R)|    5.366(R)|clk               |   0.000|
ram1Data<7>  |   -2.641(R)|    5.370(R)|clk               |   0.000|
ram2Data<0>  |   -1.090(R)|    5.305(R)|clk               |   0.000|
ram2Data<1>  |    0.242(R)|    4.361(R)|clk               |   0.000|
ram2Data<2>  |   -1.963(R)|    5.209(R)|clk               |   0.000|
ram2Data<3>  |   -1.843(R)|    5.241(R)|clk               |   0.000|
ram2Data<4>  |   -1.682(R)|    5.449(R)|clk               |   0.000|
ram2Data<5>  |   -1.771(R)|    5.763(R)|clk               |   0.000|
ram2Data<6>  |   -1.727(R)|    5.105(R)|clk               |   0.000|
ram2Data<7>  |   -1.821(R)|    5.085(R)|clk               |   0.000|
ram2Data<8>  |   -2.958(R)|    5.739(R)|clk               |   0.000|
ram2Data<9>  |   -2.978(R)|    5.752(R)|clk               |   0.000|
ram2Data<10> |   -2.315(R)|    5.365(R)|clk               |   0.000|
ram2Data<11> |   -2.310(R)|    5.281(R)|clk               |   0.000|
ram2Data<12> |   -2.655(R)|    5.502(R)|clk               |   0.000|
ram2Data<13> |   -2.832(R)|    5.742(R)|clk               |   0.000|
ram2Data<14> |   -2.594(R)|    5.480(R)|clk               |   0.000|
ram2Data<15> |   -1.803(R)|    5.138(R)|clk               |   0.000|
tbre         |    0.230(R)|    3.071(R)|clk               |   0.000|
tsre         |   -0.481(R)|    3.639(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock opt
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -2.356(R)|    5.307(R)|clk               |   0.000|
flashData<0> |   -2.876(R)|    5.713(R)|clk               |   0.000|
flashData<1> |   -2.832(R)|    5.678(R)|clk               |   0.000|
flashData<2> |   -2.647(R)|    5.530(R)|clk               |   0.000|
flashData<3> |   -2.958(R)|    5.779(R)|clk               |   0.000|
flashData<4> |   -3.019(R)|    5.827(R)|clk               |   0.000|
flashData<5> |   -2.309(R)|    5.260(R)|clk               |   0.000|
flashData<6> |   -2.344(R)|    5.286(R)|clk               |   0.000|
flashData<7> |   -2.734(R)|    5.597(R)|clk               |   0.000|
flashData<8> |   -3.193(R)|    5.964(R)|clk               |   0.000|
flashData<9> |   -3.290(R)|    6.042(R)|clk               |   0.000|
flashData<10>|   -2.571(R)|    5.467(R)|clk               |   0.000|
flashData<11>|   -3.200(R)|    5.971(R)|clk               |   0.000|
flashData<12>|   -2.823(R)|    5.668(R)|clk               |   0.000|
flashData<13>|   -2.799(R)|    5.649(R)|clk               |   0.000|
flashData<14>|   -2.628(R)|    5.512(R)|clk               |   0.000|
flashData<15>|   -2.535(R)|    5.438(R)|clk               |   0.000|
ram1Data<0>  |   -2.862(R)|    5.712(R)|clk               |   0.000|
ram1Data<1>  |   -3.548(R)|    6.261(R)|clk               |   0.000|
ram1Data<2>  |   -1.897(R)|    4.926(R)|clk               |   0.000|
ram1Data<3>  |   -2.635(R)|    5.530(R)|clk               |   0.000|
ram1Data<4>  |   -3.126(R)|    5.926(R)|clk               |   0.000|
ram1Data<5>  |   -2.890(R)|    5.737(R)|clk               |   0.000|
ram1Data<6>  |   -3.008(R)|    5.830(R)|clk               |   0.000|
ram1Data<7>  |   -3.012(R)|    5.834(R)|clk               |   0.000|
ram2Data<0>  |   -1.461(R)|    5.769(R)|clk               |   0.000|
ram2Data<1>  |   -0.129(R)|    4.825(R)|clk               |   0.000|
ram2Data<2>  |   -2.334(R)|    5.673(R)|clk               |   0.000|
ram2Data<3>  |   -2.214(R)|    5.705(R)|clk               |   0.000|
ram2Data<4>  |   -2.053(R)|    5.913(R)|clk               |   0.000|
ram2Data<5>  |   -2.142(R)|    6.227(R)|clk               |   0.000|
ram2Data<6>  |   -2.098(R)|    5.569(R)|clk               |   0.000|
ram2Data<7>  |   -2.192(R)|    5.549(R)|clk               |   0.000|
ram2Data<8>  |   -3.329(R)|    6.203(R)|clk               |   0.000|
ram2Data<9>  |   -3.349(R)|    6.216(R)|clk               |   0.000|
ram2Data<10> |   -2.686(R)|    5.829(R)|clk               |   0.000|
ram2Data<11> |   -2.681(R)|    5.745(R)|clk               |   0.000|
ram2Data<12> |   -3.026(R)|    5.966(R)|clk               |   0.000|
ram2Data<13> |   -3.203(R)|    6.206(R)|clk               |   0.000|
ram2Data<14> |   -2.965(R)|    5.944(R)|clk               |   0.000|
ram2Data<15> |   -2.174(R)|    5.602(R)|clk               |   0.000|
tbre         |   -0.141(R)|    3.535(R)|clk               |   0.000|
tsre         |   -0.852(R)|    4.103(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -2.832(R)|    5.901(R)|clk               |   0.000|
flashData<0> |   -3.352(R)|    6.307(R)|clk               |   0.000|
flashData<1> |   -3.308(R)|    6.272(R)|clk               |   0.000|
flashData<2> |   -3.123(R)|    6.124(R)|clk               |   0.000|
flashData<3> |   -3.434(R)|    6.373(R)|clk               |   0.000|
flashData<4> |   -3.495(R)|    6.421(R)|clk               |   0.000|
flashData<5> |   -2.785(R)|    5.854(R)|clk               |   0.000|
flashData<6> |   -2.820(R)|    5.880(R)|clk               |   0.000|
flashData<7> |   -3.210(R)|    6.191(R)|clk               |   0.000|
flashData<8> |   -3.669(R)|    6.558(R)|clk               |   0.000|
flashData<9> |   -3.766(R)|    6.636(R)|clk               |   0.000|
flashData<10>|   -3.047(R)|    6.061(R)|clk               |   0.000|
flashData<11>|   -3.676(R)|    6.565(R)|clk               |   0.000|
flashData<12>|   -3.299(R)|    6.262(R)|clk               |   0.000|
flashData<13>|   -3.275(R)|    6.243(R)|clk               |   0.000|
flashData<14>|   -3.104(R)|    6.106(R)|clk               |   0.000|
flashData<15>|   -3.011(R)|    6.032(R)|clk               |   0.000|
ram1Data<0>  |   -3.338(R)|    6.306(R)|clk               |   0.000|
ram1Data<1>  |   -4.024(R)|    6.855(R)|clk               |   0.000|
ram1Data<2>  |   -2.373(R)|    5.520(R)|clk               |   0.000|
ram1Data<3>  |   -3.111(R)|    6.124(R)|clk               |   0.000|
ram1Data<4>  |   -3.602(R)|    6.520(R)|clk               |   0.000|
ram1Data<5>  |   -3.366(R)|    6.331(R)|clk               |   0.000|
ram1Data<6>  |   -3.484(R)|    6.424(R)|clk               |   0.000|
ram1Data<7>  |   -3.488(R)|    6.428(R)|clk               |   0.000|
ram2Data<0>  |   -1.937(R)|    6.363(R)|clk               |   0.000|
ram2Data<1>  |   -0.605(R)|    5.419(R)|clk               |   0.000|
ram2Data<2>  |   -2.810(R)|    6.267(R)|clk               |   0.000|
ram2Data<3>  |   -2.690(R)|    6.299(R)|clk               |   0.000|
ram2Data<4>  |   -2.529(R)|    6.507(R)|clk               |   0.000|
ram2Data<5>  |   -2.618(R)|    6.821(R)|clk               |   0.000|
ram2Data<6>  |   -2.574(R)|    6.163(R)|clk               |   0.000|
ram2Data<7>  |   -2.668(R)|    6.143(R)|clk               |   0.000|
ram2Data<8>  |   -3.805(R)|    6.797(R)|clk               |   0.000|
ram2Data<9>  |   -3.825(R)|    6.810(R)|clk               |   0.000|
ram2Data<10> |   -3.162(R)|    6.423(R)|clk               |   0.000|
ram2Data<11> |   -3.157(R)|    6.339(R)|clk               |   0.000|
ram2Data<12> |   -3.502(R)|    6.560(R)|clk               |   0.000|
ram2Data<13> |   -3.679(R)|    6.800(R)|clk               |   0.000|
ram2Data<14> |   -3.441(R)|    6.538(R)|clk               |   0.000|
ram2Data<15> |   -2.650(R)|    6.196(R)|clk               |   0.000|
tbre         |   -0.617(R)|    4.129(R)|clk               |   0.000|
tsre         |   -1.328(R)|    4.697(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.999(R)|clk               |   0.000|
digit1<1>    |   17.314(R)|clk               |   0.000|
digit1<2>    |   17.024(R)|clk               |   0.000|
digit1<3>    |   17.817(R)|clk               |   0.000|
digit1<4>    |   16.302(R)|clk               |   0.000|
digit1<5>    |   16.628(R)|clk               |   0.000|
digit1<6>    |   16.628(R)|clk               |   0.000|
digit2<0>    |   15.844(R)|clk               |   0.000|
digit2<1>    |   15.421(R)|clk               |   0.000|
digit2<2>    |   16.711(R)|clk               |   0.000|
digit2<3>    |   15.910(R)|clk               |   0.000|
digit2<4>    |   15.768(R)|clk               |   0.000|
digit2<5>    |   16.137(R)|clk               |   0.000|
digit2<6>    |   16.137(R)|clk               |   0.000|
flashAddr<1> |   15.698(R)|clk               |   0.000|
flashAddr<2> |   15.149(R)|clk               |   0.000|
flashAddr<3> |   15.200(R)|clk               |   0.000|
flashAddr<4> |   15.567(R)|clk               |   0.000|
flashAddr<5> |   15.749(R)|clk               |   0.000|
flashAddr<6> |   15.840(R)|clk               |   0.000|
flashAddr<7> |   15.642(R)|clk               |   0.000|
flashAddr<8> |   15.413(R)|clk               |   0.000|
flashAddr<9> |   16.072(R)|clk               |   0.000|
flashAddr<10>|   15.288(R)|clk               |   0.000|
flashAddr<11>|   15.840(R)|clk               |   0.000|
flashAddr<12>|   15.848(R)|clk               |   0.000|
flashAddr<13>|   15.675(R)|clk               |   0.000|
flashAddr<14>|   15.068(R)|clk               |   0.000|
flashAddr<15>|   14.990(R)|clk               |   0.000|
flashAddr<16>|   15.597(R)|clk               |   0.000|
flashCe      |   13.902(R)|clk               |   0.000|
flashData<0> |   15.730(R)|clk               |   0.000|
flashData<1> |   15.277(R)|clk               |   0.000|
flashData<2> |   15.526(R)|clk               |   0.000|
flashData<3> |   15.978(R)|clk               |   0.000|
flashData<4> |   15.229(R)|clk               |   0.000|
flashData<5> |   15.401(R)|clk               |   0.000|
flashData<6> |   15.223(R)|clk               |   0.000|
flashData<7> |   15.657(R)|clk               |   0.000|
flashData<8> |   15.477(R)|clk               |   0.000|
flashData<9> |   15.905(R)|clk               |   0.000|
flashData<10>|   15.487(R)|clk               |   0.000|
flashData<11>|   15.428(R)|clk               |   0.000|
flashData<12>|   15.789(R)|clk               |   0.000|
flashData<13>|   15.742(R)|clk               |   0.000|
flashData<14>|   16.035(R)|clk               |   0.000|
flashData<15>|   15.993(R)|clk               |   0.000|
flashOe      |   15.039(R)|clk               |   0.000|
flashWe      |   14.565(R)|clk               |   0.000|
led<9>       |   17.019(R)|clk               |   0.000|
led<10>      |   16.538(R)|clk               |   0.000|
led<11>      |   17.984(R)|clk               |   0.000|
led<12>      |   15.387(R)|clk               |   0.000|
led<13>      |   15.003(R)|clk               |   0.000|
led<14>      |   15.984(R)|clk               |   0.000|
led<15>      |   15.551(R)|clk               |   0.000|
ram1Data<0>  |   13.668(R)|clk               |   0.000|
ram1Data<1>  |   13.381(R)|clk               |   0.000|
ram1Data<2>  |   13.316(R)|clk               |   0.000|
ram1Data<3>  |   13.329(R)|clk               |   0.000|
ram1Data<4>  |   13.124(R)|clk               |   0.000|
ram1Data<5>  |   13.054(R)|clk               |   0.000|
ram1Data<6>  |   13.324(R)|clk               |   0.000|
ram1Data<7>  |   13.324(R)|clk               |   0.000|
ram2Addr<0>  |   16.210(R)|clk               |   0.000|
ram2Addr<1>  |   15.658(R)|clk               |   0.000|
ram2Addr<2>  |   15.550(R)|clk               |   0.000|
ram2Addr<3>  |   16.569(R)|clk               |   0.000|
ram2Addr<4>  |   15.335(R)|clk               |   0.000|
ram2Addr<5>  |   15.622(R)|clk               |   0.000|
ram2Addr<6>  |   16.153(R)|clk               |   0.000|
ram2Addr<7>  |   16.386(R)|clk               |   0.000|
ram2Addr<8>  |   18.635(R)|clk               |   0.000|
ram2Addr<9>  |   15.853(R)|clk               |   0.000|
ram2Addr<10> |   16.419(R)|clk               |   0.000|
ram2Addr<11> |   16.176(R)|clk               |   0.000|
ram2Addr<12> |   16.379(R)|clk               |   0.000|
ram2Addr<13> |   15.627(R)|clk               |   0.000|
ram2Addr<14> |   15.354(R)|clk               |   0.000|
ram2Addr<15> |   15.969(R)|clk               |   0.000|
ram2Data<0>  |   16.435(R)|clk               |   0.000|
ram2Data<1>  |   18.134(R)|clk               |   0.000|
ram2Data<2>  |   17.576(R)|clk               |   0.000|
ram2Data<3>  |   17.573(R)|clk               |   0.000|
ram2Data<4>  |   16.432(R)|clk               |   0.000|
ram2Data<5>  |   16.996(R)|clk               |   0.000|
ram2Data<6>  |   17.552(R)|clk               |   0.000|
ram2Data<7>  |   16.414(R)|clk               |   0.000|
ram2Data<8>  |   15.848(R)|clk               |   0.000|
ram2Data<9>  |   15.301(R)|clk               |   0.000|
ram2Data<10> |   16.999(R)|clk               |   0.000|
ram2Data<11> |   16.692(R)|clk               |   0.000|
ram2Data<12> |   16.122(R)|clk               |   0.000|
ram2Data<13> |   15.304(R)|clk               |   0.000|
ram2Data<14> |   16.714(R)|clk               |   0.000|
ram2Data<15> |   16.065(R)|clk               |   0.000|
ram2Oe       |   15.292(R)|clk               |   0.000|
ram2We       |   15.678(R)|clk               |   0.000|
rdn          |   15.024(R)|clk               |   0.000|
wrn          |   16.139(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk_hand to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.084(R)|clk               |   0.000|
digit1<1>    |   17.399(R)|clk               |   0.000|
digit1<2>    |   17.109(R)|clk               |   0.000|
digit1<3>    |   17.902(R)|clk               |   0.000|
digit1<4>    |   16.387(R)|clk               |   0.000|
digit1<5>    |   16.713(R)|clk               |   0.000|
digit1<6>    |   16.713(R)|clk               |   0.000|
digit2<0>    |   15.929(R)|clk               |   0.000|
digit2<1>    |   15.506(R)|clk               |   0.000|
digit2<2>    |   16.796(R)|clk               |   0.000|
digit2<3>    |   15.995(R)|clk               |   0.000|
digit2<4>    |   15.853(R)|clk               |   0.000|
digit2<5>    |   16.222(R)|clk               |   0.000|
digit2<6>    |   16.222(R)|clk               |   0.000|
flashAddr<1> |   15.783(R)|clk               |   0.000|
flashAddr<2> |   15.234(R)|clk               |   0.000|
flashAddr<3> |   15.285(R)|clk               |   0.000|
flashAddr<4> |   15.652(R)|clk               |   0.000|
flashAddr<5> |   15.834(R)|clk               |   0.000|
flashAddr<6> |   15.925(R)|clk               |   0.000|
flashAddr<7> |   15.727(R)|clk               |   0.000|
flashAddr<8> |   15.498(R)|clk               |   0.000|
flashAddr<9> |   16.157(R)|clk               |   0.000|
flashAddr<10>|   15.373(R)|clk               |   0.000|
flashAddr<11>|   15.925(R)|clk               |   0.000|
flashAddr<12>|   15.933(R)|clk               |   0.000|
flashAddr<13>|   15.760(R)|clk               |   0.000|
flashAddr<14>|   15.153(R)|clk               |   0.000|
flashAddr<15>|   15.075(R)|clk               |   0.000|
flashAddr<16>|   15.682(R)|clk               |   0.000|
flashCe      |   13.987(R)|clk               |   0.000|
flashData<0> |   15.815(R)|clk               |   0.000|
flashData<1> |   15.362(R)|clk               |   0.000|
flashData<2> |   15.611(R)|clk               |   0.000|
flashData<3> |   16.063(R)|clk               |   0.000|
flashData<4> |   15.314(R)|clk               |   0.000|
flashData<5> |   15.486(R)|clk               |   0.000|
flashData<6> |   15.308(R)|clk               |   0.000|
flashData<7> |   15.742(R)|clk               |   0.000|
flashData<8> |   15.562(R)|clk               |   0.000|
flashData<9> |   15.990(R)|clk               |   0.000|
flashData<10>|   15.572(R)|clk               |   0.000|
flashData<11>|   15.513(R)|clk               |   0.000|
flashData<12>|   15.874(R)|clk               |   0.000|
flashData<13>|   15.827(R)|clk               |   0.000|
flashData<14>|   16.120(R)|clk               |   0.000|
flashData<15>|   16.078(R)|clk               |   0.000|
flashOe      |   15.124(R)|clk               |   0.000|
flashWe      |   14.650(R)|clk               |   0.000|
led<9>       |   17.104(R)|clk               |   0.000|
led<10>      |   16.623(R)|clk               |   0.000|
led<11>      |   18.069(R)|clk               |   0.000|
led<12>      |   15.472(R)|clk               |   0.000|
led<13>      |   15.088(R)|clk               |   0.000|
led<14>      |   16.069(R)|clk               |   0.000|
led<15>      |   15.636(R)|clk               |   0.000|
ram1Data<0>  |   13.753(R)|clk               |   0.000|
ram1Data<1>  |   13.466(R)|clk               |   0.000|
ram1Data<2>  |   13.401(R)|clk               |   0.000|
ram1Data<3>  |   13.414(R)|clk               |   0.000|
ram1Data<4>  |   13.209(R)|clk               |   0.000|
ram1Data<5>  |   13.139(R)|clk               |   0.000|
ram1Data<6>  |   13.409(R)|clk               |   0.000|
ram1Data<7>  |   13.409(R)|clk               |   0.000|
ram2Addr<0>  |   16.295(R)|clk               |   0.000|
ram2Addr<1>  |   15.743(R)|clk               |   0.000|
ram2Addr<2>  |   15.635(R)|clk               |   0.000|
ram2Addr<3>  |   16.654(R)|clk               |   0.000|
ram2Addr<4>  |   15.420(R)|clk               |   0.000|
ram2Addr<5>  |   15.707(R)|clk               |   0.000|
ram2Addr<6>  |   16.238(R)|clk               |   0.000|
ram2Addr<7>  |   16.471(R)|clk               |   0.000|
ram2Addr<8>  |   18.720(R)|clk               |   0.000|
ram2Addr<9>  |   15.938(R)|clk               |   0.000|
ram2Addr<10> |   16.504(R)|clk               |   0.000|
ram2Addr<11> |   16.261(R)|clk               |   0.000|
ram2Addr<12> |   16.464(R)|clk               |   0.000|
ram2Addr<13> |   15.712(R)|clk               |   0.000|
ram2Addr<14> |   15.439(R)|clk               |   0.000|
ram2Addr<15> |   16.054(R)|clk               |   0.000|
ram2Data<0>  |   16.520(R)|clk               |   0.000|
ram2Data<1>  |   18.219(R)|clk               |   0.000|
ram2Data<2>  |   17.661(R)|clk               |   0.000|
ram2Data<3>  |   17.658(R)|clk               |   0.000|
ram2Data<4>  |   16.517(R)|clk               |   0.000|
ram2Data<5>  |   17.081(R)|clk               |   0.000|
ram2Data<6>  |   17.637(R)|clk               |   0.000|
ram2Data<7>  |   16.499(R)|clk               |   0.000|
ram2Data<8>  |   15.933(R)|clk               |   0.000|
ram2Data<9>  |   15.386(R)|clk               |   0.000|
ram2Data<10> |   17.084(R)|clk               |   0.000|
ram2Data<11> |   16.777(R)|clk               |   0.000|
ram2Data<12> |   16.207(R)|clk               |   0.000|
ram2Data<13> |   15.389(R)|clk               |   0.000|
ram2Data<14> |   16.799(R)|clk               |   0.000|
ram2Data<15> |   16.150(R)|clk               |   0.000|
ram2Oe       |   15.377(R)|clk               |   0.000|
ram2We       |   15.763(R)|clk               |   0.000|
rdn          |   15.109(R)|clk               |   0.000|
wrn          |   16.224(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock opt to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.548(R)|clk               |   0.000|
digit1<1>    |   17.863(R)|clk               |   0.000|
digit1<2>    |   17.573(R)|clk               |   0.000|
digit1<3>    |   18.366(R)|clk               |   0.000|
digit1<4>    |   16.851(R)|clk               |   0.000|
digit1<5>    |   17.177(R)|clk               |   0.000|
digit1<6>    |   17.177(R)|clk               |   0.000|
digit2<0>    |   16.393(R)|clk               |   0.000|
digit2<1>    |   15.970(R)|clk               |   0.000|
digit2<2>    |   17.260(R)|clk               |   0.000|
digit2<3>    |   16.459(R)|clk               |   0.000|
digit2<4>    |   16.317(R)|clk               |   0.000|
digit2<5>    |   16.686(R)|clk               |   0.000|
digit2<6>    |   16.686(R)|clk               |   0.000|
flashAddr<1> |   16.247(R)|clk               |   0.000|
flashAddr<2> |   15.698(R)|clk               |   0.000|
flashAddr<3> |   15.749(R)|clk               |   0.000|
flashAddr<4> |   16.116(R)|clk               |   0.000|
flashAddr<5> |   16.298(R)|clk               |   0.000|
flashAddr<6> |   16.389(R)|clk               |   0.000|
flashAddr<7> |   16.191(R)|clk               |   0.000|
flashAddr<8> |   15.962(R)|clk               |   0.000|
flashAddr<9> |   16.621(R)|clk               |   0.000|
flashAddr<10>|   15.837(R)|clk               |   0.000|
flashAddr<11>|   16.389(R)|clk               |   0.000|
flashAddr<12>|   16.397(R)|clk               |   0.000|
flashAddr<13>|   16.224(R)|clk               |   0.000|
flashAddr<14>|   15.617(R)|clk               |   0.000|
flashAddr<15>|   15.539(R)|clk               |   0.000|
flashAddr<16>|   16.146(R)|clk               |   0.000|
flashCe      |   14.451(R)|clk               |   0.000|
flashData<0> |   16.279(R)|clk               |   0.000|
flashData<1> |   15.826(R)|clk               |   0.000|
flashData<2> |   16.075(R)|clk               |   0.000|
flashData<3> |   16.527(R)|clk               |   0.000|
flashData<4> |   15.778(R)|clk               |   0.000|
flashData<5> |   15.950(R)|clk               |   0.000|
flashData<6> |   15.772(R)|clk               |   0.000|
flashData<7> |   16.206(R)|clk               |   0.000|
flashData<8> |   16.026(R)|clk               |   0.000|
flashData<9> |   16.454(R)|clk               |   0.000|
flashData<10>|   16.036(R)|clk               |   0.000|
flashData<11>|   15.977(R)|clk               |   0.000|
flashData<12>|   16.338(R)|clk               |   0.000|
flashData<13>|   16.291(R)|clk               |   0.000|
flashData<14>|   16.584(R)|clk               |   0.000|
flashData<15>|   16.542(R)|clk               |   0.000|
flashOe      |   15.588(R)|clk               |   0.000|
flashWe      |   15.114(R)|clk               |   0.000|
led<9>       |   17.568(R)|clk               |   0.000|
led<10>      |   17.087(R)|clk               |   0.000|
led<11>      |   18.533(R)|clk               |   0.000|
led<12>      |   15.936(R)|clk               |   0.000|
led<13>      |   15.552(R)|clk               |   0.000|
led<14>      |   16.533(R)|clk               |   0.000|
led<15>      |   16.100(R)|clk               |   0.000|
ram1Data<0>  |   14.217(R)|clk               |   0.000|
ram1Data<1>  |   13.930(R)|clk               |   0.000|
ram1Data<2>  |   13.865(R)|clk               |   0.000|
ram1Data<3>  |   13.878(R)|clk               |   0.000|
ram1Data<4>  |   13.673(R)|clk               |   0.000|
ram1Data<5>  |   13.603(R)|clk               |   0.000|
ram1Data<6>  |   13.873(R)|clk               |   0.000|
ram1Data<7>  |   13.873(R)|clk               |   0.000|
ram2Addr<0>  |   16.759(R)|clk               |   0.000|
ram2Addr<1>  |   16.207(R)|clk               |   0.000|
ram2Addr<2>  |   16.099(R)|clk               |   0.000|
ram2Addr<3>  |   17.118(R)|clk               |   0.000|
ram2Addr<4>  |   15.884(R)|clk               |   0.000|
ram2Addr<5>  |   16.171(R)|clk               |   0.000|
ram2Addr<6>  |   16.702(R)|clk               |   0.000|
ram2Addr<7>  |   16.935(R)|clk               |   0.000|
ram2Addr<8>  |   19.184(R)|clk               |   0.000|
ram2Addr<9>  |   16.402(R)|clk               |   0.000|
ram2Addr<10> |   16.968(R)|clk               |   0.000|
ram2Addr<11> |   16.725(R)|clk               |   0.000|
ram2Addr<12> |   16.928(R)|clk               |   0.000|
ram2Addr<13> |   16.176(R)|clk               |   0.000|
ram2Addr<14> |   15.903(R)|clk               |   0.000|
ram2Addr<15> |   16.518(R)|clk               |   0.000|
ram2Data<0>  |   16.984(R)|clk               |   0.000|
ram2Data<1>  |   18.683(R)|clk               |   0.000|
ram2Data<2>  |   18.125(R)|clk               |   0.000|
ram2Data<3>  |   18.122(R)|clk               |   0.000|
ram2Data<4>  |   16.981(R)|clk               |   0.000|
ram2Data<5>  |   17.545(R)|clk               |   0.000|
ram2Data<6>  |   18.101(R)|clk               |   0.000|
ram2Data<7>  |   16.963(R)|clk               |   0.000|
ram2Data<8>  |   16.397(R)|clk               |   0.000|
ram2Data<9>  |   15.850(R)|clk               |   0.000|
ram2Data<10> |   17.548(R)|clk               |   0.000|
ram2Data<11> |   17.241(R)|clk               |   0.000|
ram2Data<12> |   16.671(R)|clk               |   0.000|
ram2Data<13> |   15.853(R)|clk               |   0.000|
ram2Data<14> |   17.263(R)|clk               |   0.000|
ram2Data<15> |   16.614(R)|clk               |   0.000|
ram2Oe       |   15.841(R)|clk               |   0.000|
ram2We       |   16.227(R)|clk               |   0.000|
rdn          |   15.573(R)|clk               |   0.000|
wrn          |   16.688(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.142(R)|clk               |   0.000|
digit1<1>    |   18.457(R)|clk               |   0.000|
digit1<2>    |   18.167(R)|clk               |   0.000|
digit1<3>    |   18.960(R)|clk               |   0.000|
digit1<4>    |   17.445(R)|clk               |   0.000|
digit1<5>    |   17.771(R)|clk               |   0.000|
digit1<6>    |   17.771(R)|clk               |   0.000|
digit2<0>    |   16.987(R)|clk               |   0.000|
digit2<1>    |   16.564(R)|clk               |   0.000|
digit2<2>    |   17.854(R)|clk               |   0.000|
digit2<3>    |   17.053(R)|clk               |   0.000|
digit2<4>    |   16.911(R)|clk               |   0.000|
digit2<5>    |   17.280(R)|clk               |   0.000|
digit2<6>    |   17.280(R)|clk               |   0.000|
flashAddr<1> |   16.841(R)|clk               |   0.000|
flashAddr<2> |   16.292(R)|clk               |   0.000|
flashAddr<3> |   16.343(R)|clk               |   0.000|
flashAddr<4> |   16.710(R)|clk               |   0.000|
flashAddr<5> |   16.892(R)|clk               |   0.000|
flashAddr<6> |   16.983(R)|clk               |   0.000|
flashAddr<7> |   16.785(R)|clk               |   0.000|
flashAddr<8> |   16.556(R)|clk               |   0.000|
flashAddr<9> |   17.215(R)|clk               |   0.000|
flashAddr<10>|   16.431(R)|clk               |   0.000|
flashAddr<11>|   16.983(R)|clk               |   0.000|
flashAddr<12>|   16.991(R)|clk               |   0.000|
flashAddr<13>|   16.818(R)|clk               |   0.000|
flashAddr<14>|   16.211(R)|clk               |   0.000|
flashAddr<15>|   16.133(R)|clk               |   0.000|
flashAddr<16>|   16.740(R)|clk               |   0.000|
flashCe      |   15.045(R)|clk               |   0.000|
flashData<0> |   16.873(R)|clk               |   0.000|
flashData<1> |   16.420(R)|clk               |   0.000|
flashData<2> |   16.669(R)|clk               |   0.000|
flashData<3> |   17.121(R)|clk               |   0.000|
flashData<4> |   16.372(R)|clk               |   0.000|
flashData<5> |   16.544(R)|clk               |   0.000|
flashData<6> |   16.366(R)|clk               |   0.000|
flashData<7> |   16.800(R)|clk               |   0.000|
flashData<8> |   16.620(R)|clk               |   0.000|
flashData<9> |   17.048(R)|clk               |   0.000|
flashData<10>|   16.630(R)|clk               |   0.000|
flashData<11>|   16.571(R)|clk               |   0.000|
flashData<12>|   16.932(R)|clk               |   0.000|
flashData<13>|   16.885(R)|clk               |   0.000|
flashData<14>|   17.178(R)|clk               |   0.000|
flashData<15>|   17.136(R)|clk               |   0.000|
flashOe      |   16.182(R)|clk               |   0.000|
flashWe      |   15.708(R)|clk               |   0.000|
led<9>       |   18.162(R)|clk               |   0.000|
led<10>      |   17.681(R)|clk               |   0.000|
led<11>      |   19.127(R)|clk               |   0.000|
led<12>      |   16.530(R)|clk               |   0.000|
led<13>      |   16.146(R)|clk               |   0.000|
led<14>      |   17.127(R)|clk               |   0.000|
led<15>      |   16.694(R)|clk               |   0.000|
ram1Data<0>  |   14.811(R)|clk               |   0.000|
ram1Data<1>  |   14.524(R)|clk               |   0.000|
ram1Data<2>  |   14.459(R)|clk               |   0.000|
ram1Data<3>  |   14.472(R)|clk               |   0.000|
ram1Data<4>  |   14.267(R)|clk               |   0.000|
ram1Data<5>  |   14.197(R)|clk               |   0.000|
ram1Data<6>  |   14.467(R)|clk               |   0.000|
ram1Data<7>  |   14.467(R)|clk               |   0.000|
ram2Addr<0>  |   17.353(R)|clk               |   0.000|
ram2Addr<1>  |   16.801(R)|clk               |   0.000|
ram2Addr<2>  |   16.693(R)|clk               |   0.000|
ram2Addr<3>  |   17.712(R)|clk               |   0.000|
ram2Addr<4>  |   16.478(R)|clk               |   0.000|
ram2Addr<5>  |   16.765(R)|clk               |   0.000|
ram2Addr<6>  |   17.296(R)|clk               |   0.000|
ram2Addr<7>  |   17.529(R)|clk               |   0.000|
ram2Addr<8>  |   19.778(R)|clk               |   0.000|
ram2Addr<9>  |   16.996(R)|clk               |   0.000|
ram2Addr<10> |   17.562(R)|clk               |   0.000|
ram2Addr<11> |   17.319(R)|clk               |   0.000|
ram2Addr<12> |   17.522(R)|clk               |   0.000|
ram2Addr<13> |   16.770(R)|clk               |   0.000|
ram2Addr<14> |   16.497(R)|clk               |   0.000|
ram2Addr<15> |   17.112(R)|clk               |   0.000|
ram2Data<0>  |   17.578(R)|clk               |   0.000|
ram2Data<1>  |   19.277(R)|clk               |   0.000|
ram2Data<2>  |   18.719(R)|clk               |   0.000|
ram2Data<3>  |   18.716(R)|clk               |   0.000|
ram2Data<4>  |   17.575(R)|clk               |   0.000|
ram2Data<5>  |   18.139(R)|clk               |   0.000|
ram2Data<6>  |   18.695(R)|clk               |   0.000|
ram2Data<7>  |   17.557(R)|clk               |   0.000|
ram2Data<8>  |   16.991(R)|clk               |   0.000|
ram2Data<9>  |   16.444(R)|clk               |   0.000|
ram2Data<10> |   18.142(R)|clk               |   0.000|
ram2Data<11> |   17.835(R)|clk               |   0.000|
ram2Data<12> |   17.265(R)|clk               |   0.000|
ram2Data<13> |   16.447(R)|clk               |   0.000|
ram2Data<14> |   17.857(R)|clk               |   0.000|
ram2Data<15> |   17.208(R)|clk               |   0.000|
ram2Oe       |   16.435(R)|clk               |   0.000|
ram2We       |   16.821(R)|clk               |   0.000|
rdn          |   16.167(R)|clk               |   0.000|
wrn          |   17.282(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.403|         |         |         |
clk_hand       |    7.403|         |         |         |
opt            |    7.403|         |         |         |
rst            |    7.403|   17.518|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.403|         |         |         |
clk_hand       |    7.403|         |         |         |
opt            |    7.403|         |         |         |
rst            |    7.403|   17.518|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.403|         |         |         |
clk_hand       |    7.403|         |         |         |
opt            |    7.403|         |         |         |
rst            |    7.403|   17.518|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.403|         |         |         |
clk_hand       |    7.403|         |         |         |
opt            |    7.403|         |         |         |
rst            |    7.403|   17.518|    1.048|    1.048|
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 06 21:29:28 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



