---
title: "Tapeouts"
layout: gridlay
sitemap: false
permalink: /tapeouts/
---


# Research Tapeouts (Fabricated Test Chips & Prototypes)

work in progess...

<div class="rowl1">
  <img src="{{ site.url }}{{ site.baseurl }}/images/chipspic/LEO1_SoC.png" class="img-responsive" width="90%" style="float: top; border-radius: 10px;" />
  
  <!-- Apply inline styling for black text -->
  <h4 style="color: black; font-weight: bold;">RISC-V-based Research Platform in 65nm</h4>
  <ul>
    <li>Joint design with <a href="https://enicslabs.com/" target="_blank">Emerging Nanoscaled Circuits and Systems (EnICS)</a> Laboratories, Bar-Ilan University, Israel</li>
    <li><strong>Chip Name:</strong> LEO-I</li>
    <li><strong>Role:</strong> Backend designer (entire SoC integration)</li>
	<li>
	  <strong>Related publications as main author or co-author:</strong>
	  <ul>
	    <li>E. Garz√≥n, R. Golman, O. Harel, T. Noy, Y. Kra, A. Pollock, S. Yuzhaninov, Y. Shoshan, Y. Rudin, Y. Weitzman, et al., "A RISC-V-based research platform for rapid design cycle", IEEE ISCAS, Austin Texas, USA, 28 May-01 Jun., 2022. (<a href="http://dx.doi.org/10.1109/ISCAS48785.2022.9937866" target="_blank">link</a>)</li>
	  </ul>
	</li>
  </ul>
</div>