<session jtag_chain="Disabled" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="frame size" size="2" value="1057,976"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
  </global_info>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2015/04/22 10:46:11  #0">
      <clock name="CLOCK_125_p" polarity="posedge" tap_mode="classic"/>
      <config ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="ram_int_4p:mem_int|rd_data0[0]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[10]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[11]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[12]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[13]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[14]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[15]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[16]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[17]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[18]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[19]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[1]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[20]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[21]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[22]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[23]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[24]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[25]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[26]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[27]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[28]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[29]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[2]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[30]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[31]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[3]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[4]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[5]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[6]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[7]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[8]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[9]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data_valid" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="frame_buf_alt:frame_buf0|rd_addr[0]" tap_mode="classic"/>
          <wire name="frame_buf_alt:frame_buf0|rd_addr[1]" tap_mode="classic"/>
          <wire name="frame_buf_alt:frame_buf0|rd_addr[2]" tap_mode="classic"/>
          <wire name="frame_buf_alt:frame_buf0|rd_en_in" tap_mode="classic"/>
          <wire name="frame_buf_alt:frame_buf0|wr_addr[0]" tap_mode="classic"/>
          <wire name="frame_buf_alt:frame_buf0|wr_addr[1]" tap_mode="classic"/>
          <wire name="frame_buf_alt:frame_buf0|wr_addr[2]" tap_mode="classic"/>
          <wire name="frame_buf_alt:frame_buf0|wr_en_in" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[0]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[10]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[11]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[12]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[13]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[14]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[15]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[16]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[17]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[18]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[19]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[1]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[20]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[21]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[22]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[23]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[24]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[25]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[26]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[27]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[28]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[29]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[2]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[30]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[31]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[3]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[4]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[5]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[6]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[7]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[8]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[9]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data_valid" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="frame_buf_alt:frame_buf0|rd_addr[0]" tap_mode="classic"/>
          <wire name="frame_buf_alt:frame_buf0|rd_addr[1]" tap_mode="classic"/>
          <wire name="frame_buf_alt:frame_buf0|rd_addr[2]" tap_mode="classic"/>
          <wire name="frame_buf_alt:frame_buf0|rd_en_in" tap_mode="classic"/>
          <wire name="frame_buf_alt:frame_buf0|wr_addr[0]" tap_mode="classic"/>
          <wire name="frame_buf_alt:frame_buf0|wr_addr[1]" tap_mode="classic"/>
          <wire name="frame_buf_alt:frame_buf0|wr_addr[2]" tap_mode="classic"/>
          <wire name="frame_buf_alt:frame_buf0|wr_en_in" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[0]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[10]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[11]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[12]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[13]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[14]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[15]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[16]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[17]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[18]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[19]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[1]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[20]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[21]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[22]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[23]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[24]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[25]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[26]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[27]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[28]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[29]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[2]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[30]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[31]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[3]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[4]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[5]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[6]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[7]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[8]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data0[9]" tap_mode="classic"/>
          <wire name="ram_int_4p:mem_int|rd_data_valid" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|wr_en_in" tap_mode="classic" type="combinatorial"/>
          <node is_selected="false" level-0="alt_or" name="frame_buf_alt:frame_buf0|rd_addr[2..0]" order="msb_to_lsb" type="combinatorial">
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|rd_addr[2]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|rd_addr[1]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|rd_addr[0]" tap_mode="classic" type="combinatorial"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="frame_buf_alt:frame_buf0|wr_addr[2..0]" order="msb_to_lsb" type="combinatorial">
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|wr_addr[2]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|wr_addr[1]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|wr_addr[0]" tap_mode="classic" type="combinatorial"/>
          </node>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|rd_en_in" tap_mode="classic" type="combinatorial"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="high" name="ram_int_4p:mem_int|rd_data_valid" tap_mode="classic" type="combinatorial"/>
          <node is_selected="false" level-0="alt_or" name="ram_int_4p:mem_int|rd_data0[31..0]" order="msb_to_lsb" type="combinatorial">
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[31]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[30]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[29]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[28]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[27]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[26]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[25]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[24]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[23]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[22]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[21]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[20]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[19]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[18]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[17]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[16]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[15]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[14]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[13]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[12]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[11]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[10]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[9]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[8]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[7]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[6]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[5]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[4]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[3]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[2]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[1]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[0]" tap_mode="classic" type="combinatorial"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|wr_en_in" storage_index="7" tap_mode="classic" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="frame_buf_alt:frame_buf0|rd_addr[2..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|rd_addr[2]" storage_index="2" tap_mode="classic" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|rd_addr[1]" storage_index="1" tap_mode="classic" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|rd_addr[0]" storage_index="0" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="frame_buf_alt:frame_buf0|wr_addr[2..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|wr_addr[2]" storage_index="6" tap_mode="classic" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|wr_addr[1]" storage_index="5" tap_mode="classic" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|wr_addr[0]" storage_index="4" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|rd_en_in" storage_index="3" tap_mode="classic" type="unknown"/>
          <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="high" name="ram_int_4p:mem_int|rd_data_valid" storage_index="40" tap_mode="classic" trigger_index="32" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="ram_int_4p:mem_int|rd_data0[31..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[31]" storage_index="32" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[30]" storage_index="31" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[29]" storage_index="29" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[28]" storage_index="28" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[27]" storage_index="27" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[26]" storage_index="26" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[25]" storage_index="25" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[24]" storage_index="24" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[23]" storage_index="23" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[22]" storage_index="22" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[21]" storage_index="21" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[20]" storage_index="20" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[19]" storage_index="18" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[18]" storage_index="17" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[17]" storage_index="16" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[16]" storage_index="15" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[15]" storage_index="14" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[14]" storage_index="13" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[13]" storage_index="12" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[12]" storage_index="11" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[11]" storage_index="10" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[10]" storage_index="9" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[9]" storage_index="39" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[8]" storage_index="38" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[7]" storage_index="37" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[6]" storage_index="36" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[5]" storage_index="35" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[4]" storage_index="34" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[3]" storage_index="33" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[2]" storage_index="30" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[1]" storage_index="19" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[0]" storage_index="8" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
        </data_view>
        <setup_view>
          <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|wr_en_in" storage_index="7" tap_mode="classic" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="frame_buf_alt:frame_buf0|rd_addr[2..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|rd_addr[2]" storage_index="2" tap_mode="classic" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|rd_addr[1]" storage_index="1" tap_mode="classic" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|rd_addr[0]" storage_index="0" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="frame_buf_alt:frame_buf0|wr_addr[2..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|wr_addr[2]" storage_index="6" tap_mode="classic" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|wr_addr[1]" storage_index="5" tap_mode="classic" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|wr_addr[0]" storage_index="4" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="frame_buf_alt:frame_buf0|rd_en_in" storage_index="3" tap_mode="classic" type="unknown"/>
          <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="high" name="ram_int_4p:mem_int|rd_data_valid" storage_index="40" tap_mode="classic" trigger_index="32" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="ram_int_4p:mem_int|rd_data0[31..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[31]" storage_index="32" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[30]" storage_index="31" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[29]" storage_index="29" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[28]" storage_index="28" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[27]" storage_index="27" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[26]" storage_index="26" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[25]" storage_index="25" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[24]" storage_index="24" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[23]" storage_index="23" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[22]" storage_index="22" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[21]" storage_index="21" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[20]" storage_index="20" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[19]" storage_index="18" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[18]" storage_index="17" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[17]" storage_index="16" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[16]" storage_index="15" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[15]" storage_index="14" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[14]" storage_index="13" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[13]" storage_index="12" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[12]" storage_index="11" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[11]" storage_index="10" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[10]" storage_index="9" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[9]" storage_index="39" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[8]" storage_index="38" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[7]" storage_index="37" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[6]" storage_index="36" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[5]" storage_index="35" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[4]" storage_index="34" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[3]" storage_index="33" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[2]" storage_index="30" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[1]" storage_index="19" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ram_int_4p:mem_int|rd_data0[0]" storage_index="8" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2015/04/22 10:46:11  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level editor="basic_or" enabled="yes" name="condition1" type="advanced">
            <power_up enabled="yes">
              <power_up_expression><![CDATA[alt_reduction(alt_true, {((mbpm('X', 'ram_int_4p:mem_int|rd_data_valid') && variable(1))), (alt_reduction(alt_false, {(mbpm('X', 'ram_int_4p:mem_int|rd_data0[0]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[10]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[11]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[12]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[13]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[14]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[15]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[16]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[17]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[18]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[19]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[1]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[20]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[21]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[22]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[23]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[24]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[25]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[26]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[27]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[28]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[29]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[2]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[30]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[31]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[3]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[4]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[5]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[6]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[7]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[8]') && variable(1)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[9]') && variable(1))}))})]]>
              </power_up_expression>
            </power_up>
            <expression><![CDATA[alt_reduction(alt_or, {((mbpm('1', 'ram_int_4p:mem_int|rd_data_valid') && variable(1))), (alt_reduction(alt_false, {(mbpm('X', 'ram_int_4p:mem_int|rd_data0[0]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[10]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[11]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[12]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[13]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[14]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[15]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[16]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[17]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[18]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[19]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[1]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[20]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[21]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[22]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[23]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[24]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[25]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[26]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[27]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[28]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[29]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[2]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[30]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[31]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[3]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[4]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[5]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[6]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[7]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[8]') && variable(0)), (mbpm('X', 'ram_int_4p:mem_int|rd_data0[9]') && variable(0))}))})]]>
            </expression>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>11111111111111111111111111111111111111111
            <pwr_up_transitional>11111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
</session>
