// Seed: 959001681
module module_0 ();
  wire id_1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input uwire id_5,
    output tri1 id_6,
    input supply0 id_7,
    input supply0 id_8,
    output wor id_9,
    output wor id_10
);
  wire [-1 : 1] id_12;
  wire id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    output supply1 id_1,
    input supply1 id_2,
    input supply1 id_3
    , id_5
);
  wire id_6;
  module_0 modCall_1 ();
  xor primCall (id_1, id_2, id_3, id_5, id_6);
  assign id_6 = id_5;
  wire id_7;
endmodule
