# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TP_8.2.srcs/sources_1/new/random.vhd" \
"../../../../TP_8.2.srcs/sources_1/new/IP_Rdm.vhd" \

# Do not sort compile order
nosort
