m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/simulation/modelsim
valtera_avalon_st_packets_to_bytes
!s110 1607717514
!i10b 1
!s100 MS^_>N5hROP]I?ngTbXl52
!s11b Dg1SIo80bB@j0V0VzS_@n1
Iaa<8SEAj4k:_Z9edY_]Yb2
VDg1SIo80bB@j0V0VzS_@n1
R0
w1607549948
8C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/simulation/submodules/altera_avalon_st_packets_to_bytes.v
FC:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/simulation/submodules/altera_avalon_st_packets_to_bytes.v
!i122 5
L0 19 235
OV;L;2020.1;71
r1
!s85 0
31
!s108 1607717514.000000
!s107 C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/simulation/submodules/altera_avalon_st_packets_to_bytes.v|
!s90 -reportprogress|300|C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/simulation/submodules/altera_avalon_st_packets_to_bytes.v|-work|p2b|
!i113 1
o-work p2b
tCvgOpt 0
