/*
 * Copyright (C) 2015-2017 Darron Broad
 * All rights reserved.
 * 
 * This file is part of Pickle Microchip PIC ICSP.
 * 
 * Pickle Microchip PIC ICSP is free software: you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as published
 * by the Free Software Foundation. 
 * 
 * Pickle Microchip PIC ICSP is distributed in the hope that it will be
 * useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General
 * Public License for more details. 
 * 
 * You should have received a copy of the GNU General Public License along
 * with Pickle Microchip PIC ICSP. If not, see http://www.gnu.org/licenses/
 */

#ifndef _ALLWINNER_H
#define _ALLWINNER_H

#include <errno.h>
#include <fcntl.h>
#include <stdint.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <unistd.h>
#include <sys/mman.h>

typedef volatile uint32_t *IO_ADDR;

#define LOW	(0x00)
#define HIGH	(0x01)
#define FLOAT	(0xFF)

#define BIT(x)	(1<<x)

/* AllWinner A20/H2+/H3 */
#define AW_BASE_ADDR		(0x01C20000)
#define AW_BASE_OFS1 		(0x00000800)	/* PIO 0x01C20800 .. 0x01C20BFF 1K                 */
#define AW_BASE_OFS2 		(0x00000C00)	/* PIO 0x01C20C00 .. 0x01C20FFF 1K (H2+/H3 PORT L) */
#define AW_MAP_LEN   		(0x1000)
#define AW_A20_NPINS 		(288)		/* PORT A .. PORT I                      */
#define AW_H3_NPINS  		(224)		/* PORT A .. PORT G (PORT L UNSUPPORTED) */
#define AW_NPINS     		(288)		/* Max Supported Pins                    */
#define AW_PWM_CTRL_REG         (0x00000E00)
#define AW_PWM_CH0_PERIOD       (0x00000E04)
#define AW_PWM_CH1_PERIOD       (0x00000E08)

/* PWM defines */
#define PWM_CH1_PULSE_OUT_START	BIT(23)
#define PWM_CH1_MODE		BIT(22)
#define PWM_CH1_CLK_GATING	BIT(21)
#define PWM_CH1_ACT_STATE	BIT(20)
#define PWM_CH1_EN		BIT(19)
#define PWM0_BYPASS		BIT(9)
#define PWM_CH0_PUL_START	BIT(8)
#define PWM_CH0_MODE		BIT(7)
#define PWM_CH0_CLK_GATING	BIT(6)
#define PWM_CH0_ACT_STATE	BIT(5)
#define PWM_CH0_EN		BIT(4)

#define PWM_RDY_BASE		28
#define PWM_RDY_OFFSET		1
#define PWM_RDY(ch)		BIT((PWM_RDY_BASE + PWM_RDY_OFFSET * (ch)))

/* Banana Pi      A20 */
/* Orange Pi/Mini A20 */
#define BOPI_TX (224)			/* H00 = (32 * 7) + 0 */
#define BOPI_RX (225)			/* H01 = (32 * 7) + 1 */

/* Orange Pi Zero H2+ */
#define OPI0_TX (198)			/* PG6  = (32 * 6) + 6 */
#define OPI0_RX (199)			/* PG7  = (32 * 6) + 7 */

/* Orange Pi One     H3 */
/* Orange Pi Lite    H3 */
/* Orange Pi PC      H3 */
/* Orange Pi PC Plus H3 */
/* Orange Pi Plus    H3 */
/* Orange Pi Plus 2e H3 */
/* Orange Pi Plus 2  H3 */
#define OPIX_TX (13)			/* PA13 = (32 * 0) + 13 */
#define OPIX_RX (14)			/* PA14 = (32 * 0) + 14 */

typedef struct aw_device {
	uint16_t npins;
	uint16_t tx;
	uint16_t rx;
	uint8_t sel;
} aw_device_t;

#if 0
/*
 * A20 User Manual Page 240
 * 
 * 1.19 Port Controller
 *
 * 1.19.1 Port Description
 *
 * Port A(PA): 18 input/output port 
 * Port B(PB): 24 input/output port
 * Port C(PC): 25 input/output port
 * Port D(PD): 28 input/output port
 * Port E(PE): 12 input/output port
 * Port F(PF):  6 input/output port
 * Port G(PG): 12 input/output port
 * Port H(PH): 28 input/output port
 * Port I(PI): 22 input/output port
 *
 * H3 Datasheet Page 316
 * 
 * 4.22 Port Controller
 *
 * Port A(PA): 22 input/output port 
 * Port C(PC): 19 input/output port
 * Port D(PD): 18 input/output port
 * Port E(PE): 16 input/output port
 * Port F(PF):  7 input/output port
 * Port G(PG): 14 input/output port
 */

#define PA_CFG0 ((0 * 0x24 + 0x00) / 4)
#define PB_CFG0 ((1 * 0x24 + 0x00) / 4)
#define PC_CFG0 ((2 * 0x24 + 0x00) / 4)
#define PD_CFG0 ((3 * 0x24 + 0x00) / 4)
#define PE_CFG0 ((4 * 0x24 + 0x00) / 4)
#define PF_CFG0 ((5 * 0x24 + 0x00) / 4)
#define PG_CFG0 ((6 * 0x24 + 0x00) / 4)
#define PH_CFG0 ((7 * 0x24 + 0x00) / 4)
#define PI_CFG0 ((8 * 0x24 + 0x00) / 4)

#define PA_CFG1 ((0 * 0x24 + 0x04) / 4)
#define PB_CFG1 ((1 * 0x24 + 0x04) / 4)
#define PC_CFG1 ((2 * 0x24 + 0x04) / 4)
#define PD_CFG1 ((3 * 0x24 + 0x04) / 4)
#define PE_CFG1 ((4 * 0x24 + 0x04) / 4)
#define PF_CFG1 ((5 * 0x24 + 0x04) / 4)
#define PG_CFG1 ((6 * 0x24 + 0x04) / 4)
#define PH_CFG1 ((7 * 0x24 + 0x04) / 4)
#define PI_CFG1 ((8 * 0x24 + 0x04) / 4)

#define PA_CFG2 ((0 * 0x24 + 0x08) / 4)
#define PB_CFG2 ((1 * 0x24 + 0x08) / 4)
#define PC_CFG2 ((2 * 0x24 + 0x08) / 4)
#define PD_CFG2 ((3 * 0x24 + 0x08) / 4)
#define PE_CFG2 ((4 * 0x24 + 0x08) / 4)
#define PF_CFG2 ((5 * 0x24 + 0x08) / 4)
#define PG_CFG2 ((6 * 0x24 + 0x08) / 4)
#define PH_CFG2 ((7 * 0x24 + 0x08) / 4)
#define PI_CFG2 ((8 * 0x24 + 0x08) / 4)

#define PA_CFG3 ((0 * 0x24 + 0x0C) / 4)
#define PB_CFG3 ((1 * 0x24 + 0x0C) / 4)
#define PC_CFG3 ((2 * 0x24 + 0x0C) / 4)
#define PD_CFG3 ((3 * 0x24 + 0x0C) / 4)
#define PE_CFG3 ((4 * 0x24 + 0x0C) / 4)
#define PF_CFG3 ((5 * 0x24 + 0x0C) / 4)
#define PG_CFG3 ((6 * 0x24 + 0x0C) / 4)
#define PH_CFG3 ((7 * 0x24 + 0x0C) / 4)
#define PI_CFG3 ((8 * 0x24 + 0x0C) / 4)

#define PA_DAT ((0 * 0x24 + 0x10) / 4)
#define PB_DAT ((1 * 0x24 + 0x10) / 4)
#define PC_DAT ((2 * 0x24 + 0x10) / 4)
#define PD_DAT ((3 * 0x24 + 0x10) / 4)
#define PE_DAT ((4 * 0x24 + 0x10) / 4)
#define PF_DAT ((5 * 0x24 + 0x10) / 4)
#define PG_DAT ((6 * 0x24 + 0x10) / 4)
#define PH_DAT ((7 * 0x24 + 0x10) / 4)
#define PI_DAT ((8 * 0x24 + 0x10) / 4)

#define PA_DRV0 ((0 * 0x24 + 0x14) / 4)
#define PB_DRV0 ((1 * 0x24 + 0x14) / 4)
#define PC_DRV0 ((2 * 0x24 + 0x14) / 4)
#define PD_DRV0 ((3 * 0x24 + 0x14) / 4)
#define PE_DRV0 ((4 * 0x24 + 0x14) / 4)
#define PF_DRV0 ((5 * 0x24 + 0x14) / 4)
#define PG_DRV0 ((6 * 0x24 + 0x14) / 4)
#define PH_DRV0 ((7 * 0x24 + 0x14) / 4)
#define PI_DRV0 ((8 * 0x24 + 0x14) / 4)

#define PA_DRV1 ((0 * 0x24 + 0x18) / 4)
#define PB_DRV1 ((1 * 0x24 + 0x18) / 4)
#define PC_DRV1 ((2 * 0x24 + 0x18) / 4)
#define PD_DRV1 ((3 * 0x24 + 0x18) / 4)
#define PE_DRV1 ((4 * 0x24 + 0x18) / 4)
#define PF_DRV1 ((5 * 0x24 + 0x18) / 4)
#define PG_DRV1 ((6 * 0x24 + 0x18) / 4)
#define PH_DRV1 ((7 * 0x24 + 0x18) / 4)
#define PI_DRV1 ((8 * 0x24 + 0x18) / 4)

#define PA_PUL0 ((0 * 0x24 + 0x1C) / 4)
#define PB_PUL0 ((1 * 0x24 + 0x1C) / 4)
#define PC_PUL0 ((2 * 0x24 + 0x1C) / 4)
#define PD_PUL0 ((3 * 0x24 + 0x1C) / 4)
#define PE_PUL0 ((4 * 0x24 + 0x1C) / 4)
#define PF_PUL0 ((5 * 0x24 + 0x1C) / 4)
#define PG_PUL0 ((6 * 0x24 + 0x1C) / 4)
#define PH_PUL0 ((7 * 0x24 + 0x1C) / 4)
#define PI_PUL0 ((8 * 0x24 + 0x1C) / 4)

#define PA_PUL1 ((0 * 0x24 + 0x20) / 4)
#define PB_PUL1 ((1 * 0x24 + 0x20) / 4)
#define PC_PUL1 ((2 * 0x24 + 0x20) / 4)
#define PD_PUL1 ((3 * 0x24 + 0x20) / 4)
#define PE_PUL1 ((4 * 0x24 + 0x20) / 4)
#define PF_PUL1 ((5 * 0x24 + 0x20) / 4)
#define PG_PUL1 ((6 * 0x24 + 0x20) / 4)
#define PH_PUL1 ((7 * 0x24 + 0x20) / 4)
#define PI_PUL1 ((8 * 0x24 + 0x20) / 4)
#endif

#define AW_PX_PULL_DIS  (0)
#define AW_PX_PULL_UP   (1)
#define AW_PX_PULL_DOWN (2)
#define AW_PX_PULL_RES  (3)

#define AW_PX_SELECT0 (0)
#define AW_PX_SELECT1 (1)
#define AW_PX_SELECT2 (2)
#define AW_PX_SELECT3 (3)
#define AW_PX_SELECT4 (4)
#define AW_PX_SELECT5 (5)
#define AW_PX_SELECT6 (6)
#define AW_PX_SELECT7 (7)

int io_aw_open(const char *);
void io_aw_close(void);

void gpio_aw_delay(void);
int gpio_aw_get(uint16_t, uint8_t *);
int gpio_aw_set(uint16_t, uint8_t);
int gpio_aw_release(uint16_t, uint8_t);
void gpio_aw_select_output(uint16_t pin);
void gpio_aw_select_input(uint16_t pin);
void io_aw_read(uint32_t io_reg, uint32_t *val);
void io_aw_write(uint32_t io_reg, uint32_t val);



#endif /* !_ALLWINNER_H */
