{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644523088237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644523088237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 10 15:58:08 2022 " "Processing started: Thu Feb 10 15:58:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644523088237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644523088237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rlc_microservice -c rlc_microservice " "Command: quartus_map --read_settings_files=on --write_settings_files=off rlc_microservice -c rlc_microservice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644523088237 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1644523088791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/hd - jogos/meusprojetos/digital-eletronic-ii-all-deliveries-/spriint 2/delivery 22/delivery 22 fixed/archives to delivery 22/dsf_std.vhd 2 0 " "Found 2 design units, including 0 entities, in source file d:/hd - jogos/meusprojetos/digital-eletronic-ii-all-deliveries-/spriint 2/delivery 22/delivery 22 fixed/archives to delivery 22/dsf_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsf_std " "Found design unit 1: dsf_std" {  } { { "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Spriint 2/Delivery 22/Delivery 22 FIXED/archives to delivery 22/dsf_std.vhd" "" { Text "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Spriint 2/Delivery 22/Delivery 22 FIXED/archives to delivery 22/dsf_std.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644523089367 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dsf_std-body " "Found design unit 2: dsf_std-body" {  } { { "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Spriint 2/Delivery 22/Delivery 22 FIXED/archives to delivery 22/dsf_std.vhd" "" { Text "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Spriint 2/Delivery 22/Delivery 22 FIXED/archives to delivery 22/dsf_std.vhd" 368 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644523089367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644523089367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rlc_microservice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rlc_microservice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rlc_microservice-rlc_microservice_a " "Found design unit 1: rlc_microservice-rlc_microservice_a" {  } { { "rlc_microservice.vhd" "" { Text "C:/Users/rmala/Desktop/rlc_microservice/rlc_microservice/rlc_microservice.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644523089371 ""} { "Info" "ISGN_ENTITY_NAME" "1 rlc_microservice " "Found entity 1: rlc_microservice" {  } { { "rlc_microservice.vhd" "" { Text "C:/Users/rmala/Desktop/rlc_microservice/rlc_microservice/rlc_microservice.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644523089371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644523089371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rlc_microservice " "Elaborating entity \"rlc_microservice\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1644523089413 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "windows_o rlc_microservice.vhd(173) " "Inferred latch for \"windows_o\" at rlc_microservice.vhd(173)" {  } { { "rlc_microservice.vhd" "" { Text "C:/Users/rmala/Desktop/rlc_microservice/rlc_microservice/rlc_microservice.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644523089415 "|rlc_microservice"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store_o rlc_microservice.vhd(170) " "Inferred latch for \"store_o\" at rlc_microservice.vhd(170)" {  } { { "rlc_microservice.vhd" "" { Text "C:/Users/rmala/Desktop/rlc_microservice/rlc_microservice/rlc_microservice.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644523089415 "|rlc_microservice"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_o rlc_microservice.vhd(167) " "Inferred latch for \"reset_o\" at rlc_microservice.vhd(167)" {  } { { "rlc_microservice.vhd" "" { Text "C:/Users/rmala/Desktop/rlc_microservice/rlc_microservice/rlc_microservice.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644523089415 "|rlc_microservice"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1644523089895 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644523089895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1644523089937 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1644523089937 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1644523089937 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1644523089937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644523089957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 10 15:58:09 2022 " "Processing ended: Thu Feb 10 15:58:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644523089957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644523089957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644523089957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644523089957 ""}
