#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7febe051d900 .scope module, "ALUControl_t" "ALUControl_t" 2 1;
 .timescale 0 0;
v0x7febe053ef30_0 .var "address", 31 0;
v0x7febe053efc0_0 .var "clk", 0 0;
v0x7febe053f050_0 .net "outALU", 31 0, v0x7febe053b940_0;  1 drivers
S_0x7febe051cb80 .scope module, "process" "processorinput" 2 19, 3 1 0, S_0x7febe051d900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 32 "outALU"
v0x7febe053e180_0 .net "ALUCon", 3 0, v0x7febe053bd80_0;  1 drivers
v0x7febe053e230_0 .net "address", 31 0, v0x7febe053ef30_0;  1 drivers
v0x7febe053e2d0_0 .net "aluop", 1 0, v0x7febe053c320_0;  1 drivers
v0x7febe053e3c0_0 .net "alusrc", 0 0, v0x7febe053c3f0_0;  1 drivers
v0x7febe053e450_0 .net "branch_eq", 0 0, v0x7febe053c480_0;  1 drivers
v0x7febe053e520_0 .net "branch_ne", 0 0, v0x7febe053c530_0;  1 drivers
v0x7febe053e5d0_0 .net "clk", 0 0, v0x7febe053efc0_0;  1 drivers
v0x7febe053e660_0 .net "data1", 31 0, v0x7febe053d840_0;  1 drivers
v0x7febe053e730_0 .net "data2", 31 0, v0x7febe053d900_0;  1 drivers
v0x7febe053e840_0 .net "instruction", 31 0, L_0x7febe053fef0;  1 drivers
v0x7febe053e8d0_0 .var "memData", 31 0;
v0x7febe053e960_0 .net "memread", 0 0, v0x7febe053c5d0_0;  1 drivers
v0x7febe053ea10_0 .net "memtoreg", 0 0, v0x7febe053c6b0_0;  1 drivers
v0x7febe053eac0_0 .net "memwrite", 0 0, v0x7febe053c750_0;  1 drivers
v0x7febe053eb70_0 .net "outALU", 31 0, v0x7febe053b940_0;  alias, 1 drivers
v0x7febe053ec20_0 .net "regdst", 0 0, v0x7febe053c8a0_0;  1 drivers
v0x7febe053ecd0_0 .net "regwrite", 0 0, v0x7febe053c9b0_0;  1 drivers
v0x7febe053eea0_0 .net "zero", 0 0, v0x7febe053b9f0_0;  1 drivers
L_0x7febe053ffe0 .part L_0x7febe053fef0, 26, 6;
L_0x7febe0540080 .part L_0x7febe053fef0, 21, 5;
L_0x7febe05401a0 .part L_0x7febe053fef0, 16, 5;
L_0x7febe0540240 .part L_0x7febe053fef0, 11, 5;
L_0x7febe05402e0 .part L_0x7febe053fef0, 0, 6;
S_0x7febe051c870 .scope module, "alu" "ALU" 3 27, 4 1 0, S_0x7febe051cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUCon"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 1 "zero"
v0x7febe0518ca0_0 .net "ALUCon", 3 0, v0x7febe053bd80_0;  alias, 1 drivers
v0x7febe053b7d0_0 .net "a", 31 0, v0x7febe053d840_0;  alias, 1 drivers
v0x7febe053b880_0 .net "b", 31 0, v0x7febe053d900_0;  alias, 1 drivers
v0x7febe053b940_0 .var "out", 31 0;
v0x7febe053b9f0_0 .var "zero", 0 0;
E_0x7febe051a2a0 .event edge, v0x7febe053b940_0;
E_0x7febe0529ee0 .event edge, v0x7febe0518ca0_0, v0x7febe053b7d0_0, v0x7febe053b880_0;
S_0x7febe053bb50 .scope module, "aluControl" "ALUControl" 3 26, 5 1 0, S_0x7febe051cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /OUTPUT 4 "ALUCon"
v0x7febe053bd80_0 .var "ALUCon", 3 0;
v0x7febe053be40_0 .net "ALUOp", 1 0, v0x7febe053c320_0;  alias, 1 drivers
v0x7febe053bee0_0 .net "funct", 5 0, L_0x7febe05402e0;  1 drivers
E_0x7febe053bd50 .event edge, v0x7febe053be40_0, v0x7febe053bee0_0;
S_0x7febe053bff0 .scope module, "control" "controlUnit" 3 24, 6 19 0, S_0x7febe051cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "branch_eq"
    .port_info 2 /OUTPUT 1 "branch_ne"
    .port_info 3 /OUTPUT 2 "aluop"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "memtoreg"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrc"
v0x7febe053c320_0 .var "aluop", 1 0;
v0x7febe053c3f0_0 .var "alusrc", 0 0;
v0x7febe053c480_0 .var "branch_eq", 0 0;
v0x7febe053c530_0 .var "branch_ne", 0 0;
v0x7febe053c5d0_0 .var "memread", 0 0;
v0x7febe053c6b0_0 .var "memtoreg", 0 0;
v0x7febe053c750_0 .var "memwrite", 0 0;
v0x7febe053c7f0_0 .net "opcode", 5 0, L_0x7febe053ffe0;  1 drivers
v0x7febe053c8a0_0 .var "regdst", 0 0;
v0x7febe053c9b0_0 .var "regwrite", 0 0;
E_0x7febe053c2e0 .event edge, v0x7febe053c7f0_0;
S_0x7febe053cb30 .scope module, "inst" "instructionmemory" 3 23, 7 1 0, S_0x7febe051cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "instruction"
L_0x7febe053fef0 .functor BUFZ 32, L_0x7febe053fbb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7febe053cc90_0 .net *"_s0", 31 0, L_0x7febe053fbb0;  1 drivers
v0x7febe053cd50_0 .net *"_s2", 31 0, L_0x7febe053fd70;  1 drivers
v0x7febe053ce00_0 .net *"_s4", 27 0, L_0x7febe053fc90;  1 drivers
L_0x10fab4008 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7febe053cec0_0 .net *"_s6", 3 0, L_0x10fab4008;  1 drivers
v0x7febe053cf70_0 .net "address", 31 0, v0x7febe053ef30_0;  alias, 1 drivers
v0x7febe053d060_0 .var/i "i", 31 0;
v0x7febe053d110_0 .net "instruction", 31 0, L_0x7febe053fef0;  alias, 1 drivers
v0x7febe053d1c0 .array "memory", 0 511, 31 0;
L_0x7febe053fbb0 .array/port v0x7febe053d1c0, L_0x7febe053fd70;
L_0x7febe053fc90 .part v0x7febe053ef30_0, 4, 28;
L_0x7febe053fd70 .concat [ 28 4 0 0], L_0x7febe053fc90, L_0x10fab4008;
S_0x7febe053d290 .scope module, "regis" "register" 3 25, 8 2 0, S_0x7febe051cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read1"
    .port_info 1 /INPUT 5 "read2"
    .port_info 2 /INPUT 5 "reg_write"
    .port_info 3 /INPUT 32 "wdata"
    .port_info 4 /INPUT 1 "write"
    .port_info 5 /OUTPUT 32 "data1"
    .port_info 6 /OUTPUT 32 "data2"
v0x7febe053d840_0 .var "data1", 31 0;
v0x7febe053d900_0 .var "data2", 31 0;
v0x7febe053d9b0_0 .net "read1", 4 0, L_0x7febe0540080;  1 drivers
v0x7febe053da60_0 .net "read2", 4 0, L_0x7febe05401a0;  1 drivers
v0x7febe053db10_0 .net "reg_write", 4 0, L_0x7febe0540240;  1 drivers
v0x7febe053dc00 .array "register", 0 31, 31 0;
v0x7febe053dfa0_0 .net "wdata", 31 0, v0x7febe053e8d0_0;  1 drivers
v0x7febe053e050_0 .net "write", 0 0, v0x7febe053c9b0_0;  alias, 1 drivers
E_0x7febe053d570 .event edge, v0x7febe053c9b0_0, v0x7febe053db10_0, v0x7febe053dfa0_0;
E_0x7febe053d5a0/0 .event edge, v0x7febe053da60_0, v0x7febe053db10_0, v0x7febe053c9b0_0, v0x7febe053dfa0_0;
v0x7febe053dc00_0 .array/port v0x7febe053dc00, 0;
v0x7febe053dc00_1 .array/port v0x7febe053dc00, 1;
v0x7febe053dc00_2 .array/port v0x7febe053dc00, 2;
v0x7febe053dc00_3 .array/port v0x7febe053dc00, 3;
E_0x7febe053d5a0/1 .event edge, v0x7febe053dc00_0, v0x7febe053dc00_1, v0x7febe053dc00_2, v0x7febe053dc00_3;
v0x7febe053dc00_4 .array/port v0x7febe053dc00, 4;
v0x7febe053dc00_5 .array/port v0x7febe053dc00, 5;
v0x7febe053dc00_6 .array/port v0x7febe053dc00, 6;
v0x7febe053dc00_7 .array/port v0x7febe053dc00, 7;
E_0x7febe053d5a0/2 .event edge, v0x7febe053dc00_4, v0x7febe053dc00_5, v0x7febe053dc00_6, v0x7febe053dc00_7;
v0x7febe053dc00_8 .array/port v0x7febe053dc00, 8;
v0x7febe053dc00_9 .array/port v0x7febe053dc00, 9;
v0x7febe053dc00_10 .array/port v0x7febe053dc00, 10;
v0x7febe053dc00_11 .array/port v0x7febe053dc00, 11;
E_0x7febe053d5a0/3 .event edge, v0x7febe053dc00_8, v0x7febe053dc00_9, v0x7febe053dc00_10, v0x7febe053dc00_11;
v0x7febe053dc00_12 .array/port v0x7febe053dc00, 12;
v0x7febe053dc00_13 .array/port v0x7febe053dc00, 13;
v0x7febe053dc00_14 .array/port v0x7febe053dc00, 14;
v0x7febe053dc00_15 .array/port v0x7febe053dc00, 15;
E_0x7febe053d5a0/4 .event edge, v0x7febe053dc00_12, v0x7febe053dc00_13, v0x7febe053dc00_14, v0x7febe053dc00_15;
v0x7febe053dc00_16 .array/port v0x7febe053dc00, 16;
v0x7febe053dc00_17 .array/port v0x7febe053dc00, 17;
v0x7febe053dc00_18 .array/port v0x7febe053dc00, 18;
v0x7febe053dc00_19 .array/port v0x7febe053dc00, 19;
E_0x7febe053d5a0/5 .event edge, v0x7febe053dc00_16, v0x7febe053dc00_17, v0x7febe053dc00_18, v0x7febe053dc00_19;
v0x7febe053dc00_20 .array/port v0x7febe053dc00, 20;
v0x7febe053dc00_21 .array/port v0x7febe053dc00, 21;
v0x7febe053dc00_22 .array/port v0x7febe053dc00, 22;
v0x7febe053dc00_23 .array/port v0x7febe053dc00, 23;
E_0x7febe053d5a0/6 .event edge, v0x7febe053dc00_20, v0x7febe053dc00_21, v0x7febe053dc00_22, v0x7febe053dc00_23;
v0x7febe053dc00_24 .array/port v0x7febe053dc00, 24;
v0x7febe053dc00_25 .array/port v0x7febe053dc00, 25;
v0x7febe053dc00_26 .array/port v0x7febe053dc00, 26;
v0x7febe053dc00_27 .array/port v0x7febe053dc00, 27;
E_0x7febe053d5a0/7 .event edge, v0x7febe053dc00_24, v0x7febe053dc00_25, v0x7febe053dc00_26, v0x7febe053dc00_27;
v0x7febe053dc00_28 .array/port v0x7febe053dc00, 28;
v0x7febe053dc00_29 .array/port v0x7febe053dc00, 29;
v0x7febe053dc00_30 .array/port v0x7febe053dc00, 30;
v0x7febe053dc00_31 .array/port v0x7febe053dc00, 31;
E_0x7febe053d5a0/8 .event edge, v0x7febe053dc00_28, v0x7febe053dc00_29, v0x7febe053dc00_30, v0x7febe053dc00_31;
E_0x7febe053d5a0 .event/or E_0x7febe053d5a0/0, E_0x7febe053d5a0/1, E_0x7febe053d5a0/2, E_0x7febe053d5a0/3, E_0x7febe053d5a0/4, E_0x7febe053d5a0/5, E_0x7febe053d5a0/6, E_0x7febe053d5a0/7, E_0x7febe053d5a0/8;
E_0x7febe053d6f0/0 .event edge, v0x7febe053d9b0_0, v0x7febe053db10_0, v0x7febe053c9b0_0, v0x7febe053dfa0_0;
E_0x7febe053d6f0/1 .event edge, v0x7febe053dc00_0, v0x7febe053dc00_1, v0x7febe053dc00_2, v0x7febe053dc00_3;
E_0x7febe053d6f0/2 .event edge, v0x7febe053dc00_4, v0x7febe053dc00_5, v0x7febe053dc00_6, v0x7febe053dc00_7;
E_0x7febe053d6f0/3 .event edge, v0x7febe053dc00_8, v0x7febe053dc00_9, v0x7febe053dc00_10, v0x7febe053dc00_11;
E_0x7febe053d6f0/4 .event edge, v0x7febe053dc00_12, v0x7febe053dc00_13, v0x7febe053dc00_14, v0x7febe053dc00_15;
E_0x7febe053d6f0/5 .event edge, v0x7febe053dc00_16, v0x7febe053dc00_17, v0x7febe053dc00_18, v0x7febe053dc00_19;
E_0x7febe053d6f0/6 .event edge, v0x7febe053dc00_20, v0x7febe053dc00_21, v0x7febe053dc00_22, v0x7febe053dc00_23;
E_0x7febe053d6f0/7 .event edge, v0x7febe053dc00_24, v0x7febe053dc00_25, v0x7febe053dc00_26, v0x7febe053dc00_27;
E_0x7febe053d6f0/8 .event edge, v0x7febe053dc00_28, v0x7febe053dc00_29, v0x7febe053dc00_30, v0x7febe053dc00_31;
E_0x7febe053d6f0 .event/or E_0x7febe053d6f0/0, E_0x7febe053d6f0/1, E_0x7febe053d6f0/2, E_0x7febe053d6f0/3, E_0x7febe053d6f0/4, E_0x7febe053d6f0/5, E_0x7febe053d6f0/6, E_0x7febe053d6f0/7, E_0x7febe053d6f0/8;
S_0x7febe051d220 .scope module, "dmem" "dmem" 9 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "dataOut"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "readmode"
    .port_info 4 /INPUT 1 "writemode"
o0x10fa830e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7febe053f150_0 .net "address", 31 0, o0x10fa830e8;  0 drivers
o0x10fa83118 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7febe053f1f0_0 .net "dataIn", 31 0, o0x10fa83118;  0 drivers
v0x7febe053f290_0 .var "dataOut", 31 0;
v0x7febe053f340 .array "memory", 0 511, 31 0;
o0x10fa83178 .functor BUFZ 1, C4<z>; HiZ drive
v0x7febe053f3e0_0 .net "readmode", 0 0, o0x10fa83178;  0 drivers
o0x10fa831a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7febe053f4c0_0 .net "writemode", 0 0, o0x10fa831a8;  0 drivers
E_0x7febe053f120 .event edge, v0x7febe053f4c0_0, v0x7febe053f3e0_0;
S_0x7febe051cec0 .scope module, "mux32" "mux32" 10 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
    .port_info 3 /INPUT 1 "sel"
o0x10fa832c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7febe053f600_0 .net "in0", 31 0, o0x10fa832c8;  0 drivers
o0x10fa832f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7febe053f6b0_0 .net "in1", 31 0, o0x10fa832f8;  0 drivers
v0x7febe053f760_0 .var "out", 31 0;
o0x10fa83358 .functor BUFZ 1, C4<z>; HiZ drive
v0x7febe053f820_0 .net "sel", 0 0, o0x10fa83358;  0 drivers
E_0x7febe051c210 .event edge, v0x7febe053f6b0_0, v0x7febe053f600_0, v0x7febe053f820_0;
S_0x7febe051cd20 .scope module, "shift" "shift" 11 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "out"
    .port_info 1 /INPUT 6 "in"
P_0x7febe052b990 .param/l "inWidth" 0 11 2, +C4<00000000000000000000000000000110>;
P_0x7febe052b9d0 .param/l "outWidth" 0 11 3, +C4<00000000000000000000000000000110>;
P_0x7febe052ba10 .param/l "shiftAmount" 0 11 4, +C4<00000000000000000000000000000010>;
o0x10fa83448 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7febe053f970_0 .net "in", 5 0, o0x10fa83448;  0 drivers
v0x7febe053fa30_0 .net "out", 5 0, L_0x7febe05403b0;  1 drivers
v0x7febe053fad0_0 .var "temp", 7 0;
E_0x7febe053f920 .event edge, v0x7febe053f970_0;
L_0x7febe05403b0 .part v0x7febe053fad0_0, 0, 6;
    .scope S_0x7febe053cb30;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7febe053d060_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7febe053d060_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7febe053d060_0;
    %store/vec4a v0x7febe053d1c0, 4, 0;
    %load/vec4 v0x7febe053d060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7febe053d060_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 537395205, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7febe053d1c0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7febe053bff0;
T_1 ;
    %wait E_0x7febe053c2e0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7febe053c320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febe053c3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febe053c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febe053c530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febe053c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febe053c6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febe053c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febe053c8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febe053c9b0_0, 0;
    %load/vec4 v0x7febe053c7f0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febe053c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febe053c8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febe053c6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7febe053c320_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febe053c3f0_0, 0;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febe053c8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7febe053c320_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febe053c3f0_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7febe053c320_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7febe053c320_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febe053c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febe053c9b0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febe053c750_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7febe053c320_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febe053c3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febe053c9b0_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7febe053c320_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7febe053c320_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febe053c530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febe053c9b0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7febe053d290;
T_2 ;
    %wait E_0x7febe053d6f0;
    %load/vec4 v0x7febe053d9b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7febe053d840_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7febe053d9b0_0;
    %load/vec4 v0x7febe053db10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7febe053e050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7febe053dfa0_0;
    %store/vec4 v0x7febe053d840_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7febe053d9b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7febe053dc00, 4;
    %store/vec4 v0x7febe053d840_0, 0, 32;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7febe053d290;
T_3 ;
    %wait E_0x7febe053d5a0;
    %load/vec4 v0x7febe053da60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7febe053d900_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7febe053da60_0;
    %load/vec4 v0x7febe053db10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7febe053e050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7febe053dfa0_0;
    %store/vec4 v0x7febe053d900_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7febe053da60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7febe053dc00, 4;
    %store/vec4 v0x7febe053d900_0, 0, 32;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7febe053d290;
T_4 ;
    %wait E_0x7febe053d570;
    %load/vec4 v0x7febe053e050_0;
    %load/vec4 v0x7febe053db10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7febe053dfa0_0;
    %load/vec4 v0x7febe053db10_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7febe053dc00, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7febe053bb50;
T_5 ;
    %wait E_0x7febe053bd50;
    %load/vec4 v0x7febe053be40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7febe053bd80_0, 0;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7febe053bd80_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7febe053bd80_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x7febe053bee0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_5.5, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7febe053bd80_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x7febe053bee0_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7febe053bd80_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x7febe053bee0_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7febe053bd80_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x7febe053bee0_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7febe053bd80_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x7febe053bee0_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7febe053bd80_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7febe053bd80_0, 0;
T_5.14 ;
T_5.12 ;
T_5.10 ;
T_5.8 ;
T_5.6 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7febe051c870;
T_6 ;
    %wait E_0x7febe0529ee0;
    %load/vec4 v0x7febe0518ca0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7febe053b940_0, 0;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x7febe053b7d0_0;
    %load/vec4 v0x7febe053b880_0;
    %add;
    %assign/vec4 v0x7febe053b940_0, 0;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x7febe053b7d0_0;
    %load/vec4 v0x7febe053b880_0;
    %sub;
    %assign/vec4 v0x7febe053b940_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x7febe053b7d0_0;
    %load/vec4 v0x7febe053b880_0;
    %or;
    %assign/vec4 v0x7febe053b940_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x7febe053b7d0_0;
    %load/vec4 v0x7febe053b880_0;
    %and;
    %assign/vec4 v0x7febe053b940_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x7febe053b7d0_0;
    %load/vec4 v0x7febe053b880_0;
    %cmp/u;
    %jmp/0xz  T_6.7, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7febe053b940_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7febe053b940_0, 0;
T_6.8 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7febe051c870;
T_7 ;
    %wait E_0x7febe051a2a0;
    %load/vec4 v0x7febe053b940_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febe053b9f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febe053b9f0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7febe051cb80;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7febe053e8d0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x7febe051d900;
T_9 ;
    %vpi_call 2 23 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7febe053efc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7febe053ef30_0, 0, 32;
    %delay 20, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7febe051d900;
T_10 ;
    %delay 10, 0;
    %load/vec4 v0x7febe053efc0_0;
    %inv;
    %store/vec4 v0x7febe053efc0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7febe051d220;
T_11 ;
    %wait E_0x7febe053f120;
    %load/vec4 v0x7febe053f4c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x7febe053f1f0_0;
    %ix/getv 4, v0x7febe053f150_0;
    %store/vec4a v0x7febe053f340, 4, 0;
T_11.0 ;
    %load/vec4 v0x7febe053f3e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %ix/getv 4, v0x7febe053f150_0;
    %load/vec4a v0x7febe053f340, 4;
    %store/vec4 v0x7febe053f290_0, 0, 32;
T_11.2 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7febe051cec0;
T_12 ;
    %wait E_0x7febe051c210;
    %load/vec4 v0x7febe053f820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x7febe053f600_0;
    %store/vec4 v0x7febe053f760_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7febe053f6b0_0;
    %store/vec4 v0x7febe053f760_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7febe051cd20;
T_13 ;
    %wait E_0x7febe053f920;
    %load/vec4 v0x7febe053f970_0;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7febe053fad0_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "topmodule_t.v";
    "topmodule.v";
    "./ALU/ALU.v";
    "./ALUcontrol/ALUcontrol.v";
    "./cUnit/cUnit.v";
    "./imem/imem.v";
    "./register/register.v";
    "./dmem/dmem.v";
    "./mux/mux32b.v";
    "./shift/shiftL2.v";
