
---------- Begin Simulation Statistics ----------
final_tick                               359103831561500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47138                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805764                       # Number of bytes of host memory used
host_op_rate                                    79551                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   212.14                       # Real time elapsed on the host
host_tick_rate                               43949917                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009324                       # Number of seconds simulated
sim_ticks                                  9323721500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       166148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        336856                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1368982                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           38                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        77182                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1402687                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1017666                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1368982                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       351316                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1503256                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           48938                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        19694                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6495552                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4463385                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77270                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1449549                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3083332                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     18156677                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.929483                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.317928                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14741175     81.19%     81.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       875857      4.82%     86.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       136811      0.75%     86.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       219856      1.21%     87.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       387612      2.13%     90.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       211078      1.16%     91.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        78122      0.43%     91.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        56617      0.31%     92.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1449549      7.98%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     18156677                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.864742                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.864742                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      14336460                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20886553                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1189668                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2166453                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77552                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820339                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3225039                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15655                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              369421                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1271                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1503256                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1742511                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16702110                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17117                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13097441                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3370                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          155104                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.080615                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1807266                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1066604                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.702373                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18590476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.193848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.597974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14827920     79.76%     79.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           278768      1.50%     81.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           210706      1.13%     82.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           227378      1.22%     83.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           321857      1.73%     85.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           388659      2.09%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           495561      2.67%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           109211      0.59%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1730416      9.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18590476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14836630                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8827372                       # number of floating regfile writes
system.switch_cpus.idleCycles                   56947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        87170                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1168674                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.017043                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3680046                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             369352                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7660755                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3314705                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           25                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7081                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       433171                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19956988                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3310694                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       141740                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18965238                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          82198                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        603559                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77552                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        733721                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29404                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        55920                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          394                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          198                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       571516                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       112771                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        29711                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        57459                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24094713                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18650275                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596724                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14377894                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.000153                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18683838                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17245418                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8256377                       # number of integer regfile writes
system.switch_cpus.ipc                       0.536267                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.536267                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        39013      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8787177     45.99%     46.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          213      0.00%     46.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            87      0.00%     46.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       967655      5.06%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1449878      7.59%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35223      0.18%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317436      6.90%     65.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15450      0.08%     66.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1409251      7.38%     73.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352401      7.08%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1377846      7.21%     87.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       331552      1.74%     89.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1977852     10.35%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        45938      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19106980                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9283192                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18362059                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8915814                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9729641                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              354941                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018577                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          106687     30.06%     30.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          61876     17.43%     47.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        84406     23.78%     71.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        23198      6.54%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3277      0.92%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          33584      9.46%     88.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6529      1.84%     90.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35315      9.95%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           69      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10139716                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     38847776                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9734461                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13308214                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19956913                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19106980                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           75                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3080549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        50460                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           75                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4270715                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18590476                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.027783                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.904641                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12760844     68.64%     68.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1500765      8.07%     76.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1067169      5.74%     82.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       905341      4.87%     87.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       788781      4.24%     91.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       560432      3.01%     94.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       475202      2.56%     97.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       308178      1.66%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       223764      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18590476                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.024645                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1742905                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   431                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        58349                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21229                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3314705                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       433171                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6150449                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18647423                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11673933                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1425397                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1535564                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         579312                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        157254                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49551003                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20522078                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23777988                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2583155                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         451061                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77552                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2720268                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4363490                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15649432                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19450416                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4321879                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36666788                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40354158                       # The number of ROB writes
system.switch_cpus.timesIdled                     609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6304                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       413150                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6304                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             162171                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16044                       # Transaction distribution
system.membus.trans_dist::CleanEvict           150104                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8536                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8536                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        162172                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       507563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       507563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 507563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11952064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11952064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11952064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            170708                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  170708    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              170708                       # Request fanout histogram
system.membus.reqLayer2.occupancy           435606000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          914372500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9323721500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197280                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42241                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          473                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          331142                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10036                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10036                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           933                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196349                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       618127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                620466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        89984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14885120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14975104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168024                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1026816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           375342                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016795                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.128504                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 369038     98.32%     98.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6304      1.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             375342                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          233242500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309570000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1396999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           70                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        36539                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36609                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           70                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        36539                       # number of overall hits
system.l2.overall_hits::total                   36609                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          861                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       169843                       # number of demand (read+write) misses
system.l2.demand_misses::total                 170709                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          861                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       169843                       # number of overall misses
system.l2.overall_misses::total                170709                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     72708000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  14165829000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14238537000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     72708000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14165829000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14238537000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          931                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206382                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207318                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          931                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206382                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207318                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.924812                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.822955                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.823416                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.924812                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.822955                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.823416                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84445.993031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83405.433253                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83408.238581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84445.993031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83405.433253                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83408.238581                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               16044                       # number of writebacks
system.l2.writebacks::total                     16044                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       169843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            170704                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       169843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           170704                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     64098000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12467419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12531517000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     64098000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12467419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12531517000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.924812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.822955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.823392                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.924812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.822955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.823392                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74445.993031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73405.551009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73410.798810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74445.993031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73405.551009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73410.798810                       # average overall mshr miss latency
system.l2.replacements                         168024                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        26197                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            26197                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        26197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        26197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          473                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              473                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          473                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          473                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4428                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4428                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1500                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1500                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8536                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8536                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    696861000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     696861000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.850538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.850538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81637.886598                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81637.886598                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    611501000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    611501000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.850538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.850538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71637.886598                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71637.886598                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          861                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              863                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     72708000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     72708000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.924812                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.924973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84445.993031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84250.289687                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          861                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          861                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     64098000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64098000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.924812                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.922830                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74445.993031                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74445.993031                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        35039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       161307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          161310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  13468968000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13468968000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.821545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.821547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83498.967807                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83497.414915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       161307                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       161307                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11855918000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11855918000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.821545                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.821532                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73499.091794                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73499.091794                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4045.993086                       # Cycle average of tags in use
system.l2.tags.total_refs                      401550                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    168024                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.389837                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.334635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.012158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.043728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    14.843799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4001.758765                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.976992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987791                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1810                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2090                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1824720                       # Number of tag accesses
system.l2.tags.data_accesses                  1824720                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        55104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10869824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10925248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        55104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1026816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1026816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       169841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              170707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16044                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16044                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             20593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5910086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1165824612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1171769019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5910086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5923815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      110129416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            110129416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      110129416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            20593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5910086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1165824612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1281898435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    169519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000616592250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          990                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          990                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              347199                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15058                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      170703                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16044                       # Number of write requests accepted
system.mem_ctrls.readBursts                    170703                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16044                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    323                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              708                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2292394250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  851900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5487019250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13454.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32204.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   126734                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11253                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                170703                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16044                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   96303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.381625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.866997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.997274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22009     45.46%     45.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10893     22.50%     67.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4767      9.85%     77.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3115      6.43%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1747      3.61%     87.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1245      2.57%     90.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1008      2.08%     92.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          581      1.20%     93.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3049      6.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48414                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     172.065657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.325526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    393.446688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           838     84.65%     84.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           38      3.84%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           44      4.44%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           23      2.32%     95.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           20      2.02%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           15      1.52%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.20%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            7      0.71%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           990                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.187879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.175873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.654034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              902     91.11%     91.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               18      1.82%     92.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               50      5.05%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      1.41%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.40%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           990                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10904320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1025664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10924992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1026816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1169.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       110.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1171.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    110.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9323635000                       # Total gap between requests
system.mem_ctrls.avgGap                      49926.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        55104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10849216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1025664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5910086.439197052270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1163614335.756382226944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 110005859.784636422992                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       169842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16044                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     28646750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5458372500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 219457143000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33271.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32137.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13678455.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            150711120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             80097270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           567658560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           38575800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     735724080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4104322620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        124004160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5801093610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        622.186496                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    286668000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    311220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8725823500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            195000540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            103633860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           648854640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           45079920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     735724080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4111253820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        118173120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5957719980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.985193                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    269165500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    311220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8743326000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9323711500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1741321                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1741331                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1741321                       # number of overall hits
system.cpu.icache.overall_hits::total         1741331                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1190                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1192                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1190                       # number of overall misses
system.cpu.icache.overall_misses::total          1192                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     90381500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90381500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     90381500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90381500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1742511                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1742523                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1742511                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1742523                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000683                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000684                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000683                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000684                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75950.840336                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75823.406040                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75950.840336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75823.406040                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          382                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          473                       # number of writebacks
system.cpu.icache.writebacks::total               473                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          259                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          259                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          259                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          259                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          931                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          931                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          931                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          931                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     74865000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     74865000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     74865000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     74865000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000534                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000534                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000534                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000534                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80413.533835                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80413.533835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80413.533835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80413.533835                       # average overall mshr miss latency
system.cpu.icache.replacements                    473                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1741321                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1741331                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1190                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1192                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     90381500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90381500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1742511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1742523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000684                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75950.840336                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75823.406040                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          259                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          259                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          931                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          931                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     74865000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     74865000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000534                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000534                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80413.533835                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80413.533835                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008257                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              734056                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               473                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1551.915433                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000052                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008206                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          458                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3485979                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3485979                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2666952                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2666953                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2666952                       # number of overall hits
system.cpu.dcache.overall_hits::total         2666953                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       807877                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         807880                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       807877                       # number of overall misses
system.cpu.dcache.overall_misses::total        807880                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  53000498177                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53000498177                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  53000498177                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53000498177                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3474829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3474833                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3474829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3474833                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232494                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232495                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232494                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232495                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65604.662810                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65604.419192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65604.662810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65604.419192                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1102766                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           82                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             31140                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.413166                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           41                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26197                       # number of writebacks
system.cpu.dcache.writebacks::total             26197                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       601495                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       601495                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       601495                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       601495                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206382                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206382                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206382                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206382                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14882220680                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14882220680                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14882220680                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14882220680                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059393                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059393                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059393                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059393                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 72110.071033                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72110.071033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 72110.071033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72110.071033                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205359                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2356618                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2356619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       797759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        797762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  52258360500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  52258360500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3154377                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3154381                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.252905                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.252906                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65506.450570                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65506.204231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       601413                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       601413                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  14153933500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14153933500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062246                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 72086.691351                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72086.691351                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    742137677                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    742137677                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031574                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031574                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 73348.258253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73348.258253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           82                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           82                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10036                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10036                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    728287180                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    728287180                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 72567.475090                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72567.475090                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359103831561500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.026507                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2787520                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205359                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.573888                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.026505                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          825                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7156049                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7156049                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359132025075500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60758                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806816                       # Number of bytes of host memory used
host_op_rate                                   102633                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   658.35                       # Real time elapsed on the host
host_tick_rate                               42824595                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028194                       # Number of seconds simulated
sim_ticks                                 28193514000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       512313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1024646                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4197538                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       239886                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4324894                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3119820                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4197538                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1077718                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4633814                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          145173                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        67020                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19949255                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13586599                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       239886                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4347008                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9125750                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     54973368                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.922121                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.309023                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     44690177     81.29%     81.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2632883      4.79%     86.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       435693      0.79%     86.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       683205      1.24%     88.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1150111      2.09%     90.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       621556      1.13%     91.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       235245      0.43%     91.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       177490      0.32%     92.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4347008      7.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     54973368                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.879567                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.879567                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      43439536                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62719318                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3588007                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6575840                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         240769                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2421030                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9615752                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51266                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1212937                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4662                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4633814                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5254130                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              50581069                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         52100                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39438547                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           94                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          481538                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.082179                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5443181                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3264993                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.699426                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     56265182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.188116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.592559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         44908556     79.82%     79.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           825548      1.47%     81.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           669058      1.19%     82.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           709081      1.26%     83.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1027556      1.83%     85.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1119919      1.99%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1427259      2.54%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           340338      0.60%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5237867      9.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     56265182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42743492                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25400116                       # number of floating regfile writes
system.switch_cpus.idleCycles                  121846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       269866                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3556408                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.005941                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11112017                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1212594                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        23829211                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9931156                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           36                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        22020                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1409103                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     59807280                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9899423                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       434114                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56722045                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         239259                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1951601                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         240769                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2333384                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        89996                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       166043                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          909                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1099                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1087                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1659207                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       350517                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1099                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        93738                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       176128                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72065025                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55762481                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596863                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43012920                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.988924                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55867220                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         52867909                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25513876                       # number of integer regfile writes
system.switch_cpus.ipc                       0.532037                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.532037                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       115407      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26941217     47.14%     47.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          900      0.00%     47.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           252      0.00%     47.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2765724      4.84%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4163914      7.29%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           32      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101448      0.18%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3795313      6.64%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44888      0.08%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4057713      7.10%     73.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3896293      6.82%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4345004      7.60%     87.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1095197      1.92%     89.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5692483      9.96%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140380      0.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57156165                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26734606                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52866768                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25660679                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27840817                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1084574                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018976                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          340788     31.42%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         179787     16.58%     48.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     48.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     48.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     48.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     48.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     48.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     48.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     48.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     48.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     48.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       248576     22.92%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        68341      6.30%     77.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9839      0.91%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         112572     10.38%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         20047      1.85%     90.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       104356      9.62%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          268      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31390726                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    118952075                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30101802                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41082673                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           59807173                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57156165                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          107                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9115214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       156763                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13235147                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     56265182                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.015835                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.897517                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     38863302     69.07%     69.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4449154      7.91%     76.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3198241      5.68%     82.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2682914      4.77%     87.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2361925      4.20%     91.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1691114      3.01%     94.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1425583      2.53%     97.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       938573      1.67%     98.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       654376      1.16%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     56265182                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.013640                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5254142                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    14                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       186821                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        88887                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9931156                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1409103                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18641050                       # number of misc regfile reads
system.switch_cpus.numCycles                 56387028                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        35585802                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4202063                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4610417                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1722203                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        422063                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149234085                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61575614                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71501581                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7800882                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1357114                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         240769                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8027310                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13118433                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45019608                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     59923551                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            2                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12740660                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            110444182                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           120930267                       # The number of ROB writes
system.switch_cpus.timesIdled                    1391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       629324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18475                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1258653                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18475                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  28193514000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             486066                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52843                       # Transaction distribution
system.membus.trans_dist::CleanEvict           459470                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26268                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26268                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        486065                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1536980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1536980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1536980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36171328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36171328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36171328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            512333                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  512333    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              512333                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1340661000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2743521250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  28193514000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28193514000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  28193514000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  28193514000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            598243                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       138418                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2188                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1006271                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31088                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31088                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2195                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       596046                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1881406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1887984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       280512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     45613504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               45894016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          517553                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3381952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1146882                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016109                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.125894                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1128407     98.39%     98.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18475      1.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1146882                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          717089500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940704998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3292999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  28193514000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          390                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       116607                       # number of demand (read+write) hits
system.l2.demand_hits::total                   116997                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          390                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       116607                       # number of overall hits
system.l2.overall_hits::total                  116997                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1805                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       510527                       # number of demand (read+write) misses
system.l2.demand_misses::total                 512332                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1805                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       510527                       # number of overall misses
system.l2.overall_misses::total                512332                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    157523000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  42669340000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      42826863000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    157523000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  42669340000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     42826863000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2195                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       627134                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               629329                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2195                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       627134                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              629329                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.822323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.814064                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.814092                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.822323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.814064                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.814092                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87270.360111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83579.007575                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83592.012601                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87270.360111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83579.007575                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83592.012601                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               52843                       # number of writebacks
system.l2.writebacks::total                     52843                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       510527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            512332                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       510527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           512332                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    139473000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  37564050000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37703523000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    139473000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  37564050000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37703523000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.822323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.814064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.814092                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.822323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.814064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.814092                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77270.360111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73578.968399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73591.973564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77270.360111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73578.968399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73591.973564                       # average overall mshr miss latency
system.l2.replacements                         517553                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        85575                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            85575                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        85575                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        85575                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2188                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2188                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2188                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2188                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        13235                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         13235                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4820                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        26268                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26268                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2155539000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2155539000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        31088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.844956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.844956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82059.502056                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82059.502056                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26268                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26268                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1892859000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1892859000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.844956                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.844956                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72059.502056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72059.502056                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    157523000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    157523000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.822323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.822323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87270.360111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87270.360111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1805                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1805                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    139473000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    139473000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.822323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.822323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77270.360111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77270.360111                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       111787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            111787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       484259                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          484259                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  40513801000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  40513801000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       596046                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        596046                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.812452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.812452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83661.431176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83661.431176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       484259                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       484259                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  35671191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  35671191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.812452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.812452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73661.389876                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73661.389876                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  28193514000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1252590                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    521649                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.401212                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.946150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     9.729754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4049.324097                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.988605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1599                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2305                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5552165                       # Number of tag accesses
system.l2.tags.data_accesses                  5552165                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28193514000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       115520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     32673856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           32789376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       115520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        115520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3381952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3381952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       510529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              512334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52843                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52843                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4097396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1158913926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1163011322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4097396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4097396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      119954966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            119954966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      119954966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4097396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1158913926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1282966288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     52843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    509539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000597031750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3261                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3261                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1045597                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49618                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      512333                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52843                       # Number of write requests accepted
system.mem_ctrls.readBursts                    512333                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    52843                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    989                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2480                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6970838750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2556720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16558538750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13632.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32382.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   379324                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   36336                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                512333                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                52843                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  290326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  167150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   42043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       148517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.122175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.455536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.405310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        66854     45.01%     45.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        34350     23.13%     68.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15083     10.16%     78.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9422      6.34%     84.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5382      3.62%     88.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3892      2.62%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3160      2.13%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1846      1.24%     94.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8528      5.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       148517                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     156.676173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.146941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    340.176766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2737     83.93%     83.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           52      1.59%     85.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           69      2.12%     87.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           43      1.32%     88.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           65      1.99%     90.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           95      2.91%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           50      1.53%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           35      1.07%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17      0.52%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           22      0.67%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           20      0.61%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           18      0.55%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.12%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.09%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           24      0.74%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3261                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.203005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.190544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.663605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2944     90.28%     90.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               65      1.99%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              175      5.37%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               61      1.87%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3261                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32726016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   63296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3381632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                32789312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3381952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1160.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       119.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1163.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    119.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28193448500                       # Total gap between requests
system.mem_ctrls.avgGap                      49884.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       115520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     32610496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3381632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4097396.301858647261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1156666600.694046258926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 119943615.400336399674                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       510528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        52843                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     65037250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  16493501500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 688948686250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36031.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32306.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13037652.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            473874660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            251855175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1719976020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          128996640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2225611440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12409423830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        376268160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17586005925                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        623.760696                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    867505000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    941460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26384549000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            586572420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            311766840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1931020140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          146817720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2225611440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12440555520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        350052000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17992396080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.175010                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    795097500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    941460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26456956500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    37517225500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359132025075500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6992669                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6992679                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6992669                       # number of overall hits
system.cpu.icache.overall_hits::total         6992679                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         3972                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3974                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         3972                       # number of overall misses
system.cpu.icache.overall_misses::total          3974                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    288317500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    288317500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    288317500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    288317500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6996641                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6996653                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6996641                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6996653                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000568                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000568                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000568                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000568                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72587.487412                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72550.956215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72587.487412                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72550.956215                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          797                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.812500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2661                       # number of writebacks
system.cpu.icache.writebacks::total              2661                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          846                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          846                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          846                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          846                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3126                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3126                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3126                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    239857500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    239857500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    239857500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    239857500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000447                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000447                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 76729.846449                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76729.846449                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 76729.846449                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76729.846449                       # average overall mshr miss latency
system.cpu.icache.replacements                   2661                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6992669                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6992679                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         3972                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3974                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    288317500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    288317500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6996641                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6996653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000568                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000568                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72587.487412                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72550.956215                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          846                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          846                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    239857500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    239857500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 76729.846449                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76729.846449                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359132025075500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.044762                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6995807                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3128                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2236.511189                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000209                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.044553                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13996434                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13996434                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359132025075500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359132025075500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359132025075500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359132025075500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359132025075500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359132025075500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359132025075500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10728457                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10728458                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10728457                       # number of overall hits
system.cpu.dcache.overall_hits::total        10728458                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3210271                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3210274                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3210271                       # number of overall misses
system.cpu.dcache.overall_misses::total       3210274                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 211344961973                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 211344961973                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 211344961973                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 211344961973                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13938728                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13938732                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13938728                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13938732                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.230313                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.230313                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.230313                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.230313                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65833.994069                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65833.932547                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65833.994069                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65833.932547                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4459934                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           82                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            126828                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.165216                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           41                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       111772                       # number of writebacks
system.cpu.dcache.writebacks::total            111772                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2376755                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2376755                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2376755                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2376755                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       833516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       833516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       833516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       833516                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  59790813479                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59790813479                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  59790813479                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59790813479                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059799                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059799                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71733.252246                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71733.252246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71733.252246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71733.252246                       # average overall mshr miss latency
system.cpu.dcache.replacements                 832495                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9390603                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9390604                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3168852                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3168855                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 208305857500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 208305857500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12559455                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12559459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.252308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.252308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65735.432737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65735.370504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2376457                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2376457                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       792395                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       792395                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  56807737500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56807737500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.063092                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71691.186214                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71691.186214                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3039104473                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3039104473                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 73374.646249                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73374.646249                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          298                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          298                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2983075979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2983075979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029814                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029814                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 72543.857859                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72543.857859                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359132025075500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.106894                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11561977                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            833519                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.871282                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.106892                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000104                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000104                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28710983                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28710983                       # Number of data accesses

---------- End Simulation Statistics   ----------
